Classic Timing Analyzer report for CourseProject
Mon May 07 00:30:54 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'operand_1_type[0]'
  8. Clock Setup: 'operand_2_type[0]'
  9. Clock Setup: 'operand_2_type[1]'
 10. Clock Setup: 'submit_registers_bus'
 11. Clock Setup: 'submit_cache_bus'
 12. Clock Setup: 'submit_stack_bus'
 13. Clock Setup: 'data_is_not_valid'
 14. Clock Setup: 'cache_hit'
 15. Clock Setup: 'fetch_strob'
 16. Clock Setup: 'operand_1_type[1]'
 17. Clock Setup: 'stack_bus_is_busy'
 18. Clock Setup: 'cache_bus_is_busy'
 19. Clock Setup: 'register_bus_is_busy'
 20. Clock Hold: 'clk'
 21. Clock Hold: 'operand_1_type[0]'
 22. Clock Hold: 'operand_2_type[0]'
 23. Clock Hold: 'operand_2_type[1]'
 24. Clock Hold: 'submit_registers_bus'
 25. Clock Hold: 'submit_cache_bus'
 26. Clock Hold: 'submit_stack_bus'
 27. Clock Hold: 'data_is_not_valid'
 28. Clock Hold: 'cache_hit'
 29. Clock Hold: 'fetch_strob'
 30. Clock Hold: 'operand_1_type[1]'
 31. tsu
 32. tco
 33. tpd
 34. th
 35. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------+-----------------------------------------------------------------------------------------+----------------------+----------------------+--------------+
; Type                                ; Slack                                    ; Required Time ; Actual Time                                    ; From              ; To                                                                                      ; From Clock           ; To Clock             ; Failed Paths ;
+-------------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------+-----------------------------------------------------------------------------------------+----------------------+----------------------+--------------+
; Worst-case tsu                      ; N/A                                      ; None          ; 1.550 ns                                       ; operand_2_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; --                   ; clk                  ; 0            ;
; Worst-case tco                      ; N/A                                      ; None          ; 16.505 ns                                      ; inst53            ; set_cache_bus_busy                                                                      ; operand_2_type[0]    ; --                   ; 0            ;
; Worst-case tpd                      ; N/A                                      ; None          ; 8.721 ns                                       ; fetch_strob       ; job_is_done                                                                             ; --                   ; --                   ; 0            ;
; Worst-case th                       ; N/A                                      ; None          ; 3.957 ns                                       ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; --                   ; operand_2_type[0]    ; 0            ;
; Clock Setup: 'clk'                  ; N/A                                      ; None          ; 126.15 MHz ( period = 7.927 ns )               ; inst53            ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ; clk                  ; 0            ;
; Clock Setup: 'operand_2_type[1]'    ; N/A                                      ; None          ; 155.33 MHz ( period = 6.438 ns )               ; inst53            ; inst53                                                                                  ; operand_2_type[1]    ; operand_2_type[1]    ; 0            ;
; Clock Setup: 'operand_2_type[0]'    ; N/A                                      ; None          ; 163.43 MHz ( period = 6.119 ns )               ; inst53            ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[0]    ; operand_2_type[0]    ; 0            ;
; Clock Setup: 'operand_1_type[0]'    ; N/A                                      ; None          ; 163.43 MHz ( period = 6.119 ns )               ; inst53            ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_1_type[0]    ; operand_1_type[0]    ; 0            ;
; Clock Setup: 'submit_stack_bus'     ; N/A                                      ; None          ; 180.90 MHz ( period = 5.528 ns )               ; inst53            ; inst53                                                                                  ; submit_stack_bus     ; submit_stack_bus     ; 0            ;
; Clock Setup: 'submit_cache_bus'     ; N/A                                      ; None          ; 180.90 MHz ( period = 5.528 ns )               ; inst53            ; inst53                                                                                  ; submit_cache_bus     ; submit_cache_bus     ; 0            ;
; Clock Setup: 'submit_registers_bus' ; N/A                                      ; None          ; 180.90 MHz ( period = 5.528 ns )               ; inst53            ; inst53                                                                                  ; submit_registers_bus ; submit_registers_bus ; 0            ;
; Clock Setup: 'data_is_not_valid'    ; N/A                                      ; None          ; 181.09 MHz ( period = 5.522 ns )               ; inst53            ; inst53                                                                                  ; data_is_not_valid    ; data_is_not_valid    ; 0            ;
; Clock Setup: 'fetch_strob'          ; N/A                                      ; None          ; 262.54 MHz ( period = 3.809 ns )               ; inst53            ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; fetch_strob          ; fetch_strob          ; 0            ;
; Clock Setup: 'cache_hit'            ; N/A                                      ; None          ; 262.54 MHz ( period = 3.809 ns )               ; inst53            ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; cache_hit            ; cache_hit            ; 0            ;
; Clock Setup: 'register_bus_is_busy' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53            ; inst53                                                                                  ; register_bus_is_busy ; register_bus_is_busy ; 0            ;
; Clock Setup: 'cache_bus_is_busy'    ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53            ; inst53                                                                                  ; cache_bus_is_busy    ; cache_bus_is_busy    ; 0            ;
; Clock Setup: 'stack_bus_is_busy'    ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53            ; inst53                                                                                  ; stack_bus_is_busy    ; stack_bus_is_busy    ; 0            ;
; Clock Setup: 'operand_1_type[1]'    ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53            ; inst53                                                                                  ; operand_1_type[1]    ; operand_1_type[1]    ; 0            ;
; Clock Hold: 'operand_2_type[1]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; operand_2_type[1]    ; operand_2_type[1]    ; 34           ;
; Clock Hold: 'operand_1_type[0]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; operand_1_type[0]    ; operand_1_type[0]    ; 26           ;
; Clock Hold: 'operand_2_type[0]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; operand_2_type[0]    ; operand_2_type[0]    ; 34           ;
; Clock Hold: 'submit_registers_bus'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; submit_registers_bus ; submit_registers_bus ; 17           ;
; Clock Hold: 'submit_cache_bus'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; submit_cache_bus     ; submit_cache_bus     ; 17           ;
; Clock Hold: 'submit_stack_bus'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; submit_stack_bus     ; submit_stack_bus     ; 17           ;
; Clock Hold: 'data_is_not_valid'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; data_is_not_valid    ; data_is_not_valid    ; 17           ;
; Clock Hold: 'fetch_strob'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; fetch_strob          ; fetch_strob          ; 10           ;
; Clock Hold: 'operand_1_type[1]'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; operand_1_type[1]    ; operand_1_type[1]    ; 1            ;
; Clock Hold: 'clk'                   ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; clk                  ; clk                  ; 1            ;
; Clock Hold: 'cache_hit'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; inst53            ; inst53                                                                                  ; cache_hit            ; cache_hit            ; 1            ;
; Total number of failed paths        ;                                          ;               ;                                                ;                   ;                                                                                         ;                      ;                      ; 175          ;
+-------------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------+-----------------------------------------------------------------------------------------+----------------------+----------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                  ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name      ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_1_type[0]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_2_type[0]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_2_type[1]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_registers_bus ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_cache_bus     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; submit_stack_bus     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; data_is_not_valid    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cache_hit            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; fetch_strob          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; operand_1_type[1]    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; stack_bus_is_busy    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cache_bus_is_busy    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; register_bus_is_busy ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 126.15 MHz ( period = 7.927 ns )               ; inst53                                                                                  ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; 126.15 MHz ( period = 7.927 ns )               ; inst53                                                                                  ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; 208.51 MHz ( period = 4.796 ns )               ; inst48                                                                                  ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; 208.51 MHz ( period = 4.796 ns )               ; inst48                                                                                  ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; 251.13 MHz ( period = 3.982 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; inst53                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 444.25 MHz ( period = 2.251 ns )               ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; 444.25 MHz ( period = 2.251 ns )               ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.067 ns                ;
; N/A   ; 481.23 MHz ( period = 2.078 ns )               ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; 481.23 MHz ( period = 2.078 ns )               ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53                                                                                  ; inst53                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; inst48                                                                                  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk        ; clk      ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48                                                                                  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk        ; clk      ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_1_type[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 163.43 MHz ( period = 6.119 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.81 MHz ( period = 6.031 ns )               ; inst53 ; inst53                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 187.79 MHz ( period = 5.325 ns )               ; inst48 ; inst48                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 339.44 MHz ( period = 2.946 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                        ; None                      ; 1.461 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_2_type[0]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 163.43 MHz ( period = 6.119 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.73 MHz ( period = 6.034 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 165.81 MHz ( period = 6.031 ns )               ; inst53 ; inst53                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; inst48 ; inst48                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 339.44 MHz ( period = 2.946 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst49 ; inst49                                          ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                        ; None                      ; 1.461 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_2_type[1]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 155.33 MHz ( period = 6.438 ns )               ; inst53 ; inst53                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 172.80 MHz ( period = 5.787 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 175.38 MHz ( period = 5.702 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 377.36 MHz ( period = 2.650 ns )               ; inst48 ; inst48                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 382.56 MHz ( period = 2.614 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst49 ; inst49                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; operand_2_type[1] ; operand_2_type[1] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_registers_bus'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock           ; To Clock             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 180.90 MHz ( period = 5.528 ns )               ; inst53 ; inst53                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_cache_bus'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 180.90 MHz ( period = 5.528 ns )               ; inst53 ; inst53                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'submit_stack_bus'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 180.90 MHz ( period = 5.528 ns )               ; inst53 ; inst53                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'data_is_not_valid'                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 181.09 MHz ( period = 5.522 ns )               ; inst53 ; inst53                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst63 ; inst63                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cache_hit'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit  ; cache_hit ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53                                          ; cache_hit  ; cache_hit ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48                                          ; cache_hit  ; cache_hit ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; cache_hit  ; cache_hit ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'fetch_strob'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To                                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 262.54 MHz ( period = 3.809 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.403 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; 393.86 MHz ( period = 2.539 ns )               ; inst53 ; inst53                                          ; fetch_strob ; fetch_strob ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; 490.92 MHz ( period = 2.037 ns )               ; inst48 ; inst48                                          ; fetch_strob ; fetch_strob ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob ; fetch_strob ; None                        ; None                      ; 1.609 ns                ;
+-------+------------------------------------------------+--------+-------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'operand_1_type[1]'                                                                                                                                                                     ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst48 ; inst48 ; operand_1_type[1] ; operand_1_type[1] ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'stack_bus_is_busy'                                                                                                                                                                     ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; stack_bus_is_busy ; stack_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cache_bus_is_busy'                                                                                                                                                                     ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock        ; To Clock          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; cache_bus_is_busy ; cache_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------+--------+-------------------+-------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'register_bus_is_busy'                                                                                                                                                                        ;
+-------+------------------------------------------------+--------+--------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock           ; To Clock             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst53 ; inst53 ; register_bus_is_busy ; register_bus_is_busy ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------+--------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                       ;
+------------------------------------------+--------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53 ; clk        ; clk      ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_1_type[0]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_type[0] ; operand_1_type[0] ; None                       ; None                       ; 2.403 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_2_type[0]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[0] ; operand_2_type[0] ; None                       ; None                       ; 2.403 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_2_type[1]'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst49 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; operand_2_type[1] ; operand_2_type[1] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'submit_registers_bus'                                                                                                                                                                                                     ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock           ; To Clock             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_registers_bus ; submit_registers_bus ; None                       ; None                       ; 2.403 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+----------------------+----------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'submit_cache_bus'                                                                                                                                                                                                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock       ; To Clock         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_cache_bus ; submit_cache_bus ; None                       ; None                       ; 2.403 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'submit_stack_bus'                                                                                                                                                                                                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock       ; To Clock         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; submit_stack_bus ; submit_stack_bus ; None                       ; None                       ; 2.403 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'data_is_not_valid'                                                                                                                                                                                                  ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst63 ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst53 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; data_is_not_valid ; data_is_not_valid ; None                       ; None                       ; 2.403 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cache_hit'                                                                                                                                                  ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53 ; cache_hit  ; cache_hit ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'fetch_strob'                                                                                                                                                                                            ;
+------------------------------------------+--------+-------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                              ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+-------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53                                          ; fetch_strob ; fetch_strob ; None                       ; None                       ; 0.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; fetch_strob ; fetch_strob ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst48 ; inst48                                          ; fetch_strob ; fetch_strob ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+-------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'operand_1_type[1]'                                                                                                                                                         ;
+------------------------------------------+--------+--------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To     ; From Clock        ; To Clock          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+--------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst53 ; inst53 ; operand_1_type[1] ; operand_1_type[1] ; None                       ; None                       ; 0.488 ns                 ;
+------------------------------------------+--------+--------+-------------------+-------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                    ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------+----------------------+
; Slack ; Required tsu ; Actual tsu ; From              ; To                                                                                      ; To Clock             ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------+----------------------+
; N/A   ; None         ; 1.550 ns   ; operand_2_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A   ; None         ; 1.550 ns   ; operand_2_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A   ; None         ; 1.321 ns   ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; cache_hit            ;
; N/A   ; None         ; 1.316 ns   ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; cache_hit            ;
; N/A   ; None         ; 1.294 ns   ; operand_1_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A   ; None         ; 1.294 ns   ; operand_1_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A   ; None         ; 1.283 ns   ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; cache_hit            ;
; N/A   ; None         ; 1.221 ns   ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; cache_hit            ;
; N/A   ; None         ; 1.210 ns   ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; cache_hit            ;
; N/A   ; None         ; 1.194 ns   ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; cache_hit            ;
; N/A   ; None         ; 1.183 ns   ; operand_2_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A   ; None         ; 1.183 ns   ; operand_2_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A   ; None         ; 1.182 ns   ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; cache_hit            ;
; N/A   ; None         ; 1.175 ns   ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; cache_hit            ;
; N/A   ; None         ; 1.127 ns   ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; cache_hit            ;
; N/A   ; None         ; 1.121 ns   ; operand_1_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A   ; None         ; 1.121 ns   ; operand_1_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A   ; None         ; 1.062 ns   ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; cache_hit            ;
; N/A   ; None         ; 1.013 ns   ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; cache_hit            ;
; N/A   ; None         ; 0.939 ns   ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; cache_hit            ;
; N/A   ; None         ; 0.892 ns   ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; cache_hit            ;
; N/A   ; None         ; 0.875 ns   ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; cache_hit            ;
; N/A   ; None         ; 0.579 ns   ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.574 ns   ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.541 ns   ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.479 ns   ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.468 ns   ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.456 ns   ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; cache_hit            ;
; N/A   ; None         ; 0.452 ns   ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.440 ns   ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.433 ns   ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.387 ns   ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; cache_hit            ;
; N/A   ; None         ; 0.385 ns   ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.320 ns   ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.271 ns   ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.197 ns   ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.150 ns   ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; fetch_strob          ;
; N/A   ; None         ; 0.133 ns   ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; fetch_strob          ;
; N/A   ; None         ; -0.045 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.050 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.081 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk                  ;
; N/A   ; None         ; -0.083 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.086 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; clk                  ;
; N/A   ; None         ; -0.119 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk                  ;
; N/A   ; None         ; -0.145 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.156 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.172 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.181 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk                  ;
; N/A   ; None         ; -0.184 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.191 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.192 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk                  ;
; N/A   ; None         ; -0.208 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; clk                  ;
; N/A   ; None         ; -0.220 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk                  ;
; N/A   ; None         ; -0.227 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk                  ;
; N/A   ; None         ; -0.239 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.275 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk                  ;
; N/A   ; None         ; -0.286 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; fetch_strob          ;
; N/A   ; None         ; -0.304 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.340 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk                  ;
; N/A   ; None         ; -0.353 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.355 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; fetch_strob          ;
; N/A   ; None         ; -0.389 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; clk                  ;
; N/A   ; None         ; -0.427 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.463 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk                  ;
; N/A   ; None         ; -0.474 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.474 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.479 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.491 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.510 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; clk                  ;
; N/A   ; None         ; -0.512 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.527 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk                  ;
; N/A   ; None         ; -0.574 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.585 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.601 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.613 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.620 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.627 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.632 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.665 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.668 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.727 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.733 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.738 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.754 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.766 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.773 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.782 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.821 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.856 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.886 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.903 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.910 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -0.920 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -0.935 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -0.946 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; clk                  ;
; N/A   ; None         ; -0.979 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_1_type[0]    ;
; N/A   ; None         ; -1.009 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -1.015 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; clk                  ;
; N/A   ; None         ; -1.056 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -1.073 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -1.177 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.182 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.215 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.277 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.288 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.304 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.316 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.323 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.339 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -1.371 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.408 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[0]    ;
; N/A   ; None         ; -1.426 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.431 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.436 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.464 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.485 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.492 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -1.526 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.537 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.553 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.559 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.561 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[1]    ;
; N/A   ; None         ; -1.565 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.572 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.606 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.620 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.623 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_registers_bus ;
; N/A   ; None         ; -1.685 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.734 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.808 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.855 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.872 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -1.942 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -1.947 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -1.980 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.013 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.018 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.042 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.042 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_registers_bus ;
; N/A   ; None         ; -2.051 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.053 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.069 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.081 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.088 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.111 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_registers_bus ;
; N/A   ; None         ; -2.113 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.124 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.136 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.140 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.152 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.159 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.201 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.207 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.250 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.272 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.291 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -2.321 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.324 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.360 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; data_is_not_valid    ;
; N/A   ; None         ; -2.371 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.388 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.395 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.442 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.459 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.807 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.876 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_stack_bus     ;
; N/A   ; None         ; -2.878 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_cache_bus     ;
; N/A   ; None         ; -2.947 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_cache_bus     ;
+-------+--------------+------------+-------------------+-----------------------------------------------------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-----------------------+----------------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                            ; To                    ; From Clock           ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-----------------------+----------------------+
; N/A                                     ; None                                                ; 16.505 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 16.326 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 16.076 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.736 ns  ; inst53                                          ; job_is_done           ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.734 ns  ; inst53                                          ; set_cache_bus_busy    ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 15.663 ns  ; inst53                                          ; set_cache_bus_busy    ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 15.557 ns  ; inst53                                          ; job_is_done           ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 15.307 ns  ; inst53                                          ; job_is_done           ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 15.147 ns  ; inst53                                          ; set_cache_bus_busy    ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 15.084 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 15.059 ns  ; inst53                                          ; s                     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.965 ns  ; inst53                                          ; job_is_done           ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.905 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.898 ns  ; inst53                                          ; set_cache_bus_busy    ; submit_registers_bus ;
; N/A                                     ; None                                                ; 14.894 ns  ; inst53                                          ; job_is_done           ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 14.880 ns  ; inst53                                          ; s                     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.823 ns  ; inst53                                          ; 1                     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.691 ns  ; inst53                                          ; 2                     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.679 ns  ; inst53                                          ; set_register_bus_busy ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.655 ns  ; inst53                                          ; set_stack_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.644 ns  ; inst53                                          ; 1                     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.634 ns  ; inst53                                          ; wait_first            ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.630 ns  ; inst53                                          ; s                     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.512 ns  ; inst53                                          ; 2                     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.500 ns  ; inst53                                          ; set_register_bus_busy ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.455 ns  ; inst53                                          ; wait_first            ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.394 ns  ; inst53                                          ; 1                     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.378 ns  ; inst53                                          ; job_is_done           ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 14.313 ns  ; inst53                                          ; set_stack_bus_busy    ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.288 ns  ; inst53                                          ; s                     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 14.264 ns  ; inst53                                          ; set_data_busy         ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.262 ns  ; inst53                                          ; 2                     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.250 ns  ; inst53                                          ; set_register_bus_busy ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.242 ns  ; inst53                                          ; set_stack_bus_busy    ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 14.217 ns  ; inst53                                          ; s                     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 14.205 ns  ; inst53                                          ; wait_first            ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 14.129 ns  ; inst53                                          ; job_is_done           ; submit_registers_bus ;
; N/A                                     ; None                                                ; 14.085 ns  ; inst53                                          ; set_data_busy         ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 14.054 ns  ; inst53                                          ; HIT                   ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 14.052 ns  ; inst53                                          ; 1                     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.981 ns  ; inst53                                          ; 1                     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.975 ns  ; inst53                                          ; set_cache_bus_busy    ; clk                  ;
; N/A                                     ; None                                                ; 13.920 ns  ; inst53                                          ; 2                     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.908 ns  ; inst53                                          ; set_register_bus_busy ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.897 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.875 ns  ; inst53                                          ; HIT                   ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.863 ns  ; inst53                                          ; wait_first            ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.849 ns  ; inst53                                          ; 2                     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.837 ns  ; inst53                                          ; set_register_bus_busy ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.835 ns  ; inst53                                          ; set_data_busy         ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.792 ns  ; inst53                                          ; wait_first            ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.737 ns  ; inst53                                          ; fetch_first           ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.726 ns  ; inst53                                          ; set_stack_bus_busy    ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.718 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.701 ns  ; inst53                                          ; s                     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.677 ns  ; inst53                                          ; read_strob            ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.625 ns  ; inst53                                          ; HIT                   ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.558 ns  ; inst53                                          ; fetch_first           ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.498 ns  ; inst53                                          ; read_strob            ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.493 ns  ; inst53                                          ; set_data_busy         ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.477 ns  ; inst53                                          ; set_stack_bus_busy    ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.468 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.465 ns  ; inst53                                          ; 1                     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.452 ns  ; inst53                                          ; s                     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.422 ns  ; inst53                                          ; set_data_busy         ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.374 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.333 ns  ; inst53                                          ; 2                     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.321 ns  ; inst53                                          ; set_register_bus_busy ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.308 ns  ; inst53                                          ; fetch_first           ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.283 ns  ; inst53                                          ; HIT                   ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.276 ns  ; inst53                                          ; wait_first            ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 13.248 ns  ; inst53                                          ; read_strob            ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 13.216 ns  ; inst53                                          ; 1                     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.212 ns  ; inst53                                          ; HIT                   ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.206 ns  ; inst53                                          ; job_is_done           ; clk                  ;
; N/A                                     ; None                                                ; 13.195 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 13.142 ns  ; inst53                                          ; set_cache_bus_busy    ; fetch_strob          ;
; N/A                                     ; None                                                ; 13.134 ns  ; inst48                                          ; 1                     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 13.126 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 13.084 ns  ; inst53                                          ; 2                     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.072 ns  ; inst53                                          ; set_register_bus_busy ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.055 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 13.027 ns  ; inst53                                          ; wait_first            ; submit_registers_bus ;
; N/A                                     ; None                                                ; 13.002 ns  ; inst48                                          ; 2                     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.966 ns  ; inst53                                          ; fetch_first           ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.955 ns  ; inst48                                          ; 1                     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.945 ns  ; inst48                                          ; set_cache_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.922 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.906 ns  ; inst53                                          ; set_data_busy         ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 12.906 ns  ; inst53                                          ; read_strob            ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.895 ns  ; inst53                                          ; fetch_first           ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.835 ns  ; inst53                                          ; read_strob            ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.823 ns  ; inst48                                          ; 2                     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.743 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.705 ns  ; inst48                                          ; 1                     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.696 ns  ; inst53                                          ; HIT                   ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 12.657 ns  ; inst53                                          ; set_data_busy         ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.605 ns  ; inst48                                          ; job_is_done           ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.603 ns  ; inst48                                          ; set_cache_bus_busy    ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.575 ns  ; inst48                                          ; set_data_busy         ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.573 ns  ; inst48                                          ; 2                     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.554 ns  ; inst53                                          ; set_stack_bus_busy    ; clk                  ;
; N/A                                     ; None                                                ; 12.539 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 12.532 ns  ; inst48                                          ; set_cache_bus_busy    ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.529 ns  ; inst53                                          ; s                     ; clk                  ;
; N/A                                     ; None                                                ; 12.506 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.493 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.447 ns  ; inst53                                          ; HIT                   ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.426 ns  ; inst48                                          ; job_is_done           ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.400 ns  ; inst53                                          ; set_cache_bus_busy    ; cache_hit            ;
; N/A                                     ; None                                                ; 12.396 ns  ; inst48                                          ; set_data_busy         ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.379 ns  ; inst53                                          ; fetch_first           ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 12.373 ns  ; inst53                                          ; job_is_done           ; fetch_strob          ;
; N/A                                     ; None                                                ; 12.365 ns  ; inst48                                          ; HIT                   ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.363 ns  ; inst48                                          ; 1                     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.327 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.319 ns  ; inst53                                          ; read_strob            ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 12.293 ns  ; inst53                                          ; 1                     ; clk                  ;
; N/A                                     ; None                                                ; 12.292 ns  ; inst48                                          ; 1                     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.290 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; operand_2_data[0]     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.286 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.231 ns  ; inst48                                          ; 2                     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.221 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.197 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 12.186 ns  ; inst48                                          ; HIT                   ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.176 ns  ; inst48                                          ; job_is_done           ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.161 ns  ; inst53                                          ; 2                     ; clk                  ;
; N/A                                     ; None                                                ; 12.160 ns  ; inst48                                          ; 2                     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.151 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 12.149 ns  ; inst53                                          ; set_register_bus_busy ; clk                  ;
; N/A                                     ; None                                                ; 12.146 ns  ; inst48                                          ; set_data_busy         ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.130 ns  ; inst53                                          ; fetch_first           ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.107 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.104 ns  ; inst53                                          ; wait_first            ; clk                  ;
; N/A                                     ; None                                                ; 12.080 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 12.077 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 12.070 ns  ; inst53                                          ; read_strob            ; submit_registers_bus ;
; N/A                                     ; None                                                ; 12.042 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.018 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 12.016 ns  ; inst48                                          ; set_cache_bus_busy    ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 11.953 ns  ; inst48                                          ; set_stack_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.948 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.936 ns  ; inst48                                          ; HIT                   ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.928 ns  ; inst48                                          ; s                     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.911 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.866 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.857 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.856 ns  ; inst53                                          ; set_cache_bus_busy    ; operand_1_type[1]    ;
; N/A                                     ; None                                                ; 11.834 ns  ; inst48                                          ; job_is_done           ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.825 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.804 ns  ; inst48                                          ; set_data_busy         ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.792 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.776 ns  ; inst48                                          ; 1                     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 11.774 ns  ; inst48                                          ; set_stack_bus_busy    ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.769 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.768 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.767 ns  ; inst48                                          ; set_cache_bus_busy    ; submit_registers_bus ;
; N/A                                     ; None                                                ; 11.763 ns  ; inst48                                          ; job_is_done           ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 11.749 ns  ; inst48                                          ; s                     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.735 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.734 ns  ; inst53                                          ; set_data_busy         ; clk                  ;
; N/A                                     ; None                                                ; 11.733 ns  ; inst48                                          ; set_data_busy         ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 11.732 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.721 ns  ; inst53                                          ; set_stack_bus_busy    ; fetch_strob          ;
; N/A                                     ; None                                                ; 11.696 ns  ; inst53                                          ; s                     ; fetch_strob          ;
; N/A                                     ; None                                                ; 11.687 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.664 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; operand_2_data[2]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 11.646 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.644 ns  ; inst48                                          ; 2                     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 11.631 ns  ; inst48                                          ; request_registers_bus ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.631 ns  ; inst53                                          ; job_is_done           ; cache_hit            ;
; N/A                                     ; None                                                ; 11.594 ns  ; inst48                                          ; HIT                   ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.564 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; operand_1_data[0]     ; data_is_not_valid    ;
; N/A                                     ; None                                                ; 11.554 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.554 ns  ; inst48                                          ; request_stack_bus     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.548 ns  ; inst48                                          ; set_register_bus_busy ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.527 ns  ; inst48                                          ; 1                     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 11.524 ns  ; inst48                                          ; set_stack_bus_busy    ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.524 ns  ; inst53                                          ; HIT                   ; clk                  ;
; N/A                                     ; None                                                ; 11.523 ns  ; inst48                                          ; HIT                   ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 11.519 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; operand_2_data[5]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.515 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.509 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6] ; operand_1_data[6]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.507 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; operand_1_data[4]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.499 ns  ; inst48                                          ; s                     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.482 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; operand_2_data[3]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.460 ns  ; inst53                                          ; 1                     ; fetch_strob          ;
; N/A                                     ; None                                                ; 11.458 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; operand_1_data[3]     ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.452 ns  ; inst48                                          ; request_registers_bus ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.450 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.444 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7] ; operand_1_data[7]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 11.437 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6] ; operand_2_data[6]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; operand_1_data[1]     ; submit_cache_bus     ;
; N/A                                     ; None                                                ; 11.396 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7] ; operand_2_data[7]     ; operand_1_type[0]    ;
; N/A                                     ; None                                                ; 11.395 ns  ; inst48                                          ; 2                     ; submit_registers_bus ;
; N/A                                     ; None                                                ; 11.379 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; operand_2_data[1]     ; submit_stack_bus     ;
; N/A                                     ; None                                                ; 11.377 ns  ; inst63                                          ; set_cache_bus_busy    ; operand_2_type[0]    ;
; N/A                                     ; None                                                ; 11.375 ns  ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; operand_2_data[4]     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.375 ns  ; inst48                                          ; request_stack_bus     ; operand_2_type[1]    ;
; N/A                                     ; None                                                ; 11.369 ns  ; inst48                                          ; set_register_bus_busy ; operand_2_type[1]    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                 ;                       ;                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------+
; tpd                                                                                     ;
+-------+-------------------+-----------------+-------------------+-----------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From              ; To                    ;
+-------+-------------------+-----------------+-------------------+-----------------------+
; N/A   ; None              ; 8.721 ns        ; fetch_strob       ; job_is_done           ;
; N/A   ; None              ; 8.309 ns        ; clk               ; s                     ;
; N/A   ; None              ; 8.135 ns        ; operand_2_type[0] ; 1                     ;
; N/A   ; None              ; 7.903 ns        ; operand_2_type[1] ; 1                     ;
; N/A   ; None              ; 7.595 ns        ; operand_2_type[0] ; set_cache_bus_busy    ;
; N/A   ; None              ; 7.575 ns        ; fetch_strob       ; request_registers_bus ;
; N/A   ; None              ; 7.497 ns        ; fetch_strob       ; request_stack_bus     ;
; N/A   ; None              ; 7.410 ns        ; operand_1_type[1] ; set_cache_bus_busy    ;
; N/A   ; None              ; 7.325 ns        ; clk               ; r                     ;
; N/A   ; None              ; 7.299 ns        ; operand_2_type[1] ; set_cache_bus_busy    ;
; N/A   ; None              ; 7.253 ns        ; operand_2_type[0] ; 2                     ;
; N/A   ; None              ; 7.166 ns        ; operand_1_type[0] ; set_cache_bus_busy    ;
; N/A   ; None              ; 6.968 ns        ; operand_1_type[1] ; 1                     ;
; N/A   ; None              ; 6.956 ns        ; operand_1_type[0] ; 1                     ;
; N/A   ; None              ; 6.836 ns        ; operand_1_type[1] ; 2                     ;
; N/A   ; None              ; 6.826 ns        ; operand_2_type[0] ; set_data_busy         ;
; N/A   ; None              ; 6.824 ns        ; operand_1_type[0] ; 2                     ;
; N/A   ; None              ; 6.725 ns        ; operand_2_type[1] ; 2                     ;
; N/A   ; None              ; 6.702 ns        ; clk               ; clk_out               ;
; N/A   ; None              ; 6.616 ns        ; operand_2_type[0] ; HIT                   ;
; N/A   ; None              ; 6.409 ns        ; operand_1_type[1] ; set_data_busy         ;
; N/A   ; None              ; 6.397 ns        ; operand_1_type[0] ; set_data_busy         ;
; N/A   ; None              ; 6.332 ns        ; fetch_strob       ; 1                     ;
; N/A   ; None              ; 6.298 ns        ; operand_2_type[1] ; set_data_busy         ;
; N/A   ; None              ; 6.200 ns        ; fetch_strob       ; 2                     ;
; N/A   ; None              ; 6.199 ns        ; operand_1_type[1] ; HIT                   ;
; N/A   ; None              ; 6.187 ns        ; operand_1_type[0] ; HIT                   ;
; N/A   ; None              ; 6.174 ns        ; operand_2_type[0] ; set_stack_bus_busy    ;
; N/A   ; None              ; 6.147 ns        ; operand_2_type[0] ; s                     ;
; N/A   ; None              ; 6.088 ns        ; operand_2_type[1] ; HIT                   ;
; N/A   ; None              ; 5.954 ns        ; operand_1_type[1] ; set_stack_bus_busy    ;
; N/A   ; None              ; 5.929 ns        ; operand_1_type[1] ; s                     ;
; N/A   ; None              ; 5.882 ns        ; operand_2_type[0] ; request_registers_bus ;
; N/A   ; None              ; 5.843 ns        ; operand_2_type[1] ; set_stack_bus_busy    ;
; N/A   ; None              ; 5.818 ns        ; operand_2_type[1] ; s                     ;
; N/A   ; None              ; 5.805 ns        ; operand_2_type[0] ; request_stack_bus     ;
; N/A   ; None              ; 5.773 ns        ; fetch_strob       ; set_data_busy         ;
; N/A   ; None              ; 5.767 ns        ; operand_2_type[0] ; set_register_bus_busy ;
; N/A   ; None              ; 5.745 ns        ; operand_1_type[0] ; set_stack_bus_busy    ;
; N/A   ; None              ; 5.718 ns        ; operand_1_type[0] ; s                     ;
; N/A   ; None              ; 5.601 ns        ; operand_1_type[1] ; request_registers_bus ;
; N/A   ; None              ; 5.590 ns        ; cache_hit         ; 1                     ;
; N/A   ; None              ; 5.584 ns        ; operand_1_type[1] ; set_register_bus_busy ;
; N/A   ; None              ; 5.563 ns        ; fetch_strob       ; HIT                   ;
; N/A   ; None              ; 5.545 ns        ; operand_1_type[1] ; request_stack_bus     ;
; N/A   ; None              ; 5.490 ns        ; operand_2_type[1] ; request_registers_bus ;
; N/A   ; None              ; 5.473 ns        ; operand_2_type[1] ; set_register_bus_busy ;
; N/A   ; None              ; 5.458 ns        ; cache_hit         ; 2                     ;
; N/A   ; None              ; 5.453 ns        ; operand_1_type[0] ; request_registers_bus ;
; N/A   ; None              ; 5.437 ns        ; operand_2_type[0] ; request_cache_bus     ;
; N/A   ; None              ; 5.434 ns        ; operand_2_type[1] ; request_stack_bus     ;
; N/A   ; None              ; 5.376 ns        ; operand_1_type[0] ; request_stack_bus     ;
; N/A   ; None              ; 5.338 ns        ; operand_1_type[0] ; set_register_bus_busy ;
; N/A   ; None              ; 5.031 ns        ; cache_hit         ; set_data_busy         ;
; N/A   ; None              ; 5.020 ns        ; operand_1_type[1] ; request_cache_bus     ;
; N/A   ; None              ; 5.008 ns        ; operand_1_type[0] ; request_cache_bus     ;
; N/A   ; None              ; 4.909 ns        ; operand_2_type[1] ; request_cache_bus     ;
; N/A   ; None              ; 4.821 ns        ; cache_hit         ; HIT                   ;
; N/A   ; None              ; 4.384 ns        ; fetch_strob       ; request_cache_bus     ;
+-------+-------------------+-----------------+-------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                           ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------------------------------+----------------------+
; Minimum Slack ; Required th ; Actual th ; From              ; To                                                                                      ; To Clock             ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------------------------------+----------------------+
; N/A           ; None        ; 3.957 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.888 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.778 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.709 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.528 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 3.469 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.459 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 3.452 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.405 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.331 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.290 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.282 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.273 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.226 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.217 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.186 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 3.169 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.162 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.152 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.150 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.134 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.123 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.117 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 3.115 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 3.103 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.061 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.046 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 3.040 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 3.038 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 3.028 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.023 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[0]    ;
; N/A           ; None        ; 3.023 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.990 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.983 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.976 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.971 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.955 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.944 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.902 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.882 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.853 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.849 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.844 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_2_type[1]    ;
; N/A           ; None        ; 2.788 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.740 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.733 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.721 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.705 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.698 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.694 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.681 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.634 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.632 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.627 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.610 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.599 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 2.599 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.594 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; operand_1_type[0]    ;
; N/A           ; None        ; 2.563 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.560 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.530 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 2.511 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.489 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.446 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.440 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.398 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.391 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.379 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.375 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.363 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.352 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.350 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_registers_bus ;
; N/A           ; None        ; 2.327 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.320 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.308 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.292 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.290 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.281 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.281 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; submit_registers_bus ;
; N/A           ; None        ; 2.257 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.252 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_cache_bus     ;
; N/A           ; None        ; 2.219 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.186 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.181 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_stack_bus     ;
; N/A           ; None        ; 2.111 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 2.094 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 2.047 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.973 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.924 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.862 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.859 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.845 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.811 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.804 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.798 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.792 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.776 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.765 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.724 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.703 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.675 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.670 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.665 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; data_is_not_valid    ;
; N/A           ; None        ; 1.610 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.562 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.555 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.543 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.527 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.516 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.454 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.427 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; clk                  ;
; N/A           ; None        ; 1.421 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.416 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; submit_registers_bus ;
; N/A           ; None        ; 1.358 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; clk                  ;
; N/A           ; None        ; 0.939 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk                  ;
; N/A           ; None        ; 0.922 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; clk                  ;
; N/A           ; None        ; 0.875 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk                  ;
; N/A           ; None        ; 0.801 ns  ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; clk                  ;
; N/A           ; None        ; 0.752 ns  ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; clk                  ;
; N/A           ; None        ; 0.687 ns  ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk                  ;
; N/A           ; None        ; 0.639 ns  ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk                  ;
; N/A           ; None        ; 0.632 ns  ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; clk                  ;
; N/A           ; None        ; 0.620 ns  ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; clk                  ;
; N/A           ; None        ; 0.604 ns  ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk                  ;
; N/A           ; None        ; 0.594 ns  ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; fetch_strob          ;
; N/A           ; None        ; 0.593 ns  ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; clk                  ;
; N/A           ; None        ; 0.531 ns  ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; clk                  ;
; N/A           ; None        ; 0.525 ns  ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; fetch_strob          ;
; N/A           ; None        ; 0.498 ns  ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; clk                  ;
; N/A           ; None        ; 0.493 ns  ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; clk                  ;
; N/A           ; None        ; 0.106 ns  ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; fetch_strob          ;
; N/A           ; None        ; 0.089 ns  ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; fetch_strob          ;
; N/A           ; None        ; 0.042 ns  ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.032 ns ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.081 ns ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.146 ns ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.148 ns ; data[5]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                         ; cache_hit            ;
; N/A           ; None        ; -0.194 ns ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.201 ns ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.213 ns ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.217 ns ; data[5]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                         ; cache_hit            ;
; N/A           ; None        ; -0.229 ns ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.240 ns ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.302 ns ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.335 ns ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.340 ns ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; fetch_strob          ;
; N/A           ; None        ; -0.636 ns ; data[3]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                         ; cache_hit            ;
; N/A           ; None        ; -0.653 ns ; data[7]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[7]                                         ; cache_hit            ;
; N/A           ; None        ; -0.700 ns ; data[2]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                         ; cache_hit            ;
; N/A           ; None        ; -0.774 ns ; data[7]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[7]                                         ; cache_hit            ;
; N/A           ; None        ; -0.823 ns ; data[2]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                         ; cache_hit            ;
; N/A           ; None        ; -0.882 ns ; operand_1_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A           ; None        ; -0.882 ns ; operand_1_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A           ; None        ; -0.888 ns ; data[4]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                         ; cache_hit            ;
; N/A           ; None        ; -0.936 ns ; data[1]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                         ; cache_hit            ;
; N/A           ; None        ; -0.943 ns ; data[1]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                         ; cache_hit            ;
; N/A           ; None        ; -0.944 ns ; operand_2_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A           ; None        ; -0.944 ns ; operand_2_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A           ; None        ; -0.955 ns ; data[6]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[6]                                         ; cache_hit            ;
; N/A           ; None        ; -0.971 ns ; data[0]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                         ; cache_hit            ;
; N/A           ; None        ; -0.982 ns ; data[0]           ; lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                         ; cache_hit            ;
; N/A           ; None        ; -1.044 ns ; data[3]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                         ; cache_hit            ;
; N/A           ; None        ; -1.055 ns ; operand_1_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A           ; None        ; -1.055 ns ; operand_1_type[1] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
; N/A           ; None        ; -1.077 ns ; data[6]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[6]                                         ; cache_hit            ;
; N/A           ; None        ; -1.082 ns ; data[4]           ; lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                         ; cache_hit            ;
; N/A           ; None        ; -1.311 ns ; operand_2_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] ; clk                  ;
; N/A           ; None        ; -1.311 ns ; operand_2_type[0] ; lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0] ; clk                  ;
+---------------+-------------+-----------+-------------------+-----------------------------------------------------------------------------------------+----------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 07 00:30:50 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseProject -c CourseProject --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "operand_1_type[0]" is an undefined clock
    Info: Assuming node "operand_2_type[0]" is an undefined clock
    Info: Assuming node "operand_2_type[1]" is an undefined clock
    Info: Assuming node "submit_registers_bus" is an undefined clock
    Info: Assuming node "submit_cache_bus" is an undefined clock
    Info: Assuming node "submit_stack_bus" is an undefined clock
    Info: Assuming node "data_is_not_valid" is an undefined clock
    Info: Assuming node "cache_hit" is an undefined clock
    Info: Assuming node "fetch_strob" is an undefined clock
    Info: Assuming node "operand_1_type[1]" is an undefined clock
    Info: Assuming node "stack_bus_is_busy" is an undefined clock
    Info: Assuming node "cache_bus_is_busy" is an undefined clock
    Info: Assuming node "register_bus_is_busy" is an undefined clock
Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout" as buffer
    Info: Detected gated clock "lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "inst56" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst83" as buffer
    Info: Detected gated clock "inst59" as buffer
    Info: Detected ripple clock "inst48" as buffer
    Info: Detected ripple clock "inst63" as buffer
    Info: Detected ripple clock "inst49" as buffer
    Info: Detected ripple clock "inst53" as buffer
    Info: Detected gated clock "lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout" as buffer
    Info: Detected ripple clock "lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "inst102" as buffer
    Info: Detected ripple clock "lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]" as buffer
Info: Clock "clk" has Internal fmax of 126.15 MHz between source register "inst53" and destination register "lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]" (period= 7.927 ns)
    Info: + Longest register to register delay is 2.438 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.646 ns) + CELL(0.346 ns) = 0.992 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 3: + IC(0.259 ns) + CELL(0.228 ns) = 1.479 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 2; COMB Node = 'inst103~0'
        Info: 4: + IC(0.213 ns) + CELL(0.746 ns) = 2.438 ns; Loc. = LCFF_X1_Y20_N19; Fanout = 3; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.320 ns ( 54.14 % )
        Info: Total interconnect delay = 1.118 ns ( 45.86 % )
    Info: - Smallest clock skew is -5.305 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.006 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.578 ns) + CELL(0.618 ns) = 2.006 ns; Loc. = LCFF_X1_Y20_N19; Fanout = 3; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.428 ns ( 71.19 % )
            Info: Total interconnect delay = 0.578 ns ( 28.81 % )
        Info: - Longest clock path from clock "clk" to source register is 7.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.578 ns) + CELL(0.712 ns) = 2.100 ns; Loc. = LCFF_X1_Y20_N19; Fanout = 3; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]'
            Info: 3: + IC(0.224 ns) + CELL(0.225 ns) = 2.549 ns; Loc. = LCCOMB_X1_Y20_N6; Fanout = 5; COMB Node = 'inst102'
            Info: 4: + IC(0.241 ns) + CELL(0.225 ns) = 3.015 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.303 ns) + CELL(0.225 ns) = 3.543 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(0.241 ns) + CELL(0.225 ns) = 4.009 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 4.944 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 8: + IC(0.267 ns) + CELL(0.053 ns) = 5.264 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 9: + IC(0.794 ns) + CELL(0.053 ns) = 6.111 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 6.373 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 11: + IC(0.320 ns) + CELL(0.618 ns) = 7.311 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.911 ns ( 53.49 % )
            Info: Total interconnect delay = 3.400 ns ( 46.51 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_1_type[0]" has Internal fmax of 163.43 MHz between source register "inst53" and destination register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]" (period= 6.119 ns)
    Info: + Longest register to register delay is 2.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.811 ns) + CELL(0.228 ns) = 1.039 ns; Loc. = LCCOMB_X1_Y20_N28; Fanout = 9; COMB Node = 'inst90~0'
        Info: 3: + IC(0.618 ns) + CELL(0.746 ns) = 2.403 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.974 ns ( 40.53 % )
        Info: Total interconnect delay = 1.429 ns ( 59.47 % )
    Info: - Smallest clock skew is -3.532 ns
        Info: + Shortest clock path from clock "operand_1_type[0]" to destination register is 5.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H21; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(0.577 ns) + CELL(0.225 ns) = 1.622 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.272 ns) + CELL(0.346 ns) = 2.240 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.338 ns) + CELL(0.228 ns) = 2.806 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.303 ns) + CELL(0.225 ns) = 3.334 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(1.283 ns) + CELL(0.000 ns) = 4.617 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst79~clkctrl'
            Info: 7: + IC(0.645 ns) + CELL(0.618 ns) = 5.880 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 2.462 ns ( 41.87 % )
            Info: Total interconnect delay = 3.418 ns ( 58.13 % )
        Info: - Longest clock path from clock "operand_1_type[0]" to source register is 9.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H21; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(0.577 ns) + CELL(0.225 ns) = 1.622 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.659 ns) + CELL(0.225 ns) = 2.506 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 4: + IC(0.330 ns) + CELL(0.272 ns) = 3.108 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 3.619 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.216 ns) + CELL(0.712 ns) = 4.547 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.598 ns) + CELL(0.225 ns) = 5.370 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 5.644 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 9: + IC(0.241 ns) + CELL(0.225 ns) = 6.110 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 10: + IC(0.223 ns) + CELL(0.712 ns) = 7.045 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 11: + IC(0.267 ns) + CELL(0.053 ns) = 7.365 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.794 ns) + CELL(0.053 ns) = 8.212 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 8.474 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.320 ns) + CELL(0.618 ns) = 9.412 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.518 ns ( 48.00 % )
            Info: Total interconnect delay = 4.894 ns ( 52.00 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_2_type[0]" has Internal fmax of 163.43 MHz between source register "inst53" and destination register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]" (period= 6.119 ns)
    Info: + Longest register to register delay is 2.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.811 ns) + CELL(0.228 ns) = 1.039 ns; Loc. = LCCOMB_X1_Y20_N28; Fanout = 9; COMB Node = 'inst90~0'
        Info: 3: + IC(0.618 ns) + CELL(0.746 ns) = 2.403 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.974 ns ( 40.53 % )
        Info: Total interconnect delay = 1.429 ns ( 59.47 % )
    Info: - Smallest clock skew is -3.532 ns
        Info: + Shortest clock path from clock "operand_2_type[0]" to destination register is 6.309 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.272 ns) + CELL(0.346 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.338 ns) + CELL(0.228 ns) = 3.235 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.303 ns) + CELL(0.225 ns) = 3.763 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(1.283 ns) + CELL(0.000 ns) = 5.046 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst79~clkctrl'
            Info: 7: + IC(0.645 ns) + CELL(0.618 ns) = 6.309 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 2.573 ns ( 40.78 % )
            Info: Total interconnect delay = 3.736 ns ( 59.22 % )
        Info: - Longest clock path from clock "operand_2_type[0]" to source register is 9.841 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.659 ns) + CELL(0.225 ns) = 2.935 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 4: + IC(0.330 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 4.048 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.216 ns) + CELL(0.712 ns) = 4.976 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.598 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 6.073 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 9: + IC(0.241 ns) + CELL(0.225 ns) = 6.539 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 10: + IC(0.223 ns) + CELL(0.712 ns) = 7.474 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 11: + IC(0.267 ns) + CELL(0.053 ns) = 7.794 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.794 ns) + CELL(0.053 ns) = 8.641 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 8.903 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.320 ns) + CELL(0.618 ns) = 9.841 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.629 ns ( 47.04 % )
            Info: Total interconnect delay = 5.212 ns ( 52.96 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_2_type[1]" has Internal fmax of 155.33 MHz between source register "inst53" and destination register "inst53" (period= 6.438 ns)
    Info: + Longest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest clock skew is -5.766 ns
        Info: + Shortest clock path from clock "operand_2_type[1]" to destination register is 3.896 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 3; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(0.824 ns) + CELL(0.225 ns) = 1.849 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.794 ns) + CELL(0.053 ns) = 2.696 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.958 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.896 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.749 ns ( 44.89 % )
            Info: Total interconnect delay = 2.147 ns ( 55.11 % )
        Info: - Longest clock path from clock "operand_2_type[1]" to source register is 9.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 3; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(0.879 ns) + CELL(0.366 ns) = 2.045 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 1; COMB Node = 'inst83'
            Info: 3: + IC(0.305 ns) + CELL(0.712 ns) = 3.062 ns; Loc. = LCFF_X2_Y20_N11; Fanout = 8; REG Node = 'inst49'
            Info: 4: + IC(0.653 ns) + CELL(0.154 ns) = 3.869 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 4.797 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 5.620 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 5.894 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 6.360 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 7.295 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 7.615 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 8.462 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 8.724 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 9.662 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.736 ns ( 49.02 % )
            Info: Total interconnect delay = 4.926 ns ( 50.98 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_registers_bus" has Internal fmax of 180.9 MHz between source register "inst53" and destination register "inst53" (period= 5.528 ns)
    Info: + Longest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest clock skew is -4.856 ns
        Info: + Shortest clock path from clock "submit_registers_bus" to destination register is 3.378 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.565 ns) + CELL(0.053 ns) = 1.482 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 1.930 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 2.440 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.378 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.961 ns ( 58.05 % )
            Info: Total interconnect delay = 1.417 ns ( 41.95 % )
        Info: - Longest clock path from clock "submit_registers_bus" to source register is 8.234 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.565 ns) + CELL(0.053 ns) = 1.482 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 1.930 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 2.441 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 3.369 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 4.192 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 4.466 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 4.932 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 5.867 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 6.187 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 7.034 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 7.296 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 8.234 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.047 ns ( 49.15 % )
            Info: Total interconnect delay = 4.187 ns ( 50.85 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_cache_bus" has Internal fmax of 180.9 MHz between source register "inst53" and destination register "inst53" (period= 5.528 ns)
    Info: + Longest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest clock skew is -4.856 ns
        Info: + Shortest clock path from clock "submit_cache_bus" to destination register is 4.214 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.192 ns) + CELL(0.272 ns) = 2.318 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 2.766 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.276 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.214 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.170 ns ( 51.50 % )
            Info: Total interconnect delay = 2.044 ns ( 48.50 % )
        Info: - Longest clock path from clock "submit_cache_bus" to source register is 9.070 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.192 ns) + CELL(0.272 ns) = 2.318 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 2.766 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 3.277 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 4.205 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 5.028 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 5.302 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 5.768 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 6.703 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 7.023 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 7.870 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 8.132 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 9.070 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.256 ns ( 46.92 % )
            Info: Total interconnect delay = 4.814 ns ( 53.08 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "submit_stack_bus" has Internal fmax of 180.9 MHz between source register "inst53" and destination register "inst53" (period= 5.528 ns)
    Info: + Longest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest clock skew is -4.856 ns
        Info: + Shortest clock path from clock "submit_stack_bus" to destination register is 4.143 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(1.186 ns) + CELL(0.053 ns) = 2.093 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.330 ns) + CELL(0.272 ns) = 2.695 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.205 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.143 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.069 ns ( 49.94 % )
            Info: Total interconnect delay = 2.074 ns ( 50.06 % )
        Info: - Longest clock path from clock "submit_stack_bus" to source register is 8.999 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(1.186 ns) + CELL(0.053 ns) = 2.093 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.330 ns) + CELL(0.272 ns) = 2.695 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 3.206 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 4.134 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 4.957 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 5.231 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 5.697 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 6.632 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 6.952 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 7.799 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 8.061 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 8.999 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.155 ns ( 46.17 % )
            Info: Total interconnect delay = 4.844 ns ( 53.83 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "data_is_not_valid" has Internal fmax of 181.09 MHz between source register "inst53" and destination register "inst53" (period= 5.522 ns)
    Info: + Longest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest clock skew is -4.850 ns
        Info: + Shortest clock path from clock "data_is_not_valid" to destination register is 3.633 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(1.559 ns) + CELL(0.272 ns) = 2.695 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 3: + IC(0.320 ns) + CELL(0.618 ns) = 3.633 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.754 ns ( 48.28 % )
            Info: Total interconnect delay = 1.879 ns ( 51.72 % )
        Info: - Longest clock path from clock "data_is_not_valid" to source register is 8.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(1.554 ns) + CELL(0.272 ns) = 2.690 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.618 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 4: + IC(0.598 ns) + CELL(0.225 ns) = 4.441 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 4.715 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(0.241 ns) + CELL(0.225 ns) = 5.181 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 6.116 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 8: + IC(0.267 ns) + CELL(0.053 ns) = 6.436 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 9: + IC(0.794 ns) + CELL(0.053 ns) = 7.283 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 7.545 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 11: + IC(0.320 ns) + CELL(0.618 ns) = 8.483 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.840 ns ( 45.27 % )
            Info: Total interconnect delay = 4.643 ns ( 54.73 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cache_hit" has Internal fmax of 262.54 MHz between source register "inst53" and destination register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]" (period= 3.809 ns)
    Info: + Longest register to register delay is 2.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.811 ns) + CELL(0.228 ns) = 1.039 ns; Loc. = LCCOMB_X1_Y20_N28; Fanout = 9; COMB Node = 'inst90~0'
        Info: 3: + IC(0.618 ns) + CELL(0.746 ns) = 2.403 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.974 ns ( 40.53 % )
        Info: Total interconnect delay = 1.429 ns ( 59.47 % )
    Info: - Smallest clock skew is -1.222 ns
        Info: + Shortest clock path from clock "cache_hit" to destination register is 4.514 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 1; CLK Node = 'cache_hit'
            Info: 2: + IC(0.567 ns) + CELL(0.053 ns) = 1.440 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.303 ns) + CELL(0.225 ns) = 1.968 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 4: + IC(1.283 ns) + CELL(0.000 ns) = 3.251 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst79~clkctrl'
            Info: 5: + IC(0.645 ns) + CELL(0.618 ns) = 4.514 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 1.716 ns ( 38.02 % )
            Info: Total interconnect delay = 2.798 ns ( 61.98 % )
        Info: - Longest clock path from clock "cache_hit" to source register is 5.736 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 1; CLK Node = 'cache_hit'
            Info: 2: + IC(0.567 ns) + CELL(0.053 ns) = 1.440 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.303 ns) + CELL(0.225 ns) = 1.968 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 4: + IC(0.241 ns) + CELL(0.225 ns) = 2.434 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 5: + IC(0.223 ns) + CELL(0.712 ns) = 3.369 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 6: + IC(0.267 ns) + CELL(0.053 ns) = 3.689 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 7: + IC(0.794 ns) + CELL(0.053 ns) = 4.536 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 4.798 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 9: + IC(0.320 ns) + CELL(0.618 ns) = 5.736 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.812 ns ( 49.02 % )
            Info: Total interconnect delay = 2.924 ns ( 50.98 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "fetch_strob" has Internal fmax of 262.54 MHz between source register "inst53" and destination register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]" (period= 3.809 ns)
    Info: + Longest register to register delay is 2.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.811 ns) + CELL(0.228 ns) = 1.039 ns; Loc. = LCCOMB_X1_Y20_N28; Fanout = 9; COMB Node = 'inst90~0'
        Info: 3: + IC(0.618 ns) + CELL(0.746 ns) = 2.403 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.974 ns ( 40.53 % )
        Info: Total interconnect delay = 1.429 ns ( 59.47 % )
    Info: - Smallest clock skew is -1.222 ns
        Info: + Shortest clock path from clock "fetch_strob" to destination register is 5.256 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J19; Fanout = 5; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.581 ns) + CELL(0.225 ns) = 1.616 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 2.182 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.303 ns) + CELL(0.225 ns) = 2.710 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 5: + IC(1.283 ns) + CELL(0.000 ns) = 3.993 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst79~clkctrl'
            Info: 6: + IC(0.645 ns) + CELL(0.618 ns) = 5.256 ns; Loc. = LCFF_X2_Y16_N7; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 2.106 ns ( 40.07 % )
            Info: Total interconnect delay = 3.150 ns ( 59.93 % )
        Info: - Longest clock path from clock "fetch_strob" to source register is 6.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J19; Fanout = 5; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.581 ns) + CELL(0.225 ns) = 1.616 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 2.182 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.303 ns) + CELL(0.225 ns) = 2.710 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 5: + IC(0.241 ns) + CELL(0.225 ns) = 3.176 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 4.111 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 7: + IC(0.267 ns) + CELL(0.053 ns) = 4.431 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 8: + IC(0.794 ns) + CELL(0.053 ns) = 5.278 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 5.540 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 10: + IC(0.320 ns) + CELL(0.618 ns) = 6.478 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.202 ns ( 49.43 % )
            Info: Total interconnect delay = 3.276 ns ( 50.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "operand_1_type[1]" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.185 ns
            Info: + Shortest clock path from clock "operand_1_type[1]" to destination register is 4.007 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 2; CLK Node = 'operand_1_type[1]'
                Info: 2: + IC(0.922 ns) + CELL(0.228 ns) = 1.960 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.794 ns) + CELL(0.053 ns) = 2.807 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 3.069 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.007 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 1.762 ns ( 43.97 % )
                Info: Total interconnect delay = 2.245 ns ( 56.03 % )
            Info: - Longest clock path from clock "operand_1_type[1]" to source register is 5.192 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 2; CLK Node = 'operand_1_type[1]'
                Info: 2: + IC(0.852 ns) + CELL(0.228 ns) = 1.890 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
                Info: 3: + IC(0.223 ns) + CELL(0.712 ns) = 2.825 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
                Info: 4: + IC(0.267 ns) + CELL(0.053 ns) = 3.145 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 5: + IC(0.794 ns) + CELL(0.053 ns) = 3.992 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 4.254 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 7: + IC(0.320 ns) + CELL(0.618 ns) = 5.192 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 2.527 ns ( 48.67 % )
                Info: Total interconnect delay = 2.665 ns ( 51.33 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "stack_bus_is_busy" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "stack_bus_is_busy" to destination register is 3.319 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 1; CLK Node = 'stack_bus_is_busy'
                Info: 2: + IC(0.742 ns) + CELL(0.154 ns) = 1.760 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.119 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.381 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.319 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 1.843 ns ( 55.53 % )
                Info: Total interconnect delay = 1.476 ns ( 44.47 % )
            Info: - Longest clock path from clock "stack_bus_is_busy" to source register is 3.319 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 1; CLK Node = 'stack_bus_is_busy'
                Info: 2: + IC(0.742 ns) + CELL(0.154 ns) = 1.760 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.119 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.381 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.319 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 1.843 ns ( 55.53 % )
                Info: Total interconnect delay = 1.476 ns ( 44.47 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "cache_bus_is_busy" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "cache_bus_is_busy" to destination register is 3.461 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'cache_bus_is_busy'
                Info: 2: + IC(0.568 ns) + CELL(0.225 ns) = 1.657 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
                Info: 3: + IC(0.332 ns) + CELL(0.272 ns) = 2.261 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.523 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.461 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 2.032 ns ( 58.71 % )
                Info: Total interconnect delay = 1.429 ns ( 41.29 % )
            Info: - Longest clock path from clock "cache_bus_is_busy" to source register is 3.461 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'cache_bus_is_busy'
                Info: 2: + IC(0.568 ns) + CELL(0.225 ns) = 1.657 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
                Info: 3: + IC(0.332 ns) + CELL(0.272 ns) = 2.261 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.523 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.461 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 2.032 ns ( 58.71 % )
                Info: Total interconnect delay = 1.429 ns ( 41.29 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "register_bus_is_busy" Internal fmax is restricted to 500.0 MHz between source register "inst53" and destination register "inst53"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "register_bus_is_busy" to destination register is 3.506 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'register_bus_is_busy'
                Info: 2: + IC(0.610 ns) + CELL(0.228 ns) = 1.702 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
                Info: 3: + IC(0.332 ns) + CELL(0.272 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.568 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.506 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 2.035 ns ( 58.04 % )
                Info: Total interconnect delay = 1.471 ns ( 41.96 % )
            Info: - Longest clock path from clock "register_bus_is_busy" to source register is 3.506 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'register_bus_is_busy'
                Info: 2: + IC(0.610 ns) + CELL(0.228 ns) = 1.702 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
                Info: 3: + IC(0.332 ns) + CELL(0.272 ns) = 2.306 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
                Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.568 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
                Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.506 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
                Info: Total cell delay = 2.035 ns ( 58.04 % )
                Info: Total interconnect delay = 1.471 ns ( 41.96 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "clk" (Hold time is 242 ps)
    Info: + Largest clock skew is 0.675 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.578 ns) + CELL(0.712 ns) = 2.100 ns; Loc. = LCFF_X1_Y20_N19; Fanout = 3; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]'
            Info: 3: + IC(0.224 ns) + CELL(0.225 ns) = 2.549 ns; Loc. = LCCOMB_X1_Y20_N6; Fanout = 5; COMB Node = 'inst102'
            Info: 4: + IC(0.241 ns) + CELL(0.225 ns) = 3.015 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.303 ns) + CELL(0.225 ns) = 3.543 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(0.241 ns) + CELL(0.225 ns) = 4.009 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 4.944 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 8: + IC(0.267 ns) + CELL(0.053 ns) = 5.264 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 9: + IC(0.794 ns) + CELL(0.053 ns) = 6.111 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 6.373 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 11: + IC(0.320 ns) + CELL(0.618 ns) = 7.311 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.911 ns ( 53.49 % )
            Info: Total interconnect delay = 3.400 ns ( 46.51 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.636 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J18; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.578 ns) + CELL(0.712 ns) = 2.100 ns; Loc. = LCFF_X1_Y20_N17; Fanout = 4; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[0]'
            Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 2.376 ns; Loc. = LCCOMB_X1_Y20_N6; Fanout = 5; COMB Node = 'inst102'
            Info: 4: + IC(0.241 ns) + CELL(0.225 ns) = 2.842 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.303 ns) + CELL(0.225 ns) = 3.370 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(0.241 ns) + CELL(0.225 ns) = 3.836 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 4.771 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 8: + IC(0.773 ns) + CELL(0.154 ns) = 5.698 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 9: + IC(0.320 ns) + CELL(0.618 ns) = 6.636 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.734 ns ( 56.27 % )
            Info: Total interconnect delay = 2.902 ns ( 43.73 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock "operand_1_type[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_1_type[0]" (Hold time is 4.926 ns)
    Info: + Largest clock skew is 5.359 ns
        Info: + Longest clock path from clock "operand_1_type[0]" to destination register is 9.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H21; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(0.577 ns) + CELL(0.225 ns) = 1.622 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.659 ns) + CELL(0.225 ns) = 2.506 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 4: + IC(0.330 ns) + CELL(0.272 ns) = 3.108 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 3.619 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.216 ns) + CELL(0.712 ns) = 4.547 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.598 ns) + CELL(0.225 ns) = 5.370 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 5.644 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 9: + IC(0.241 ns) + CELL(0.225 ns) = 6.110 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 10: + IC(0.223 ns) + CELL(0.712 ns) = 7.045 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 11: + IC(0.267 ns) + CELL(0.053 ns) = 7.365 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.794 ns) + CELL(0.053 ns) = 8.212 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 8.474 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.320 ns) + CELL(0.618 ns) = 9.412 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.518 ns ( 48.00 % )
            Info: Total interconnect delay = 4.894 ns ( 52.00 % )
        Info: - Shortest clock path from clock "operand_1_type[0]" to source register is 4.053 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H21; Fanout = 2; CLK Node = 'operand_1_type[0]'
            Info: 2: + IC(0.577 ns) + CELL(0.225 ns) = 1.622 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.819 ns) + CELL(0.053 ns) = 2.494 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.205 ns) + CELL(0.154 ns) = 2.853 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.115 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 6: + IC(0.320 ns) + CELL(0.618 ns) = 4.053 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.923 ns ( 47.45 % )
            Info: Total interconnect delay = 2.130 ns ( 52.55 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock "operand_2_type[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_2_type[0]" (Hold time is 4.926 ns)
    Info: + Largest clock skew is 5.359 ns
        Info: + Longest clock path from clock "operand_2_type[0]" to destination register is 9.841 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.659 ns) + CELL(0.225 ns) = 2.935 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 4: + IC(0.330 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 4.048 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 6: + IC(0.216 ns) + CELL(0.712 ns) = 4.976 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 7: + IC(0.598 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 6.073 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 9: + IC(0.241 ns) + CELL(0.225 ns) = 6.539 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 10: + IC(0.223 ns) + CELL(0.712 ns) = 7.474 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 11: + IC(0.267 ns) + CELL(0.053 ns) = 7.794 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 12: + IC(0.794 ns) + CELL(0.053 ns) = 8.641 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 8.903 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 14: + IC(0.320 ns) + CELL(0.618 ns) = 9.841 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.629 ns ( 47.04 % )
            Info: Total interconnect delay = 5.212 ns ( 52.96 % )
        Info: - Shortest clock path from clock "operand_2_type[0]" to source register is 4.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
            Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.819 ns) + CELL(0.053 ns) = 2.923 ns; Loc. = LCCOMB_X2_Y16_N12; Fanout = 1; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.205 ns) + CELL(0.154 ns) = 3.282 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 5: + IC(0.209 ns) + CELL(0.053 ns) = 3.544 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 6: + IC(0.320 ns) + CELL(0.618 ns) = 4.482 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.034 ns ( 45.38 % )
            Info: Total interconnect delay = 2.448 ns ( 54.62 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock "operand_2_type[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_2_type[1]" (Hold time is 5.333 ns)
    Info: + Largest clock skew is 5.766 ns
        Info: + Longest clock path from clock "operand_2_type[1]" to destination register is 9.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 3; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(0.879 ns) + CELL(0.366 ns) = 2.045 ns; Loc. = LCCOMB_X1_Y20_N12; Fanout = 1; COMB Node = 'inst83'
            Info: 3: + IC(0.305 ns) + CELL(0.712 ns) = 3.062 ns; Loc. = LCFF_X2_Y20_N11; Fanout = 8; REG Node = 'inst49'
            Info: 4: + IC(0.653 ns) + CELL(0.154 ns) = 3.869 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 4.797 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 5.620 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 5.894 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 6.360 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 7.295 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 7.615 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 8.462 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 8.724 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 9.662 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.736 ns ( 49.02 % )
            Info: Total interconnect delay = 4.926 ns ( 50.98 % )
        Info: - Shortest clock path from clock "operand_2_type[1]" to source register is 3.896 ns
            Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 3; CLK Node = 'operand_2_type[1]'
            Info: 2: + IC(0.824 ns) + CELL(0.225 ns) = 1.849 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.794 ns) + CELL(0.053 ns) = 2.696 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 2.958 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.896 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.749 ns ( 44.89 % )
            Info: Total interconnect delay = 2.147 ns ( 55.11 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "submit_registers_bus" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "submit_registers_bus" (Hold time is 4.423 ns)
    Info: + Largest clock skew is 4.856 ns
        Info: + Longest clock path from clock "submit_registers_bus" to destination register is 8.234 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.565 ns) + CELL(0.053 ns) = 1.482 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 1.930 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 2.441 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 3.369 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 4.192 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 4.466 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 4.932 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 5.867 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 6.187 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 7.034 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 7.296 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 8.234 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.047 ns ( 49.15 % )
            Info: Total interconnect delay = 4.187 ns ( 50.85 % )
        Info: - Shortest clock path from clock "submit_registers_bus" to source register is 3.378 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 1; CLK Node = 'submit_registers_bus'
            Info: 2: + IC(0.565 ns) + CELL(0.053 ns) = 1.482 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 1.930 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 2.440 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 3.378 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.961 ns ( 58.05 % )
            Info: Total interconnect delay = 1.417 ns ( 41.95 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "submit_cache_bus" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "submit_cache_bus" (Hold time is 4.423 ns)
    Info: + Largest clock skew is 4.856 ns
        Info: + Longest clock path from clock "submit_cache_bus" to destination register is 9.070 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.192 ns) + CELL(0.272 ns) = 2.318 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 2.766 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 3.277 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 4.205 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 5.028 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 5.302 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 5.768 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 6.703 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 7.023 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 7.870 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 8.132 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 9.070 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.256 ns ( 46.92 % )
            Info: Total interconnect delay = 4.814 ns ( 53.08 % )
        Info: - Shortest clock path from clock "submit_cache_bus" to source register is 4.214 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'submit_cache_bus'
            Info: 2: + IC(1.192 ns) + CELL(0.272 ns) = 2.318 ns; Loc. = LCCOMB_X1_Y16_N8; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0'
            Info: 3: + IC(0.294 ns) + CELL(0.154 ns) = 2.766 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.276 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.214 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.170 ns ( 51.50 % )
            Info: Total interconnect delay = 2.044 ns ( 48.50 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "submit_stack_bus" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "submit_stack_bus" (Hold time is 4.423 ns)
    Info: + Largest clock skew is 4.856 ns
        Info: + Longest clock path from clock "submit_stack_bus" to destination register is 8.999 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(1.186 ns) + CELL(0.053 ns) = 2.093 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.330 ns) + CELL(0.272 ns) = 2.695 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 3.206 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 5: + IC(0.216 ns) + CELL(0.712 ns) = 4.134 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 6: + IC(0.598 ns) + CELL(0.225 ns) = 4.957 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 7: + IC(0.221 ns) + CELL(0.053 ns) = 5.231 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 8: + IC(0.241 ns) + CELL(0.225 ns) = 5.697 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 9: + IC(0.223 ns) + CELL(0.712 ns) = 6.632 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 10: + IC(0.267 ns) + CELL(0.053 ns) = 6.952 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 11: + IC(0.794 ns) + CELL(0.053 ns) = 7.799 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 12: + IC(0.209 ns) + CELL(0.053 ns) = 8.061 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 13: + IC(0.320 ns) + CELL(0.618 ns) = 8.999 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 4.155 ns ( 46.17 % )
            Info: Total interconnect delay = 4.844 ns ( 53.83 % )
        Info: - Shortest clock path from clock "submit_stack_bus" to source register is 4.143 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N19; Fanout = 1; CLK Node = 'submit_stack_bus'
            Info: 2: + IC(1.186 ns) + CELL(0.053 ns) = 2.093 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 3: + IC(0.330 ns) + CELL(0.272 ns) = 2.695 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.238 ns) + CELL(0.272 ns) = 3.205 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.143 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.069 ns ( 49.94 % )
            Info: Total interconnect delay = 2.074 ns ( 50.06 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "data_is_not_valid" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "data_is_not_valid" (Hold time is 4.417 ns)
    Info: + Largest clock skew is 4.850 ns
        Info: + Longest clock path from clock "data_is_not_valid" to destination register is 8.483 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(1.554 ns) + CELL(0.272 ns) = 2.690 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
            Info: 3: + IC(0.216 ns) + CELL(0.712 ns) = 3.618 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
            Info: 4: + IC(0.598 ns) + CELL(0.225 ns) = 4.441 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
            Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 4.715 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 6: + IC(0.241 ns) + CELL(0.225 ns) = 5.181 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 7: + IC(0.223 ns) + CELL(0.712 ns) = 6.116 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 8: + IC(0.267 ns) + CELL(0.053 ns) = 6.436 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 9: + IC(0.794 ns) + CELL(0.053 ns) = 7.283 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 10: + IC(0.209 ns) + CELL(0.053 ns) = 7.545 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 11: + IC(0.320 ns) + CELL(0.618 ns) = 8.483 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.840 ns ( 45.27 % )
            Info: Total interconnect delay = 4.643 ns ( 54.73 % )
        Info: - Shortest clock path from clock "data_is_not_valid" to source register is 3.633 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 2; CLK Node = 'data_is_not_valid'
            Info: 2: + IC(1.559 ns) + CELL(0.272 ns) = 2.695 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 3: + IC(0.320 ns) + CELL(0.618 ns) = 3.633 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.754 ns ( 48.28 % )
            Info: Total interconnect delay = 1.879 ns ( 51.72 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "cache_hit" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "cache_hit" (Hold time is 69 ps)
    Info: + Largest clock skew is 0.502 ns
        Info: + Longest clock path from clock "cache_hit" to destination register is 5.736 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 1; CLK Node = 'cache_hit'
            Info: 2: + IC(0.567 ns) + CELL(0.053 ns) = 1.440 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.303 ns) + CELL(0.225 ns) = 1.968 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 4: + IC(0.241 ns) + CELL(0.225 ns) = 2.434 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 5: + IC(0.223 ns) + CELL(0.712 ns) = 3.369 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 6: + IC(0.267 ns) + CELL(0.053 ns) = 3.689 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 7: + IC(0.794 ns) + CELL(0.053 ns) = 4.536 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 8: + IC(0.209 ns) + CELL(0.053 ns) = 4.798 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 9: + IC(0.320 ns) + CELL(0.618 ns) = 5.736 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.812 ns ( 49.02 % )
            Info: Total interconnect delay = 2.924 ns ( 50.98 % )
        Info: - Shortest clock path from clock "cache_hit" to source register is 5.234 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 1; CLK Node = 'cache_hit'
            Info: 2: + IC(0.567 ns) + CELL(0.053 ns) = 1.440 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.303 ns) + CELL(0.225 ns) = 1.968 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 4: + IC(0.241 ns) + CELL(0.225 ns) = 2.434 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 5: + IC(0.223 ns) + CELL(0.712 ns) = 3.369 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 6: + IC(0.773 ns) + CELL(0.154 ns) = 4.296 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 7: + IC(0.320 ns) + CELL(0.618 ns) = 5.234 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.807 ns ( 53.63 % )
            Info: Total interconnect delay = 2.427 ns ( 46.37 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "fetch_strob" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "fetch_strob" (Hold time is 1.434 ns)
    Info: + Largest clock skew is 1.867 ns
        Info: + Longest clock path from clock "fetch_strob" to destination register is 6.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J19; Fanout = 5; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.581 ns) + CELL(0.225 ns) = 1.616 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 2; COMB Node = 'lpm_compare6:inst3|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]'
            Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 2.182 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 1; COMB Node = 'lpm_mux11:inst14|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.303 ns) + CELL(0.225 ns) = 2.710 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
            Info: 5: + IC(0.241 ns) + CELL(0.225 ns) = 3.176 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 6: + IC(0.223 ns) + CELL(0.712 ns) = 4.111 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 7: + IC(0.267 ns) + CELL(0.053 ns) = 4.431 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 8: + IC(0.794 ns) + CELL(0.053 ns) = 5.278 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 9: + IC(0.209 ns) + CELL(0.053 ns) = 5.540 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 10: + IC(0.320 ns) + CELL(0.618 ns) = 6.478 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 3.202 ns ( 49.43 % )
            Info: Total interconnect delay = 3.276 ns ( 50.57 % )
        Info: - Shortest clock path from clock "fetch_strob" to source register is 4.611 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J19; Fanout = 5; CLK Node = 'fetch_strob'
            Info: 2: + IC(0.635 ns) + CELL(0.366 ns) = 1.811 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 3: + IC(0.223 ns) + CELL(0.712 ns) = 2.746 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 4: + IC(0.773 ns) + CELL(0.154 ns) = 3.673 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.611 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.660 ns ( 57.69 % )
            Info: Total interconnect delay = 1.951 ns ( 42.31 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "operand_1_type[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst53" and destination pin or register "inst53" for clock "operand_1_type[1]" (Hold time is 752 ps)
    Info: + Largest clock skew is 1.185 ns
        Info: + Longest clock path from clock "operand_1_type[1]" to destination register is 5.192 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 2; CLK Node = 'operand_1_type[1]'
            Info: 2: + IC(0.852 ns) + CELL(0.228 ns) = 1.890 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
            Info: 3: + IC(0.223 ns) + CELL(0.712 ns) = 2.825 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
            Info: 4: + IC(0.267 ns) + CELL(0.053 ns) = 3.145 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 5: + IC(0.794 ns) + CELL(0.053 ns) = 3.992 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 4.254 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 7: + IC(0.320 ns) + CELL(0.618 ns) = 5.192 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 2.527 ns ( 48.67 % )
            Info: Total interconnect delay = 2.665 ns ( 51.33 % )
        Info: - Shortest clock path from clock "operand_1_type[1]" to source register is 4.007 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K20; Fanout = 2; CLK Node = 'operand_1_type[1]'
            Info: 2: + IC(0.922 ns) + CELL(0.228 ns) = 1.960 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.794 ns) + CELL(0.053 ns) = 2.807 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
            Info: 4: + IC(0.209 ns) + CELL(0.053 ns) = 3.069 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 4.007 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
            Info: Total cell delay = 1.762 ns ( 43.97 % )
            Info: Total interconnect delay = 2.245 ns ( 56.03 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X1_Y16_N6; Fanout = 1; COMB Node = 'inst53~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]" (data pin = "operand_2_type[0]", clock pin = "clk") is 1.550 ns
    Info: + Longest pin to register delay is 3.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
        Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.231 ns) + CELL(0.225 ns) = 2.507 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 2; COMB Node = 'inst103~0'
        Info: 4: + IC(0.213 ns) + CELL(0.746 ns) = 3.466 ns; Loc. = LCFF_X1_Y20_N19; Fanout = 3; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]'
        Info: Total cell delay = 2.127 ns ( 61.37 % )
        Info: Total interconnect delay = 1.339 ns ( 38.63 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.006 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J18; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.578 ns) + CELL(0.618 ns) = 2.006 ns; Loc. = LCFF_X1_Y20_N19; Fanout = 3; REG Node = 'lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.428 ns ( 71.19 % )
        Info: Total interconnect delay = 0.578 ns ( 28.81 % )
Info: tco from clock "operand_2_type[0]" to destination pin "set_cache_bus_busy" through register "inst53" is 16.505 ns
    Info: + Longest clock path from clock "operand_2_type[0]" to source register is 9.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
        Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.659 ns) + CELL(0.225 ns) = 2.935 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 4: + IC(0.330 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 4.048 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
        Info: 6: + IC(0.216 ns) + CELL(0.712 ns) = 4.976 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
        Info: 7: + IC(0.598 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 6.073 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
        Info: 9: + IC(0.241 ns) + CELL(0.225 ns) = 6.539 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'inst56'
        Info: 10: + IC(0.223 ns) + CELL(0.712 ns) = 7.474 ns; Loc. = LCFF_X1_Y20_N1; Fanout = 10; REG Node = 'inst48'
        Info: 11: + IC(0.267 ns) + CELL(0.053 ns) = 7.794 ns; Loc. = LCCOMB_X1_Y20_N4; Fanout = 10; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 12: + IC(0.794 ns) + CELL(0.053 ns) = 8.641 ns; Loc. = LCCOMB_X2_Y16_N4; Fanout = 2; COMB Node = 'lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 13: + IC(0.209 ns) + CELL(0.053 ns) = 8.903 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 1; COMB Node = 'inst59'
        Info: 14: + IC(0.320 ns) + CELL(0.618 ns) = 9.841 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: Total cell delay = 4.629 ns ( 47.04 % )
        Info: Total interconnect delay = 5.212 ns ( 52.96 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y16_N7; Fanout = 6; REG Node = 'inst53'
        Info: 2: + IC(0.646 ns) + CELL(0.346 ns) = 0.992 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 3: + IC(0.709 ns) + CELL(0.366 ns) = 2.067 ns; Loc. = LCCOMB_X1_Y16_N24; Fanout = 1; COMB Node = 'lpm_decode0:inst18|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]'
        Info: 4: + IC(2.359 ns) + CELL(2.144 ns) = 6.570 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'set_cache_bus_busy'
        Info: Total cell delay = 2.856 ns ( 43.47 % )
        Info: Total interconnect delay = 3.714 ns ( 56.53 % )
Info: Longest tpd from source pin "fetch_strob" to destination pin "job_is_done" is 8.721 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_J19; Fanout = 5; CLK Node = 'fetch_strob'
    Info: 2: + IC(3.963 ns) + CELL(0.053 ns) = 4.826 ns; Loc. = LCCOMB_X1_Y16_N4; Fanout = 1; COMB Node = 'inst5'
    Info: 3: + IC(1.751 ns) + CELL(2.144 ns) = 8.721 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'job_is_done'
    Info: Total cell delay = 3.007 ns ( 34.48 % )
    Info: Total interconnect delay = 5.714 ns ( 65.52 % )
Info: th for register "lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "data[5]", clock pin = "operand_2_type[0]") is 3.957 ns
    Info: + Longest clock path from clock "operand_2_type[0]" to destination register is 8.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_J16; Fanout = 3; CLK Node = 'operand_2_type[0]'
        Info: 2: + IC(0.895 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X1_Y20_N22; Fanout = 12; COMB Node = 'lpm_mux3:inst29|lpm_mux:lpm_mux_component|mux_34e:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.659 ns) + CELL(0.225 ns) = 2.935 ns; Loc. = LCCOMB_X1_Y16_N2; Fanout = 1; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 4: + IC(0.330 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X2_Y16_N28; Fanout = 2; COMB Node = 'lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0'
        Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 4.048 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'inst76'
        Info: 6: + IC(0.216 ns) + CELL(0.712 ns) = 4.976 ns; Loc. = LCFF_X2_Y16_N3; Fanout = 6; REG Node = 'inst63'
        Info: 7: + IC(0.598 ns) + CELL(0.225 ns) = 5.799 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 8; COMB Node = 'lpm_mux11:inst27|lpm_mux:lpm_mux_component|mux_24e:auto_generated|l1_w0_n0_mux_dataout'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 6.073 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 7; COMB Node = 'inst79'
        Info: 9: + IC(1.283 ns) + CELL(0.000 ns) = 7.356 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst79~clkctrl'
        Info: 10: + IC(0.648 ns) + CELL(0.618 ns) = 8.622 ns; Loc. = LCFF_X1_Y21_N5; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 3.533 ns ( 40.98 % )
        Info: Total interconnect delay = 5.089 ns ( 59.02 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.814 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K15; Fanout = 2; PIN Node = 'data[5]'
        Info: 2: + IC(3.725 ns) + CELL(0.309 ns) = 4.814 ns; Loc. = LCFF_X1_Y21_N5; Fanout = 1; REG Node = 'lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.089 ns ( 22.62 % )
        Info: Total interconnect delay = 3.725 ns ( 77.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Mon May 07 00:30:54 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:07


