
module test;

   REG RESET=0;
   WIRE [7:0] RECEIVE_DATA;
   WIRE       RECV_STROBE;
   REG [7:0] SEND_DATA=0;
   WIRE 	    SEND_STROBE;
   REG	    DATA_AVAIL=0;
   REG 	    BUSRQ_N=1;
   WIRE 	    BUSAK_N;

   CMDLINE CMD(
	       .CLOCK(CLK),
	       .RESET(RESET),
	       .RECEIVE_DATA(RECEIVE_DATA),
	       .RECV_STROBE(RECV_STROBE),
	       .SEND_DATA(SEND_DATA),
	       .SEND_STROBE(SEND_STROBE),
	       .DATA_AVAIL(DATA_AVAIL),
	       .BUSRQ_N(BUSRQ_N),
	       .BUSAK_N(BUSAK_N),
	       );

   
  /* MAKE A RESET THAT PULSES ONCE. */
  INITIAL BEGIN
     $DUMPFILE("TESTBENCH.VCD");
     $DUMPVARS(CLK);
     # 17 RESET = 1;
     # 11 RESET = 0;
     # 29 RESET = 1;
     # 11 RESET = 0;
     # 100 $STOP;
     $FINISH;

  END

  /* MAKE A REGULAR PULSING CLOCK. */

  always #5 clk = !clk;

  wire [7:0] value;
  counter c1 (value, clk, reset);

  initial
     $monitor("At time %t, value = %h (%0d)",
              $time, value, value);
endmodule // test
