
AVRASM ver. 2.1.30  C:\Users\SONY\Desktop\1\List\bhaskar.asm Fri Oct 26 00:48:21 2012

C:\Users\SONY\Desktop\1\List\bhaskar.asm(1072): warning: Register r4 already defined by the .DEF directive
C:\Users\SONY\Desktop\1\List\bhaskar.asm(1073): warning: Register r6 already defined by the .DEF directive
C:\Users\SONY\Desktop\1\List\bhaskar.asm(1074): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.60 Evaluation
                 ;(C) Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega16A
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16A
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _x=R4
                 	.DEF _y=R6
                 	.DEF _z=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0031 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00002a 0000
00002b 0000      	.DB  0x0,0x0,0x0,0x0
00002c 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
00002d 0006      	.DW  0x06
00002e 0004      	.DW  0x04
00002f 0054      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000030 0000      	.DW  0
                 
                 __RESET:
000031 94f8      	CLI
000032 27ee      	CLR  R30
000033 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000034 e0f1      	LDI  R31,1
000035 bffb      	OUT  GICR,R31
000036 bfeb      	OUT  GICR,R30
000037 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000038 e1f8      	LDI  R31,0x18
000039 bdf1      	OUT  WDTCR,R31
00003a bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00003b e08d      	LDI  R24,(14-2)+1
00003c e0a2      	LDI  R26,2
00003d 27bb      	CLR  R27
                 __CLEAR_REG:
00003e 93ed      	ST   X+,R30
00003f 958a      	DEC  R24
000040 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000041 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000042 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000043 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000044 93ed      	ST   X+,R30
000045 9701      	SBIW R24,1
000046 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000047 e5ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000048 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000049 9185      	LPM  R24,Z+
00004a 9195      	LPM  R25,Z+
00004b 9700      	SBIW R24,0
00004c f061      	BREQ __GLOBAL_INI_END
00004d 91a5      	LPM  R26,Z+
00004e 91b5      	LPM  R27,Z+
00004f 9005      	LPM  R0,Z+
000050 9015      	LPM  R1,Z+
000051 01bf      	MOVW R22,R30
000052 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000053 9005      	LPM  R0,Z+
000054 920d      	ST   X+,R0
000055 9701      	SBIW R24,1
000056 f7e1      	BRNE __GLOBAL_INI_LOOP
000057 01fb      	MOVW R30,R22
000058 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000059 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005a bfed      	OUT  SPL,R30
00005b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005f 940c 0061 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V2.60 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 22-10-2012
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;// Declare your global variables here
                 ;int x = 0;
                 ;int y = 0;
                 ;int z = 0;
                 ;
                 ;void main(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0021 // Declare your local variables here
                 ; 0000 0022 
                 ; 0000 0023 // Input/Output Ports initialization
                 ; 0000 0024 // Port A initialization
                 ; 0000 0025 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0026 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000061 e0e0      	LDI  R30,LOW(0)
000062 bbea      	OUT  0x1A,R30
                 ; 0000 0027 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0028 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000063 bbeb      	OUT  0x1B,R30
                 ; 0000 0029 
                 ; 0000 002A // Port B initialization
                 ; 0000 002B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 002C DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000064 bbe7      	OUT  0x17,R30
                 ; 0000 002D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 002E PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000065 bbe8      	OUT  0x18,R30
                 ; 0000 002F 
                 ; 0000 0030 // Port C initialization
                 ; 0000 0031 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0032 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
000066 e0e7      	LDI  R30,LOW(7)
000067 bbe4      	OUT  0x14,R30
                 ; 0000 0033 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0034 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000068 e0e0      	LDI  R30,LOW(0)
000069 bbe5      	OUT  0x15,R30
                 ; 0000 0035 
                 ; 0000 0036 // Port D initialization
                 ; 0000 0037 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0038 DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (1<<DDD1) | (1<<DDD0);
00006a efef      	LDI  R30,LOW(255)
00006b bbe1      	OUT  0x11,R30
                 ; 0000 0039 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 003A PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00006c e0e0      	LDI  R30,LOW(0)
00006d bbe2      	OUT  0x12,R30
                 ; 0000 003B 
                 ; 0000 003C // Timer/Counter 0 initialization
                 ; 0000 003D // Clock source: System Clock
                 ; 0000 003E // Clock value: Timer 0 Stopped
                 ; 0000 003F // Mode: Normal top=0xFF
                 ; 0000 0040 // OC0 output: Disconnected
                 ; 0000 0041 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00006e bfe3      	OUT  0x33,R30
                 ; 0000 0042 TCNT0=0x00;
00006f bfe2      	OUT  0x32,R30
                 ; 0000 0043 OCR0=0x00;
000070 bfec      	OUT  0x3C,R30
                 ; 0000 0044 
                 ; 0000 0045 // Timer/Counter 1 initialization
                 ; 0000 0046 // Clock source: System Clock
                 ; 0000 0047 // Clock value: Timer1 Stopped
                 ; 0000 0048 // Mode: Normal top=0xFFFF
                 ; 0000 0049 // OC1A output: Disconnected
                 ; 0000 004A // OC1B output: Disconnected
                 ; 0000 004B // Noise Canceler: Off
                 ; 0000 004C // Input Capture on Falling Edge
                 ; 0000 004D // Timer1 Overflow Interrupt: Off
                 ; 0000 004E // Input Capture Interrupt: Off
                 ; 0000 004F // Compare A Match Interrupt: Off
                 ; 0000 0050 // Compare B Match Interrupt: Off
                 ; 0000 0051 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000071 bdef      	OUT  0x2F,R30
                 ; 0000 0052 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000072 bdee      	OUT  0x2E,R30
                 ; 0000 0053 TCNT1H=0x00;
000073 bded      	OUT  0x2D,R30
                 ; 0000 0054 TCNT1L=0x00;
000074 bdec      	OUT  0x2C,R30
                 ; 0000 0055 ICR1H=0x00;
000075 bde7      	OUT  0x27,R30
                 ; 0000 0056 ICR1L=0x00;
000076 bde6      	OUT  0x26,R30
                 ; 0000 0057 OCR1AH=0x00;
000077 bdeb      	OUT  0x2B,R30
                 ; 0000 0058 OCR1AL=0x00;
000078 bdea      	OUT  0x2A,R30
                 ; 0000 0059 OCR1BH=0x00;
000079 bde9      	OUT  0x29,R30
                 ; 0000 005A OCR1BL=0x00;
00007a bde8      	OUT  0x28,R30
                 ; 0000 005B 
                 ; 0000 005C // Timer/Counter 2 initialization
                 ; 0000 005D // Clock source: System Clock
                 ; 0000 005E // Clock value: Timer2 Stopped
                 ; 0000 005F // Mode: Normal top=0xFF
                 ; 0000 0060 // OC2 output: Disconnected
                 ; 0000 0061 ASSR=0<<AS2;
00007b bde2      	OUT  0x22,R30
                 ; 0000 0062 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00007c bde5      	OUT  0x25,R30
                 ; 0000 0063 TCNT2=0x00;
00007d bde4      	OUT  0x24,R30
                 ; 0000 0064 OCR2=0x00;
00007e bde3      	OUT  0x23,R30
                 ; 0000 0065 
                 ; 0000 0066 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0067 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00007f bfe9      	OUT  0x39,R30
                 ; 0000 0068 
                 ; 0000 0069 // External Interrupt(s) initialization
                 ; 0000 006A // INT0: Off
                 ; 0000 006B // INT1: Off
                 ; 0000 006C // INT2: Off
                 ; 0000 006D MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000080 bfe5      	OUT  0x35,R30
                 ; 0000 006E MCUCSR=(0<<ISC2);
000081 bfe4      	OUT  0x34,R30
                 ; 0000 006F 
                 ; 0000 0070 // USART initialization
                 ; 0000 0071 // USART disabled
                 ; 0000 0072 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000082 b9ea      	OUT  0xA,R30
                 ; 0000 0073 
                 ; 0000 0074 // Analog Comparator initialization
                 ; 0000 0075 // Analog Comparator: Off
                 ; 0000 0076 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000083 e8e0      	LDI  R30,LOW(128)
000084 b9e8      	OUT  0x8,R30
                 ; 0000 0077 SFIOR=(0<<ACME);
000085 e0e0      	LDI  R30,LOW(0)
000086 bfe0      	OUT  0x30,R30
                 ; 0000 0078 
                 ; 0000 0079 // ADC initialization
                 ; 0000 007A // ADC disabled
                 ; 0000 007B ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000087 b9e6      	OUT  0x6,R30
                 ; 0000 007C 
                 ; 0000 007D // SPI initialization
                 ; 0000 007E // SPI disabled
                 ; 0000 007F SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000088 b9ed      	OUT  0xD,R30
                 ; 0000 0080 
                 ; 0000 0081 // TWI initialization
                 ; 0000 0082 // TWI disabled
                 ; 0000 0083 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000089 bfe6      	OUT  0x36,R30
                 ; 0000 0084 PORTD.4 = 1;
00008a 9a94      	SBI  0x12,4
                 ; 0000 0085 PORTD.5 = 1;
00008b 9a95      	SBI  0x12,5
                 ; 0000 0086 while (1)
                 _0x7:
                 ; 0000 0087       {
                 ; 0000 0088 
                 ; 0000 0089 //0th part
                 ; 0000 008A if( PINA.3 == 0){
00008c 99cb      	SBIC 0x19,3
00008d c032      	RJMP _0xA
                 ; 0000 008B             z=0;
00008e 2488      	CLR  R8
00008f 2499      	CLR  R9
                 ; 0000 008C             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
000090 9bc8      	SBIS 0x19,0
000091 c004      	RJMP _0xC
000092 d13e      	RCALL SUBOPT_0x0
000093 f411      	BRNE _0xC
000094 99ca      	SBIC 0x19,2
000095 c001      	RJMP _0xD
                 _0xC:
000096 c001      	RJMP _0xB
                 _0xD:
                 ; 0000 008D                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000097 d13e      	RCALL SUBOPT_0x1
                 ; 0000 008E                 delay_ms(1);
                 ; 0000 008F                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0090                 delay_ms(4);
                 ; 0000 0091             }
                 ; 0000 0092 
                 ; 0000 0093             if( PINA.0 == 0 && PINA.1 == 0 && PINA.2 == 0) {
                 _0xB:
000098 d14b      	RCALL SUBOPT_0x2
000099 f421      	BRNE _0x1F
00009a d136      	RCALL SUBOPT_0x0
00009b f411      	BRNE _0x1F
00009c d14c      	RCALL SUBOPT_0x3
00009d f009      	BREQ _0x20
                 _0x1F:
00009e c001      	RJMP _0x1E
                 _0x20:
                 ; 0000 0094                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
00009f d136      	RCALL SUBOPT_0x1
                 ; 0000 0095                 delay_ms(1);
                 ; 0000 0096                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0097                 delay_ms(4);
                 ; 0000 0098             }
                 ; 0000 0099             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x1E:
0000a0 9bc8      	SBIS 0x19,0
0000a1 c004      	RJMP _0x32
0000a2 9bc9      	SBIS 0x19,1
0000a3 c002      	RJMP _0x32
0000a4 99ca      	SBIC 0x19,2
0000a5 c001      	RJMP _0x33
                 _0x32:
0000a6 c00c      	RJMP _0x31
                 _0x33:
                 ; 0000 009A                     if( PINA.3 == 0 && PINA.4 == 0 && PINA.5 == 0) {
0000a7 d146      	RCALL SUBOPT_0x4
0000a8 f421      	BRNE _0x35
0000a9 d149      	RCALL SUBOPT_0x5
0000aa f411      	BRNE _0x35
0000ab d14c      	RCALL SUBOPT_0x6
0000ac f009      	BREQ _0x36
                 _0x35:
0000ad c002      	RJMP _0x34
                 _0x36:
                 ; 0000 009B                   PORTD.2 = 1;
0000ae d14e      	RCALL SUBOPT_0x7
                 ; 0000 009C                   PORTD.3 = 0;
                 ; 0000 009D                   PORTD.7 = 0;
                 ; 0000 009E                   PORTD.6 = 0;
                 ; 0000 009F                   delay_ms(3);
                 ; 0000 00A0                   PORTD.2 = 0;
                 ; 0000 00A1                   PORTD.3 = 0;
                 ; 0000 00A2                   PORTD.7 = 0;
                 ; 0000 00A3                   PORTD.6 = 0;
                 ; 0000 00A4                   delay_ms(2);
0000af c001      	RJMP _0x229
                 ; 0000 00A5                   }else{
                 _0x34:
                 ; 0000 00A6                 PORTD.2 = 0;  PORTD.3 = 1;    PORTD.7 = 0;    PORTD.6 = 1;
0000b0 d159      	RCALL SUBOPT_0x8
                 ; 0000 00A7                 delay_ms(2);
                 ; 0000 00A8                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 00A9                 delay_ms(1);}
                 _0x229:
0000b1 e0b0      	LDI  R27,0
0000b2 d18e      	RCALL _delay_ms
                 ; 0000 00AA             }
                 ; 0000 00AB           /*  if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 ; 0000 00AC                   PORTD.2 = 0;
                 ; 0000 00AD                   PORTD.3 = 1;
                 ; 0000 00AE                   PORTD.7 = 0;
                 ; 0000 00AF                   PORTD.6 = 1;
                 ; 0000 00B0                   delay_ms(4);
                 ; 0000 00B1              }*/
                 ; 0000 00B2              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0x31:
0000b3 d130      	RCALL SUBOPT_0x2
0000b4 f411      	BRNE _0x59
0000b5 99ca      	SBIC 0x19,2
0000b6 c001      	RJMP _0x5A
                 _0x59:
0000b7 c001      	RJMP _0x58
                 _0x5A:
                 ; 0000 00B3                   PORTD.6 = 0;
0000b8 d15e      	RCALL SUBOPT_0x9
                 ; 0000 00B4                   PORTD.7 = 0;
                 ; 0000 00B5                   PORTD.2 = 1;
                 ; 0000 00B6                   PORTD.3 = 0;
                 ; 0000 00B7                   delay_ms(4);
                 ; 0000 00B8                   PORTD.2 = 0;
                 ; 0000 00B9                   PORTD.3 = 0;
                 ; 0000 00BA                   delay_ms(1);
                 ; 0000 00BB               }
                 ; 0000 00BC              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0x58:
0000b9 9bc8      	SBIS 0x19,0
0000ba c002      	RJMP _0x68
0000bb d12d      	RCALL SUBOPT_0x3
0000bc f009      	BREQ _0x69
                 _0x68:
0000bd c001      	RJMP _0x67
                 _0x69:
                 ; 0000 00BD                   PORTD.6 = 0;
0000be d164      	RCALL SUBOPT_0xA
                 ; 0000 00BE                   PORTD.7 = 1;
                 ; 0000 00BF                   PORTD.2 = 0;
                 ; 0000 00C0                   PORTD.3 = 0;
                 ; 0000 00C1                   delay_ms(4);
                 ; 0000 00C2                   PORTD.6 = 0;
                 ; 0000 00C3                   PORTD.7 = 0;
                 ; 0000 00C4                   delay_ms(1);
                 ; 0000 00C5               }
                 ; 0000 00C6       }
                 _0x67:
                 ; 0000 00C7 
                 ; 0000 00C8 
                 ; 0000 00C9  //1ST PART
                 ; 0000 00CA  else{   if( PINA.3 == 1 && x==0){
0000bf c0a7      	RJMP _0x76
                 _0xA:
0000c0 9bcb      	SBIS 0x19,3
0000c1 c004      	RJMP _0x78
0000c2 2400      	CLR  R0
0000c3 1404      	CP   R0,R4
0000c4 0405      	CPC  R0,R5
0000c5 f009      	BREQ _0x79
                 _0x78:
0000c6 c030      	RJMP _0x77
                 _0x79:
                 ; 0000 00CB           x++;
0000c7 01f2      	MOVW R30,R4
0000c8 9631      	ADIW R30,1
0000c9 012f      	MOVW R4,R30
0000ca 9731      	SBIW R30,1
                 ; 0000 00CC           z++;
0000cb d163      	RCALL SUBOPT_0xB
                 ; 0000 00CD             if(x>0) PORTC.2 = 1;
0000cc 2400      	CLR  R0
0000cd 1404      	CP   R0,R4
0000ce 0405      	CPC  R0,R5
0000cf f40c      	BRGE _0x7A
0000d0 9aaa      	SBI  0x15,2
                 ; 0000 00CE 
                 ; 0000 00CF             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
                 _0x7A:
0000d1 9bc8      	SBIS 0x19,0
0000d2 c004      	RJMP _0x7E
0000d3 d0fd      	RCALL SUBOPT_0x0
0000d4 f411      	BRNE _0x7E
0000d5 99ca      	SBIC 0x19,2
0000d6 c001      	RJMP _0x7F
                 _0x7E:
0000d7 c001      	RJMP _0x7D
                 _0x7F:
                 ; 0000 00D0                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
0000d8 d0fd      	RCALL SUBOPT_0x1
                 ; 0000 00D1                 delay_ms(1);
                 ; 0000 00D2                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 00D3                 delay_ms(4);
                 ; 0000 00D4             }
                 ; 0000 00D5 
                 ; 0000 00D6             if( PINA.0 == 0 && PINA.1 == 0 && PINA.2 == 0) {
                 _0x7D:
0000d9 d10a      	RCALL SUBOPT_0x2
0000da f421      	BRNE _0x91
0000db d0f5      	RCALL SUBOPT_0x0
0000dc f411      	BRNE _0x91
0000dd d10b      	RCALL SUBOPT_0x3
0000de f009      	BREQ _0x92
                 _0x91:
0000df c001      	RJMP _0x90
                 _0x92:
                 ; 0000 00D7                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
0000e0 d0f5      	RCALL SUBOPT_0x1
                 ; 0000 00D8                 delay_ms(1);
                 ; 0000 00D9                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 00DA                 delay_ms(4);
                 ; 0000 00DB             }
                 ; 0000 00DC             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x90:
0000e1 9bc8      	SBIS 0x19,0
0000e2 c004      	RJMP _0xA4
0000e3 9bc9      	SBIS 0x19,1
0000e4 c002      	RJMP _0xA4
0000e5 99ca      	SBIC 0x19,2
0000e6 c001      	RJMP _0xA5
                 _0xA4:
0000e7 c003      	RJMP _0xA3
                 _0xA5:
                 ; 0000 00DD                 PORTD.2 = 0;  PORTD.3 = 1;    PORTD.7 = 0;    PORTD.6 = 1;
0000e8 d121      	RCALL SUBOPT_0x8
                 ; 0000 00DE                 delay_ms(2);
                 ; 0000 00DF                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 00E0                 delay_ms(1);
0000e9 e0b0      	LDI  R27,0
0000ea d156      	RCALL _delay_ms
                 ; 0000 00E1             }
                 ; 0000 00E2           /*  if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 ; 0000 00E3                   PORTD.2 = 0;
                 ; 0000 00E4                   PORTD.3 = 1;
                 ; 0000 00E5                   PORTD.7 = 0;
                 ; 0000 00E6                   PORTD.6 = 1;
                 ; 0000 00E7                   delay_ms(4);
                 ; 0000 00E8              }*/
                 ; 0000 00E9              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0xA3:
0000eb d0f8      	RCALL SUBOPT_0x2
0000ec f411      	BRNE _0xB7
0000ed 99ca      	SBIC 0x19,2
0000ee c001      	RJMP _0xB8
                 _0xB7:
0000ef c001      	RJMP _0xB6
                 _0xB8:
                 ; 0000 00EA                   PORTD.6 = 0;
0000f0 d126      	RCALL SUBOPT_0x9
                 ; 0000 00EB                   PORTD.7 = 0;
                 ; 0000 00EC                   PORTD.2 = 1;
                 ; 0000 00ED                   PORTD.3 = 0;
                 ; 0000 00EE                   delay_ms(4);
                 ; 0000 00EF                   PORTD.2 = 0;
                 ; 0000 00F0                   PORTD.3 = 0;
                 ; 0000 00F1                   delay_ms(1);
                 ; 0000 00F2               }
                 ; 0000 00F3              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0xB6:
0000f1 9bc8      	SBIS 0x19,0
0000f2 c002      	RJMP _0xC6
0000f3 d0f5      	RCALL SUBOPT_0x3
0000f4 f009      	BREQ _0xC7
                 _0xC6:
0000f5 c001      	RJMP _0xC5
                 _0xC7:
                 ; 0000 00F4                   PORTD.6 = 0;
0000f6 d12c      	RCALL SUBOPT_0xA
                 ; 0000 00F5                   PORTD.7 = 1;
                 ; 0000 00F6                   PORTD.2 = 0;
                 ; 0000 00F7                   PORTD.3 = 0;
                 ; 0000 00F8                   delay_ms(4);
                 ; 0000 00F9                   PORTD.6 = 0;
                 ; 0000 00FA                   PORTD.7 = 0;
                 ; 0000 00FB                   delay_ms(1);
                 ; 0000 00FC               }
                 ; 0000 00FD       }
                 _0xC5:
                 ; 0000 00FE 
                 ; 0000 00FF       if( PINA.3 == 1 && x>0 && z>0){
                 _0x77:
0000f7 9bcb      	SBIS 0x19,3
0000f8 c008      	RJMP _0xD5
0000f9 2400      	CLR  R0
0000fa 1404      	CP   R0,R4
0000fb 0405      	CPC  R0,R5
0000fc f424      	BRGE _0xD5
0000fd 2400      	CLR  R0
0000fe 1408      	CP   R0,R8
0000ff 0409      	CPC  R0,R9
000100 f00c      	BRLT _0xD6
                 _0xD5:
000101 c026      	RJMP _0xD4
                 _0xD6:
                 ; 0000 0100             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
000102 9bc8      	SBIS 0x19,0
000103 c004      	RJMP _0xD8
000104 d0cc      	RCALL SUBOPT_0x0
000105 f411      	BRNE _0xD8
000106 99ca      	SBIC 0x19,2
000107 c001      	RJMP _0xD9
                 _0xD8:
000108 c001      	RJMP _0xD7
                 _0xD9:
                 ; 0000 0101                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000109 d0cc      	RCALL SUBOPT_0x1
                 ; 0000 0102                 delay_ms(1);
                 ; 0000 0103                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0104                 delay_ms(4);
                 ; 0000 0105             }
                 ; 0000 0106 
                 ; 0000 0107             if( PINA.0 == 0 && PINA.1 == 0 && PINA.2 == 0) {
                 _0xD7:
00010a d0d9      	RCALL SUBOPT_0x2
00010b f421      	BRNE _0xEB
00010c d0c4      	RCALL SUBOPT_0x0
00010d f411      	BRNE _0xEB
00010e d0da      	RCALL SUBOPT_0x3
00010f f009      	BREQ _0xEC
                 _0xEB:
000110 c001      	RJMP _0xEA
                 _0xEC:
                 ; 0000 0108                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000111 d0c4      	RCALL SUBOPT_0x1
                 ; 0000 0109                 delay_ms(1);
                 ; 0000 010A                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 010B                 delay_ms(4);
                 ; 0000 010C             }
                 ; 0000 010D             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0xEA:
000112 9bc8      	SBIS 0x19,0
000113 c004      	RJMP _0xFE
000114 9bc9      	SBIS 0x19,1
000115 c002      	RJMP _0xFE
000116 99ca      	SBIC 0x19,2
000117 c001      	RJMP _0xFF
                 _0xFE:
000118 c003      	RJMP _0xFD
                 _0xFF:
                 ; 0000 010E                 PORTD.2 = 0;  PORTD.3 = 1;    PORTD.7 = 0;    PORTD.6 = 1;
000119 d0f0      	RCALL SUBOPT_0x8
                 ; 0000 010F                 delay_ms(2);
                 ; 0000 0110                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0111                 delay_ms(1);
00011a e0b0      	LDI  R27,0
00011b d125      	RCALL _delay_ms
                 ; 0000 0112             }
                 ; 0000 0113           /*  if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 ; 0000 0114                   PORTD.2 = 0;
                 ; 0000 0115                   PORTD.3 = 1;
                 ; 0000 0116                   PORTD.7 = 0;
                 ; 0000 0117                   PORTD.6 = 1;
                 ; 0000 0118                   delay_ms(4);
                 ; 0000 0119              }*/
                 ; 0000 011A              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0xFD:
00011c d0c7      	RCALL SUBOPT_0x2
00011d f411      	BRNE _0x111
00011e 99ca      	SBIC 0x19,2
00011f c001      	RJMP _0x112
                 _0x111:
000120 c001      	RJMP _0x110
                 _0x112:
                 ; 0000 011B                   PORTD.6 = 0;
000121 d0f5      	RCALL SUBOPT_0x9
                 ; 0000 011C                   PORTD.7 = 0;
                 ; 0000 011D                   PORTD.2 = 1;
                 ; 0000 011E                   PORTD.3 = 0;
                 ; 0000 011F                   delay_ms(4);
                 ; 0000 0120                   PORTD.2 = 0;
                 ; 0000 0121                   PORTD.3 = 0;
                 ; 0000 0122                   delay_ms(1);
                 ; 0000 0123               }
                 ; 0000 0124              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0x110:
000122 9bc8      	SBIS 0x19,0
000123 c002      	RJMP _0x120
000124 d0c4      	RCALL SUBOPT_0x3
000125 f009      	BREQ _0x121
                 _0x120:
000126 c001      	RJMP _0x11F
                 _0x121:
                 ; 0000 0125                   PORTD.6 = 0;
000127 d0fb      	RCALL SUBOPT_0xA
                 ; 0000 0126                   PORTD.7 = 1;
                 ; 0000 0127                   PORTD.2 = 0;
                 ; 0000 0128                   PORTD.3 = 0;
                 ; 0000 0129                   delay_ms(4);
                 ; 0000 012A                   PORTD.6 = 0;
                 ; 0000 012B                   PORTD.7 = 0;
                 ; 0000 012C                   delay_ms(1);
                 ; 0000 012D               }
                 ; 0000 012E       }
                 _0x11F:
                 ; 0000 012F //2nd part
                 ; 0000 0130   if( PINA.3 == 1 && x>0 && z==0 && y==0) {
                 _0xD4:
000128 9bcb      	SBIS 0x19,3
000129 c00c      	RJMP _0x12F
00012a 2400      	CLR  R0
00012b 1404      	CP   R0,R4
00012c 0405      	CPC  R0,R5
00012d f444      	BRGE _0x12F
00012e 2400      	CLR  R0
00012f 1408      	CP   R0,R8
000130 0409      	CPC  R0,R9
000131 f421      	BRNE _0x12F
000132 2400      	CLR  R0
000133 1406      	CP   R0,R6
000134 0407      	CPC  R0,R7
000135 f009      	BREQ _0x130
                 _0x12F:
000136 c030      	RJMP _0x12E
                 _0x130:
                 ; 0000 0131           z++;
000137 d0f7      	RCALL SUBOPT_0xB
                 ; 0000 0132           y++;
000138 01f3      	MOVW R30,R6
000139 9631      	ADIW R30,1
00013a 013f      	MOVW R6,R30
00013b 9731      	SBIW R30,1
                 ; 0000 0133             if(y>0) PORTC.1 = 1;
00013c 2400      	CLR  R0
00013d 1406      	CP   R0,R6
00013e 0407      	CPC  R0,R7
00013f f40c      	BRGE _0x131
000140 9aa9      	SBI  0x15,1
                 ; 0000 0134 
                 ; 0000 0135             if( PINA.0 == 1 && PINA.1 == 0 && PINA.2 == 1) {
                 _0x131:
000141 9bc8      	SBIS 0x19,0
000142 c004      	RJMP _0x135
000143 d08d      	RCALL SUBOPT_0x0
000144 f411      	BRNE _0x135
000145 99ca      	SBIC 0x19,2
000146 c001      	RJMP _0x136
                 _0x135:
000147 c001      	RJMP _0x134
                 _0x136:
                 ; 0000 0136                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000148 d08d      	RCALL SUBOPT_0x1
                 ; 0000 0137                 delay_ms(1);
                 ; 0000 0138                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0139                 delay_ms(4);
                 ; 0000 013A             }
                 ; 0000 013B 
                 ; 0000 013C             if( PINA.0 == 0 && PINA.1 == 0 && PINA.2 == 0) {
                 _0x134:
000149 d09a      	RCALL SUBOPT_0x2
00014a f421      	BRNE _0x148
00014b d085      	RCALL SUBOPT_0x0
00014c f411      	BRNE _0x148
00014d d09b      	RCALL SUBOPT_0x3
00014e f009      	BREQ _0x149
                 _0x148:
00014f c001      	RJMP _0x147
                 _0x149:
                 ; 0000 013D                 PORTD.2 = 1;  PORTD.3 = 0;    PORTD.7 = 1;    PORTD.6 = 0;
000150 d085      	RCALL SUBOPT_0x1
                 ; 0000 013E                 delay_ms(1);
                 ; 0000 013F                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0140                 delay_ms(4);
                 ; 0000 0141             }
                 ; 0000 0142             if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 _0x147:
000151 9bc8      	SBIS 0x19,0
000152 c004      	RJMP _0x15B
000153 9bc9      	SBIS 0x19,1
000154 c002      	RJMP _0x15B
000155 99ca      	SBIC 0x19,2
000156 c001      	RJMP _0x15C
                 _0x15B:
000157 c003      	RJMP _0x15A
                 _0x15C:
                 ; 0000 0143                 PORTD.2 = 0;  PORTD.3 = 1;    PORTD.7 = 0;    PORTD.6 = 1;
000158 d0b1      	RCALL SUBOPT_0x8
                 ; 0000 0144                 delay_ms(2);
                 ; 0000 0145                 PORTD.2 = 0;  PORTD.3 = 0;    PORTD.7 = 0;    PORTD.6 = 0;
                 ; 0000 0146                 delay_ms(1);
000159 e0b0      	LDI  R27,0
00015a d0e6      	RCALL _delay_ms
                 ; 0000 0147             }
                 ; 0000 0148           /*  if( PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1) {
                 ; 0000 0149                   PORTD.2 = 0;
                 ; 0000 014A                   PORTD.3 = 1;
                 ; 0000 014B                   PORTD.7 = 0;
                 ; 0000 014C                   PORTD.6 = 1;
                 ; 0000 014D                   delay_ms(4);
                 ; 0000 014E              }*/
                 ; 0000 014F              if( PINA.0 == 0 && PINA.2 == 1) {
                 _0x15A:
00015b d088      	RCALL SUBOPT_0x2
00015c f411      	BRNE _0x16E
00015d 99ca      	SBIC 0x19,2
00015e c001      	RJMP _0x16F
                 _0x16E:
00015f c001      	RJMP _0x16D
                 _0x16F:
                 ; 0000 0150                   PORTD.6 = 0;
000160 d0b6      	RCALL SUBOPT_0x9
                 ; 0000 0151                   PORTD.7 = 0;
                 ; 0000 0152                   PORTD.2 = 1;
                 ; 0000 0153                   PORTD.3 = 0;
                 ; 0000 0154                   delay_ms(4);
                 ; 0000 0155                   PORTD.2 = 0;
                 ; 0000 0156                   PORTD.3 = 0;
                 ; 0000 0157                   delay_ms(1);
                 ; 0000 0158               }
                 ; 0000 0159              if( PINA.0 == 1 && PINA.2 == 0) {
                 _0x16D:
000161 9bc8      	SBIS 0x19,0
000162 c002      	RJMP _0x17D
000163 d085      	RCALL SUBOPT_0x3
000164 f009      	BREQ _0x17E
                 _0x17D:
000165 c001      	RJMP _0x17C
                 _0x17E:
                 ; 0000 015A                   PORTD.6 = 0;
000166 d0bc      	RCALL SUBOPT_0xA
                 ; 0000 015B                   PORTD.7 = 1;
                 ; 0000 015C                   PORTD.2 = 0;
                 ; 0000 015D                   PORTD.3 = 0;
                 ; 0000 015E                   delay_ms(4);
                 ; 0000 015F                   PORTD.6 = 0;
                 ; 0000 0160                   PORTD.7 = 0;
                 ; 0000 0161                   delay_ms(1);
                 ; 0000 0162               }
                 ; 0000 0163       }
                 _0x17C:
                 ; 0000 0164 }//else ends here
                 _0x12E:
                 _0x76:
                 ; 0000 0165 
                 ; 0000 0166 
                 ; 0000 0167 
                 ; 0000 0168 //3rd Part......wall
                 ; 0000 0169 if(PINA.0 == 1 && PINA.1 == 1 && PINA.2 == 1 && (PINA.3 == 1 || PINA.4 == 1 || PINA.5 == 1)){
000167 9bc8      	SBIS 0x19,0
000168 c00b      	RJMP _0x18C
000169 9bc9      	SBIS 0x19,1
00016a c009      	RJMP _0x18C
00016b 9bca      	SBIS 0x19,2
00016c c007      	RJMP _0x18C
00016d 99cb      	SBIC 0x19,3
00016e c004      	RJMP _0x18D
00016f 99cc      	SBIC 0x19,4
000170 c002      	RJMP _0x18D
000171 9bcd      	SBIS 0x19,5
000172 c001      	RJMP _0x18C
                 _0x18D:
000173 c001      	RJMP _0x18F
                 _0x18C:
000174 c05a      	RJMP _0x18B
                 _0x18F:
                 ; 0000 016A             if( PINA.3 == 1 && PINA.4 == 0 && PINA.5 == 0) {
000175 9bcb      	SBIS 0x19,3
000176 c004      	RJMP _0x191
000177 d07b      	RCALL SUBOPT_0x5
000178 f411      	BRNE _0x191
000179 d07e      	RCALL SUBOPT_0x6
00017a f009      	BREQ _0x192
                 _0x191:
00017b c001      	RJMP _0x190
                 _0x192:
                 ; 0000 016B                   PORTD.2 = 1;
00017c d059      	RCALL SUBOPT_0x1
                 ; 0000 016C                   PORTD.3 = 0;
                 ; 0000 016D                   PORTD.7 = 1;
                 ; 0000 016E                   PORTD.6 = 0;
                 ; 0000 016F                   delay_ms(1);
                 ; 0000 0170                   PORTD.2 = 0;
                 ; 0000 0171                   PORTD.3 = 0;
                 ; 0000 0172                   PORTD.7 = 0;
                 ; 0000 0173                   PORTD.6 = 0;
                 ; 0000 0174                   delay_ms(4);
                 ; 0000 0175                   }
                 ; 0000 0176                   if( PINA.3 == 1 && PINA.4 == 0 && PINA.5 == 1) {
                 _0x190:
00017d 9bcb      	SBIS 0x19,3
00017e c004      	RJMP _0x1A4
00017f d073      	RCALL SUBOPT_0x5
000180 f411      	BRNE _0x1A4
000181 99cd      	SBIC 0x19,5
000182 c001      	RJMP _0x1A5
                 _0x1A4:
000183 c001      	RJMP _0x1A3
                 _0x1A5:
                 ; 0000 0177                   PORTD.2 = 1;
000184 d051      	RCALL SUBOPT_0x1
                 ; 0000 0178                   PORTD.3 = 0;
                 ; 0000 0179                   PORTD.7 = 1;
                 ; 0000 017A                   PORTD.6 = 0;
                 ; 0000 017B                   delay_ms(1);
                 ; 0000 017C                   PORTD.2 = 0;
                 ; 0000 017D                   PORTD.3 = 0;
                 ; 0000 017E                   PORTD.7 = 0;
                 ; 0000 017F                   PORTD.6 = 0;
                 ; 0000 0180                   delay_ms(4);
                 ; 0000 0181                   }
                 ; 0000 0182 
                 ; 0000 0183                   if( PINA.3 == 1 && PINA.4 == 1 && PINA.5 == 1) {
                 _0x1A3:
000185 9bcb      	SBIS 0x19,3
000186 c004      	RJMP _0x1B7
000187 9bcc      	SBIS 0x19,4
000188 c002      	RJMP _0x1B7
000189 99cd      	SBIC 0x19,5
00018a c001      	RJMP _0x1B8
                 _0x1B7:
00018b c009      	RJMP _0x1B6
                 _0x1B8:
                 ; 0000 0184                   PORTD.2 = 0;
00018c 9892      	CBI  0x12,2
                 ; 0000 0185                   PORTD.3 = 1;
00018d 9a93      	SBI  0x12,3
                 ; 0000 0186                   PORTD.7 = 1;
00018e 9a97      	SBI  0x12,7
                 ; 0000 0187                   PORTD.6 = 0;
00018f 9896      	CBI  0x12,6
                 ; 0000 0188                   delay_ms(10);
000190 e0aa      	LDI  R26,LOW(10)
000191 d0a2      	RCALL SUBOPT_0xC
                 ; 0000 0189                   PORTD.2 = 0;
                 ; 0000 018A                   PORTD.3 = 0;
                 ; 0000 018B                   PORTD.7 = 0;
                 ; 0000 018C                   PORTD.6 = 0;
                 ; 0000 018D                   delay_ms(1);
000192 e0a1      	LDI  R26,LOW(1)
000193 e0b0      	LDI  R27,0
000194 d0ac      	RCALL _delay_ms
                 ; 0000 018E                   }
                 ; 0000 018F 
                 ; 0000 0190                   if( PINA.3 == 0 && PINA.4 == 0 && PINA.5 == 0) {
                 _0x1B6:
000195 d058      	RCALL SUBOPT_0x4
000196 f421      	BRNE _0x1CA
000197 d05b      	RCALL SUBOPT_0x5
000198 f411      	BRNE _0x1CA
000199 d05e      	RCALL SUBOPT_0x6
00019a f009      	BREQ _0x1CB
                 _0x1CA:
00019b c003      	RJMP _0x1C9
                 _0x1CB:
                 ; 0000 0191                   PORTD.2 = 1;
00019c d060      	RCALL SUBOPT_0x7
                 ; 0000 0192                   PORTD.3 = 0;
                 ; 0000 0193                   PORTD.7 = 0;
                 ; 0000 0194                   PORTD.6 = 0;
                 ; 0000 0195                   delay_ms(3);
                 ; 0000 0196                   PORTD.2 = 0;
                 ; 0000 0197                   PORTD.3 = 0;
                 ; 0000 0198                   PORTD.7 = 0;
                 ; 0000 0199                   PORTD.6 = 0;
                 ; 0000 019A                   delay_ms(2);
00019d e0b0      	LDI  R27,0
00019e d0a2      	RCALL _delay_ms
                 ; 0000 019B                   }
                 ; 0000 019C 
                 ; 0000 019D                    if( PINA.3 == 0 && PINA.4 == 0 && PINA.5 == 1) {
                 _0x1C9:
00019f d04e      	RCALL SUBOPT_0x4
0001a0 f421      	BRNE _0x1DD
0001a1 d051      	RCALL SUBOPT_0x5
0001a2 f411      	BRNE _0x1DD
0001a3 99cd      	SBIC 0x19,5
0001a4 c001      	RJMP _0x1DE
                 _0x1DD:
0001a5 c003      	RJMP _0x1DC
                 _0x1DE:
                 ; 0000 019E                   PORTD.2 = 1;
0001a6 d056      	RCALL SUBOPT_0x7
                 ; 0000 019F                   PORTD.3 = 0;
                 ; 0000 01A0                   PORTD.7 = 0;
                 ; 0000 01A1                   PORTD.6 = 0;
                 ; 0000 01A2                   delay_ms(3);
                 ; 0000 01A3                   PORTD.2 = 0;
                 ; 0000 01A4                   PORTD.3 = 0;
                 ; 0000 01A5                   PORTD.7 = 0;
                 ; 0000 01A6                   PORTD.6 = 0;
                 ; 0000 01A7                   delay_ms(2);
0001a7 e0b0      	LDI  R27,0
0001a8 d098      	RCALL _delay_ms
                 ; 0000 01A8                   }
                 ; 0000 01A9 
                 ; 0000 01AA 
                 ; 0000 01AB                   if( PINA.3 == 0 && PINA.4 == 1 && PINA.5 == 1) {
                 _0x1DC:
0001a9 d044      	RCALL SUBOPT_0x4
0001aa f421      	BRNE _0x1F0
0001ab 9bcc      	SBIS 0x19,4
0001ac c002      	RJMP _0x1F0
0001ad 99cd      	SBIC 0x19,5
0001ae c001      	RJMP _0x1F1
                 _0x1F0:
0001af c009      	RJMP _0x1EF
                 _0x1F1:
                 ; 0000 01AC                   PORTD.2 = 1;
0001b0 9a92      	SBI  0x12,2
                 ; 0000 01AD                   PORTD.3 = 0;
0001b1 9893      	CBI  0x12,3
                 ; 0000 01AE                   PORTD.7 = 0;
0001b2 9897      	CBI  0x12,7
                 ; 0000 01AF                   PORTD.6 = 0;
0001b3 9896      	CBI  0x12,6
                 ; 0000 01B0                   delay_ms(4);
0001b4 e0a4      	LDI  R26,LOW(4)
0001b5 d07e      	RCALL SUBOPT_0xC
                 ; 0000 01B1                   PORTD.2 = 0;
                 ; 0000 01B2                   PORTD.3 = 0;
                 ; 0000 01B3                   PORTD.7 = 0;
                 ; 0000 01B4                   PORTD.6 = 0;
                 ; 0000 01B5                   delay_ms(2);
0001b6 e0a2      	LDI  R26,LOW(2)
0001b7 e0b0      	LDI  R27,0
0001b8 d088      	RCALL _delay_ms
                 ; 0000 01B6                   }
                 ; 0000 01B7                   if( PINA.3 == 0 && PINA.4 == 1 && PINA.5 == 0) {
                 _0x1EF:
0001b9 d034      	RCALL SUBOPT_0x4
0001ba f421      	BRNE _0x203
0001bb 9bcc      	SBIS 0x19,4
0001bc c002      	RJMP _0x203
0001bd d03a      	RCALL SUBOPT_0x6
0001be f009      	BREQ _0x204
                 _0x203:
0001bf c004      	RJMP _0x202
                 _0x204:
                 ; 0000 01B8                   PORTD.2 = 0;
0001c0 d07a      	RCALL SUBOPT_0xD
                 ; 0000 01B9                   PORTD.3 = 0;
                 ; 0000 01BA                   PORTD.7 = 1;
                 ; 0000 01BB                   PORTD.6 = 0;
                 ; 0000 01BC                   delay_ms(3);
                 ; 0000 01BD                   PORTD.2 = 0;
                 ; 0000 01BE                   PORTD.3 = 0;
                 ; 0000 01BF                   PORTD.7 = 0;
                 ; 0000 01C0                   PORTD.6 = 0;
                 ; 0000 01C1                   delay_ms(2);
0001c1 e0a2      	LDI  R26,LOW(2)
0001c2 e0b0      	LDI  R27,0
0001c3 d07d      	RCALL _delay_ms
                 ; 0000 01C2                   }
                 ; 0000 01C3                   if( PINA.3 == 1 && PINA.4 == 1 && PINA.5 == 0) {
                 _0x202:
0001c4 9bcb      	SBIS 0x19,3
0001c5 c004      	RJMP _0x216
0001c6 9bcc      	SBIS 0x19,4
0001c7 c002      	RJMP _0x216
0001c8 d02f      	RCALL SUBOPT_0x6
0001c9 f009      	BREQ _0x217
                 _0x216:
0001ca c004      	RJMP _0x215
                 _0x217:
                 ; 0000 01C4                   PORTD.2 = 0;
0001cb d06f      	RCALL SUBOPT_0xD
                 ; 0000 01C5                   PORTD.3 = 0;
                 ; 0000 01C6                   PORTD.7 = 1;
                 ; 0000 01C7                   PORTD.6 = 0;
                 ; 0000 01C8                   delay_ms(3);
                 ; 0000 01C9                   PORTD.2 = 0;
                 ; 0000 01CA                   PORTD.3 = 0;
                 ; 0000 01CB                   PORTD.7 = 0;
                 ; 0000 01CC                   PORTD.6 = 0;
                 ; 0000 01CD                   delay_ms(2);
0001cc e0a2      	LDI  R26,LOW(2)
0001cd e0b0      	LDI  R27,0
0001ce d072      	RCALL _delay_ms
                 ; 0000 01CE                   }
                 ; 0000 01CF 
                 ; 0000 01D0 }
                 _0x215:
                 ; 0000 01D1 
                 ; 0000 01D2       }
                 _0x18B:
0001cf cebc      	RJMP _0x7
                 ; 0000 01D3 }
                 _0x228:
0001d0 cfff      	RJMP _0x228
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:19 WORDS
                 SUBOPT_0x0:
0001d1 e0a0      	LDI  R26,0
0001d2 99c9      	SBIC 0x19,1
0001d3 e0a1      	LDI  R26,1
0001d4 30a0      	CPI  R26,LOW(0x0)
0001d5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 10 TIMES, CODE SIZE REDUCTION:115 WORDS
                 SUBOPT_0x1:
0001d6 9a92      	SBI  0x12,2
0001d7 9893      	CBI  0x12,3
0001d8 9a97      	SBI  0x12,7
0001d9 9896      	CBI  0x12,6
0001da e0a1      	LDI  R26,LOW(1)
0001db e0b0      	LDI  R27,0
0001dc d064      	RCALL _delay_ms
0001dd 9892      	CBI  0x12,2
0001de 9893      	CBI  0x12,3
0001df 9897      	CBI  0x12,7
0001e0 9896      	CBI  0x12,6
0001e1 e0a4      	LDI  R26,LOW(4)
0001e2 e0b0      	LDI  R27,0
0001e3 c05d      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:19 WORDS
                 SUBOPT_0x2:
0001e4 e0a0      	LDI  R26,0
0001e5 99c8      	SBIC 0x19,0
0001e6 e0a1      	LDI  R26,1
0001e7 30a0      	CPI  R26,LOW(0x0)
0001e8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:19 WORDS
                 SUBOPT_0x3:
0001e9 e0a0      	LDI  R26,0
0001ea 99ca      	SBIC 0x19,2
0001eb e0a1      	LDI  R26,1
0001ec 30a0      	CPI  R26,LOW(0x0)
0001ed 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x4:
0001ee e0a0      	LDI  R26,0
0001ef 99cb      	SBIC 0x19,3
0001f0 e0a1      	LDI  R26,1
0001f1 30a0      	CPI  R26,LOW(0x0)
0001f2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x5:
0001f3 e0a0      	LDI  R26,0
0001f4 99cc      	SBIC 0x19,4
0001f5 e0a1      	LDI  R26,1
0001f6 30a0      	CPI  R26,LOW(0x0)
0001f7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:10 WORDS
                 SUBOPT_0x6:
0001f8 e0a0      	LDI  R26,0
0001f9 99cd      	SBIC 0x19,5
0001fa e0a1      	LDI  R26,1
0001fb 30a0      	CPI  R26,LOW(0x0)
0001fc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:20 WORDS
                 SUBOPT_0x7:
0001fd 9a92      	SBI  0x12,2
0001fe 9893      	CBI  0x12,3
0001ff 9897      	CBI  0x12,7
000200 9896      	CBI  0x12,6
000201 e0a3      	LDI  R26,LOW(3)
000202 e0b0      	LDI  R27,0
000203 d03d      	RCALL _delay_ms
000204 9892      	CBI  0x12,2
000205 9893      	CBI  0x12,3
000206 9897      	CBI  0x12,7
000207 9896      	CBI  0x12,6
000208 e0a2      	LDI  R26,LOW(2)
000209 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:31 WORDS
                 SUBOPT_0x8:
00020a 9892      	CBI  0x12,2
00020b 9a93      	SBI  0x12,3
00020c 9897      	CBI  0x12,7
00020d 9a96      	SBI  0x12,6
00020e e0a2      	LDI  R26,LOW(2)
00020f e0b0      	LDI  R27,0
000210 d030      	RCALL _delay_ms
000211 9892      	CBI  0x12,2
000212 9893      	CBI  0x12,3
000213 9897      	CBI  0x12,7
000214 9896      	CBI  0x12,6
000215 e0a1      	LDI  R26,LOW(1)
000216 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:31 WORDS
                 SUBOPT_0x9:
000217 9896      	CBI  0x12,6
000218 9897      	CBI  0x12,7
000219 9a92      	SBI  0x12,2
00021a 9893      	CBI  0x12,3
00021b e0a4      	LDI  R26,LOW(4)
00021c e0b0      	LDI  R27,0
00021d d023      	RCALL _delay_ms
00021e 9892      	CBI  0x12,2
00021f 9893      	CBI  0x12,3
000220 e0a1      	LDI  R26,LOW(1)
000221 e0b0      	LDI  R27,0
000222 c01e      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:31 WORDS
                 SUBOPT_0xA:
000223 9896      	CBI  0x12,6
000224 9a97      	SBI  0x12,7
000225 9892      	CBI  0x12,2
000226 9893      	CBI  0x12,3
000227 e0a4      	LDI  R26,LOW(4)
000228 e0b0      	LDI  R27,0
000229 d017      	RCALL _delay_ms
00022a 9896      	CBI  0x12,6
00022b 9897      	CBI  0x12,7
00022c e0a1      	LDI  R26,LOW(1)
00022d e0b0      	LDI  R27,0
00022e c012      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xB:
00022f 01f4      	MOVW R30,R8
000230 9631      	ADIW R30,1
000231 014f      	MOVW R8,R30
000232 9731      	SBIW R30,1
000233 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0xC:
000234 e0b0      	LDI  R27,0
000235 d00b      	RCALL _delay_ms
000236 9892      	CBI  0x12,2
000237 9893      	CBI  0x12,3
000238 9897      	CBI  0x12,7
000239 9896      	CBI  0x12,6
00023a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0xD:
00023b 9892      	CBI  0x12,2
00023c 9893      	CBI  0x12,3
00023d 9a97      	SBI  0x12,7
00023e 9896      	CBI  0x12,6
00023f e0a3      	LDI  R26,LOW(3)
000240 cff3      	RJMP SUBOPT_0xC
                 
                 
                 	.CSEG
                 _delay_ms:
000241 9610      	adiw r26,0
000242 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000243 ed80     +LDI R24 , LOW ( 0x7D0 )
000244 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000245 9701     +SBIW R24 , 1
000246 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000247 95a8      	wdr
000248 9711      	sbiw r26,1
000249 f7c9      	brne __delay_ms0
                 __delay_ms1:
00024a 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16A register use summary:
r0 :  28 r1 :   1 r2 :   0 r3 :   0 r4 :   6 r5 :   4 r6 :   4 r7 :   2 
r8 :   5 r9 :   3 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  40 r27:  21 r28:   1 r29:   1 r30:  68 r31:   5 
x  :   3 y  :   0 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATmega16A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   4 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  17 
brge  :   4 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   1 brmi  :   0 brne  :  32 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   0 
cbi   :  41 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  12 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   8 cpc   :   8 cpi   :   6 cpse  :   0 dec   :   1 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   0 jmp   :  22 ld    :   0 ldd   :   0 ldi   :  70 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   0 movw  :   9 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  42 pop   :   0 push  :   0 rcall :  86 ret   :  11 
reti  :   0 rjmp  :  93 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  15 sbic  :  25 sbis  :  31 sbiw  :   8 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :   0 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   1 
Instructions used: 26 out of 116 (22.4%)

ATmega16A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000496   1160     14   1174   16384   7.2%
[.dseg] 0x000060 0x000160      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
