$date
	Sun Oct 23 06:40:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#571205
b1001 !
1"
#571206
b1001 &
b1001 %
1$
#571207
0"
#571210
b11100 &
b11100 %
#571214
b1110 &
b1110 %
#571218
b111 &
b111 %
#571222
b10110 &
b10110 %
#571226
b1011 &
b1011 %
#571230
b100010 &
b100010 %
#571234
b10001 &
b10001 %
#571238
b110100 &
b110100 %
#571242
b11010 &
b11010 %
#571246
b1101 &
b1101 %
#571250
b101000 &
b101000 %
#571254
b10100 &
b10100 %
#571258
b1010 &
b1010 %
#571262
b101 &
b101 %
#571266
b10000 &
b10000 %
#571270
b1000 &
b1000 %
#571274
b100 &
b100 %
#571278
b10 &
b10 %
#571282
b1 &
b1 %
1#
#571286
b0 &
0#
b0 %
0$
#1623288
b1 !
1"
#1623290
b1 &
b1 %
1$
#1623291
0"
#1623294
1#
#1623298
b0 &
b0 %
0#
0$
#2664984
b10 !
1"
#2664986
b10 &
b10 %
1$
#2664987
0"
#2664990
b1 &
1#
b1 %
#2664994
b0 &
b0 %
0#
0$
#4500012
