--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
flashData<0> |   -2.562(R)|    5.114(R)|clk               |   0.000|
flashData<1> |   -2.600(R)|    5.145(R)|clk               |   0.000|
flashData<2> |   -2.319(R)|    4.922(R)|clk               |   0.000|
flashData<3> |   -1.433(R)|    4.214(R)|clk               |   0.000|
flashData<4> |   -1.870(R)|    4.562(R)|clk               |   0.000|
flashData<5> |   -1.661(R)|    4.395(R)|clk               |   0.000|
flashData<6> |   -2.240(R)|    4.857(R)|clk               |   0.000|
flashData<7> |   -0.041(R)|    3.098(R)|clk               |   0.000|
flashData<8> |   -2.368(R)|    4.959(R)|clk               |   0.000|
flashData<9> |   -0.596(R)|    3.542(R)|clk               |   0.000|
flashData<10>|   -2.552(R)|    5.107(R)|clk               |   0.000|
flashData<11>|   -1.269(R)|    4.081(R)|clk               |   0.000|
flashData<12>|   -1.638(R)|    4.378(R)|clk               |   0.000|
flashData<13>|   -2.346(R)|    4.943(R)|clk               |   0.000|
flashData<14>|   -1.190(R)|    4.017(R)|clk               |   0.000|
flashData<15>|   -1.654(R)|    4.388(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
flashData<0> |   -1.983(R)|    4.391(R)|clk               |   0.000|
flashData<1> |   -2.021(R)|    4.422(R)|clk               |   0.000|
flashData<2> |   -1.740(R)|    4.199(R)|clk               |   0.000|
flashData<3> |   -0.854(R)|    3.491(R)|clk               |   0.000|
flashData<4> |   -1.291(R)|    3.839(R)|clk               |   0.000|
flashData<5> |   -1.082(R)|    3.672(R)|clk               |   0.000|
flashData<6> |   -1.661(R)|    4.134(R)|clk               |   0.000|
flashData<7> |    0.538(R)|    2.375(R)|clk               |   0.000|
flashData<8> |   -1.789(R)|    4.236(R)|clk               |   0.000|
flashData<9> |   -0.017(R)|    2.819(R)|clk               |   0.000|
flashData<10>|   -1.973(R)|    4.384(R)|clk               |   0.000|
flashData<11>|   -0.690(R)|    3.358(R)|clk               |   0.000|
flashData<12>|   -1.059(R)|    3.655(R)|clk               |   0.000|
flashData<13>|   -1.767(R)|    4.220(R)|clk               |   0.000|
flashData<14>|   -0.611(R)|    3.294(R)|clk               |   0.000|
flashData<15>|   -1.075(R)|    3.665(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clkIn to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.833(R)|clk               |   0.000|
digit1<1>    |   17.630(R)|clk               |   0.000|
digit1<2>    |   17.840(R)|clk               |   0.000|
digit1<3>    |   17.640(R)|clk               |   0.000|
digit1<4>    |   16.726(R)|clk               |   0.000|
digit1<5>    |   17.200(R)|clk               |   0.000|
digit1<6>    |   16.908(R)|clk               |   0.000|
digit2<0>    |   17.687(R)|clk               |   0.000|
digit2<1>    |   16.913(R)|clk               |   0.000|
digit2<2>    |   17.773(R)|clk               |   0.000|
digit2<3>    |   17.169(R)|clk               |   0.000|
digit2<4>    |   17.005(R)|clk               |   0.000|
digit2<5>    |   17.775(R)|clk               |   0.000|
digit2<6>    |   17.624(R)|clk               |   0.000|
flashAddr<1> |   14.866(R)|clk               |   0.000|
flashAddr<2> |   14.324(R)|clk               |   0.000|
flashAddr<3> |   14.356(R)|clk               |   0.000|
flashAddr<4> |   14.199(R)|clk               |   0.000|
flashAddr<5> |   13.931(R)|clk               |   0.000|
flashAddr<6> |   14.126(R)|clk               |   0.000|
flashAddr<7> |   13.964(R)|clk               |   0.000|
flashAddr<8> |   13.925(R)|clk               |   0.000|
flashAddr<9> |   13.947(R)|clk               |   0.000|
flashAddr<10>|   13.316(R)|clk               |   0.000|
flashAddr<11>|   13.493(R)|clk               |   0.000|
flashAddr<12>|   13.450(R)|clk               |   0.000|
flashAddr<13>|   13.384(R)|clk               |   0.000|
flashAddr<14>|   13.911(R)|clk               |   0.000|
flashAddr<15>|   14.134(R)|clk               |   0.000|
flashAddr<16>|   13.926(R)|clk               |   0.000|
flashData<0> |   14.329(R)|clk               |   0.000|
flashData<1> |   14.539(R)|clk               |   0.000|
flashData<2> |   14.861(R)|clk               |   0.000|
flashData<3> |   14.322(R)|clk               |   0.000|
flashData<4> |   15.103(R)|clk               |   0.000|
flashData<5> |   15.167(R)|clk               |   0.000|
flashData<6> |   14.847(R)|clk               |   0.000|
flashData<7> |   15.416(R)|clk               |   0.000|
flashData<8> |   14.589(R)|clk               |   0.000|
flashData<9> |   14.788(R)|clk               |   0.000|
flashData<10>|   15.358(R)|clk               |   0.000|
flashData<11>|   15.421(R)|clk               |   0.000|
flashData<12>|   15.674(R)|clk               |   0.000|
flashData<13>|   15.614(R)|clk               |   0.000|
flashData<14>|   15.921(R)|clk               |   0.000|
flashData<15>|   15.864(R)|clk               |   0.000|
flashOe      |   15.351(R)|clk               |   0.000|
flashWe      |   15.221(R)|clk               |   0.000|
ram2Addr<0>  |   14.682(R)|clk               |   0.000|
ram2Addr<1>  |   14.345(R)|clk               |   0.000|
ram2Addr<2>  |   14.412(R)|clk               |   0.000|
ram2Addr<3>  |   15.616(R)|clk               |   0.000|
ram2Addr<4>  |   14.228(R)|clk               |   0.000|
ram2Addr<5>  |   13.981(R)|clk               |   0.000|
ram2Addr<6>  |   14.903(R)|clk               |   0.000|
ram2Addr<7>  |   14.529(R)|clk               |   0.000|
ram2Addr<8>  |   15.128(R)|clk               |   0.000|
ram2Addr<9>  |   15.565(R)|clk               |   0.000|
ram2Addr<10> |   15.074(R)|clk               |   0.000|
ram2Addr<11> |   15.536(R)|clk               |   0.000|
ram2Addr<12> |   15.204(R)|clk               |   0.000|
ram2Addr<13> |   14.008(R)|clk               |   0.000|
ram2Addr<14> |   14.213(R)|clk               |   0.000|
ram2Addr<15> |   13.259(R)|clk               |   0.000|
ram2Data<0>  |   15.021(R)|clk               |   0.000|
ram2Data<1>  |   15.610(R)|clk               |   0.000|
ram2Data<2>  |   16.173(R)|clk               |   0.000|
ram2Data<3>  |   15.184(R)|clk               |   0.000|
ram2Data<4>  |   15.065(R)|clk               |   0.000|
ram2Data<5>  |   15.240(R)|clk               |   0.000|
ram2Data<6>  |   15.103(R)|clk               |   0.000|
ram2Data<7>  |   14.686(R)|clk               |   0.000|
ram2Data<8>  |   13.931(R)|clk               |   0.000|
ram2Data<9>  |   14.283(R)|clk               |   0.000|
ram2Data<10> |   15.364(R)|clk               |   0.000|
ram2Data<11> |   15.319(R)|clk               |   0.000|
ram2Data<12> |   15.358(R)|clk               |   0.000|
ram2Data<13> |   15.220(R)|clk               |   0.000|
ram2Data<14> |   14.574(R)|clk               |   0.000|
ram2Data<15> |   14.007(R)|clk               |   0.000|
ram2We       |   14.539(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.110(R)|clk               |   0.000|
digit1<1>    |   16.907(R)|clk               |   0.000|
digit1<2>    |   17.117(R)|clk               |   0.000|
digit1<3>    |   16.917(R)|clk               |   0.000|
digit1<4>    |   16.003(R)|clk               |   0.000|
digit1<5>    |   16.477(R)|clk               |   0.000|
digit1<6>    |   16.185(R)|clk               |   0.000|
digit2<0>    |   16.964(R)|clk               |   0.000|
digit2<1>    |   16.190(R)|clk               |   0.000|
digit2<2>    |   17.050(R)|clk               |   0.000|
digit2<3>    |   16.446(R)|clk               |   0.000|
digit2<4>    |   16.282(R)|clk               |   0.000|
digit2<5>    |   17.052(R)|clk               |   0.000|
digit2<6>    |   16.901(R)|clk               |   0.000|
flashAddr<1> |   14.143(R)|clk               |   0.000|
flashAddr<2> |   13.601(R)|clk               |   0.000|
flashAddr<3> |   13.633(R)|clk               |   0.000|
flashAddr<4> |   13.476(R)|clk               |   0.000|
flashAddr<5> |   13.208(R)|clk               |   0.000|
flashAddr<6> |   13.403(R)|clk               |   0.000|
flashAddr<7> |   13.241(R)|clk               |   0.000|
flashAddr<8> |   13.202(R)|clk               |   0.000|
flashAddr<9> |   13.224(R)|clk               |   0.000|
flashAddr<10>|   12.593(R)|clk               |   0.000|
flashAddr<11>|   12.770(R)|clk               |   0.000|
flashAddr<12>|   12.727(R)|clk               |   0.000|
flashAddr<13>|   12.661(R)|clk               |   0.000|
flashAddr<14>|   13.188(R)|clk               |   0.000|
flashAddr<15>|   13.411(R)|clk               |   0.000|
flashAddr<16>|   13.203(R)|clk               |   0.000|
flashData<0> |   13.606(R)|clk               |   0.000|
flashData<1> |   13.816(R)|clk               |   0.000|
flashData<2> |   14.138(R)|clk               |   0.000|
flashData<3> |   13.599(R)|clk               |   0.000|
flashData<4> |   14.380(R)|clk               |   0.000|
flashData<5> |   14.444(R)|clk               |   0.000|
flashData<6> |   14.124(R)|clk               |   0.000|
flashData<7> |   14.693(R)|clk               |   0.000|
flashData<8> |   13.866(R)|clk               |   0.000|
flashData<9> |   14.065(R)|clk               |   0.000|
flashData<10>|   14.635(R)|clk               |   0.000|
flashData<11>|   14.698(R)|clk               |   0.000|
flashData<12>|   14.951(R)|clk               |   0.000|
flashData<13>|   14.891(R)|clk               |   0.000|
flashData<14>|   15.198(R)|clk               |   0.000|
flashData<15>|   15.141(R)|clk               |   0.000|
flashOe      |   14.628(R)|clk               |   0.000|
flashWe      |   14.498(R)|clk               |   0.000|
ram2Addr<0>  |   13.959(R)|clk               |   0.000|
ram2Addr<1>  |   13.622(R)|clk               |   0.000|
ram2Addr<2>  |   13.689(R)|clk               |   0.000|
ram2Addr<3>  |   14.893(R)|clk               |   0.000|
ram2Addr<4>  |   13.505(R)|clk               |   0.000|
ram2Addr<5>  |   13.258(R)|clk               |   0.000|
ram2Addr<6>  |   14.180(R)|clk               |   0.000|
ram2Addr<7>  |   13.806(R)|clk               |   0.000|
ram2Addr<8>  |   14.405(R)|clk               |   0.000|
ram2Addr<9>  |   14.842(R)|clk               |   0.000|
ram2Addr<10> |   14.351(R)|clk               |   0.000|
ram2Addr<11> |   14.813(R)|clk               |   0.000|
ram2Addr<12> |   14.481(R)|clk               |   0.000|
ram2Addr<13> |   13.285(R)|clk               |   0.000|
ram2Addr<14> |   13.490(R)|clk               |   0.000|
ram2Addr<15> |   12.536(R)|clk               |   0.000|
ram2Data<0>  |   14.298(R)|clk               |   0.000|
ram2Data<1>  |   14.887(R)|clk               |   0.000|
ram2Data<2>  |   15.450(R)|clk               |   0.000|
ram2Data<3>  |   14.461(R)|clk               |   0.000|
ram2Data<4>  |   14.342(R)|clk               |   0.000|
ram2Data<5>  |   14.517(R)|clk               |   0.000|
ram2Data<6>  |   14.380(R)|clk               |   0.000|
ram2Data<7>  |   13.963(R)|clk               |   0.000|
ram2Data<8>  |   13.208(R)|clk               |   0.000|
ram2Data<9>  |   13.560(R)|clk               |   0.000|
ram2Data<10> |   14.641(R)|clk               |   0.000|
ram2Data<11> |   14.596(R)|clk               |   0.000|
ram2Data<12> |   14.635(R)|clk               |   0.000|
ram2Data<13> |   14.497(R)|clk               |   0.000|
ram2Data<14> |   13.851(R)|clk               |   0.000|
ram2Data<15> |   13.284(R)|clk               |   0.000|
ram2We       |   13.816(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    8.177|         |         |         |
rst            |    8.177|    0.419|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    8.177|         |         |         |
rst            |    8.177|    0.998|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
flashData<0>   |led<0>         |    8.197|
flashData<1>   |led<1>         |    8.310|
flashData<2>   |led<2>         |    8.942|
flashData<3>   |led<3>         |    8.369|
flashData<4>   |led<4>         |    8.199|
flashData<5>   |led<5>         |    7.728|
flashData<6>   |led<6>         |    8.635|
flashData<7>   |led<7>         |    8.300|
flashData<8>   |led<8>         |    8.840|
flashData<9>   |led<9>         |    8.555|
flashData<10>  |led<10>        |    8.671|
flashData<11>  |led<11>        |    8.036|
flashData<12>  |led<12>        |    8.569|
flashData<13>  |led<13>        |    8.976|
flashData<14>  |led<14>        |    8.837|
flashData<15>  |led<15>        |    8.346|
---------------+---------------+---------+


Analysis completed Sun Nov 27 18:38:35 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



