// Seed: 3511798397
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    output supply1 id_6
);
  type_12(
      1, id_1 == id_3, 1
  );
  assign id_6[1] = 1;
endmodule
