0.7
2020.2
May  7 2023
15:24:31
Q:/Xilinx/Projectos/TpFinal/tpFinal.sim/sim_IF/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sim_IF/new/tb_IF.v,1696890752,verilog,,,,tb_IF,,,,,,,,
Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sources_1/new/IF.v,1696892117,verilog,,Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sources_1/new/Interface_PC.v,,IF,,,,,,,,
,,,,Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sources_1/new/PC.v,,Interface_PC,,,,,,,,
Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sources_1/new/PC.v,1696452925,verilog,,Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sources_1/new/instruction_mem.v,,PC,,,,,,,,
Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sources_1/new/instruction_mem.v,1696455881,verilog,,Q:/Xilinx/Projectos/TpFinal/tpFinal.srcs/sim_IF/new/tb_IF.v,,instruction_mem,,,,,,,,
