{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 23:18:06 2018 " "Info: Processing started: Fri Jan 05 23:18:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_DSC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_DSC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_DSC-DESCRIPTION " "Info: Found design unit 1: cpu_DSC-DESCRIPTION" {  } { { "cpu_DSC.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_DSC.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_DSC " "Info: Found entity 1: cpu_DSC" {  } { { "cpu_DSC.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_DSC.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_alu-description " "Info: Found design unit 1: cpu_alu-description" {  } { { "cpu_alu.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_alu.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu " "Info: Found entity 1: cpu_alu" {  } { { "cpu_alu.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_3_8_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_3_8_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_3_8_decoder-description " "Info: Found design unit 1: cpu_3_8_decoder-description" {  } { { "cpu_3_8_decoder.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_3_8_decoder.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_3_8_decoder " "Info: Found entity 1: cpu_3_8_decoder" {  } { { "cpu_3_8_decoder.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_3_8_decoder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_JSQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_JSQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_JSQ-bhv " "Info: Found design unit 1: cpu_JSQ-bhv" {  } { { "cpu_JSQ.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_JSQ.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_JSQ " "Info: Found entity 1: cpu_JSQ" {  } { { "cpu_JSQ.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_JSQ.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_IR-a " "Info: Found design unit 1: cpu_IR-a" {  } { { "cpu_IR.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_IR " "Info: Found entity 1: cpu_IR" {  } { { "cpu_IR.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_IR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jcq-description " "Info: Found design unit 1: cpu_jcq-description" {  } { { "cpu_jcq.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_jcq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jcq " "Info: Found entity 1: cpu_jcq" {  } { { "cpu_jcq.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_jcq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_PC-a " "Info: Found design unit 1: cpu_PC-a" {  } { { "cpu_PC.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_PC.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_PC " "Info: Found entity 1: cpu_PC" {  } { { "cpu_PC.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_regs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_regs-ab " "Info: Found design unit 1: cpu_regs-ab" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_regs " "Info: Found entity 1: cpu_regs" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_XUANZEQI.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_XUANZEQI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_XUANZEQI-a " "Info: Found design unit 1: cpu_XUANZEQI-a" {  } { { "cpu_XUANZEQI.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_XUANZEQI.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_XUANZEQI " "Info: Found entity 1: cpu_XUANZEQI" {  } { { "cpu_XUANZEQI.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_XUANZEQI.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_yiwei.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_yiwei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_yiwei-a " "Info: Found design unit 1: cpu_yiwei-a" {  } { { "cpu_yiwei.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_yiwei.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_yiwei " "Info: Found entity 1: cpu_yiwei" {  } { { "cpu_yiwei.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_yiwei.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_zl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_zl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_zl-BEHAV " "Info: Found design unit 1: cpu_zl-BEHAV" {  } { { "cpu_zl.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_zl.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_zl " "Info: Found entity 1: cpu_zl" {  } { { "cpu_zl.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_zl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_regs cpu_regs:inst " "Info: Elaborating entity \"cpu_regs\" for hierarchy \"cpu_regs:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 56 264 400 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb cpu_regs.vhd(16) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(16): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc cpu_regs.vhd(18) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(18): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb cpu_regs.vhd(20) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(20): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc cpu_regs.vhd(25) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(25): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra cpu_regs.vhd(27) " "Warning (10492): VHDL Process Statement warning at cpu_regs.vhd(27): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_regs.vhd" "" { Text "E:/CPU/CPU3/cpu/cpu_regs.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "a\[7\] GND " "Warning (13410): Pin \"a\[7\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[6\] GND " "Warning (13410): Pin \"a\[6\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[5\] GND " "Warning (13410): Pin \"a\[5\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[4\] GND " "Warning (13410): Pin \"a\[4\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[3\] GND " "Warning (13410): Pin \"a\[3\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[2\] GND " "Warning (13410): Pin \"a\[2\]\" is stuck at GND" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[1\] VCC " "Warning (13410): Pin \"a\[1\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "a\[0\] VCC " "Warning (13410): Pin \"a\[0\]\" is stuck at VCC" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 480 656 96 "a\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[0\] " "Info: Register \"cpu_regs:inst\|rc\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[1\] " "Info: Register \"cpu_regs:inst\|rc\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[2\] " "Info: Register \"cpu_regs:inst\|rc\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[3\] " "Info: Register \"cpu_regs:inst\|rc\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[4\] " "Info: Register \"cpu_regs:inst\|rc\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[5\] " "Info: Register \"cpu_regs:inst\|rc\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[6\] " "Info: Register \"cpu_regs:inst\|rc\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu_regs:inst\|rc\[7\] " "Info: Register \"cpu_regs:inst\|rc\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "cpu.bdf" "" { Schematic "E:/CPU/CPU3/cpu/cpu.bdf" { { 80 56 224 96 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 23:18:12 2018 " "Info: Processing ended: Fri Jan 05 23:18:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
