@ARTICLE{GenesysPro2004,
  AUTHOR =       {M.Behm and J.Ludden and Y.Lichtenstein and M.Rimon and M.Vinov},
  TITLE =        {Industrial Experience with Test Generation Languages for Processor Verification},
  JOURNAL =      {Proceedings of the 41st Design Automation Conference (DAC’04)},
  YEAR =         {2004},
}

@ARTICLE{GenesysPro2004Innovations,
  AUTHOR =       {A.Adir and E.Almog and L.Fournier and E.Marcus and M.Rimon and M.Vinov and A.Ziv},
  TITLE =        {Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification},
  JOURNAL =      {IEEE Design and Test of Computers},
  YEAR =         {2004},
  volume =       {21},
  number =       {2},
  pages =        {84-93},
  month =        {Mar/Apr},
}

@ARTICLE{MAATG,
  AUTHOR =       {T.Li and D.Zhu and Y.Guo and G.Liu and S.Li},
  TITLE =        {MAATG: A Functional Test Program Generator for Microprocessor Verification},
  JOURNAL =      {Proceedings of the 2005 8th Euromicro conference on Digital System Design (DSD’05)},
  YEAR =         {2005},
}

@ARTICLE{mVpGen,
  AUTHOR =       {K.Kohno and N.Matsumoto},
  TITLE =        {A New Verification Methodology for Complex Pipeline Behavior},
  JOURNAL =      {Proceedings of the 38st Design Automation Conference (DAC’01)},
  YEAR =         {2001},
}

@ARTICLE{Mishra,
  AUTHOR =       {P.Mishra and N.Dutt},
  TITLE =        {Automatic Functional Test Program Generation for Pipelined Processors Using Model Checking},
  JOURNAL =      {Proceedings of the 7th IEEE International High-Level Design Validation and Test Workshop},
  YEAR =         {2002},
}

@ARTICLE{ConstrProp,
  AUTHOR =       {Семенов А.Л.},
  TITLE =        {Методы распространения ограничений: основные концепции},
  JOURNAL =      {PSI’03/ИМРО — Интервальная математика и методы распространения ограничений},
  YEAR =         {2003},
}

@ARTICLE{kamkin,
  AUTHOR =       {Камкин А.С.},
  TITLE =        {Генерация тестовых программ для микропроцессоров},
  JOURNAL =      {Труды ИСП РАН},
  YEAR =         {2008},
  volume =       {14},
  number =       {2},
  pages =        {23-64},
}

@ARTICLE{myisp,
  AUTHOR =       {Корныхин Е.В.},
  TITLE =        {Генерация тестовых данных для тестирования арифметических операций центральных процессоров},
  JOURNAL =      {Труды ИСП РАН},
  YEAR =         {2008},
  volume =       {15},
  pages =        {107-117},
}

@ARTICLE{mysyrcose,
  AUTHOR =       {Kornikhin E.},
  TITLE =        {Test data generation for arithmetic subsystem of CPUs MIPS64},
  JOURNAL =      {Proceedings of the Second Spring Young Researchers' Colloqium on Software Engineering},
  YEAR =         {2008},
  volume =       {2},
  pages =        {43-46},
}

@MANUAL{mips64,
  TITLE =        {MIPS64: Architecture for Programmers Volume II: The MIPS64 Instruction Set},
}

@MANUAL{mips64_III,
  TITLE =        {MIPS64: Architecture for Programmers Volume III: The MIPS64 Privileged Resource Architecture},
}

@BOOK{CLPusingECLiPSe,
  AUTHOR =       {K.R.Apt and M.Wallace},
  TITLE =        {Constraint Logic Programming Using Eclipse},
  PUBLISHER =    {Cambridge University Press},
  YEAR =         {2007},
  isbn =         {0521866286, 9780521866286},
}

@ARTICLE{TSE,
  AUTHOR =       {F.Fallah and K.Takayama},
  TITLE =        {A New Functional Test Program Generation Methodology},
  JOURNAL =      {Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors},
  YEAR =         {2001},
  pages =        {76-81},
}

@ARTICLE{toATPG,
  AUTHOR =       {M.Beardo and F.Bruschi and F.Ferrandi and D.Sciuto},
  TITLE =        {An Approach to Functional Testing of VLIW Architectures},
  JOURNAL =      {Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00)},
  YEAR =         {2000},
  pages =        {29-33},
}

@ARTICLE{muGP,
  AUTHOR =       {F. Corno and E. Sanchez and M.S. Reorda and G. Squillero},
  TITLE =        {Automatic Test Program Generation -- a Case Study},
  JOURNAL =      {IEEE Design \& Test, Special issue on Functional Verification and Testbench Generation},
  YEAR =         {2001},
  volume =       {21},
  number =       {2},
  pages =        {102-109},
  month =        {MArch-April},
}

@ARTICLE{DeepTrans,
  AUTHOR =       {А. Adir and R. Emek and Y. Katz and A. Koyfman},
  TITLE =        {DeepTrans -- a model-based approach to functional verification of address translation mechanisms},
  JOURNAL =      {Microprocessor Test and Verification: Common Challenges and Solutions, 2003. Proceedings. 4th International Workshop on},
  YEAR =         {2003},
  pages =        {3-6},
}

@BOOK{PattersonHennesy,
  AUTHOR =       {D. Patterson and J. Hennesy},
  TITLE =        {Computer Organisation and Design: The Hardware/Software Interface},
  PUBLISHER =    {The Morgan Kaufmann Series in Computer Architecture and Design},
  YEAR =         {2005},
  edition =      {3rd},
}
