{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575490069469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575490069484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 12:07:49 2019 " "Processing started: Wed Dec 04 12:07:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575490069484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575490069484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VCR_State_Machine -c VCR_State_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off VCR_State_Machine -c VCR_State_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575490069484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575490070422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575490070422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vcr_decoder.sv(88) " "Verilog HDL information at vcr_decoder.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575490085071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vcr_decoder.sv(221) " "Verilog HDL information at vcr_decoder.sv(221): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575490085073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_decoder.sv 6 6 " "Found 6 design units, including 6 entities, in source file vcr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCR_Functional_Unit " "Found entity 1: VCR_Functional_Unit" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575490085076 ""} { "Info" "ISGN_ENTITY_NAME" "2 DisplayDecoder " "Found entity 2: DisplayDecoder" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575490085076 ""} { "Info" "ISGN_ENTITY_NAME" "3 vcr_decoder " "Found entity 3: vcr_decoder" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575490085076 ""} { "Info" "ISGN_ENTITY_NAME" "4 ReadState " "Found entity 4: ReadState" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575490085076 ""} { "Info" "ISGN_ENTITY_NAME" "5 ShiftRegister " "Found entity 5: ShiftRegister" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575490085076 ""} { "Info" "ISGN_ENTITY_NAME" "6 SignalDecoder " "Found entity 6: SignalDecoder" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575490085076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575490085076 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "VCR_Functional_Unit work " "Can't compile duplicate declarations of entity \"VCR_Functional_Unit\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "VCR_Functional_Unit vcr_decoder.sv work " "Instance could be entity \"VCR_Functional_Unit\" in file vcr_decoder.sv compiled in library work" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 2 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1575490085084 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "VCR_Functional_Unit VCR_Functional_Unit.bdf work " "Instance could be entity \"VCR_Functional_Unit\" in file VCR_Functional_Unit.bdf compiled in library work" {  } { { "VCR_Functional_Unit.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/VCR_Functional_Unit.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1575490085084 ""}  } { { "VCR_Functional_Unit.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/VCR_Functional_Unit.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575490085084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_functional_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vcr_functional_unit.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575490085084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/output_files/VCR_State_Machine.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/output_files/VCR_State_Machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575490085120 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575490085236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 12:08:05 2019 " "Processing ended: Wed Dec 04 12:08:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575490085236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575490085236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575490085236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575490085236 ""}
