Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 28 23:23:03 2023
| Host         : DESKTOP-VDVLD23 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Processor_control_sets_placed.rpt
| Design       : Processor
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           15 |
| No           | No                    | Yes                    |              18 |            4 |
| No           | Yes                   | No                     |               8 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------+---------------------------+------------------+----------------+
|                 Clock Signal                | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------------------------+---------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG                              |               | u2/counter_PWM[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG                              | u0/E[0]       | reset_IBUF                |                3 |             16 |
|  clk_IBUF_BUFG                              |               | reset_IBUF                |                4 |             18 |
|  u0/FSM_sequential_nextstate_reg[4]_i_2_n_0 |               |                           |               15 |             52 |
+---------------------------------------------+---------------+---------------------------+------------------+----------------+


