#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000102cdf0 .scope module, "fir_dec_tb" "fir_dec_tb" 2 4;
 .timescale -9 -12;
P_0000000000ffc390 .param/l "CLOCK_PER_SAMPLE" 0 2 9, +C4<00000000000000000000000000010100>;
P_0000000000ffc3c8 .param/l "PERIOD" 0 2 7, +C4<00000000000000000000000000011001>;
P_0000000000ffc400 .param/l "R" 0 2 8, +C4<00000000000000000000000000000010>;
v000000000108ef20_0 .net *"_s0", 31 0, L_000000000108d580;  1 drivers
L_0000000002c201f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000108eca0_0 .net *"_s3", 23 0, L_0000000002c201f0;  1 drivers
L_0000000002c20238 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v000000000108dbc0_0 .net/2u *"_s4", 31 0, L_0000000002c20238;  1 drivers
v000000000108dc60_0 .var "clk", 0 0;
v000000000108d300_0 .var "cnt", 7 0;
v000000000108df80_0 .var "cnt1", 15 0;
v000000000108e980_0 .var/s "din", 15 0;
v000000000108d440_0 .var "din_val", 0 0;
v000000000108da80_0 .net "dout", 31 0, v000000000102ee40_0;  1 drivers
v000000000108ee80_0 .net "dout_val", 0 0, v000000000102e760_0;  1 drivers
v000000000108e0c0_0 .var "rst_n", 0 0;
v000000000108eb60 .array "sine", 1999 0, 9 0;
E_0000000001032010 .event edge, v000000000108df80_0;
L_000000000108d580 .concat [ 8 24 0 0], v000000000108d300_0, L_0000000002c201f0;
L_000000000108e480 .cmp/eq 32, L_000000000108d580, L_0000000002c20238;
S_0000000001014ca0 .scope module, "u_fir_dec" "fir_dec" 2 51, 3 7 0, S_000000000102cdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_val"
    .port_info 4 /OUTPUT 32 "dout"
    .port_info 5 /OUTPUT 1 "dout_val"
P_000000000100b2e0 .param/l "BOUT" 1 3 44, +C4<0000000000000000000000000000100101>;
P_000000000100b318 .param/l "CLOCK_PER_SAMPLE" 0 3 11, +C4<00000000000000000000000000010100>;
P_000000000100b350 .param/str "COE_FILE" 0 3 10, "fir_comp_coeff_hex.txt";
P_000000000100b388 .param/l "COUT" 1 3 45, +C4<00000000000000000000000000100000>;
P_000000000100b3c0 .param/l "N_COE" 1 3 28, +C4<00000000000000000000000000011111>;
P_000000000100b3f8 .param/l "R" 0 3 9, +C4<00000000000000000000000000000010>;
P_000000000100b430 .param/l "WOUT" 1 3 29, +C4<0000000000000000000000000000100101>;
P_000000000100b468 .param/l "W_COE" 1 3 27, +C4<00000000000000000000000000010000>;
P_000000000100b4a0 .param/l "W_DIN" 1 3 25, +C4<00000000000000000000000000010000>;
P_000000000100b4d8 .param/l "W_DOUT" 1 3 26, +C4<00000000000000000000000000100000>;
L_0000000001013f50 .functor AND 1, L_000000000108e840, L_000000000108e480, C4<1>, C4<1>;
L_0000000001013c40 .functor AND 1, L_000000000108d4e0, L_000000000108d8a0, C4<1>, C4<1>;
v000000000102e440_0 .net *"_s0", 31 0, L_000000000108d3a0;  1 drivers
v000000000102ebc0_0 .net/s *"_s10", 31 0, L_000000000108ea20;  1 drivers
v000000000102e6c0_0 .net/s *"_s12", 31 0, L_000000000108d1c0;  1 drivers
v000000000102e8a0_0 .net/s *"_s16", 36 0, L_000000000108d260;  1 drivers
v000000000102d7c0_0 .net *"_s20", 31 0, L_000000000108eac0;  1 drivers
L_0000000002c20118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000102db80_0 .net *"_s23", 28 0, L_0000000002c20118;  1 drivers
L_0000000002c20160 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000102d5e0_0 .net/2u *"_s24", 31 0, L_0000000002c20160;  1 drivers
v000000000102e940_0 .net *"_s29", 0 0, L_000000000108d120;  1 drivers
L_0000000002c20088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000102d220_0 .net *"_s3", 29 0, L_0000000002c20088;  1 drivers
v000000000102d2c0_0 .net *"_s31", 0 0, L_000000000108d4e0;  1 drivers
v000000000102dc20_0 .net *"_s33", 3 0, L_000000000108d940;  1 drivers
v000000000102d860_0 .net *"_s35", 0 0, L_000000000108d8a0;  1 drivers
v000000000102e080_0 .net *"_s36", 0 0, L_0000000001013c40;  1 drivers
v000000000102da40_0 .net *"_s39", 0 0, L_000000000108d9e0;  1 drivers
L_0000000002c200d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000102d900_0 .net/2u *"_s4", 31 0, L_0000000002c200d0;  1 drivers
v000000000102df40_0 .net *"_s43", 0 0, L_000000000108ed40;  1 drivers
v000000000102eb20_0 .net *"_s45", 31 0, L_000000000108dd00;  1 drivers
v000000000102e9e0_0 .net *"_s46", 32 0, L_000000000108e3e0;  1 drivers
v000000000102e120_0 .net *"_s48", 32 0, L_000000000108ede0;  1 drivers
L_0000000002c201a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000102d9a0_0 .net *"_s51", 31 0, L_0000000002c201a8;  1 drivers
v000000000102e1c0_0 .net *"_s6", 0 0, L_000000000108e840;  1 drivers
v000000000102dae0_0 .var "addr_a", 4 0;
v000000000102ed00_0 .net "carry_bit", 0 0, L_000000000108ec00;  1 drivers
v000000000102dcc0_0 .net "clk", 0 0, v000000000108dc60_0;  1 drivers
v000000000102e260_0 .var "dec_cnt", 1 0;
v000000000102e300_0 .net "din", 15 0, v000000000108e980_0;  1 drivers
v000000000102e580_0 .net "din_val", 0 0, L_000000000108e480;  1 drivers
v000000000102ee40_0 .var "dout", 31 0;
v000000000102e620_0 .net "dout_", 32 0, L_000000000108d620;  1 drivers
v000000000102e760_0 .var "dout_val", 0 0;
v0000000000ffb460_0 .net "dout_val_", 0 0, L_000000000108d800;  1 drivers
v000000000108e8e0_0 .net "fir_start", 0 0, L_0000000001013f50;  1 drivers
v000000000108e700_0 .var/s "multa", 15 0;
v000000000108e520_0 .var/s "multb", 15 0;
v000000000108e5c0_0 .net "q", 15 0, v000000000102ea80_0;  1 drivers
v000000000108db20_0 .net "q_a", 15 0, v000000000102f0c0_0;  1 drivers
v000000000108d6c0_0 .var "rdaddress", 4 0;
v000000000108d080_0 .net/s "result", 31 0, L_000000000108e340;  1 drivers
v000000000108e660_0 .var/s "result_b", 36 0;
v000000000108d760_0 .net "rst_n", 0 0, v000000000108e0c0_0;  1 drivers
v000000000108de40_0 .var "st", 2 0;
v000000000108e7a0_0 .net/s "sum", 36 0, L_000000000108e2a0;  1 drivers
v000000000108e200_0 .var "wraddress", 4 0;
E_0000000001030750/0 .event negedge, v000000000108d760_0;
E_0000000001030750/1 .event posedge, v000000000102d4a0_0;
E_0000000001030750 .event/or E_0000000001030750/0, E_0000000001030750/1;
L_000000000108d3a0 .concat [ 2 30 0 0], v000000000102e260_0, L_0000000002c20088;
L_000000000108e840 .cmp/eq 32, L_000000000108d3a0, L_0000000002c200d0;
L_000000000108ea20 .extend/s 32, v000000000108e700_0;
L_000000000108d1c0 .extend/s 32, v000000000108e520_0;
L_000000000108e340 .arith/mult 32, L_000000000108ea20, L_000000000108d1c0;
L_000000000108d260 .extend/s 37, L_000000000108e340;
L_000000000108e2a0 .arith/sum 37, v000000000108e660_0, L_000000000108d260;
L_000000000108eac0 .concat [ 3 29 0 0], v000000000108de40_0, L_0000000002c20118;
L_000000000108d800 .cmp/eq 32, L_000000000108eac0, L_0000000002c20160;
L_000000000108d120 .part L_000000000108e2a0, 36, 1;
L_000000000108d4e0 .part L_000000000108e2a0, 4, 1;
L_000000000108d940 .part L_000000000108e2a0, 0, 4;
L_000000000108d8a0 .reduce/or L_000000000108d940;
L_000000000108d9e0 .part L_000000000108e2a0, 4, 1;
L_000000000108ec00 .functor MUXZ 1, L_000000000108d9e0, L_0000000001013c40, L_000000000108d120, C4<>;
L_000000000108ed40 .part L_000000000108e2a0, 36, 1;
L_000000000108dd00 .part L_000000000108e2a0, 5, 32;
L_000000000108e3e0 .concat [ 32 1 0 0], L_000000000108dd00, L_000000000108ed40;
L_000000000108ede0 .concat [ 1 32 0 0], L_000000000108ec00, L_0000000002c201a8;
L_000000000108d620 .arith/sum 33, L_000000000108e3e0, L_000000000108ede0;
S_0000000001014e20 .scope module, "simple_ram_0" "simple_ram" 3 126, 4 27 0, S_0000000001014ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "wraddress"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 16 "data"
    .port_info 4 /INPUT 5 "rdaddress"
    .port_info 5 /OUTPUT 16 "q"
P_00000000010170a0 .param/l "width" 0 4 37, +C4<00000000000000000000000000010000>;
P_00000000010170d8 .param/l "widthad" 0 4 38, +C4<00000000000000000000000000000101>;
v000000000102d4a0_0 .net "clk", 0 0, v000000000108dc60_0;  alias, 1 drivers
v000000000102e800_0 .net "data", 15 0, v000000000108e980_0;  alias, 1 drivers
v000000000102ec60 .array "mem", 0 31, 15 0;
v000000000102ea80_0 .var "q", 15 0;
v000000000102d540_0 .net "rdaddress", 4 0, v000000000108d6c0_0;  1 drivers
v000000000102f020_0 .net "wraddress", 4 0, v000000000108e200_0;  1 drivers
v000000000102eda0_0 .net "wren", 0 0, L_000000000108e480;  alias, 1 drivers
E_0000000001030e10 .event posedge, v000000000102d4a0_0;
S_000000000100fcd0 .scope module, "simple_rom_0" "simple_rom" 3 138, 5 27 0, S_0000000001014ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "addr_a"
    .port_info 2 /OUTPUT 16 "q_a"
    .port_info 3 /INPUT 5 "addr_b"
    .port_info 4 /OUTPUT 16 "q_b"
P_000000000102b5c0 .param/str "datafile" 0 5 39, "fir_comp_coeff_hex.txt";
P_000000000102b5f8 .param/l "width" 0 5 37, +C4<00000000000000000000000000010000>;
P_000000000102b630 .param/l "widthad" 0 5 38, +C4<00000000000000000000000000000101>;
v000000000102e4e0_0 .net "addr_a", 4 0, v000000000102dae0_0;  1 drivers
o0000000001036af8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000102d720_0 .net "addr_b", 4 0, o0000000001036af8;  0 drivers
v000000000102dea0_0 .net "clk", 0 0, v000000000108dc60_0;  alias, 1 drivers
v000000000102e3a0 .array "mem", 0 31, 15 0;
v000000000102f0c0_0 .var "q_a", 15 0;
v000000000102dfe0_0 .var "q_b", 15 0;
    .scope S_0000000001014e20;
T_0 ;
    %wait E_0000000001030e10;
    %load/vec4 v000000000102eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000102e800_0;
    %load/vec4 v000000000102f020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000102ec60, 0, 4;
T_0.0 ;
    %load/vec4 v000000000102d540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000102ec60, 4;
    %assign/vec4 v000000000102ea80_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000100fcd0;
T_1 ;
    %vpi_call 5 45 "$readmemh", P_000000000102b5c0, v000000000102e3a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000000000100fcd0;
T_2 ;
    %wait E_0000000001030e10;
    %load/vec4 v000000000102e4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000102e3a0, 4;
    %assign/vec4 v000000000102f0c0_0, 0;
    %load/vec4 v000000000102d720_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000102e3a0, 4;
    %assign/vec4 v000000000102dfe0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001014ca0;
T_3 ;
    %vpi_call 3 53 "$display", "\012----------fir_dec----------\012" {0 0 0};
    %vpi_call 3 54 "$display", "W_DIN : %d bit", P_000000000100b4a0 {0 0 0};
    %vpi_call 3 55 "$display", "W_DOUT: %d bit", P_000000000100b4d8 {0 0 0};
    %vpi_call 3 56 "$display", "W_COE : %d bit", P_000000000100b468 {0 0 0};
    %vpi_call 3 57 "$display", "N_COE : %d bit", P_000000000100b3c0 {0 0 0};
    %vpi_call 3 58 "$display", "WOUT  : %d bit\012", P_000000000100b430 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000001014ca0;
T_4 ;
    %wait E_0000000001030750;
    %load/vec4 v000000000108d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000108e200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000102e260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000102e580_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v000000000108e200_0;
    %addi 1, 0, 5;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v000000000108e200_0;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v000000000108e200_0, 0;
    %load/vec4 v000000000102e580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v000000000102e260_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v000000000102e260_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.6, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.7, 9;
T_4.6 ; End of true expr.
    %load/vec4 v000000000102e260_0;
    %addi 1, 0, 2;
    %jmp/0 T_4.7, 9;
 ; End of false expr.
    %blend;
T_4.7;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %assign/vec4 v000000000102e260_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001014ca0;
T_5 ;
    %wait E_0000000001030750;
    %load/vec4 v000000000108d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000102e760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000102ee40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000ffb460_0;
    %assign/vec4 v000000000102e760_0, 0;
    %load/vec4 v0000000000ffb460_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v000000000102e620_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v000000000102ee40_0;
    %pad/u 33;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/u 32;
    %assign/vec4 v000000000102ee40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001014ca0;
T_6 ;
    %wait E_0000000001030750;
    %load/vec4 v000000000108d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000108de40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000108e700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000108e520_0, 0;
    %pushi/vec4 0, 0, 37;
    %assign/vec4 v000000000108e660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000108d6c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000102dae0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000108de40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000108de40_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000000000108e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v000000000102e300_0;
    %assign/vec4 v000000000108e700_0, 0;
    %load/vec4 v000000000108db20_0;
    %assign/vec4 v000000000108e520_0, 0;
    %pushi/vec4 0, 0, 37;
    %assign/vec4 v000000000108e660_0, 0;
    %load/vec4 v000000000108e200_0;
    %subi 1, 0, 5;
    %assign/vec4 v000000000108d6c0_0, 0;
    %load/vec4 v000000000102dae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000102dae0_0, 0;
    %load/vec4 v000000000108de40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000108de40_0, 0;
T_6.8 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000000000108de40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000108de40_0, 0;
    %load/vec4 v000000000108d6c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000000000108d6c0_0, 0;
    %load/vec4 v000000000102dae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000102dae0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000000000108e5c0_0;
    %assign/vec4 v000000000108e700_0, 0;
    %load/vec4 v000000000108db20_0;
    %assign/vec4 v000000000108e520_0, 0;
    %load/vec4 v000000000108e7a0_0;
    %assign/vec4 v000000000108e660_0, 0;
    %load/vec4 v000000000108d6c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v000000000108d6c0_0, 0;
    %load/vec4 v000000000102dae0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000102dae0_0, 0;
    %load/vec4 v000000000108de40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000108de40_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v000000000102dae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000102dae0_0, 0;
T_6.11 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000108de40_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000102cdf0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108dc60_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000000000102cdf0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108e0c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000000000102cdf0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000108e980_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_000000000102cdf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108d440_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000000000102cdf0;
T_11 ;
T_11.0 ;
    %delay 12000, 0;
    %load/vec4 v000000000108dc60_0;
    %inv;
    %store/vec4 v000000000108dc60_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000000000102cdf0;
T_12 ;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000108e0c0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000102cdf0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000108d300_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_000000000102cdf0;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000108df80_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_000000000102cdf0;
T_15 ;
    %wait E_0000000001030750;
    %load/vec4 v000000000108e0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000108e980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000108d300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000108df80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000000000108d300_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %ix/getv 4, v000000000108df80_0;
    %load/vec4a v000000000108eb60, 4;
    %pad/u 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000000000108e980_0, 0;
    %load/vec4 v000000000108df80_0;
    %pad/u 32;
    %cmpi/e 1999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v000000000108df80_0;
    %addi 1, 0, 16;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v000000000108df80_0, 0;
T_15.2 ;
    %load/vec4 v000000000108d300_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %load/vec4 v000000000108d300_0;
    %addi 1, 0, 8;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %assign/vec4 v000000000108d300_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000102cdf0;
T_16 ;
    %vpi_call 2 62 "$dumpfile", "wave2.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000102cdf0 {0 0 0};
    %vpi_call 2 64 "$readmemh", "sine.txt", v000000000108eb60 {0 0 0};
T_16.0 ;
    %load/vec4 v000000000108df80_0;
    %pad/u 32;
    %pushi/vec4 1999, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.1, 6;
    %wait E_0000000001032010;
    %jmp T_16.0;
T_16.1 ;
    %delay 1000000, 0;
T_16.2 ;
    %load/vec4 v000000000108df80_0;
    %pad/u 32;
    %pushi/vec4 1999, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_16.3, 6;
    %wait E_0000000001032010;
    %jmp T_16.2;
T_16.3 ;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fir_dec_tb.v";
    "../../rtl//fir_dec.v";
    "../../rtl/common/simple_ram.v";
    "../../rtl/common/simple_rom.v";
