[{"DBLP title": "FinFET-based power simulator for interconnection networks.", "DBLP authors": ["Chun-Yi Lee", "Niraj K. Jha"], "year": 2010, "MAG papers": [{"PaperId": 1982462354, "PaperTitle": "finfet based power simulator for interconnection networks", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Routing in self-organizing nano-scale irregular networks.", "DBLP authors": ["Yang Liu", "Chris Dwyer", "Alvin R. Lebeck"], "year": 2010, "MAG papers": [{"PaperId": 1977489325, "PaperTitle": "routing in self organizing nano scale irregular networks", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Scaling self-timed systems powered by mechanical vibration energy harvesting.", "DBLP authors": ["Justin Wenck", "Jamie Collier", "Jeff Siebert", "Rajeevan Amirtharajah"], "year": 2010, "MAG papers": [{"PaperId": 2013818844, "PaperTitle": "scaling self timed systems powered by mechanical vibration energy harvesting", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california davis": 4.0}}], "source": "ES"}, {"DBLP title": "Design considerations of sub-mW indoor light energy harvesting for wireless sensor systems.", "DBLP authors": ["Wensi Wang", "Terence O&aposDonnell", "Ningning Wang", "Martin J. Hayes", "Brendan O&aposFlynn", "S. Cian O&aposMathuna"], "year": 2010, "MAG papers": [{"PaperId": 2075865182, "PaperTitle": "design considerations of sub mw indoor light energy harvesting for wireless sensor systems", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 102, "Affiliations": {"tyndall national institute": 4.0}}], "source": "ES"}, {"DBLP title": "An energy management framework for energy harvesting embedded systems.", "DBLP authors": ["Clemens Moser", "Jian-Jia Chen", "Lothar Thiele"], "year": 2010, "MAG papers": [{"PaperId": 1982774544, "PaperTitle": "an energy management framework for energy harvesting embedded systems", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "ULS: A dual-Vth/high-kappa nano-CMOS universal level shifter for system-level power management.", "DBLP authors": ["Saraju P. Mohanty", "Dhiraj K. Pradhan"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "An information-theoretic analysis of quantum-dot cellular automata for defect tolerance.", "DBLP authors": ["Jianwei Dai", "Lei Wang", "Fabrizio Lombardi"], "year": 2010, "MAG papers": [{"PaperId": 2072580341, "PaperTitle": "an information theoretic analysis of quantum dot cellular automata for defect tolerance", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of connecticut": 2.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Low-power 3D nano/CMOS hybrid dynamically reconfigurable architecture.", "DBLP authors": ["Wei Zhang", "Niraj K. Jha", "Li Shang"], "year": 2010, "MAG papers": [{"PaperId": 2068367875, "PaperTitle": "low power 3d nano cmos hybrid dynamically reconfigurable architecture", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of colorado boulder": 1.0, "princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Integrated control-path design and error recovery in the synthesis of digital microfluidic lab-on-chip.", "DBLP authors": ["Yang Zhao", "Tao Xu", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2018208873, "PaperTitle": "integrated control path design and error recovery in the synthesis of digital microfluidic lab on chip", "Year": 2010, "CitationCount": 65, "EstimatedCitation": 100, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Gated-diode FinFET DRAMs: Device and circuit design-considerations.", "DBLP authors": ["Ajay N. Bhoj", "Niraj K. Jha"], "year": 2010, "MAG papers": [{"PaperId": 2059325646, "PaperTitle": "gated diode finfet drams device and circuit design considerations", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Reversible circuit synthesis using a cycle-based approach.", "DBLP authors": ["Mehdi Saeedi", "Morteza Saheb Zamani", "Mehdi Sedighi", "Zahra Sasanian"], "year": 2010, "MAG papers": [{"PaperId": 1976996072, "PaperTitle": "reversible circuit synthesis using a cycle based approach", "Year": 2010, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"amirkabir university of technology": 4.0}}, {"PaperId": 3125936604, "PaperTitle": "reversible circuit synthesis using a cycle based approach", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"amirkabir university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs.", "DBLP authors": ["Himanshu Thapliyal", "Nagarajan Ranganathan"], "year": 2010, "MAG papers": [{"PaperId": 2054495961, "PaperTitle": "design of reversible sequential circuits optimizing quantum cost delay and garbage outputs", "Year": 2010, "CitationCount": 141, "EstimatedCitation": 212, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}]