

國立交通大學機構典藏：學術出版































Please click here if you are not redirected within a few seconds.
Skip navigation
















目前位置：國立交通大學機構典藏






學術出版
: [108112]




























類別


專利資料

技術報告

教師專書

會議論文

期刊論文

畢業論文

研究計畫




探索


作者
570 
楊千495 
Kuo, Hao-Chung446 
陳光華374 
張翼349 
林進燈327 
Lin, Chin-Teng322 
陳安斌320 
吳重雨318 
李榮貴317 
孫春在.
下一步 >

關鍵字
449 
類神經網路424 
GaN423 
INFORMATION422 
電子工程419 
ELECTRONIC-ENGINEERING408 
 329 
氮化鎵301 
薄膜電晶體293 
OFDM275 
電腦.
下一步 >

公開日期
83654 
2000 - 201724454 
1911 - 1999









國立交通大學機構典藏：畢業論文































Please click here if you are not redirected within a few seconds.
Skip navigation
















目前位置：國立交通大學機構典藏
學術出版






畢業論文
: [47103]


























類別內的文件 (依公開日期由降冪排序排序)： 從 1 到 20 筆，總共 47103 筆


 下一頁 >




公開日期標題作者2016基於位置感知非侵入式負載監測之建築能源管理系統簡子陽; Chien, Tzu-Yang; 曹孝櫟; Tsao, Shiao-Li; 資訊科學與工程研究所
2016以網格為基礎的鄰近密集區域查詢之研究蘇庭昱; Su,Ting-Yu; 黃俊龍; 資訊科學與工程研究所
2016標記有根樹的計數問題楊凱帆; Yang, Kai-Fan; 傅恆霖; 劉樹忠; Fu, Hung-Lin; Liu, Shu-Chung; 應用數學系所
2015元件佈局相關之寄生效應和參數萃取方法應用於奈米射頻CMOS模擬及雜訊分析羅毅人; Lou, Yi-Jen; 郭治群; Guo, Jyh-Chyurn; 電子工程學系 電子研究所
2015整合Kinect與加速規量化臨床Tinetti量表參數黃巖閔; Huang, Yan-Min; 楊秉祥; Yang, Bing-Shiang; 機械工程系所
2015錶面氧化層對鍺化鎳奈米線錶面形貌的影響陳佩玟; Chen, Pei-Wen; 周苡嘉; Chou, Yi-Chia; 電子物理系所
2015高效率平面式微光學聚光器李勝儀; 潘瑞文; 光電科技學程
2015兩岸服務貿易協議對台灣電影產業影響-以文化例外出發討論洪灝淩; Hung, Hao-Ling; 陳在方; Chen, Tsai-Fang; 科技法律研究所
2015漢語「人家」的語意解釋李靜汶; Li, Ching-Wen; 林若望; Lin, Jo-Wang; 外國語文學系外國文學與語言學碩士班
2015浴缸內外高低差對進出浴缸動作跌倒風險的影響黃健祐; 楊秉祥; 機械工程系所
2015耗散奈米線中接近量子相變點的非平衡電子傳輸行為林照蘊; Lin, Chao-Yun; 仲崇厚; Chung, Hou-Chung; 電子物理系所
2015新竹市水源里地方守護的形成與轉化（1980-2014）林威廷; Lin, Wei-Ting; 莊雅仲; Chuang,Ya-Chung; 人文社會學系族群與文化碩士班
2015氧化鋅奈米柱陣列長度與液晶預傾角關係之研究陳睦哲; Chen, Mu-Zhe; 鄭協昌; Jeng, Shie-Chang; 影像與生醫光電研究所
2015藉由解剖學治療學及化學分類系統與同源藥理揭露非癌症藥物於癌症治療曾仁琥; Tseng, Jen-Hu; 楊進木; Yang, Jinn-Moon; 生物資訊及系統生物研究所
2015整合薄膜電晶體及非揮發性浮動閘極記憶體的記憶體電晶體製備研究彭子瑄; Peng, Tzu-Hsuan; 謝宗雍; Hsieh,Tsung-Eong; 材料科學與工程學系所
2015標準制定組織之專利集管型態與授權爭議分析葉家齊; Yeh, Chia-Chi; 劉尚志; Liu, Shang-Jyh; 科技法律研究所
2015設計專利侵權判斷之研究—以美國法為中心陳盈如; Chen, Ying-Ju; 劉尚志; Liu, Shang-Jyh; 科技法律研究所
2015台灣北部三個空品測站大氣超細微粒的特性李國瑞; Lee, Guo-Rui; 蔡春進; Tsai,Chuen-Jinn; 環境工程系所
2015美國後eBay時代專利侵權案件永久禁制令之研究李玄; 王立達; 科技法律研究所
2015拉普拉斯變換及其應用江培華; Chiang, Pei-Hua; 林琦焜; Lin, C. K.; 應用數學系所


類別內的文件 (依公開日期由降冪排序排序)： 從 1 到 20 筆，總共 47103 筆


 下一頁 >




探索


作者
547 
楊千443 
陳光華298 
李榮貴297 
唐瓔璋294 
黃仁宏292 
陳安斌267 
鍾惠民260 
虞孝成249 
朱博湧248 
孫春在.
下一步 >

關鍵字
423 
INFORMATION419 
ELECTRONIC-ENGINEERING419 
電子工程335 
類神經網路282 
氮化鎵272 
電腦270 
MANAGEMENT268 
GaN265 
管理260 
薄膜電晶體.
下一步 >

公開日期
33253 
2000 - 201613850 
1911 - 1999










國立交通大學機構典藏：高壓積體電路之可靠性驗證與改良
































































Please click here if you are not redirected within a few seconds.
Skip navigation
















目前位置：國立交通大學機構典藏
學術出版
畢業論文






















標題: 高壓積體電路之可靠性驗證與改良Reliability Verification and Improvement of High Voltage Integrated Circuit (HVIC)
作者: 曾恕鵬Tseng, Su-Peng張翼Chang, Yi工學院半導體材料與製程設備學程
關鍵字: 系統層級的 ESD;高壓積體電路;可靠性驗證與改良;故障分析;靜電破壞;高溫操作壽命試驗;Bipolar, LDMOS;LVMOS ,HVNMOS;ESD, HTOL;SL ESD;Failure Analysis
公開日期: 2010
摘要: 摘要
高壓電源管理積體電路, 近年來被廣泛使用在白光發光 二 極體 , 液晶顯示器驅動器 和汽車電子等領域. 在高效能高可靠度的要求下, 採用 BCD 晶片製程 ( BCD: Bipolar, CMOS and LDMOS) 是目前最普遍的.  在低成本的考量下 , 每一個晶片儘可能縮小 , 封裝也使用成本最低廉的封裝型態 (例如SOP, SOT等等). 所以如何提供適足的散熱功能,充份的靜電防治能力變成不可或缺的工作.  在高壓製程部份, 近幾年研究及應用的資訊更為熱絡 . 但是都較局限於元件與製程的範圍.對於產品層級,系統層級的可靠性研究與應用的論文卻很少見.
本論文是以高壓電源管理積體電路為樣本, 研究低壓,高壓及高電流(例如LVNMOS, HVNMOS, LDNMOS)元件的特性對此產品的影響 ,及探討適當的高溫操作壽命試驗 ( HOLT )的方法, 並研究此產品系統層級的  ESD的可靠度.  本論文的實驗結果顯示在 ESD 保護部份,修改元件結構,製程及修改封裝打線型態後,充分提升了產品層級抗ESD能力.  在高溫操作壽命試驗部份,找到使用85℃提高 2V 的電壓為加速因子可以有效的進行高壓高電流IC的可靠度試驗. 在系統層級的ESD保護部份,確認了對過載電性衝擊(Over Electrical Stress), 必須做適當的隔離. 對 LED 陽極的焊點與LED散熱板的隔離空間進行研究, 確認了隔離空間 > = 4mm 是必須的Abstract
High Voltage Integrated Circuit (HVIC) is popularly used in the fields of LCD controller, white LED Driver and Mobile Electronics at present. For high reliability consideration, the complex process as BCD (bipolar, CMOS and LDMOS) process is introduced worldwide.  For cost down purpose, the chip size is reduced as small as possible and the low cost package solutions as SOP, SOT...etc are selected. So the key works in this study are to get enough power dissipation with high ESD robustness in the compact space.   This thesis uses a 42V 1A BCB HVIC to study the ESD robustness at product level and system level, and also studies the methodology of High Temperature Operating Life (HTOL) test for the high power management IC.
Some specific results are (1) Significantly upgrade Product Level ESD robustness by way of changed device structure (Channel Length), skipped LDD process and wire bonding type of package. (2) After the experiments, we find    HV IC performance, the reasonable experiment temperature is 85℃. To get enough accelerated factor, the accelerated factor of high voltage up is easy to handle with no extra cost in the new experiments. (3) Dynamic resistance of board level ESD protector will impact the internal circuit when the extra huge power is discharged.  So the isolated space (between LED Anode soldered point and LED heat sink) is studied and verified.  4mm space can pass SL ESD 8KV test which is the minimum distance requirement in system level ESD.
URI: http://140.113.39.130/cdrfb3/record/nctu/#GT079375506http://hdl.handle.net/11536/40693
顯示於類別：畢業論文



















文件中的檔案：存到雲端




550601.pdf









IR@NCTUTAIRCrossRef積體電路電源線間具低漏電流之靜電放電防護電路設計 / 王暢資;Wang, Chang-Tzu;柯明道;Ker, Ming-DouCircuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process / Chen, Wen-Yi;Ker, Ming-Dou高壓製程積體電路之靜電放電防護設計與應用 / 陳穩義;Chen, Wen-Yi;柯明道;Ker, Ming-Dou低電壓互補式金氧半製程下可相容高工作電壓之靜電放電防護設計 / 張瑋仁;Wei-Jen Chang;柯明道;Ming-Dou Ker互補式金氧半積體電路靜電放電防護之設計最佳化與故障分析 / 陳世宏;Chen, Shih-Hung;柯明道;Ker, Ming-DouOn-chip ESD protection design for automotive vacuum-fluorescent-display (VFD) driver IC to sustain high ESD stress / Ker, Ming-Dou;Chang, Wei-Jen國立中興大學 - 功率電晶體在高溫逆向偏壓可靠度驗證失效之分析 / 黃彥智; Yen - Chih Huang 國立中興大學 - 功率電晶體在高溫逆向偏壓可靠度驗證失效之分析 / 黃彥智 國立成功大學 - 氮化鎵高電子移動率電晶體之改善其崩潰電壓與可靠度之研究(I) / 陳志方 國立臺灣大學 - 考慮可靠度與可製造性之現代化超大型積體電路晶片繞線 / Chen, Huang-Yu; 陳皇宇 國立臺灣科技大學 - 薄膜電晶體在交流電壓下之可靠度與性能改善之研究 / 童建成 國立臺灣科技大學 - 薄膜電晶體在交流電壓下之可靠度與性能改善之研究 / 童建成 Loading...












國立交通大學機構典藏：學術出版































Please click here if you are not redirected within a few seconds.
Skip navigation
















目前位置：國立交通大學機構典藏






學術出版
: [108112]




























類別


專利資料

技術報告

教師專書

會議論文

期刊論文

畢業論文

研究計畫




探索


作者
570 
楊千495 
Kuo, Hao-Chung446 
陳光華374 
張翼349 
林進燈327 
Lin, Chin-Teng322 
陳安斌320 
吳重雨318 
李榮貴317 
孫春在.
下一步 >

關鍵字
449 
類神經網路424 
GaN423 
INFORMATION422 
電子工程419 
ELECTRONIC-ENGINEERING408 
 329 
氮化鎵301 
薄膜電晶體293 
OFDM275 
電腦.
下一步 >

公開日期
83654 
2000 - 201724454 
1911 - 1999









國立交通大學機構典藏：畢業論文































Please click here if you are not redirected within a few seconds.
Skip navigation
















目前位置：國立交通大學機構典藏
學術出版






畢業論文
: [47103]


























類別內的文件 (依公開日期由降冪排序排序)： 從 1 到 20 筆，總共 47103 筆


 下一頁 >




公開日期標題作者2016基於位置感知非侵入式負載監測之建築能源管理系統簡子陽; Chien, Tzu-Yang; 曹孝櫟; Tsao, Shiao-Li; 資訊科學與工程研究所
2016以網格為基礎的鄰近密集區域查詢之研究蘇庭昱; Su,Ting-Yu; 黃俊龍; 資訊科學與工程研究所
2016標記有根樹的計數問題楊凱帆; Yang, Kai-Fan; 傅恆霖; 劉樹忠; Fu, Hung-Lin; Liu, Shu-Chung; 應用數學系所
2015元件佈局相關之寄生效應和參數萃取方法應用於奈米射頻CMOS模擬及雜訊分析羅毅人; Lou, Yi-Jen; 郭治群; Guo, Jyh-Chyurn; 電子工程學系 電子研究所
2015整合Kinect與加速規量化臨床Tinetti量表參數黃巖閔; Huang, Yan-Min; 楊秉祥; Yang, Bing-Shiang; 機械工程系所
2015錶面氧化層對鍺化鎳奈米線錶面形貌的影響陳佩玟; Chen, Pei-Wen; 周苡嘉; Chou, Yi-Chia; 電子物理系所
2015高效率平面式微光學聚光器李勝儀; 潘瑞文; 光電科技學程
2015兩岸服務貿易協議對台灣電影產業影響-以文化例外出發討論洪灝淩; Hung, Hao-Ling; 陳在方; Chen, Tsai-Fang; 科技法律研究所
2015漢語「人家」的語意解釋李靜汶; Li, Ching-Wen; 林若望; Lin, Jo-Wang; 外國語文學系外國文學與語言學碩士班
2015浴缸內外高低差對進出浴缸動作跌倒風險的影響黃健祐; 楊秉祥; 機械工程系所
2015耗散奈米線中接近量子相變點的非平衡電子傳輸行為林照蘊; Lin, Chao-Yun; 仲崇厚; Chung, Hou-Chung; 電子物理系所
2015新竹市水源里地方守護的形成與轉化（1980-2014）林威廷; Lin, Wei-Ting; 莊雅仲; Chuang,Ya-Chung; 人文社會學系族群與文化碩士班
2015氧化鋅奈米柱陣列長度與液晶預傾角關係之研究陳睦哲; Chen, Mu-Zhe; 鄭協昌; Jeng, Shie-Chang; 影像與生醫光電研究所
2015藉由解剖學治療學及化學分類系統與同源藥理揭露非癌症藥物於癌症治療曾仁琥; Tseng, Jen-Hu; 楊進木; Yang, Jinn-Moon; 生物資訊及系統生物研究所
2015整合薄膜電晶體及非揮發性浮動閘極記憶體的記憶體電晶體製備研究彭子瑄; Peng, Tzu-Hsuan; 謝宗雍; Hsieh,Tsung-Eong; 材料科學與工程學系所
2015標準制定組織之專利集管型態與授權爭議分析葉家齊; Yeh, Chia-Chi; 劉尚志; Liu, Shang-Jyh; 科技法律研究所
2015設計專利侵權判斷之研究—以美國法為中心陳盈如; Chen, Ying-Ju; 劉尚志; Liu, Shang-Jyh; 科技法律研究所
2015台灣北部三個空品測站大氣超細微粒的特性李國瑞; Lee, Guo-Rui; 蔡春進; Tsai,Chuen-Jinn; 環境工程系所
2015美國後eBay時代專利侵權案件永久禁制令之研究李玄; 王立達; 科技法律研究所
2015拉普拉斯變換及其應用江培華; Chiang, Pei-Hua; 林琦焜; Lin, C. K.; 應用數學系所


類別內的文件 (依公開日期由降冪排序排序)： 從 1 到 20 筆，總共 47103 筆


 下一頁 >




探索


作者
547 
楊千443 
陳光華298 
李榮貴297 
唐瓔璋294 
黃仁宏292 
陳安斌267 
鍾惠民260 
虞孝成249 
朱博湧248 
孫春在.
下一步 >

關鍵字
423 
INFORMATION419 
ELECTRONIC-ENGINEERING419 
電子工程335 
類神經網路282 
氮化鎵272 
電腦270 
MANAGEMENT268 
GaN265 
管理260 
薄膜電晶體.
下一步 >

公開日期
33253 
2000 - 201613850 
1911 - 1999










1052積體電路可靠度(Reliability of Integrated Circuits)的摘要









跳到主要內容






課程資訊 










1052積體電路可靠度(Reliability of Integrated Circuits)教師: cy.lin 林群祐 
跳過 導覽導覽首頁登入說明 How to login
網站公告
舊版Moodle 1.9網址
使用手冊_教師版
使用手冊_學生版 / Instruction Manual_for Student
研習活動_講義
數位學習課程認證樣版
目前課程1052積體電路可靠度(Reliability of Integrated Circuits)
課程 

 











2010 積體電路可靠度設計與關鍵技術研討會(非會員)2010-09-10 - BeClass 線上報名系統 Online Registration Form

























    LOADING.....

免費、快速、簡單，輕鬆製作線上報名系統! 

站內搜尋




 承辦人員登入  · 註冊最新活動 · 熱門活動 · 地圖搜尋 · 報名錶範例 · 系統問題 · 功能說明 
2010 積體電路可靠度設計與關鍵技術研討會(非會員)活動日期：2010-09-10







參考網址http://vlsi.ee.nsysu.edu.tw/wshop10/ 
預先登入、快速查詢報名狀態：
2 

















近期熱門活動...
CIPA文創旅遊講座《2017 看見印度》~印度達人 熱情分享~"限時限量優惠"小團-農村體驗‧田園饗宴-找尋小矮人與貓耳朵2017台灣夏至235旗津黑沙玩藝節-沙雕創作體驗營Vor & Nach 史實歐洲武術會：臺中德式長劍術體驗課程85℃一日小小店長體驗營【僅限臺中市報名!!!】快樂拍─燈籠鹽田晨二寮蚵田夕陽旅拍(7/25.26)-葉世賢老師726 珍珠鮑魚吃到鮑一日遊 踩線團紅酒投資學  邊喝紅酒邊學賺錢開啟你我指間的魔力 〜舒壓按摩〜(心覺醍文教基金會北區志工活動)★苗慄原鄉部落行★ 






 © 2017 - 關於BeClass |  隱私權保護暨服務及聲明條款 |  聯絡我們  |   手機模式

 







宜特科技 - 公司沿革







 
 













聯絡我們&nbsp&nbsp
                  迴首頁&nbsp&nbsp
                  English&nbsp&nbsp
                  簡中&nbsp&nbsp
                  




































 
											公司簡介


 


 
											經營理念


 


 
											公司沿革


 


 
											榮耀與認證


 


 
											夥伴關係


 




















首頁 > 關於宜特科技 
                              > 公司沿革













 
                                    公司沿革                                  




 

















 




　





 
與歐商DEKRA於台灣及大陸合資成立「德凱宜特」



 




　





 
取得Simplay Labs認可，成為HDMI / MHL / HDCP ATC授權實驗室



 




　





 
上海宜碩取得德州儀器(TI) 第三方公正實驗室認可



 




　





 
台灣總公司與香港天祥公證行(Intertek HK)簽訂MoU合作備忘錄 

　



 
台灣總公司建置IC EMC電磁相容實驗室



 




　





 
昆山宜特、深圳宜特取得聯想電腦第三方公正實驗室認可



 




　





 
台灣總公司成立材料分析實驗室



 




　





 
標準科技測試事業群從宜特分割獨立

　





 
昆山宜特實驗室獲德國大陸汽車(Continental Automotive)與美國A2LA(ISO/IEC 17025:2005)第三方認證實驗室認可 



 




　





 
宜特台灣獲美商摩托羅拉WLCSP與LGA BGA三項12M封裝組件認證 宜特台灣獲Cisco PCB Master 認可 



 




　





 
成立美國宜特子公司、深圳宜特與北京宜碩子公司



 




　





 
取得英國標準協會(BSI) 授權RoHS分析服務證書

　





 
取得ISO9001 認證



 




　





 
併購標準科技股份有限公司

　





 
成立昆山宜特科技(中國)子公司



 




　





 
上櫃成功，公司代號3289。台灣總公司獲Dell與HP無鉛可靠度認證

　





 
成立宜準科技子公司，專註代理銷售業務



 




　





 
成立系統可靠度實驗室



 




　





 
成立上海宜碩科技(中國)子公司



 




　





 
台灣總公司可靠度實驗室取得CNLA(現更名為TAF)認證

　





 
台灣總公司積體電路可靠度實驗室取得IECQ/ISO17025認證



 




　





 
台灣總公司遷入埔頂路22號廠房

　





 
台灣總公司成立積體電路可靠度實驗室



 




　





 
台灣總公司成立故障分析實驗室



 




　





 
宜特科技成立，FIB電路修改實驗室開始營運

　











 







台灣據點      |      
			中國據點      |      
			美國據點      |      
            日本據點     |      
            標準科技     |     
            夥伴關係











©1994-2014 Integrated Service Technology Inc. All Rights Reserved. | Terms of Use | Privacy Policy

‧網站導覽 
Designed by CREATOP




 
 







2011 積體電路可靠度設計與關鍵技術研討會 (TIEEE學生會員)2011-10-12 - BeClass 線上報名系統 Online Registration Form

























    LOADING.....

免費、快速、簡單，輕鬆製作線上報名系統! 

站內搜尋




 承辦人員登入  · 註冊最新活動 · 熱門活動 · 地圖搜尋 · 報名錶範例 · 系統問題 · 功能說明 
2011 積體電路可靠度設計與關鍵技術研討會 (TIEEE學生會員)活動日期：2011-10-12







參考網址http://vlsi.ee.nsysu.edu.tw/wshop11/ 
預先登入、快速查詢報名狀態：
44 

















近期熱門活動...
CIPA文創旅遊講座《2017 看見印度》~印度達人 熱情分享~"限時限量優惠"小團-農村體驗‧田園饗宴-找尋小矮人與貓耳朵2017台灣夏至235旗津黑沙玩藝節-沙雕創作體驗營Vor & Nach 史實歐洲武術會：臺中德式長劍術體驗課程85℃一日小小店長體驗營【僅限臺中市報名!!!】快樂拍─燈籠鹽田晨二寮蚵田夕陽旅拍(7/25.26)-葉世賢老師726 珍珠鮑魚吃到鮑一日遊 踩線團紅酒投資學  邊喝紅酒邊學賺錢開啟你我指間的魔力 〜舒壓按摩〜(心覺醍文教基金會北區志工活動)★苗慄原鄉部落行★ 






 © 2017 - 關於BeClass |  隱私權保護暨服務及聲明條款 |  聯絡我們  |   手機模式

 




元件可靠度模型之建立與互補式金氧半高頻積體電路可靠度分析__國立清華大學博碩士論文全文影像系統





















































資料載入處理中...



















網站地圖|
首頁|

本站說明|
聯絡我們|
圖書館首頁|
相關資源|
台聯大論文系統|
操作說明

|
OpenSearch
|
English



















簡易查詢
進階查詢
論文瀏覽
熱門排行
我的研究室
上傳論文
建檔說明
常見問題






帳號：guest(104.199.203.235)          離開系統


字體大小：

 

 

 













詳目顯示










 第 1 筆 /
      共 1 筆   









 
/1頁
















以作者查詢圖書館館藏、以作者查詢臺灣博碩士論文系統、以作者查詢全國書目、勘誤回報




論文基本資料
摘要
外文摘要
論文目次
參考文獻
電子全文



作者(中文):林韋丞作者(外文):Abatie Wei-Cheng Lin論文名稱(中文):元件可靠度模型之建立與互補式金氧半高頻積體電路可靠度分析論文名稱(外文):Device Degradation Modeling and Circuit Reliability Evaluation for CMOS Radio Frequency Integrated Circuit指導教授(中文):金雅琴指導教授(外文):Ya-Chin King學位類別:博士校院名稱:國立清華大學系所名稱:電子工程研究所學號:895028出版年(民國):94畢業學年度:93語文別:英文、中文論文頁數:137中文關鍵詞:高頻電路設計、元件可靠度分析、類比電路設計、電路可靠度分析、金氧半電晶體外文關鍵詞:RF Circuit Design、Device Reliability、Analog Circuit Design、Circuit Reliability、CMOS相關次數:

推薦:0點閱:36評分:下載:2收藏:0



近幾年來，半導體製程能力進步，使的元件物理特性提高，元件應用在電路的大型積體化已經逐漸成熟。鑿於電路特性及功能需求提升，電路的可靠度評估也在近幾年的學術或業界重要會議中被討論與發表。過去幾年的元件氧化層研究當中，元件的漏電物理機制以及氧化層的可靠度分析，已經大量的被探討和模型化。應用在商業中，操作的生命週期也接著被制訂。本論文以元件可靠度角度出發，廣泛且深度的觀察元件氧化層的衰退機制。從元件衰退後的直流漏電流的量測，到小訊號變化量測，接著再觀察元件操作到頻率高達好幾個GHz的電性衰退特性量測，本論文均有詳細的觀察與討論。廣泛觀察完元件的衰退特性之後，本文提出一個可以銜接SPICE模型的子電路模型，用以描述元件的衰退特性。從直流特性變化，到高頻小訊號衰退變化，都可藉由本文提出的子電路模型來預測。擁有這個子電路模型後，本文針對一系列可以應用在高頻無線前端系統中重要子電路模組，如低雜訊放大器，頻率混合器，電壓壓控震盪器，以及功率放大器，討論子電路模組當中的元件衰退後，對其相對應子電路模組電路特性的影響。經由實驗數據驗證後的子電路模型，整合成一個操作頻率在5GHz的通訊用無線前端接受器，模擬當其中的子電路模組特性衰退後，對整個無線前端接受器的通用功能影響與變化。更進一步藉由建立的子元件衰退模型設計一個對元件衰退不敏感的高可靠度低雜訊放大器，取代傳統使用的低雜訊放大器，放入前述設計完成的無線前端接受器，再觀察前端接受器特性的變化，證明本文所提出的子電路模型可以用來預測電路本身的可靠度優良與否。本論文，提出的可以銜接SPICE模型的子電路模型，使電路設計師在選擇電路架構與滿足設計規格的同時，除了保留電路本身遺傳的好特性與交換提升電路特性好處之外，其電路可靠性的良莠也可以在設計電路架構時一併納入考量。

Recently, CMOS device cutoff frequency and maximum oscillation frequency rise to Giga hertz due to the aggressively scaling of semiconductor technologies. Therefore, the highly integrated circuits combing both analog and digital circuits become possible. With the increasing complexity in circuit functionalities, circuit reliability testing and evaluation can be no longer following the conventional method. Conventional reliability assurances through the setting a safe operation region by device lifetime projection is insufficient to meet the demand of today’s IC and nano-scale CMOS technologies. In this dissertation, device degradation mechanisms and oxide reliability are investigated extensively. The device degraded characteristics in both the dc and the small signal characteristics up to Giga hertz are observed. From analyzing the device degradation characteristics, a sub-circuit model for describing the device degradation behavior is proposed. This model predicts both the device dc and small signal behavior in a good agreement with measured data.  Several circuit blocks for RF receiver, such as Low-Noise Amplifier, Mixer, Voltage-Controlled Oscillator and Power Amplifier are designed to discuss the performance shift as a result of degradation after operational stress. A 5GHz CMOS receiver is designed to investigate the effect of each building block on reliability of receiver system. Using the established sub-circuit model, a redesign of the most vulnerable circuit block in a receiver system, the LNA, is performed.  In this dissertation, the reliable evaluation method provides the circuit designers an additional degree of freedom in determining its safe operation conditions and rooms for enhancing both the circuit performance and reliability robustness. The simulated results of the redesigned LNA provide direction for more reliable system design while maintaining the highest circuit performance level.

Abstract (Chinese, English)…………………………………………………….    IAcknowledgements (Chinese, English)…………………………….................    IIIList of Contents………………………………………………………………….    VList of Tables……………………………………………………………………...    VIIList of Figures……………………………………………………………………..    VIIIChapter 1        Introduction…………………………………………………..    1    1.1    Motivation………………………………………......................    1    1.2    Major contributions……………………………………………    3    1.3    Dissertation organization………………………………………    3Chapter 2        Device Degradation Mechanisms and Parameters Shift…..    5    2.1    Device degradation mechanisms in circuit operation…………    5    2.2    Hot carriers stress in a scaled transistor……………………….    5        2.2.1  Carriers injection mechanisms………………………...    8        2.2.2  Device parameters shift after hot carriers stress………    10    2.3    Fowler-Nordheim stress………………………………………    11        2.3.1  Physical mechanisms of oxide degradation…………..    11        2.3.2  Basic principles of oxide degradation…………………    14    2.4    Review of Device degradation modeling………..…………….    16Chapter 3        Experiments and Establishment of Sub-Circuit Degradation model…………………………………………...36    3.1    Stress setup…………………………………………………….    36    3.2    Measurement setup…………………………………………….    37    3.3    Calibration techniques…………………………………………    37    3.4    De-embedding techniques……………………………………..    38    3.5    The proposed sub-circuit degradation model………………….    38    3.6    DC parameters analysis and measurement discussion………...    39    3.7    AC parameters analysis and measurement discussion………...    40Chapter 4        Reliability Evaluation of Benchmark RF Circuit Blocks….    59    4.1    Introduction of RF transceiver…………………………….......    59    4.2    The Low-Noise Amplifier…………………………………….    61    4.3    The Voltage-Controlled Oscillator……………………………    62    4.4    The Mixer……………………………………………………..    64    4.5    The Power Amplifier………………………………………….    66Chapter 5        RFIC System Reliability Evaluation and Design Tradeoff..    103    5.1    Design of RF building blocks and receiver architecture………    103    5.2    Impact of circuit block degradation on analog parameters performances………………………………………………….104    5.3    Impact of circuit block degradation on digital parameters performances…………………………………………………..105    5.4    System reliability evaluation in Figure-OF-Merits (FOM)……    106    5.5    Design tradeoff between performance and reliability…………    106Chapter 6        Conclusions…………………………………………………...    123Reference        …………………………………………………………………    126Vita        …………………………………………………………………    136

Chapter 1[1.1]    T.H. Lee; “The Design of CMOS Radio Frequency Integrated Circuits.” Cambridge, U.K. Cambridge Univ. Press, 1998.[1.2]    Cheon Soo Kim; Hyun Kyu Yu; “CMOS layout and bias optimization for RF IC design applications,” IEEE MTT-S, Microwave Symposium Digest, pp.945-948, 1997.[1.3]    Abidi, A.A.;” RF CMOS comes of age,” IEEE VLSI Circuits, pp.113-116, June. 2003.[1.4]    C.S. Kim; M. Park, C-H.Kim; Y.C.Hyeon; K.Lee, K.S.Nam; “A fully integrated 1.9 GHz CMOS low-noise-amplifier,” IEEE Microwave Guided Wave Lett., vol.8, pp.293-295, Aug. 1998.[1.5]    T.H.Lee; A. Haimiri;”Design issue in CMOS differential LC Oscillators,” IEEE J.Solid-State Circuits, vol.34, pp.717-724, May 1999.[1.6]    R. Castello; F. Sevelto; S. Deantoni; “A 1.3GHz low phase noise fully tuneable CMOS LC VCO,” IEEE J.Solid-State Circuits, vol.35, pp.356-361, Mar 2000.[1.7]    Yo-Sheng Lin; Tai-Hsing Lee; Hsiao-Bin Liang; Shey-Shi Lu;” Characterization  and modeling of 100 nm RF generic CMOS and 500 nm RF power CMOS,” IEEE VLSI Technology, System, and Applications, pp.105-108.,Oct. 2003.[1.8]    Sulivan, P.J.; Xavier, B.A.; Ku, W.H. “Low voltage performance of a microwave CMOS Gilbert cell mixer”, IEEE J.Solid-State Circuits, vol.32, pp.1151-1155, 1997.[1.9]    Saito, M; Ono, M.”0.15μm RF CMOS technology compatible with logic CMOS for low-voltage operation”, IEEE Trans. Electron Devices, vol. 45, pp.737-742, 1998.[1.10]    B. E. Weir, “Ultra-thin gate dielectrics: they break down, but do they fail?,” IEDM Technical Digest, pp. 73-76, 1997.[1.11]    B. Kaczer, R. Degraeve, G. Groeseneken, “Impact of MOSFET oxide breakdown on digital circuit operation and reliability,” IEDM Technical Digest, pp. 553-556, 2000.[1.12]    Sasan Naseh; M.Jamal Deen; “Effects of Hot-Carrier Stress on the Performance of CMOS Low Noise Amplifier,” IEEE International Reliability Physics Symposium, p.417-421, 2004.[1.13]    Enjun Xiao; J.S.Yuan; Hong Yang;” CMOS RF and DC Reliability Subject to Hot Carrier Stress and Oxide Soft Breakdown, “IEEE Transactions on Device and Materials Reliability, vol.4, pp.92-98, Mar. 2004.[1.14]    Luigi Pantisano; D.Schreurs; B.kaczer; W.Jeamsaksiri; R.Venegas; R.Degraeve; K.P.Cheung; G..Groeseneken; “RF Performance Vulnerability to Hot Carrier Stress and Consequent Breakdown in Low Power 90nm RFCMOS,” IEDM Technical Digest, pp. 7.7.1 - 7.7.4, 2003.[1.15]    Wei-Cheng Lin; Long-Jei Du; Ya-Chin King;” Reliability evaluation of voltage controlled oscillators based on a device degradation sub-circuit model,” IEEE Radio Frequency Integrated Circuits Symposium, pp.377-380, 2003.[1.16]    Qiang Li; Wei Li; Jinlong Zhang; Yuan, J.S.; “ Soft breakdown and hot carrier reliability of CMOS RF mixer and redesign,” IEEE Radio Frequency Integrated Circuits Symposium, pp. 399-402, 2002.[1.17]    Hong Yang, Wade Smith, J.S Yuan, “Gate oxide breakdown on low noise and power amplifier performance,” IEEE MTT-S, pp. 149-152, 2003.[1.18]    Wei-Cheng Lin; Tsung-Chieh Wu; Yi-Horn Tsai; Ya-Chin King;” Reliability Evaluation and Redesign of LNA,” Microelectronic Reliability, vol.44, pp.1727-1732, 2004.[1.19]    Wei-Cheng Lin; Long-Jei Du; Ya-Chin King;” Reliability evaluation of Gilbert Cell Mixer Based On a Hot-Carrier Stressed Device Degradation Model,” IEEE Radio Frequency Integrated Circuits Symposium, pp.387-390, 2004.[1.20]    NATHAN O. SOKAL, ALAN D.SOKAL; “Class-E- A New Class of High-Efficiency Tuned Single-Ended Switching Power Amplifiers,” IEEE J. Solid-State Circuits, vol.SC-10, pp.168-176, 1975.[1.21]    Wei-Cheng Lin; Long-Jei Du; Ya-Chin King;” Reliability evaluation and Comparison of Class-E and Class-A Power Amplifiers with 0.18μm CMOS Technology”, IEEE International Reliability Physics Symposium, pp.415-416, 2004.[1.22]    Quader, K.N.; Minami, E.R.; Wei-Jen Huang; Ko, P.K.; Chenming Hu; “Hot-carrier reliability design guidelines for CMOS logic circuits,” IEEE Custom Integrated Circuits Conference, pp30.7.1-30.7.4,1993.[1.23]    Quader, K.N.; Ko, P.K.; Hu, C.; Fang, P.; Yue, J.T.;” Simulations of CMOS circuit degradation due to hot-carrier effects, IEEE Reliability Physics Symposium, pp.16-23, 1992[1.24]    Qiang Li; Jinlong Zhang; Wei Li; Yuan, J.S.; Yuan Chen; Oates, A.S.;” RF circuit performance degradation due to soft breakdown and hot-carrier effect in deep-submicrometer CMOS technology,” IEEE Transactions on Microwave Theory and Techniques, vol.49, pp.1546-1551, Sep. 2001.Chapter 2[2.1]    T.H.Ning, P.W.Cook, R.H.Dennard, “1μm MOSFET VLSI technology: Part IV-hot-electron design constrains,” IEEE Trans. Electron Devices, vol.ED-26, pp.346-353, 1979.[2.2]    P.E. Cottrell, R.R Troutman, “Hot-electron emission in n-channel IGFET’s”, IEEE Trans. Electron Device Lett., vol.ED-26, pp.520-532, 1979.[2.3]    Z.A. Weinberg, “On tunneling in metal-oxide-semiconductor structures”, J.Appl. Phy., vol.53,pp.5052-5056,1982.[2.4]    B. Kaczer, R. Degraeve, G. Groeseneken, “Impact of MOSFET oxide breakdown on digital circuit operation and reliability,” IEDM Technical Digest, pp. 553-556, 2000.[2.5]    Qiang Li; Wei Li; Jinlong Zhang; Yuan, J.S.; “Soft breakdown and hot carrier reliability of CMOS RF mixer and redesign,” IEEE Radio Frequency Integrated Circuits Symposium, pp. 399-402, 2002.[2.6]    H.Iwai, H.s.Momose, “Ultra-Thin gate oxides-performance and reliability, “IEDM Technical Digest, pp.163-166, 1998.[2.7]    J.W.McPherson, H.C.Mogul, “Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO2 thin films,” J.Appl. Phys., vol.84, pp.1513-1523, 1998.[2.8]    R.Degraeve, G. Groeseneken, R. Bellens, J.L.Orier, M.Depas, P.J. Roussel, and H.E.Maes, “New insights in the relation between electron trap generation and the statistical properties of oxide breakdown,” IEEE Trans. Electron Devices, vol.45, pp.904-911,1998.[2.9]    J.S.Suehle and P.Chaparala, “Low electric field breakdown of thin SiO2 films under static and dynamic stress,” IEEE Trans. Electron Devices, vol.44, pp.801-808, 1997.[2.10]    I. C. Chen, S. Holland, and C. Hu, “Oxide breakdown dependence on thicknessand hole current - enhanced reliability of ultra thin oxides,” IEDM Technical Digest, pp. 660-663, 1986.[2.11]    K. F. Schuegraf and C. Hu, “Hole Injection Oxide Breakdown Model forVery Low Voltage Lifetime Extrapolation,” IEEE Reliability Physics Symposium, pp. 7-12, 1993.[2.12]    K. F. Schuegraf and C. Hu, “Effect of Temperature and Defects on Breakdown Lifetime of Thin SiO2 at Very Low Voltages,” IEEE Trans. Electron Devices, vol. 41, no. 7, pp. 1227-1232, July 1994.[2.13]    K. F. Schuegraf and C. Hu, “Hole Injection SiO2 Breakdown Model forVery Low Voltage Lifetime Extrapolation,” IEEE Trans. Electron Devices, vol. 41, no. 5, pp. 761-767, May 1994.[2.14]    R. Degraeve, G. Groeseneken, R. Bellens, J. L. Ogier, M. Depas, P. J.Roussel, and H. E. Maes, “New Insights in the Relation Between Electron Trap Generation and the Statistical Properties of Oxide Breakdown,” IEEE Trans. Electron Devices, vol. 45, no. 4, pp. 904-911, April 1998.[2.15]    K. F. Schuegraf and C. Hu, “Hole Injection Oxide Breakdown Model forVery Low Voltage Lifetime Extrapolation,” IEEE Reliability Physics Symposium, pp. 7-12, 1993.[2.16]    D. J. DiMaria, E. Cartier, and D. A. Buchanan, “Anode hole injection and trapping in silicon dioxide,” J.Appl.Phys., vol. 80 , pp. 304-317, July 1996.[2.17]    D. J. DiMaria and J.W. Stasiak, “Trap creation in silicon dioxide produced by hot electrons,” J. Appl. Phys., vol. 65, no. 6, pp. 2342-2356, March 1989.[2.18]    E. Cartier and J. H. Stathis, “Atomic Hydrogen-Induced Degradation of the Si/SiO2 Structure,” Microelectron. Engin., vol. 28, pp. 3-10, 1995.[2.19]    J. Maserjian and N. Zamani, “Behavior of the Si/SiO2 interface observedby Fowler-Nordheim tunneling,” J. Appl. Phys., vol. 53, pp. 559-567, Jan.1982.[2.20]    R. Moazzami and C. Hu, “Stress-induced current in thin silicon dioxide,” IEDM Technical Digest, pp. 139-142, 1992.[2.21]    H. Satake and A. Toriumi, “Common origin for stress-induced leakagecurrent and electron trap generation in SiO2,” Appl. Phys. Lett., vol. 67,no. 23, pp. 3489-3490, Dec. 1995.[2.22]    J. De Blauwe, R. Degraeve, R. Bellens, J. Van Houdt, Ph. Roussel, G. Groeseneken, and H. E. Maes, “Study of DC Stress Induced Leakage Current(SILC) and its Dependence on Oxide Nitridation,” Proc. ESSDERC, pp. 361-364, 1996.[2.23]    J. De Blauwe, J. Van Houdt, D. Wellekens, R. Degraeve, Ph. Roussel,L. Haspeslagh, L. Deferm, G. Groeseneken, and H. E. Maes, “A newquantitative model to predict SILC-related disturb characteristics in FlashE2PROM devices,” IEDM Technical Digest, pp. 343-346, 1996.[2.24]    H.M Lee, “Functional reliability study of MOS transistors with nano-scale gate oxides”, National Tsing-Hua University, Ph.D. dissertation, 2002.[2.25]    K.R.Farmer, R.Salti, “Curren fluctuions and silicon war-out in metal oxide siconducor tunnel diodes,’’ Appl. Phys. Lett., pp.149-1751,1988.[2.26]    S.H.Lee, B.J.Co, “Quasibreakdow of ultra-thin gate oxide under high field stress, “IEDM Technical Digest, pp.605-606, 1994[2.27]    K.Okada and K. Taniguchi,” Electrical stress induced variable range hopping conduction in ultra thin silicon dioxides,” Appl. Phys. Lett., vol.70, pp.351-353, 1997.[2.28]    A.Halimaouia, O.Brierea, “Quasibreakdown in ultrathin gate dielectrics,” Microelectron. Eng., vol.36, pp.157-160, 1997.[2.29]    M.Houssa, T.Nigam, “Model for the current –voltage characteristics of ultrathin oxides after soft breakdown,” J.Appl. Phys., vol.84, pp.4351-4355, 1998.[2.30]    M.A.Alam, B.Weir, “Wxplanation of soft and hard breakdown and its consequences for area scaling,” IEDM Technical Digest, pp.449-452, 1999.[2.31]    J. H. Stathis and D. J. DiMaria, “Reliability Projection for Ultra-ThinOxides at Low Voltage,” IEDM Technical Digest, pp. 167-170, 1998.[2.32]    S.M. Sze, Physics of Semiconductor Devices, 2nd Edition, John Wiley &Sons, Inc., 1981.[2.33]    R. Degraeve, G. Groeseneken, R. Bellens, J. L. Ogier, M. Depas, P. J.Roussel, and H. E. Maes, “New Insights in the Relation Between Electron Trap Generation and the Statistical Properties of Oxide Breakdown,” IEEE Trans. Electron Devices, vol. 45, no. 4, pp. 904-911, April 1998.[2.34]    J. L. Ogier, R. Degraeve, G. Groeseneken, and H. E. Maes, “On thePolarity Dependence of Oxide Breakdown in MOS-Devices with n+ andp+ Polysilicon Gate,” Proc. ESSDERC, pp. 763-766, 1996.[2.35]    J.S.Suehle and K.F. Galloway, “Test circuit structures for characterizing the effects of localized hot-carrier induced charge in VLSI switching circuits,” IEEE Proc. Microelectronic Test Structure, vol.1, pp.126-131, February 1988.[2.36]    Khanderker N. Quader, C.Hu, “A bidirectional NMOSFET current reduction model for simulation of hot carrier induced circuit degradation,” IEEE Trans. Electron Devices, vol.40, pp.2245-2254, 1993.[2.37]    R.Rpdriguez, J.H.Stathis, “A model for gate oxide breakdown in CMOS inverters,” IEEE Electron Device Lett., vol.24, 2003.[2.38]    Luigi Pantisano and B.Kaczer, “RF performance vulnerability to hot carrier stress and consequent breakdown in low power 90nm RFCMOS,” IEDM Technical Digest, 2003.Chapter 3[3.1]    E. Takeda and N. Suzuki, “An Empirical Model for Device Degradation Due to Hot-Carrier Injection,” IEEE Electron Device Lett., vol. EDL-4, no. 4, pp. 111-113, April 1983.[3.2]    T. Horiuchi, H. Mikoshiba, K. Nakamura, and K. Hamano, “A Simple Method to Evaluate Device Lifetime Due to Hot-Carrier Effect Under Dynamic Stress,” IEEE Electron Device Lett, vol. EDL-7, no. 6, pp. 337-339, June 1986.[3.3]    Kueing-Long Chen, Steve Saller, and Rajiv Shah, “The Case of AC Stress in the Hot- Carrier Effect,” IEEE Trans. Electron Devices, vol. ED-33, no. 3, pp. 424-426, March 1986.[3.4]    W. Weber, “Dynamic Stress Experiment for Understanding Hot-Carrier Degradation Phenomena,” IEEE Trans. Electron Devices, vol. 35, pp. 1476, 1988.[3.5]    R. Bellens, P. Heremans, G. Groeseneken, and H. E. Maes, “Analysis of Mechanisms for the Enhanced Degradation During AC Hot Carrier Stress of MOSFETs,” IEDM Technical Digest, pp. 212-215, 1988.[3.6]    Peter M. Lee, Ping K. Ko, and Chenming Hu, “Relating CMOS Inverter Lifetime to DC Hot-Carrier Lifetime in nMOSFETSs,” Private Communication, Jan. 1990.[3.7]    Chenming Hu, Simon C. Tam, Fu-Chieh Hsu, Ping-Keung Ko, Tung-Yi Chan, and Kyle W. Terrill, “Hot-Electron-Induced MOSFET Degradation-Model, Monitor, and Improvement,” IEEE Trans.  Electron Devices, vol. ED-32, no. 2, pp. 375-384, February 1985.[3.8]    S. Tam, F.-C. Hsu, C. Hu, R. S. Muller, and P. K. Ko, “Hot-Electron Currents in Very Short-Channel MOSFETS,” IEEE Electron Device Lett., vol. EDL-4, pp. 249, 1983.[3.9]    “Understanding the fundamental principles of vector network analysis,” Agilent Technologies Application Note 1287-1.[3.10]    Agilent Technologies Application Notes 1287-1: “Understanding the fundamental principles of vector network analyzers,” Pub.NO.5965-7710E, 1997.[3.11]    Agilent Technologies Application Notes 1287-4: “Network analyzer measurements; Filter and amplifier examples,” Pub.NO.5965-7710E, 1997.[3.12]    Cascade Microtech, “Microwave wafer probe calibration constants,” HP8510 network analyzer input instruction manual, 1990.[3.13]    Cascade Microtech, “On wafer vector network analyzer calibration and measurements”, 1997, Pub Name PYRPROBE-0597.[3.14]    Ickjin Kwon, Minkyu Je, “A simple and analytical parameter extraction method of a microwave MOSFET,” IEEE Transactions on Microwave Theory and Techniques, vol.50, 2002.Chapter 4[4.1]    Behzad Razavi, “RF Microelectronics: Chapter 5, Transceiver Architectures”, Prentice Hall Communication Engineering and Emerging Technology Series, 1997.[4.2]    Jacques C. Rudell et al. “A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for Cordless Telephone Applications,” IEEE J. Solid-State Circuits, vol. 32, pp. 2071-2088, Dec 1997.[4.3]    Jan Crols and Michiel Steyaert, “CMOS Wireless Transceiver Design: Chapter 6, Building Blocks for CMOS Transceiver”, Kluwer Academic Publishers, 1997.[4.4]    M. D. McDonald, “A 2.5GHz BICMOS Image-Reject Front-end,” ISSCC Dig. Tech. Papers, pp.144-145, February 1993.[4.5]    Jan Crols and Michiel Steyaert, “CMOS Wireless Transceiver Design: Chapter 3, Transceiver in the Frequency Domain”, Kluwer Academic Publishers, 1997.[4.6]    Paolo Orsatti, Francesco Piazza and Qiuting Huang, “A 20-mA-Receive, 55-mA-Transmit, Single-Chip GSM Transceiver in 0.25-um CMOS,” IEEE J. Solid-State Circuits, vol. 34, pp. 1869-1880, Dec 1999.[4.7]    George D. Vendelin, Anthony M. Pavio and Ulrich L. Rohde, “Microwave Circuit Design: Using Linear and Nonlinear Techniques”, A Wiley-Interscience Publication, 1990.[4.8]    Jan Crols and Michiel Steyaert, “CMOS Wireless Transceiver Design: Chapter 6, Building Blocks for CMOS Transceiver”, Kluwer Academic Publishers, 1997.[4.9]    Pietro Andreani and Steven Mattisson,” On the use of MOS varavtors in RF VCO’s,” IEEE J. Solid-State Circuits, vol.35, 2000.[4.10]    Behzad Razavi, “RF Microelectronics: Chapter 2, Basic Concepts in RF Design”, Prentice Hall Communication Engineering and Emerging Technology Series, 1997.Chapter 5[5.1]    Wei-Cheng Lin; Tsung-Chieh Wu; Yi-Horn Tsai; Ya-Chin King;” Reliability Evaluation and Redesign of LNA,”Microelectronic Reliability, vol.44, pp.1727-1732, 2004.[5.2]    Wei-Cheng Lin; Long-Jei Du; Ya-Chin King;” Reliability evaluation of Gilbert Cell Mixer Based On a Hot-Carrier Stressed Device Degradation Model,” IEEE Radio Frequency Integrated Circuits Symposium, pp.387-390, 2004.[5.3]    Wei-Cheng Lin; Long-Jei Du; Ya-Chin King;” Reliability evaluation of voltage controlled oscillators based on a device degradation sub-circuit model,” IEEE Radio Frequency Integrated Circuits Symposium, pp.377-380, 2003.
封面摘要致謝內容大綱第一章第二章第二章圖第三章第三章圖第四章第四章圖第五章第五章圖結論參考文獻作者資料







推文當script無法執行時可按︰推文
推薦當script無法執行時可按︰推薦
評分當script無法執行時可按︰評分
引用網址當script無法執行時可按︰引用網址
轉寄當script無法執行時可按︰轉寄





 
 
 
 






















top















相關論文





1.
新型溝槽式分離閘快閃式記憶體


2.
分離閘快閃式記憶體之資料保存模型研究


3.
高密度嵌入式非揮發性記憶體之研究


4.
高動態範圍之數位輸出像素感測器


5.
新式具高動態範圍影像感測器元件之研究


6.
低電壓暨低電容暫態電壓抑制器之研究


7.
具高動態範圍之4T主動式影像感測器元件及操作方式


8.
由模擬來探討Floating Gate Memory及SONOS元件微小化之極限


9.
Silicon Nanocrystal Photosensor Integrated on Low-Temperature Poly-Silicon Display Panel


10.
互補式金氧半積體電路之對消式溫度感測器之設計


11.
新型非揮發性氮化層嵌入式邏輯記憶體之研究


12.
互補式金氧半影像感測器幾何與微透鏡結構之整合設計


13.
相容於邏輯製程之高微縮性非揮發性記憶體研究


14.
針對展頻通訊所使用的混波器電路之可靠度分析


15.
互補式金氧半影像感測器效能參數萃取方法之研究





 










 


簡易查詢 |
進階查詢 |
論文瀏覽 |
熱門排行 |
管理/審核者登入










本系統共收集：論文全文：28721 筆、摘要：43115 筆目前上線人數：52 ／ 訪客人次（自104年7月）：7264698國立清華大學圖書館著作權聲明 Copyright © 2010 All rights reserved.本館地址：30013 新竹市光復路二段101號 電話：03-5742995本網站最佳瀏覽解析度為 1024 x 768，建議瀏覽器 FireFox、Google Chrome、 IE7.0以上版本

























增進積體電路設計可靠度之研究方法__國立清華大學博碩士論文全文影像系統





















































資料載入處理中...



















網站地圖|
首頁|

本站說明|
聯絡我們|
圖書館首頁|
相關資源|
台聯大論文系統|
操作說明

|
OpenSearch
|
English



















簡易查詢
進階查詢
論文瀏覽
熱門排行
我的研究室
上傳論文
建檔說明
常見問題






帳號：guest(104.199.203.235)          離開系統


字體大小：

 

 

 













詳目顯示










 第 1 筆 /
      共 1 筆   









 
/1頁
















以作者查詢圖書館館藏、以作者查詢臺灣博碩士論文系統、以作者查詢全國書目、勘誤回報




論文基本資料
摘要
外文摘要
論文目次
參考文獻
電子全文



作者(中文):謝文雯作者(外文):Hsieh, Wen-Wen論文名稱(中文):增進積體電路設計可靠度之研究方法論文名稱(外文):Study on Enhancing Reliability of Integrated Circuit Designs指導教授(中文):黃婷婷指導教授(外文):Hwang, TingTing學位類別:博士校院名稱:國立清華大學系所名稱:資訊工程學系學號:918312出版年(民國):97畢業學年度:97語文別:英文論文頁數:93中文關鍵詞:可靠度、串音、計算機結構、溫度極高點、編譯器、電流電阻壓降效應外文關鍵詞:Reliability、Crosstalk、Computer Architecture、Thermal Hotspot、Compiler、IR-Drop相關次數:

推薦:0點閱:26評分:下載:26收藏:0



隨著超大型積體電路的發展，現今的單一晶片可以容納數百萬個電晶體並且保持著相當小的體積，這種技術可以幫助更多更複雜的設計得已實體化。然而，由於使用者在電子產品的效能及體積上的要求漸趨嚴苛，系統的可靠性已經變成重要的課題，因此，我們必需要針對高效能的可靠性設計提出有效的解決方法。當製成的演進進入了深次微米的階段，有一些特殊的現象使得可靠性的議題變得更具有挑戰性，這些現象如串音的效應，溫度過高的問題，以及電流電阻壓降的效應，都在深次微米的階段更具影響力，因此，在本篇論文中，為了維持系統的可靠性，我們將針對這三種現象分別提出個別的解決方法。為了處理串音的問題，我們提出了一個匯流排架構來移除最嚴重的串音現象，進而改進匯流排的效能。主要的想法來自於計算機結構中預取機制的特性，在預取機制下，指令或資料的提取速度永遠高於指令或資料的完成速度，因此，利用預取的這個特性，我們提出的方法幾乎不會有效能上的損失。為了處理系統溫度過高的問題，我們提出了利用編譯器來降低極高溫度點的方法。在超長指令集計算機架構上，需要編譯器的幫助指令排程，來達成指令之間的平行處理，因此，這個研究主要是建構在超長指令集計算機架構上。在這□我們提出了兩種方法，第一種方法是暫存器連結，同時考慮空間及時間上的溫度資訊來達到平衡暫存器之間的溫度。而第二種方法則是指令排程，利用一個指令排程的演算法，使可以進行前饋機制的指令個數增加以減少存取暫存器的次數。為了處理電流電阻壓降的問題，我們提出了一個X填值的方法來減輕在即時性測試的電流電阻壓降效應。在進行即時性測試時，電路會有極為可觀數量的元件同時發生轉換，使得電路上的供電開始不穩，產生所謂的電流電阻壓降效應。這會使電路的效能降低，甚至功能發生錯誤，使電路本身被誤判為錯誤。故我們需要設法降低在即時性測試中的元件轉換率。在這裡我們提出了兩個方法來達到這個目的，分別是考慮電路裡各元件的實際位置以及向後傳遞X值來決定填值。

As feature sizes scale down to deep sub-micron, crosstalk, heat-induced hotspots and dynamic voltage drop (IR-drop) effects have become more and more important. In this thesis, we will study how to enhance the reliability of integrated circuit design by solving the above-mentioned problems.First, to eliminate the crosstalk effect, we propose a de-assembler/assembler technique to eliminate undesirable crosstalkeffects on bus transmission. By taking advantage of the prefetch process, where the instruction/data fetch rate is always higher than the instruction/data commit rate, the proposed method incurs almost no penalty in terms of dynamic instruction count.Second, to remove the heat-induced hotspot, we propose a static thermal management technique at compiler level. Two techniques are proposed. The first one is to balance the temperature of the register file by taking both spatial and temporal thermal information into consideration during register binding. The second one is to improve forwarding methods including forwarding-aware architecture and instruction scheduling to reduce the access count of register file.Finally, to reduce the dynamic voltage drop (IR-drop) effect, we propose an X-filling approach during at-speed test. In this work, we take the spatial information into consideration in our approach and we perform a more efficient backward-propagation X-filling method as compared to previous work using forward-propagation.

1 Introduction . . . . . . . . . . . . . . . . . . . . . . 01.1 Crosstalk Effect Elimination . . . . . . . . . . . . . 11.2 Heat-Induced Thermal Effect Reduction . . . . . . . . .31.3 Voltage Drop Effect Reduction . . . . . . . . . . . . .51.4 Organization of the Dissertation . . . . . . . . . . . 72 Crosstalk Effect Elimination . . . . . . . . . . . . . . 82.1 Preliminary . . . . . . . . . . . . . . . . . . . . . .82.2 Motivation . . . . . . . . . . . . . . . . . . . . . .102.3 The De-assembler and Assembler Techniques . . . . . . 132.3.1 Basic Idea . . . . . . . . . . . . . . . . . . . . .132.3.2 Insertion of Separation Bits . . . . . . . . . . . .162.3.3 The De-assembler and Assembler Architectures . . . .192.4 Experimental Results . . . . . . . . . . . . . . . . .222.4.1 Experiment on Signal Integrity . . . . . . . . . . .222.4.2 Experiments on Delay . . . . . . . . . . . . . . . .242.4.3 Experiments on Power . . . . . . . . . . . . . . . .292.4.4 Experiment on Area Overhead . . . . . . . . . . . . 303 Heat-Induced Effect Reduction. . . . . . . . . . . . . .333.1 Motivation . . . . . . . . . . . . . . . . . . . . . .333.2 Register File Architecture . . . . . . . . . . . . . .343.3 The Proposed Method . . . . . . . . . . . . . . . . . 363.3.1 Register Rebinding . . . . . . . . . . . . . . . . .363.3.2 Forwarding-aware Method . . . . . . . . . . . . . . 453.4 Experimental Results . . . . . . . . . . . . . . . . .493.4.1 Experiment on Thermal Reduction . . . . . . . . . . 513.4.2 Experiment on Performance . . . . . . . . . . . . . 544 Voltage Drop Effect Reduction . . . . . . . . . . . . . 564.1 At-speed Testing Model . . . . . . . . . . . . . . . .574.2 Motivation . . . . . . . . . . . . . . . . . . . . . .584.3 The Proposed Method . . . . . . . . . . . . . . . . . 634.3.1 The Power Grid Architecture . . . . . . . . . . . . 634.3.2 Overview of Our Proposed Method . . . . . . . . . . 634.3.3 Target Region Selection . . . . . . . . . . . . . . 664.3.4 Value Set Up for Target Bit . . . . . . . . . . . . 674.4 Experimental Result . . . . . . . . . . . . . . . . . 735 Conclusion Remarks . . . . . . . . . . . . . . . . . . .81

[1] S. P. Khatri, A. Mehrotra, R. K. Brayton, A. S.Vincentelli and R. H. J. M. Otten, "A Novel VLSI Layout Fabric for Deep Sub-Micron Application," in Proceedings of the Design Automation Conference, pp. 491-496, June 1999.[2] R. Arunachalam, E. Acar and S. R. Nassif, "Optimal Shielding/Spacing Metrics for Low Power Design," in Proceedings of the IEEE Computer Society Annual Symposium on VLSI, pp. 167-172, February 2003.[3] S. K. Wong and C. Y. Tsui, "Re-con‾gurable Bus Encoding Scheme for Reducing Power Consumption of the Cross Coupling Capacitance for Deep Sub-micron Instruction Bus," in Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition, pp. 130-135, November 2004.[4] B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pp. 57-63, November 2001.[5] C. Duan, A. Tirumala, and S. P. Khatri, "Analysis and Avoidance of Cross-talk in On-Chip Buses," Hot Interconnects 9, pp. 133-138, August 2001.[6] J. D. Z. Ma, L. He, E. Acar, and S. R. Nassif, "Towards Global Routing With RLC Crosstalk Constraints," in Proceedings of the Design Automation Conference, pp. 669-672, June 2002.[7] L. Li, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "A Crosstalk Aware Interconnect with Variable Cycle Transmission," in Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition, pp. 102-107, February 2004.[8] C. Duan and S. P. Khatri, "Exploiting Crosstalk to Speed up On-Chip Buses," in Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition, pp. 778-783, February 2004.[9] W. A. Kuo, Y. L. Chiang, T. Hwang, and Allen C. H. Wu, "Performance-Driven Crosstalk Elimination at Post-Compiler Level," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, pp. 564-573, March 2007.[10] T. K. Tien, S. C. Chang and T. K. Tsai, "Crosstalk Alleviation for Dynamic PLAs," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, pp. 1416-1424, December 2002.[11] S. P. Vanderwiel and D. J. Lilja, "Data prefetch Mechanisms," ACM Computing Surveys Vol. 32, pp. 174-199, June 2000.[12] "http://www.simplescalar.com/"[13] "http://www-device.eecs.berkeley.edu/ ptm"[14] P. P. Sotiriadis and A. Chandrakasan, "Reducing Bus Delay in Submicron Technology Using Coding," in Proceedings of the Asia and South Pacific Design Automation Conference, pp. 109-114, January-February 2001.[15] L. Nagel, "Spice: A computer program to simulate computer circuits," in Universiv of Culifomiu, Berkeley UCBERL Memo M520, May 1995.[16] V. Zivojnovic, J. M. Velarde, C. Schlager, and H. Meyr, "DSPstone: A DSP-Oriented Benchmarking Methodology," in Proceedings of the International Conference on Signal Processing Applications and Technology, pp. 715-720, October 1994.[17] J. Liu, K. Sundaresan and N. R. Mahapatra, "E±cient encoding for address buses with temporal redundancy for simultaneous area and energy reduction," in Proceedings of the 16th ACM Great Lakes Symposium on VLSI, pp.111-114, April- May 2006.[18] D. Brooks and M. Martonosi, "Dynamic Thermal Management for High-Performance Microprocessors," in Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pp.171-182, February 2001.[19] K. Skadron, T. Abdelzaher and M. R. Stan, "Control Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management," in Proceedings of the 8th International Symposium on High-Performance Computer Architecture, pp.17-28, February 2002.[20] Y. Li, D. Brooks, Z. Hu, and K. Skadron, "Performance, Energy, and Thermal Considerations for SMT and CMP architectures," in Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pp.71-82, February 2005.[21] K. Sankaranarayanan, S. Velusamy, M.R. Stan, and K. Skadron, "A Case for Thermal-Aware Floorplanning at the Microarchitectural Level," in Journal of Instruction-Level Parallelism, Vol. 16, pp. 1-16, October 2005.[22] M. D. Powell, M. Gomaa, and T. N. Vijaykumar, "Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Through the Operating System," in Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 260-270, October, 2004.[23] M. Mutyam, F. Li, V. Narayanan, M. Kandemir and M. J. Irwin, "Compiler-Directed Thermal Management for VLIW Functional Units," in Proceedings of the ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and. Tools for Embedded Systems, pp. 163-172, June 2006.[24] J. H. Tseng and K. Asanovic, "Banked Multiported Register Files for High-Frequency Superscalar Microprocessors," in Proceedings of the International Symposium on Computer Architecture, pp.62-71, June 2003.[25] Y. Han, I. Koren and C. A. Moritz, "Temperature aware °oorplanning," in Proceedings of the SecondWorkshop on Temperature Aware Computer Systemsm, June 2005.[26] F. Fallah and M. Pedram, "Standy and Active Leakage Current Control and Minimization in CMOS VLSI Circuits", in IEICE Transactions on Electronics, Special Section on Low-Power LSI and Low-Power IP, Vol. E99-C, pp.509-519, April 2005.[27] F. C. Chow and J. L. Hennessy, "The priority-based coloring approach to register allocation", in ACM Transactions on Programming Languages and Systems, pp. 501-536, October 1990[28] J. H. Tseng and K. Asanovic, "Energy-e±cient register access", in Proceedings of the 13th Symposium on Integrated Circuits and System Design, pp. 377- 382, September 2000.[29] Intel 64 and IA-32 architectures Software Developer's Manual, Intel Corp, "http://www.intel.com/design/processor/manuals"[30] W. Stallings, "Computer Organization and Architecture, 7th Edition", Prentice Hall Publishers, 2006.[31] S. Park, A. Shrivastava, N. Dutt, A. Nicolau, Y. Paek and E. Earlie, "Bypass Aware Instruction Scheduling for Register File Power Reduction". in Proceedings of the ACM SIGPLAN/SIGBED Internation Conferenceon Languages, Compilers, and Tools for Embedded System, pp. 173-181, June 2006[32] W. Liao, J. Basile, and L. He, "Leakage Power Modeling and Reduction with Data Retention",in Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pp. 714-719, November 2002[33] W. Huangy, K. Sankaranarayanany, R. J. Ribandoz, M. R. Stan and K. Skadron, "An Improved Block-Based Thermal Model in HotSpot 4.0 with Granularity Considerations", in Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking, June 2007.[34] S. Rusu, G. Singer, "The First IA-64 Microprocessor", in IEEE Journal of Solid-state Circuits, Vol. 35, pp.1539-1544, November 2000[35] B. Swanson and M. Lange, "At-speed testing made easy," EE Times, 3, June 2004.[36] J. Gatej, L. Song, C. Pyron, R. Raina, and T. Munns, "Evaluating ATE features in terms of test escape rates and other cost of test culprits," in Proceedings of the International Test Conference, pp. 1040-1048, October 2002.[37] N. Ahmed, M. Tehranipoor, V. Jayaram, "A novel framework for faster-than-at-speed delay test considering IR-drop effects," in Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pp.198-203, November 2006.[38] J. Saxena, K. M. Butler, V. B. Jayaram, et.al., "A Case Study of IR-drop in Structured At-Speed Testing", in Proceedings of the International Test Conference, pp. 1098-1104, September-Octover 2003.[39] S. Ravi, "Power-aware Test: Challenges and Solutions," in Proceedings of the International Test Conference, pp.1-10, October 2007.[40] S. Remersaro, X. Lin, Z. Zhang, S. M. Reddy, I. Pomeranz and J. Rajski, "Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs,"in Proceedings of the International Test Conference, pp. 1-10, October 2006.[41] X. Wen, Y. Yamashita, S. Morishima, S. Kajihara, L. T. Wang, K. K. Saluja, and K. Kinoshita, "Low-Capture-Power Test Generation for Scan-Based At- Speed Testing," in Proceedings of the International Test Conference, pp., November 2005.[42] X. Wen, K. Miyase, T. Suzuki, Y. Yamato, S. Kajihara, L.-T. Wang, and K. K. Saluja, "A Highly-Guided X-Filling Method for E□ective Low-Capture-Power Scan Test Generation," in Proceedings of the International Conference on Computer Design, pp. 251-258, October 2006.[43] X. Wen, K. Miyase, T. Suzuki, S. Kajihara, Y. Ohsumi, and K. K. Saluja, "Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing," in Proceedings of the Design Automation Conference, pp. 527-532, June 2007.[44] J. Li, Q. XU, Y. XU and X. Li, "iFill: an Impact-Oriented X-‾lling Method for shift-and capture-Power Reduction in At-Speed Scan-Based Testing,"in Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition, pp. 1184-1189, March 2008.[45] V. R. Devanathan, C. P. Ravikumar and V. Kamakoti, "A Stochastic Pattern Generation and Optimization Framework for Variation-Tolerant, Power-Safe Scan Test", in Proceedings of the International Test Conference, pp.1-10, October 2007.[46] F. A. Aloul, A. Ramani, I. Markov, K. Sakallah. "Generic ILP versus Specialized 0-1 ILP: an Update", in Proceedings of the International Conference on Computer Design, pp. 450-457, November 2002.[47] N. Een and N. Sorensson, "Translating Pseudo-Boolean Constraints into SAT," in Journal on Satis‾ability, Boolean Modeling and Computation, Vol. 2, pp. 1-26, March 2006.[48] "http://www.cerc.utexas.edu/itc99-benchmarks/bench.html"[49] A. El-Maleh, A. Al-Suwaiyan, "An E±cient Test Relaxation Technique for Combinational and Full-Scan Sequential Circuits," in Proceedings of the IEEE VLSI Test Symposium, pp. 53-59, Aprial-May 2002.[50] K. Miyase and S. Kajihara, "Don't Care Identi‾cation of Test Patterns for Combinational Circuits," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.23, pp.321-326, Feburary 2004[51] M. Kohei, K. Noda, H. Ito, K. Hatayama, T. Aikyo, Y. Yamato, H. Furukawa, X. Wen and S. Kajihara, "Effective IR-Drop Reduction in At-Speed Scan Testing Using Distribution-Controlling X-Identi‾cation," in Proceedings of the International Conference on Computer-Aided Design, pp. 52-58, November 2008.[52] X. Liang and D. Brooks, "Microarchitecture Parameter Selection To Optimize System Performance Under Process Variation," in Proceedings of the International Conference on Computer-Aided Design, pp. 429-436, November 2006.[53] M. Ni amd S. O. Memik, ""Thermal-Induced Leakage Power Optimization by Redundant Resource Allocation," in Proceedings of the International Conference on Computer-Aided Design, pp. 297-306, November 2006.[54] K. Skadron, M.R. Stan,W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 2-13, 2003.[55] R. Mukherjee, S.O. Memik, and G. Memik, "Temperature-Aware Resource Allocation and Binding in High-Level Synthesis," in Proceedings of the Design Automation Conference, pp. 196-201, June 2005.[56] A.C. Nacul and T. Givargis, "Lightweight Multitasking Support for Embedded Systems Using the Phantom Serializing Compiler," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, pp. 742-747, March 2005.[57] G. Mrugalski, J. Rajski, D. Czysz and J. Tyszer, "New Test Data Decompressor for Low Power Applications," in Proceedings of the Design Automation Conference, pp. 539-544, June 2007.[58] J. Lee, Sumit Narayan, M. Kapralos and M. Tehranipoor, "Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation," in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1172-1177, March 2008.[59] G. Venkataramani amd S. C. Goldsten, "Operation Chaining Asynchronous Pipelined Circuits," in in Proceedings of the International Conference on Computer-Aided Design, pp. 442-449, November 2007.[60] O. Ozturk, G. Chen, M. Kandemir and M. karakoy, "Cache Miss Clustering for Banked Memory Systems," in in Proceedings of the International Conference on Computer-Aided Design, pp. 244-250, November 2007.[61] X. Liang, G. Y.Wei and D. Brooks, "ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency," in Proceedings of the International Symposium on Computer Architecture, pp.191-202, June 2008.[62] B. Gorjiara and Daniel Gajski, "Automatic Architecture RefinementTechniques for Customizing Processing Elements", in Proceedings of Design Automation Conference, pp. 379-384, June 2008.[63] Synopsys, "Synopsys Design Compile Reference Manual," 2004.[64] Synopsys, "TetraMAX ATPG Quick Reference," 2002.[65] Synopsys, "TetraMAX ATPG User Guide," 2002.[66] Apache, "RedHawk Users' Manual," 2007.
電子全文







推文當script無法執行時可按︰推文
推薦當script無法執行時可按︰推薦
評分當script無法執行時可按︰評分
引用網址當script無法執行時可按︰引用網址
轉寄當script無法執行時可按︰轉寄





 
 
 
 






















top















相關論文





1.
適合高效能及低功率處理器設計的合成技術


2.
低雜訊動態電路之合成


3.
低功率之多重臨界電壓互補金屬氧化物導體下以邏輯功能為導向之叢隻設計


4.
混合式FPGA架構之佈局及繞線演算法


5.
階層式與混合式之可程式規劃邏輯陣列之架構評估


6.
積體電路工程變更標準單元, 溫度感知器與電力網路的新結構設計


7.
用於低功率MTCMOS設計下的標準單元配置


8.
切換邏輯閘次數導向之使用雙臨界電壓及調整邏輯閘大小的低功率設計


9.
考慮串音之指令操作碼與功能碼設計方法


10.
運用編譯器技巧消除指令匯流排上之串音


11.
效能導向之漸進式配置方法


12.
熱能限制下的晶片堆疊規劃


13.
針對去區塊效應濾波器的指令集延伸


14.
內插法的指令集延伸


15.
針對超大型積體電路低功率與製程變異需求之最佳化技術





 










 


簡易查詢 |
進階查詢 |
論文瀏覽 |
熱門排行 |
管理/審核者登入










本系統共收集：論文全文：28721 筆、摘要：43115 筆目前上線人數：53 ／ 訪客人次（自104年7月）：7264699國立清華大學圖書館著作權聲明 Copyright © 2010 All rights reserved.本館地址：30013 新竹市光復路二段101號 電話：03-5742995本網站最佳瀏覽解析度為 1024 x 768，建議瀏覽器 FireFox、Google Chrome、 IE7.0以上版本






















