# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../end.srcs/sources_1/new/clk.vhd" \
"../../../../end.srcs/sources_1/new/end_top.vhd" \
"../../../../end.srcs/sim_1/new/end_tb.vhd" \

# Do not sort compile order
nosort
