# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/ip/c_counter_binary_1/sim/c_counter_binary_1.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Add_Sub_Unit.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/LUT_16_7.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/new/MainProgram.vhd" \

# Do not sort compile order
nosort
