[*]
[*] GTKWave Analyzer v3.3.121 (w)1999-2024 BSI
[*] Wed May 14 19:19:36 2025
[*]
[dumpfile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.fst"
[dumpfile_mtime] "Wed May 14 18:39:23 2025"
[dumpfile_size] 81203529
[savefile] "/Users/damien/workspace/hdl/axi-crossbar/test/svut/axicb_crossbar_top_testbench.gtkw"
[timestart] 0
[size] 1440 900
[pos] -1 -1
*-28.181051 1300922000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] axicb_crossbar_top_testbench.
[treeopen] axicb_crossbar_top_testbench.dut.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.MST_SWITCHS_GEN[0].mst_switch.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.NO_PATH_CPL.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.
[treeopen] axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.
[sst_width] 255
[signals_width] 302
[sst_expanded] 1
[sst_vpaned_height] 353
@200
-
@420
axicb_crossbar_top_testbench.svut_test_number
@28
axicb_crossbar_top_testbench.aclk
axicb_crossbar_top_testbench.aresetn
@22
axicb_crossbar_top_testbench.error[7:0]
axicb_crossbar_top_testbench.mst_en[3:0]
@421
axicb_crossbar_top_testbench.nb_reqs
@420
axicb_crossbar_top_testbench.timeout
@200
-
@c00200
-Mst0
@28
axicb_crossbar_top_testbench.mst0_aclk
axicb_crossbar_top_testbench.mst0_aresetn
@200
-
@420
axicb_crossbar_top_testbench.mst_driver0.MST_OSTDREQ_NUM
axicb_crossbar_top_testbench.mst_driver0.OSTDREQ_NUM
@200
-
@22
axicb_crossbar_top_testbench.mst0_araddr[15:0]
axicb_crossbar_top_testbench.mst0_arid[7:0]
axicb_crossbar_top_testbench.mst0_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst0_arvalid
axicb_crossbar_top_testbench.mst0_arready
@200
-
@22
axicb_crossbar_top_testbench.mst0_rdata[31:0]
axicb_crossbar_top_testbench.mst0_rid[7:0]
@28
axicb_crossbar_top_testbench.mst0_rvalid
axicb_crossbar_top_testbench.mst0_rready
axicb_crossbar_top_testbench.mst0_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst0_awaddr[15:0]
axicb_crossbar_top_testbench.mst0_awid[7:0]
axicb_crossbar_top_testbench.mst0_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst0_awvalid
axicb_crossbar_top_testbench.mst0_awready
@200
-
@28
axicb_crossbar_top_testbench.mst_driver0.w_full
axicb_crossbar_top_testbench.mst_driver0.w_empty
@22
axicb_crossbar_top_testbench.mst_driver0.wdata_w[31:0]
axicb_crossbar_top_testbench.mst_driver0.awlen_w[7:0]
@200
-
@22
axicb_crossbar_top_testbench.mst0_wdata[31:0]
axicb_crossbar_top_testbench.mst0_wstrb[3:0]
@28
axicb_crossbar_top_testbench.mst0_wvalid
axicb_crossbar_top_testbench.mst0_wready
axicb_crossbar_top_testbench.mst0_wlast
@200
-
@22
axicb_crossbar_top_testbench.mst0_bid[7:0]
@28
axicb_crossbar_top_testbench.mst0_bresp[1:0]
axicb_crossbar_top_testbench.mst0_bvalid
axicb_crossbar_top_testbench.mst0_bready
axicb_crossbar_top_testbench.mst_driver0.wr_orreq_bresp[1:0]
@200
-
@420
axicb_crossbar_top_testbench.mst_driver0.TIMEOUT
@24
axicb_crossbar_top_testbench.mst_driver0.wr_orreq_timeout[31:0]
@200
-
@1401200
-Mst0
@200
-
@c00200
-Mst1
@28
axicb_crossbar_top_testbench.mst1_aclk
axicb_crossbar_top_testbench.mst1_aresetn
@200
-
@22
axicb_crossbar_top_testbench.mst1_araddr[15:0]
axicb_crossbar_top_testbench.mst1_arid[7:0]
axicb_crossbar_top_testbench.mst1_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst1_arvalid
axicb_crossbar_top_testbench.mst1_arready
@200
-
@22
axicb_crossbar_top_testbench.mst1_rdata[31:0]
axicb_crossbar_top_testbench.mst1_rid[7:0]
@28
axicb_crossbar_top_testbench.mst1_rvalid
axicb_crossbar_top_testbench.mst1_rready
axicb_crossbar_top_testbench.mst1_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst1_awaddr[15:0]
axicb_crossbar_top_testbench.mst1_awid[7:0]
axicb_crossbar_top_testbench.mst1_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst1_awvalid
axicb_crossbar_top_testbench.mst1_awready
@200
-
@22
axicb_crossbar_top_testbench.mst1_wdata[31:0]
axicb_crossbar_top_testbench.mst1_wstrb[3:0]
@28
axicb_crossbar_top_testbench.mst1_wvalid
axicb_crossbar_top_testbench.mst1_wready
axicb_crossbar_top_testbench.mst1_wlast
@200
-
@22
axicb_crossbar_top_testbench.mst1_bid[7:0]
@28
axicb_crossbar_top_testbench.mst1_bresp[1:0]
axicb_crossbar_top_testbench.mst1_bvalid
axicb_crossbar_top_testbench.mst1_bready
@1401200
-Mst1
@200
-
@c00200
-Mst2
@28
axicb_crossbar_top_testbench.mst2_aclk
axicb_crossbar_top_testbench.mst2_aresetn
@200
-
@22
axicb_crossbar_top_testbench.mst2_araddr[15:0]
axicb_crossbar_top_testbench.mst2_arid[7:0]
axicb_crossbar_top_testbench.mst2_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst2_arvalid
axicb_crossbar_top_testbench.mst2_arready
@200
-
@22
axicb_crossbar_top_testbench.mst2_rdata[31:0]
axicb_crossbar_top_testbench.mst2_rid[7:0]
@28
axicb_crossbar_top_testbench.mst2_rvalid
axicb_crossbar_top_testbench.mst2_rready
axicb_crossbar_top_testbench.mst2_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst2_awaddr[15:0]
axicb_crossbar_top_testbench.mst2_awid[7:0]
axicb_crossbar_top_testbench.mst2_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst2_awvalid
axicb_crossbar_top_testbench.mst2_awready
@200
-
@22
axicb_crossbar_top_testbench.mst2_wdata[31:0]
axicb_crossbar_top_testbench.mst2_wstrb[3:0]
@28
axicb_crossbar_top_testbench.mst2_wvalid
axicb_crossbar_top_testbench.mst2_wready
axicb_crossbar_top_testbench.mst2_wlast
@200
-
@22
axicb_crossbar_top_testbench.mst2_bid[7:0]
@28
axicb_crossbar_top_testbench.mst2_bresp[1:0]
axicb_crossbar_top_testbench.mst2_bvalid
axicb_crossbar_top_testbench.mst2_bready
@1401200
-Mst2
@200
-
@800200
-Mst3
@28
axicb_crossbar_top_testbench.mst3_aclk
axicb_crossbar_top_testbench.mst3_aresetn
@200
-
@22
axicb_crossbar_top_testbench.mst3_araddr[15:0]
axicb_crossbar_top_testbench.mst3_arid[7:0]
axicb_crossbar_top_testbench.mst3_arlen[7:0]
@28
axicb_crossbar_top_testbench.mst3_arvalid
axicb_crossbar_top_testbench.mst3_arready
@200
-
@22
axicb_crossbar_top_testbench.mst3_rdata[31:0]
axicb_crossbar_top_testbench.mst3_rid[7:0]
@28
axicb_crossbar_top_testbench.mst3_rvalid
axicb_crossbar_top_testbench.mst3_rready
axicb_crossbar_top_testbench.mst3_rlast
@200
-
@22
axicb_crossbar_top_testbench.mst3_awaddr[15:0]
axicb_crossbar_top_testbench.mst3_awid[7:0]
[color] 2
axicb_crossbar_top_testbench.mst3_awlen[7:0]
@28
axicb_crossbar_top_testbench.mst3_awvalid
axicb_crossbar_top_testbench.mst3_awready
@200
-
@22
axicb_crossbar_top_testbench.mst3_wdata[31:0]
axicb_crossbar_top_testbench.mst3_wstrb[3:0]
@28
axicb_crossbar_top_testbench.mst3_wvalid
axicb_crossbar_top_testbench.mst3_wready
axicb_crossbar_top_testbench.mst3_wlast
@200
-
@22
axicb_crossbar_top_testbench.mst3_bid[7:0]
@28
axicb_crossbar_top_testbench.mst3_bresp[1:0]
axicb_crossbar_top_testbench.mst3_bvalid
axicb_crossbar_top_testbench.mst3_bready
@200
-
@c00022
axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
@28
(0)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(1)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(2)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(3)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(4)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(5)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(6)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
(7)axicb_crossbar_top_testbench.mst_driver3.wr_orreq[7:0]
@1401200
-group_end
@200
-
@1000200
-Mst3
@200
-
@c00200
-Slv0
@28
axicb_crossbar_top_testbench.slv_monitor0.aclk
axicb_crossbar_top_testbench.slv_monitor0.aresetn
@22
axicb_crossbar_top_testbench.slv_monitor0.awaddr[15:0]
axicb_crossbar_top_testbench.slv_monitor0.awid[7:0]
axicb_crossbar_top_testbench.slv_monitor0.awlen[7:0]
@28
axicb_crossbar_top_testbench.slv_monitor0.awvalid
axicb_crossbar_top_testbench.slv_monitor0.awready
@200
-
@22
axicb_crossbar_top_testbench.slv_monitor0.wdata[31:0]
axicb_crossbar_top_testbench.slv_monitor0.wstrb[3:0]
@28
axicb_crossbar_top_testbench.slv_monitor0.wvalid
axicb_crossbar_top_testbench.slv_monitor0.wready
axicb_crossbar_top_testbench.slv_monitor0.wlast
@200
-
@22
axicb_crossbar_top_testbench.slv_monitor0.bid[7:0]
@28
axicb_crossbar_top_testbench.slv_monitor0.bvalid
axicb_crossbar_top_testbench.slv_monitor0.bready
@200
-
@28
axicb_crossbar_top_testbench.slv_monitor0.w_empty
axicb_crossbar_top_testbench.slv_monitor0.w_full
@22
axicb_crossbar_top_testbench.slv_monitor0.w_lfsr[31:0]
axicb_crossbar_top_testbench.slv_monitor0.wready_lfsr[31:0]
@28
axicb_crossbar_top_testbench.slv_monitor0.wready
@1401200
-Slv0
@200
-
@c00200
-Slv1
@22
axicb_crossbar_top_testbench.slv_monitor1.awaddr[15:0]
axicb_crossbar_top_testbench.slv_monitor1.awid[7:0]
axicb_crossbar_top_testbench.slv_monitor1.awlen[7:0]
@28
axicb_crossbar_top_testbench.slv_monitor1.awvalid
axicb_crossbar_top_testbench.slv_monitor1.awready
@200
-
@22
axicb_crossbar_top_testbench.slv_monitor1.wdata[31:0]
@28
axicb_crossbar_top_testbench.slv_monitor1.wvalid
axicb_crossbar_top_testbench.slv_monitor1.wready
axicb_crossbar_top_testbench.slv_monitor1.wlast
@200
-
@22
axicb_crossbar_top_testbench.slv_monitor1.bid[7:0]
@28
axicb_crossbar_top_testbench.slv_monitor1.bresp[1:0]
axicb_crossbar_top_testbench.slv_monitor1.bvalid
axicb_crossbar_top_testbench.slv_monitor1.bready
@1401200
-Slv1
@200
-
-
@c00200
-slv Switch 0
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_ix[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_mr
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.NO_PATH_CPL.pipe_aready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.NO_PATH_CPL.pipe_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.a_full
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_ready
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_en
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_grant[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_mr
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_id[7:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.bresp_ooo.c_reqs
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_awvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_awready
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.slv_aw_targeted[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.aw_misrouting
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.aw_misrouting_c
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_awvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_awready[3:0]
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.i_bready
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_bvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[0].slv_switch.slv_switch_wr.o_bready[3:0]
@1401200
-slv Switch 0
@200
-
@800200
-Slv Switch 3
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.i_awvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.i_awready
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.i_bch[9:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.i_bvalid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.i_bready
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bch_full
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bch_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bch_id[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bch_mr
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.o_awvalid[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.o_awready[3:0]
@200
-
@c00022
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.o_bvalid[3:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.o_bvalid[3:0]
(1)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.o_bvalid[3:0]
(2)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.o_bvalid[3:0]
(3)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.o_bvalid[3:0]
@1401200
-group_end
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.o_bready[3:0]
@200
-
@420
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.AXI_ID_W
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.NB_ID
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.MST_ID_MASK
@420
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.OSTDREQ_NUM
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.aclk
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.aresetn
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.a_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.a_len[7:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.a_mr
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.a_valid
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.a_ready
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.a_full
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.push[7:0]
@c00022
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
@28
(0)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(1)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(2)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(3)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(4)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(5)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(6)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
(7)axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_empty[7:0]
@1401200
-group_end
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_full[7:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.id_grant[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.pull[7:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.mr_reqs[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_reqs[7:0]
@200
-
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_ch[39:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_valid[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_ready
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_last[3:0]
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.mr_last
@200
-
@28
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_empty
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_mr
@22
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_select[12:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_grant[3:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_id[7:0]
axicb_crossbar_top_testbench.dut.switchs.SLV_SWITCHS_GEN[3].slv_switch.slv_switch_wr.bresp_ooo.c_len[7:0]
@200
-
@1000200
-Slv Switch 3
@200
-
@c00200
-Mst IF 0
@28
axicb_crossbar_top_testbench.dut.mst0_if.i_aclk
axicb_crossbar_top_testbench.dut.mst0_if.i_aresetn
@200
-
@28
axicb_crossbar_top_testbench.dut.mst0_if.i_awvalid
axicb_crossbar_top_testbench.dut.mst0_if.i_awready
@200
-
@28
axicb_crossbar_top_testbench.dut.mst0_if.i_bvalid
axicb_crossbar_top_testbench.dut.mst0_if.i_bready
@200
-
@28
axicb_crossbar_top_testbench.dut.mst0_if.o_aclk
axicb_crossbar_top_testbench.dut.mst0_if.o_aresetn
@200
-
@22
axicb_crossbar_top_testbench.dut.mst0_if.o_awaddr[15:0]
axicb_crossbar_top_testbench.dut.mst0_if.o_awid[7:0]
axicb_crossbar_top_testbench.dut.mst0_if.o_awlen[7:0]
@28
axicb_crossbar_top_testbench.dut.mst0_if.o_awvalid
axicb_crossbar_top_testbench.dut.mst0_if.o_awready
@200
-
@22
axicb_crossbar_top_testbench.dut.mst0_if.o_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.mst0_if.o_bready
axicb_crossbar_top_testbench.dut.mst0_if.o_bvalid
@1401200
-Mst IF 0
@200
-
@c00200
-Mst IF 1
@28
axicb_crossbar_top_testbench.dut.mst1_if.i_aclk
axicb_crossbar_top_testbench.dut.mst1_if.i_aresetn
@200
-
-
@28
axicb_crossbar_top_testbench.dut.mst1_if.i_bready
axicb_crossbar_top_testbench.dut.mst1_if.i_bvalid
@200
-
@22
axicb_crossbar_top_testbench.dut.mst1_if.o_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.mst1_if.o_bvalid
axicb_crossbar_top_testbench.dut.mst1_if.o_bready
@1401200
-Mst IF 1
@200
-
@c00200
-Mst IF 2
@28
axicb_crossbar_top_testbench.dut.mst2_if.o_aclk
axicb_crossbar_top_testbench.dut.mst2_if.o_aresetn
@200
-
@28
axicb_crossbar_top_testbench.dut.mst2_if.i_bvalid
axicb_crossbar_top_testbench.dut.mst2_if.i_bready
@200
-
@22
axicb_crossbar_top_testbench.dut.mst2_if.o_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.mst2_if.o_bvalid
axicb_crossbar_top_testbench.dut.mst2_if.o_bready
@1401200
-Mst IF 2
@200
-
@c00200
-Mst IF 3
@28
axicb_crossbar_top_testbench.dut.mst3_if.o_aclk
axicb_crossbar_top_testbench.dut.mst3_if.o_aresetn
@200
-
@28
axicb_crossbar_top_testbench.dut.mst3_if.i_bvalid
axicb_crossbar_top_testbench.dut.mst3_if.i_bready
@200
-
@22
axicb_crossbar_top_testbench.dut.mst3_if.o_bid[7:0]
@28
axicb_crossbar_top_testbench.dut.mst3_if.o_bvalid
axicb_crossbar_top_testbench.dut.mst3_if.o_bready
@1401200
-Mst IF 3
@200
-
[pattern_trace] 1
[pattern_trace] 0
