#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000243540dc3c0 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale -9 -12;
v00000243541433b0_0 .var "clk", 0 0;
v0000024354143130_0 .var "rd_addr", 4 0;
v00000243541431d0_0 .var "reg_write", 0 0;
v0000024354143450_0 .var "reset", 0 0;
v00000243541434f0_0 .var "rs1_addr", 4 0;
v0000024354145650_0 .net "rs1_data", 31 0, L_0000024354145790;  1 drivers
v00000243541458d0_0 .var "rs2_addr", 4 0;
v00000243541462d0_0 .net "rs2_data", 31 0, L_0000024354146690;  1 drivers
v0000024354146d70_0 .var "write_data", 31 0;
S_00000243540e87f0 .scope module, "uut" "register_file" 2 18, 3 6 0, S_00000243540dc3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0000024354147078 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000243540b3390_0 .net/2u *"_ivl_0", 4 0, L_0000024354147078;  1 drivers
L_0000024354147108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243540b2ef0_0 .net *"_ivl_11", 1 0, L_0000024354147108;  1 drivers
L_0000024354147150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002435409af10_0 .net/2u *"_ivl_14", 4 0, L_0000024354147150;  1 drivers
v0000024354143590_0 .net *"_ivl_16", 0 0, L_0000024354145830;  1 drivers
L_0000024354147198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243541438b0_0 .net/2u *"_ivl_18", 31 0, L_0000024354147198;  1 drivers
v0000024354143950_0 .net *"_ivl_2", 0 0, L_0000024354146230;  1 drivers
v00000243541436d0_0 .net *"_ivl_20", 31 0, L_0000024354145970;  1 drivers
v0000024354143270_0 .net *"_ivl_22", 6 0, L_0000024354146370;  1 drivers
L_00000243541471e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024354143630_0 .net *"_ivl_25", 1 0, L_00000243541471e0;  1 drivers
L_00000243541470c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024354143770_0 .net/2u *"_ivl_4", 31 0, L_00000243541470c0;  1 drivers
v0000024354143d10_0 .net *"_ivl_6", 31 0, L_00000243541465f0;  1 drivers
v00000243541439f0_0 .net *"_ivl_8", 6 0, L_00000243541460f0;  1 drivers
v0000024354143b30_0 .net "clk", 0 0, v00000243541433b0_0;  1 drivers
v0000024354143db0_0 .var/i "i", 31 0;
v0000024354143ef0_0 .net "rd_addr", 4 0, v0000024354143130_0;  1 drivers
v0000024354143bd0_0 .net "reg_write", 0 0, v00000243541431d0_0;  1 drivers
v0000024354143810 .array "registers", 31 0, 31 0;
v0000024354143e50_0 .net "reset", 0 0, v0000024354143450_0;  1 drivers
v0000024354143a90_0 .net "rs1_addr", 4 0, v00000243541434f0_0;  1 drivers
v0000024354143c70_0 .net "rs1_data", 31 0, L_0000024354145790;  alias, 1 drivers
v0000024354143310_0 .net "rs2_addr", 4 0, v00000243541458d0_0;  1 drivers
v0000024354143f90_0 .net "rs2_data", 31 0, L_0000024354146690;  alias, 1 drivers
v0000024354143090_0 .net "write_data", 31 0, v0000024354146d70_0;  1 drivers
E_00000243540d8d20 .event posedge, v0000024354143b30_0;
L_0000024354146230 .cmp/eq 5, v00000243541434f0_0, L_0000024354147078;
L_00000243541465f0 .array/port v0000024354143810, L_00000243541460f0;
L_00000243541460f0 .concat [ 5 2 0 0], v00000243541434f0_0, L_0000024354147108;
L_0000024354145790 .functor MUXZ 32, L_00000243541465f0, L_00000243541470c0, L_0000024354146230, C4<>;
L_0000024354145830 .cmp/eq 5, v00000243541458d0_0, L_0000024354147150;
L_0000024354145970 .array/port v0000024354143810, L_0000024354146370;
L_0000024354146370 .concat [ 5 2 0 0], v00000243541458d0_0, L_00000243541471e0;
L_0000024354146690 .functor MUXZ 32, L_0000024354145970, L_0000024354147198, L_0000024354145830, C4<>;
    .scope S_00000243540e87f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024354143db0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000024354143db0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024354143db0_0;
    %store/vec4a v0000024354143810, 4, 0;
    %load/vec4 v0000024354143db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024354143db0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_00000243540e87f0;
T_1 ;
    %wait E_00000243540d8d20;
    %load/vec4 v0000024354143e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024354143db0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000024354143db0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024354143db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024354143810, 0, 4;
    %load/vec4 v0000024354143db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024354143db0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000243540e87f0;
T_2 ;
    %wait E_00000243540d8d20;
    %load/vec4 v0000024354143bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000024354143ef0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000024354143090_0;
    %load/vec4 v0000024354143ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024354143810, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000243540dc3c0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000243541433b0_0;
    %inv;
    %store/vec4 v00000243541433b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000243540dc3c0;
T_4 ;
    %vpi_call 2 37 "$dumpfile", "register_file_test.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000243540dc3c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000243540dc3c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243541433b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024354143450_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000243541434f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000243541458d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024354143130_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024354146d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024354143450_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000024354143130_0, 0, 5;
    %pushi/vec4 2882343476, 0, 32;
    %store/vec4 v0000024354146d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000243541434f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000024354145650_0;
    %cmpi/ne 2882343476, 0, 32;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 67 "$display", "Test 2 failed: Expected 0xABCD1234, got %h", v0000024354145650_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 69 "$display", "Test 2 passed" {0 0 0};
T_5.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000024354143130_0, 0, 5;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0000024354146d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000243541434f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000243541458d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000024354145650_0;
    %cmpi/ne 2882343476, 0, 32;
    %jmp/1 T_5.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000243541462d0_0;
    %cmpi/ne 2271560481, 0, 32;
    %flag_or 6, 8;
T_5.4;
    %jmp/0xz  T_5.2, 6;
    %vpi_call 2 83 "$display", "Test 4 failed" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 85 "$display", "Test 4 passed" {0 0 0};
T_5.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000024354143130_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000024354146d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000243541434f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243541431d0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000024354145650_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.5, 6;
    %vpi_call 2 98 "$display", "Test 5 failed: x0 should be hardwired to zero" {0 0 0};
    %jmp T_5.6;
T_5.5 ;
    %vpi_call 2 100 "$display", "Test 5 passed: x0 is hardwired to zero" {0 0 0};
T_5.6 ;
    %delay 10000, 0;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000243540dc3c0;
T_6 ;
    %vpi_call 2 109 "$monitor", "Time=%0t reset=%b rs1_addr=%d rs2_addr=%d rd_addr=%d write_data=%h reg_write=%b rs1_data=%h rs2_data=%h", $time, v0000024354143450_0, v00000243541434f0_0, v00000243541458d0_0, v0000024354143130_0, v0000024354146d70_0, v00000243541431d0_0, v0000024354145650_0, v00000243541462d0_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb\register_block_tb.v";
    "src\register_block.v";
