{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 11:37:03 2020 " "Info: Processing started: Mon Sep 07 11:37:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BE -c BE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BE -c BE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DIVIDER:clock_div\|subCLK " "Info: Detected ripple clock \"DIVIDER:clock_div\|subCLK\" as buffer" {  } { { "../TP/7seg/divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIVIDER:clock_div\|subCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register COUNTER:freq_count\|count\[0\] register pwm_out~reg0 132.31 MHz 7.558 ns Internal " "Info: Clock \"clock\" has Internal fmax of 132.31 MHz between source register \"COUNTER:freq_count\|count\[0\]\" and destination register \"pwm_out~reg0\" (period= 7.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.530 ns + Longest register register " "Info: + Longest register to register delay is 3.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER:freq_count\|count\[0\] 1 REG LCFF_X56_Y35_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y35_N11; Fanout = 6; REG Node = 'COUNTER:freq_count\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER:freq_count|count[0] } "NODE_NAME" } } { "../TP/7seg/counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.393 ns) 1.127 ns LessThan0~1 2 COMB LCCOMB_X53_Y35_N0 1 " "Info: 2: + IC(0.734 ns) + CELL(0.393 ns) = 1.127 ns; Loc. = LCCOMB_X53_Y35_N0; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { COUNTER:freq_count|count[0] LessThan0~1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.198 ns LessThan0~3 3 COMB LCCOMB_X53_Y35_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.198 ns; Loc. = LCCOMB_X53_Y35_N2; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.269 ns LessThan0~5 4 COMB LCCOMB_X53_Y35_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.269 ns; Loc. = LCCOMB_X53_Y35_N4; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.340 ns LessThan0~7 5 COMB LCCOMB_X53_Y35_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.340 ns; Loc. = LCCOMB_X53_Y35_N6; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.411 ns LessThan0~9 6 COMB LCCOMB_X53_Y35_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.411 ns; Loc. = LCCOMB_X53_Y35_N8; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.482 ns LessThan0~11 7 COMB LCCOMB_X53_Y35_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.482 ns; Loc. = LCCOMB_X53_Y35_N10; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.553 ns LessThan0~13 8 COMB LCCOMB_X53_Y35_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.553 ns; Loc. = LCCOMB_X53_Y35_N12; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.712 ns LessThan0~15 9 COMB LCCOMB_X53_Y35_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.712 ns; Loc. = LCCOMB_X53_Y35_N14; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~13 LessThan0~15 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.783 ns LessThan0~17 10 COMB LCCOMB_X53_Y35_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.783 ns; Loc. = LCCOMB_X53_Y35_N16; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~15 LessThan0~17 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.854 ns LessThan0~19 11 COMB LCCOMB_X53_Y35_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.854 ns; Loc. = LCCOMB_X53_Y35_N18; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~17 LessThan0~19 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.925 ns LessThan0~21 12 COMB LCCOMB_X53_Y35_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.925 ns; Loc. = LCCOMB_X53_Y35_N20; Fanout = 1; COMB Node = 'LessThan0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~19 LessThan0~21 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.996 ns LessThan0~23 13 COMB LCCOMB_X53_Y35_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.996 ns; Loc. = LCCOMB_X53_Y35_N22; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~21 LessThan0~23 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.067 ns LessThan0~25 14 COMB LCCOMB_X53_Y35_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.067 ns; Loc. = LCCOMB_X53_Y35_N24; Fanout = 1; COMB Node = 'LessThan0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~23 LessThan0~25 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.138 ns LessThan0~27 15 COMB LCCOMB_X53_Y35_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.138 ns; Loc. = LCCOMB_X53_Y35_N26; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~25 LessThan0~27 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.209 ns LessThan0~29 16 COMB LCCOMB_X53_Y35_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.209 ns; Loc. = LCCOMB_X53_Y35_N28; Fanout = 1; COMB Node = 'LessThan0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~27 LessThan0~29 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.619 ns LessThan0~30 17 COMB LCCOMB_X53_Y35_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 2.619 ns; Loc. = LCCOMB_X53_Y35_N30; Fanout = 2; COMB Node = 'LessThan0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~29 LessThan0~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.149 ns) 3.446 ns pwm_out~2 18 COMB LCCOMB_X56_Y35_N0 1 " "Info: 18: + IC(0.678 ns) + CELL(0.149 ns) = 3.446 ns; Loc. = LCCOMB_X56_Y35_N0; Fanout = 1; COMB Node = 'pwm_out~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { LessThan0~30 pwm_out~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.530 ns pwm_out~reg0 19 REG LCFF_X56_Y35_N1 2 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 3.530 ns; Loc. = LCFF_X56_Y35_N1; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.118 ns ( 60.00 % ) " "Info: Total cell delay = 2.118 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.412 ns ( 40.00 % ) " "Info: Total interconnect delay = 1.412 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.530 ns" { COUNTER:freq_count|count[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~29 LessThan0~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.530 ns" { COUNTER:freq_count|count[0] {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.734ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.814 ns - Smallest " "Info: - Smallest clock skew is -3.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns pwm_out~reg0 3 REG LCFF_X56_Y35_N1 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X56_Y35_N1; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.502 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.787 ns) 3.683 ns DIVIDER:clock_div\|subCLK 2 REG LCFF_X54_Y19_N3 2 " "Info: 2: + IC(1.897 ns) + CELL(0.787 ns) = 3.683 ns; Loc. = LCFF_X54_Y19_N3; Fanout = 2; REG Node = 'DIVIDER:clock_div\|subCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clock DIVIDER:clock_div|subCLK } "NODE_NAME" } } { "../TP/7seg/divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 4.925 ns DIVIDER:clock_div\|subCLK~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.242 ns) + CELL(0.000 ns) = 4.925 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'DIVIDER:clock_div\|subCLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl } "NODE_NAME" } } { "../TP/7seg/divider.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/divider.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.502 ns COUNTER:freq_count\|count\[0\] 4 REG LCFF_X56_Y35_N11 6 " "Info: 4: + IC(1.040 ns) + CELL(0.537 ns) = 6.502 ns; Loc. = LCFF_X56_Y35_N11; Fanout = 6; REG Node = 'COUNTER:freq_count\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "../TP/7seg/counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.73 % ) " "Info: Total cell delay = 2.323 ns ( 35.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.179 ns ( 64.27 % ) " "Info: Total interconnect delay = 4.179 ns ( 64.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.502 ns" { clock DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.502 ns" { clock {} clock~combout {} DIVIDER:clock_div|subCLK {} DIVIDER:clock_div|subCLK~clkctrl {} COUNTER:freq_count|count[0] {} } { 0.000ns 0.000ns 1.897ns 1.242ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.502 ns" { clock DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.502 ns" { clock {} clock~combout {} DIVIDER:clock_div|subCLK {} DIVIDER:clock_div|subCLK~clkctrl {} COUNTER:freq_count|count[0] {} } { 0.000ns 0.000ns 1.897ns 1.242ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../TP/7seg/counter.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/TP/7seg/counter.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.530 ns" { COUNTER:freq_count|count[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~29 LessThan0~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.530 ns" { COUNTER:freq_count|count[0] {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.734ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.502 ns" { clock DIVIDER:clock_div|subCLK DIVIDER:clock_div|subCLK~clkctrl COUNTER:freq_count|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.502 ns" { clock {} clock~combout {} DIVIDER:clock_div|subCLK {} DIVIDER:clock_div|subCLK~clkctrl {} COUNTER:freq_count|count[0] {} } { 0.000ns 0.000ns 1.897ns 1.242ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pwm_out~reg0 duty\[0\] clock 6.236 ns register " "Info: tsu for register \"pwm_out~reg0\" (data pin = \"duty\[0\]\", clock pin = \"clock\") is 6.236 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.960 ns + Longest pin register " "Info: + Longest pin to register delay is 8.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns duty\[0\] 1 PIN PIN_C17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C17; Fanout = 1; PIN Node = 'duty\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[0] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.303 ns) + CELL(0.414 ns) 6.557 ns LessThan0~1 2 COMB LCCOMB_X53_Y35_N0 1 " "Info: 2: + IC(5.303 ns) + CELL(0.414 ns) = 6.557 ns; Loc. = LCCOMB_X53_Y35_N0; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.717 ns" { duty[0] LessThan0~1 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.628 ns LessThan0~3 3 COMB LCCOMB_X53_Y35_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.628 ns; Loc. = LCCOMB_X53_Y35_N2; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.699 ns LessThan0~5 4 COMB LCCOMB_X53_Y35_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 6.699 ns; Loc. = LCCOMB_X53_Y35_N4; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~3 LessThan0~5 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.770 ns LessThan0~7 5 COMB LCCOMB_X53_Y35_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.770 ns; Loc. = LCCOMB_X53_Y35_N6; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~5 LessThan0~7 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.841 ns LessThan0~9 6 COMB LCCOMB_X53_Y35_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.841 ns; Loc. = LCCOMB_X53_Y35_N8; Fanout = 1; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~7 LessThan0~9 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.912 ns LessThan0~11 7 COMB LCCOMB_X53_Y35_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.912 ns; Loc. = LCCOMB_X53_Y35_N10; Fanout = 1; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~9 LessThan0~11 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.983 ns LessThan0~13 8 COMB LCCOMB_X53_Y35_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.983 ns; Loc. = LCCOMB_X53_Y35_N12; Fanout = 1; COMB Node = 'LessThan0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~11 LessThan0~13 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.142 ns LessThan0~15 9 COMB LCCOMB_X53_Y35_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 7.142 ns; Loc. = LCCOMB_X53_Y35_N14; Fanout = 1; COMB Node = 'LessThan0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { LessThan0~13 LessThan0~15 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.213 ns LessThan0~17 10 COMB LCCOMB_X53_Y35_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.213 ns; Loc. = LCCOMB_X53_Y35_N16; Fanout = 1; COMB Node = 'LessThan0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~15 LessThan0~17 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.284 ns LessThan0~19 11 COMB LCCOMB_X53_Y35_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.284 ns; Loc. = LCCOMB_X53_Y35_N18; Fanout = 1; COMB Node = 'LessThan0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~17 LessThan0~19 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.355 ns LessThan0~21 12 COMB LCCOMB_X53_Y35_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.355 ns; Loc. = LCCOMB_X53_Y35_N20; Fanout = 1; COMB Node = 'LessThan0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~19 LessThan0~21 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.426 ns LessThan0~23 13 COMB LCCOMB_X53_Y35_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.426 ns; Loc. = LCCOMB_X53_Y35_N22; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~21 LessThan0~23 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.497 ns LessThan0~25 14 COMB LCCOMB_X53_Y35_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.497 ns; Loc. = LCCOMB_X53_Y35_N24; Fanout = 1; COMB Node = 'LessThan0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~23 LessThan0~25 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.568 ns LessThan0~27 15 COMB LCCOMB_X53_Y35_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.568 ns; Loc. = LCCOMB_X53_Y35_N26; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~25 LessThan0~27 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.639 ns LessThan0~29 16 COMB LCCOMB_X53_Y35_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.639 ns; Loc. = LCCOMB_X53_Y35_N28; Fanout = 1; COMB Node = 'LessThan0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan0~27 LessThan0~29 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.049 ns LessThan0~30 17 COMB LCCOMB_X53_Y35_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 8.049 ns; Loc. = LCCOMB_X53_Y35_N30; Fanout = 2; COMB Node = 'LessThan0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan0~29 LessThan0~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.149 ns) 8.876 ns pwm_out~2 18 COMB LCCOMB_X56_Y35_N0 1 " "Info: 18: + IC(0.678 ns) + CELL(0.149 ns) = 8.876 ns; Loc. = LCCOMB_X56_Y35_N0; Fanout = 1; COMB Node = 'pwm_out~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { LessThan0~30 pwm_out~2 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.960 ns pwm_out~reg0 19 REG LCFF_X56_Y35_N1 2 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 8.960 ns; Loc. = LCFF_X56_Y35_N1; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 33.25 % ) " "Info: Total cell delay = 2.979 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.981 ns ( 66.75 % ) " "Info: Total interconnect delay = 5.981 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.960 ns" { duty[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~29 LessThan0~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.960 ns" { duty[0] {} duty[0]~combout {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 5.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns } { 0.000ns 0.840ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.688 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns pwm_out~reg0 3 REG LCFF_X56_Y35_N1 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X56_Y35_N1; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.960 ns" { duty[0] LessThan0~1 LessThan0~3 LessThan0~5 LessThan0~7 LessThan0~9 LessThan0~11 LessThan0~13 LessThan0~15 LessThan0~17 LessThan0~19 LessThan0~21 LessThan0~23 LessThan0~25 LessThan0~27 LessThan0~29 LessThan0~30 pwm_out~2 pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.960 ns" { duty[0] {} duty[0]~combout {} LessThan0~1 {} LessThan0~3 {} LessThan0~5 {} LessThan0~7 {} LessThan0~9 {} LessThan0~11 {} LessThan0~13 {} LessThan0~15 {} LessThan0~17 {} LessThan0~19 {} LessThan0~21 {} LessThan0~23 {} LessThan0~25 {} LessThan0~27 {} LessThan0~29 {} LessThan0~30 {} pwm_out~2 {} pwm_out~reg0 {} } { 0.000ns 0.000ns 5.303ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.678ns 0.000ns } { 0.000ns 0.840ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock pwm_out pwm_out~reg0 6.348 ns register " "Info: tco from clock \"clock\" to destination pin \"pwm_out\" through register \"pwm_out~reg0\" is 6.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.688 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns pwm_out~reg0 3 REG LCFF_X56_Y35_N1 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X56_Y35_N1; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.410 ns + Longest register pin " "Info: + Longest register to pin delay is 3.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_out~reg0 1 REG LCFF_X56_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y35_N1; Fanout = 2; REG Node = 'pwm_out~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_out~reg0 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(2.788 ns) 3.410 ns pwm_out 2 PIN PIN_D20 0 " "Info: 2: + IC(0.622 ns) + CELL(2.788 ns) = 3.410 ns; Loc. = PIN_D20; Fanout = 0; PIN Node = 'pwm_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 81.76 % ) " "Info: Total cell delay = 2.788 ns ( 81.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.622 ns ( 18.24 % ) " "Info: Total interconnect delay = 0.622 ns ( 18.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { pwm_out~reg0 {} pwm_out {} } { 0.000ns 0.622ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl pwm_out~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} pwm_out~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { pwm_out~reg0 pwm_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.410 ns" { pwm_out~reg0 {} pwm_out {} } { 0.000ns 0.622ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reset_counter duty\[15\] clock -1.156 ns register " "Info: th for register \"reset_counter\" (data pin = \"duty\[15\]\", clock pin = \"clock\") is -1.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.688 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns reset_counter 3 REG LCFF_X56_Y35_N29 1 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X56_Y35_N29; Fanout = 1; REG Node = 'reset_counter'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clock~clkctrl reset_counter } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl reset_counter } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} reset_counter {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.110 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns duty\[15\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'duty\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { duty[15] } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.438 ns) 3.201 ns LessThan0~30 2 COMB LCCOMB_X53_Y35_N30 2 " "Info: 2: + IC(1.784 ns) + CELL(0.438 ns) = 3.201 ns; Loc. = LCCOMB_X53_Y35_N30; Fanout = 2; COMB Node = 'LessThan0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { duty[15] LessThan0~30 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.150 ns) 4.026 ns reset_counter~12 3 COMB LCCOMB_X56_Y35_N28 1 " "Info: 3: + IC(0.675 ns) + CELL(0.150 ns) = 4.026 ns; Loc. = LCCOMB_X56_Y35_N28; Fanout = 1; COMB Node = 'reset_counter~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { LessThan0~30 reset_counter~12 } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.110 ns reset_counter 4 REG LCFF_X56_Y35_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.110 ns; Loc. = LCFF_X56_Y35_N29; Fanout = 1; REG Node = 'reset_counter'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { reset_counter~12 reset_counter } "NODE_NAME" } } { "pwm.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE VHDL_AOUCI_BONHOURE/BE/pwm.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 40.17 % ) " "Info: Total cell delay = 1.651 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 59.83 % ) " "Info: Total interconnect delay = 2.459 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { duty[15] LessThan0~30 reset_counter~12 reset_counter } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.110 ns" { duty[15] {} duty[15]~combout {} LessThan0~30 {} reset_counter~12 {} reset_counter {} } { 0.000ns 0.000ns 1.784ns 0.675ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clock clock~clkctrl reset_counter } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clock {} clock~combout {} clock~clkctrl {} reset_counter {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { duty[15] LessThan0~30 reset_counter~12 reset_counter } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.110 ns" { duty[15] {} duty[15]~combout {} LessThan0~30 {} reset_counter~12 {} reset_counter {} } { 0.000ns 0.000ns 1.784ns 0.675ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 11:37:03 2020 " "Info: Processing ended: Mon Sep 07 11:37:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
