// Seed: 599826410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_16 = 1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd95,
    parameter id_6 = 32'd96,
    parameter id_7 = 32'd50
) (
    output wand id_0
    , id_4,
    input wire id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
  wire _id_5;
  always @(posedge -1) begin : LABEL_0
    wait (id_1 * id_5);
  end
  assign id_2 = id_4 < id_5;
  parameter id_6 = 1 & -1;
  always @(posedge 1'b0) begin : LABEL_1
    id_4 <= -1;
  end
  parameter id_7 = -1;
  parameter id_8 = -1;
  struct packed {
    logic [~&  id_7 : id_5] id_9;
    logic id_10;
  } ['b0 <<  id_6 : -1]
      id_11, id_12;
  wire id_13;
  parameter id_14 = -1;
  always @(negedge "" | -1) {-1'h0, -1} <= 1;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_14,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10,
      id_8,
      id_13,
      id_10,
      id_13,
      id_8,
      id_8
  );
  wire id_15;
endmodule
