

================================================================
== Vivado HLS Report for 'compute_bit_length'
================================================================
* Date:           Wed Aug  4 18:02:12 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.333 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1078|     1331| 10.780 us | 13.310 us |  1078|  1331|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_histogram  |       64|       64|         1|          -|          -|    64|    no    |
        |- traverse_tree   |     1012|     1265|   4 ~ 5  |          -|          -|   253|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_symbols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_symbols)"   --->   Operation 8 'read' 'num_symbols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%child_depth_V = alloca [255 x i6], align 1" [./hls-src/huffman_compute_bit_length.cpp:11]   --->   Operation 9 'alloca' 'child_depth_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%internal_length_hist = alloca [64 x i32], align 4" [./hls-src/huffman_compute_bit_length.cpp:12]   --->   Operation 10 'alloca' 'internal_length_hist' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader" [./hls-src/huffman_compute_bit_length.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i_7, %0 ], [ 0, %._crit_edge ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %i_0, -64" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 13 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 14 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i_0, 1" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 15 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %1, label %0" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str345) nounwind" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %i_0 to i64" [./hls-src/huffman_compute_bit_length.cpp:16]   --->   Operation 18 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%internal_length_hist_1 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln16" [./hls-src/huffman_compute_bit_length.cpp:16]   --->   Operation 19 'getelementptr' 'internal_length_hist_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "store i32 0, i32* %internal_length_hist_1, align 4" [./hls-src/huffman_compute_bit_length.cpp:16]   --->   Operation 20 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %.preheader" [./hls-src/huffman_compute_bit_length.cpp:14]   --->   Operation 21 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln19 = add nsw i32 %num_symbols_read, -2" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 22 'add' 'add_ln19' <Predicate = (icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %add_ln19 to i64" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 23 'sext' 'sext_ln19' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%child_depth_V_addr = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %sext_ln19" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 24 'getelementptr' 'child_depth_V_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.25ns)   --->   "store i6 1, i6* %child_depth_V_addr, align 1" [./hls-src/huffman_compute_bit_length.cpp:19]   --->   Operation 25 'store' <Predicate = (icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%i = add nsw i32 %num_symbols_read, -3" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 26 'add' 'i' <Predicate = (icmp_ln14)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 27 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i2_0 = phi i32 [ %i, %1 ], [ %i_8, %traverse_tree_end ]"   --->   Operation 28 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i2_0, i32 31)" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 29 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %traverse_tree_begin" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %i2_0 to i64" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 31 'zext' 'zext_ln23' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 32 'getelementptr' 'parent_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%parent_V_load = load i31* %parent_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 33 'load' 'parent_V_load' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_compute_bit_length.cpp:40]   --->   Operation 34 'ret' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%parent_V_load = load i31* %parent_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 35 'load' 'parent_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %parent_V_load to i64" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 36 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%child_depth_V_addr_1 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 37 'getelementptr' 'child_depth_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%child_depth_V_load = load i6* %child_depth_V_addr_1, align 1" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 38 'load' 'child_depth_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 39 'getelementptr' 'left_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%left_V_load = load i32* %left_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 40 'load' 'left_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 41 'getelementptr' 'right_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%right_V_load = load i32* %right_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 42 'load' 'right_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 8.33>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str446) nounwind" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str446)" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 253, i32 253, i32 253, [1 x i8]* @p_str547) nounwind" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%child_depth_V_load = load i6* %child_depth_V_addr_1, align 1" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 46 'load' 'child_depth_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 47 [1/1] (1.82ns)   --->   "%length_V = add i6 %child_depth_V_load, 1" [./hls-src/huffman_compute_bit_length.cpp:23]   --->   Operation 47 'add' 'length_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%child_depth_V_addr_2 = getelementptr [255 x i6]* %child_depth_V, i64 0, i64 %zext_ln23" [./hls-src/huffman_compute_bit_length.cpp:24]   --->   Operation 48 'getelementptr' 'child_depth_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.25ns)   --->   "store i6 %length_V, i6* %child_depth_V_addr_2, align 1" [./hls-src/huffman_compute_bit_length.cpp:24]   --->   Operation 49 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%left_V_load = load i32* %left_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 50 'load' 'left_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %left_V_load, -1" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%right_V_load = load i32* %right_V_addr, align 4" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 52 'load' 'right_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln883_1 = icmp eq i32 %right_V_load, -1" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 53 'icmp' 'icmp_ln883_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %3, label %.critedge" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br i1 %icmp_ln883_1, label %._crit_edge116, label %._crit_edge118" [./hls-src/huffman_compute_bit_length.cpp:27]   --->   Operation 55 'br' <Predicate = (!icmp_ln883)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883_1, label %traverse_tree_end, label %._crit_edge116" [./hls-src/huffman_compute_bit_length.cpp:25]   --->   Operation 56 'br' <Predicate = (icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %._crit_edge118"   --->   Operation 57 'br' <Predicate = (icmp_ln883 & !icmp_ln883_1) | (!icmp_ln883 & icmp_ln883_1)> <Delay = 1.76>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i6 %length_V to i64" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 58 'zext' 'zext_ln544_9' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%internal_length_hist_2 = getelementptr [64 x i32]* %internal_length_hist, i64 0, i64 %zext_ln544_9" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 59 'getelementptr' 'internal_length_hist_2' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%count_V = load i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 60 'load' 'count_V' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%count_V = load i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 61 'load' 'count_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node count_V_2)   --->   "%op2_assign = phi i2 [ 1, %._crit_edge116 ], [ -2, %.critedge ]"   --->   Operation 62 'phi' 'op2_assign' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node count_V_2)   --->   "%zext_ln544_10 = zext i2 %op2_assign to i32" [./hls-src/huffman_compute_bit_length.cpp:34]   --->   Operation 63 'zext' 'zext_ln544_10' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%count_V_2 = add i32 %count_V, %zext_ln544_10" [./hls-src/huffman_compute_bit_length.cpp:35]   --->   Operation 64 'add' 'count_V_2' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %count_V_2, i32* %internal_length_hist_2, align 4" [./hls-src/huffman_compute_bit_length.cpp:36]   --->   Operation 65 'store' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%length_histogram_V_a = getelementptr [64 x i32]* %length_histogram_V, i64 0, i64 %zext_ln544_9" [./hls-src/huffman_compute_bit_length.cpp:37]   --->   Operation 66 'getelementptr' 'length_histogram_V_a' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (3.25ns)   --->   "store i32 %count_V_2, i32* %length_histogram_V_a, align 4" [./hls-src/huffman_compute_bit_length.cpp:37]   --->   Operation 67 'store' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br label %traverse_tree_end" [./hls-src/huffman_compute_bit_length.cpp:38]   --->   Operation 68 'br' <Predicate = (!icmp_ln883_1) | (!icmp_ln883)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str446, i32 %tmp)" [./hls-src/huffman_compute_bit_length.cpp:39]   --->   Operation 69 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.55ns)   --->   "%i_8 = add nsw i32 %i2_0, -1" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 70 'add' 'i_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [./hls-src/huffman_compute_bit_length.cpp:22]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_compute_bit_length.cpp:14) [11]  (1.77 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln19', ./hls-src/huffman_compute_bit_length.cpp:19) [23]  (2.55 ns)
	'getelementptr' operation ('child_depth_V_addr', ./hls-src/huffman_compute_bit_length.cpp:19) [25]  (0 ns)
	'store' operation ('store_ln19', ./hls-src/huffman_compute_bit_length.cpp:19) of constant 1 on array 'child_depth.V', ./hls-src/huffman_compute_bit_length.cpp:11 [26]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_compute_bit_length.cpp:22) [30]  (0 ns)
	'getelementptr' operation ('parent_V_addr', ./hls-src/huffman_compute_bit_length.cpp:23) [38]  (0 ns)
	'load' operation ('parent_V_load', ./hls-src/huffman_compute_bit_length.cpp:23) on array 'parent_V' [39]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('parent_V_load', ./hls-src/huffman_compute_bit_length.cpp:23) on array 'parent_V' [39]  (3.25 ns)
	'getelementptr' operation ('child_depth_V_addr_1', ./hls-src/huffman_compute_bit_length.cpp:23) [41]  (0 ns)
	'load' operation ('child_depth_V_load', ./hls-src/huffman_compute_bit_length.cpp:23) on array 'child_depth.V', ./hls-src/huffman_compute_bit_length.cpp:11 [42]  (3.25 ns)

 <State 5>: 8.33ns
The critical path consists of the following:
	'load' operation ('child_depth_V_load', ./hls-src/huffman_compute_bit_length.cpp:23) on array 'child_depth.V', ./hls-src/huffman_compute_bit_length.cpp:11 [42]  (3.25 ns)
	'add' operation ('length.V', ./hls-src/huffman_compute_bit_length.cpp:23) [43]  (1.83 ns)
	'getelementptr' operation ('internal_length_hist_2', ./hls-src/huffman_compute_bit_length.cpp:34) [63]  (0 ns)
	'load' operation ('count.V', ./hls-src/huffman_compute_bit_length.cpp:34) on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12 [64]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('count.V', ./hls-src/huffman_compute_bit_length.cpp:34) on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12 [64]  (3.25 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'phi' operation ('op2') [60]  (0 ns)
	'add' operation ('count.V', ./hls-src/huffman_compute_bit_length.cpp:35) [65]  (2.55 ns)
	'store' operation ('store_ln36', ./hls-src/huffman_compute_bit_length.cpp:36) of variable 'count.V', ./hls-src/huffman_compute_bit_length.cpp:35 on array 'internal_length_histogram.V', ./hls-src/huffman_compute_bit_length.cpp:12 [66]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
