ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0plus
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"SPI_SPI.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SPI_SpiPostEnable,"ax",%progbits
  20              		.align	2
  21              		.global	SPI_SpiPostEnable
  22              		.code	16
  23              		.thumb_func
  24              		.type	SPI_SpiPostEnable, %function
  25              	SPI_SpiPostEnable:
  26              	.LFB2:
  27              		.file 1 "Generated_Source\\PSoC4\\SPI_SPI.c"
   1:Generated_Source\PSoC4/SPI_SPI.c **** /***************************************************************************//**
   2:Generated_Source\PSoC4/SPI_SPI.c **** * \file SPI_SPI.c
   3:Generated_Source\PSoC4/SPI_SPI.c **** * \version 4.0
   4:Generated_Source\PSoC4/SPI_SPI.c **** *
   5:Generated_Source\PSoC4/SPI_SPI.c **** * \brief
   6:Generated_Source\PSoC4/SPI_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:Generated_Source\PSoC4/SPI_SPI.c **** *  SPI mode.
   8:Generated_Source\PSoC4/SPI_SPI.c **** *
   9:Generated_Source\PSoC4/SPI_SPI.c **** * Note:
  10:Generated_Source\PSoC4/SPI_SPI.c **** *
  11:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************
  12:Generated_Source\PSoC4/SPI_SPI.c **** * \copyright
  13:Generated_Source\PSoC4/SPI_SPI.c **** * Copyright 2013-2017, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/SPI_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/SPI_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/SPI_SPI.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/SPI_SPI.c **** 
  19:Generated_Source\PSoC4/SPI_SPI.c **** #include "SPI_PVT.h"
  20:Generated_Source\PSoC4/SPI_SPI.c **** #include "SPI_SPI_UART_PVT.h"
  21:Generated_Source\PSoC4/SPI_SPI.c **** 
  22:Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
  23:Generated_Source\PSoC4/SPI_SPI.c **** 
  24:Generated_Source\PSoC4/SPI_SPI.c ****     /***************************************
  25:Generated_Source\PSoC4/SPI_SPI.c ****     *  Configuration Structure Initialization
  26:Generated_Source\PSoC4/SPI_SPI.c ****     ***************************************/
  27:Generated_Source\PSoC4/SPI_SPI.c **** 
  28:Generated_Source\PSoC4/SPI_SPI.c ****     const SPI_SPI_INIT_STRUCT SPI_configSpi =
  29:Generated_Source\PSoC4/SPI_SPI.c ****     {
  30:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_MODE,
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 2


  31:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_SUB_MODE,
  32:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CLOCK_MODE,
  33:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_OVS_FACTOR,
  34:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_MEDIAN_FILTER_ENABLE,
  35:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_LATE_MISO_SAMPLE_ENABLE,
  36:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_WAKE_ENABLE,
  37:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_RX_DATA_BITS_NUM,
  38:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TX_DATA_BITS_NUM,
  39:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_BITS_ORDER,
  40:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TRANSFER_SEPARATION,
  41:Generated_Source\PSoC4/SPI_SPI.c ****         0u,
  42:Generated_Source\PSoC4/SPI_SPI.c ****         NULL,
  43:Generated_Source\PSoC4/SPI_SPI.c ****         0u,
  44:Generated_Source\PSoC4/SPI_SPI.c ****         NULL,
  45:Generated_Source\PSoC4/SPI_SPI.c ****         (uint32) SPI_SCB_IRQ_INTERNAL,
  46:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_INTR_RX_MASK,
  47:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_RX_TRIGGER_LEVEL,
  48:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_INTR_TX_MASK,
  49:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_TX_TRIGGER_LEVEL,
  50:Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_BYTE_MODE_ENABLE,
  51:Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_FREE_RUN_SCLK_ENABLE,
  52:Generated_Source\PSoC4/SPI_SPI.c ****         (uint8) SPI_SPI_SS_POLARITY
  53:Generated_Source\PSoC4/SPI_SPI.c ****     };
  54:Generated_Source\PSoC4/SPI_SPI.c **** 
  55:Generated_Source\PSoC4/SPI_SPI.c **** 
  56:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
  57:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiInit
  58:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
  59:Generated_Source\PSoC4/SPI_SPI.c ****     *
  60:Generated_Source\PSoC4/SPI_SPI.c ****     *  Configures the SPI for SPI operation.
  61:Generated_Source\PSoC4/SPI_SPI.c ****     *
  62:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function is intended specifically to be used when the SPI 
  63:Generated_Source\PSoC4/SPI_SPI.c ****     *  configuration is set to “Unconfigured SPI” in the customizer. 
  64:Generated_Source\PSoC4/SPI_SPI.c ****     *  After initializing the SPI in SPI mode using this function, 
  65:Generated_Source\PSoC4/SPI_SPI.c ****     *  the component can be enabled using the SPI_Start() or 
  66:Generated_Source\PSoC4/SPI_SPI.c ****     * SPI_Enable() function.
  67:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function uses a pointer to a structure that provides the configuration 
  68:Generated_Source\PSoC4/SPI_SPI.c ****     *  settings. This structure contains the same information that would otherwise 
  69:Generated_Source\PSoC4/SPI_SPI.c ****     *  be provided by the customizer settings.
  70:Generated_Source\PSoC4/SPI_SPI.c ****     *
  71:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param config: pointer to a structure that contains the following list of 
  72:Generated_Source\PSoC4/SPI_SPI.c ****     *   fields. These fields match the selections available in the customizer. 
  73:Generated_Source\PSoC4/SPI_SPI.c ****     *   Refer to the customizer for further description of the settings.
  74:Generated_Source\PSoC4/SPI_SPI.c ****     *
  75:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
  76:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiInit(const SPI_SPI_INIT_STRUCT *config)
  77:Generated_Source\PSoC4/SPI_SPI.c ****     {
  78:Generated_Source\PSoC4/SPI_SPI.c ****         if(NULL == config)
  79:Generated_Source\PSoC4/SPI_SPI.c ****         {
  80:Generated_Source\PSoC4/SPI_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  81:Generated_Source\PSoC4/SPI_SPI.c ****         }
  82:Generated_Source\PSoC4/SPI_SPI.c ****         else
  83:Generated_Source\PSoC4/SPI_SPI.c ****         {
  84:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure pins */
  85:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SetPins(SPI_SCB_MODE_SPI, config->mode, SPI_DUMMY_PARAM);
  86:Generated_Source\PSoC4/SPI_SPI.c **** 
  87:Generated_Source\PSoC4/SPI_SPI.c ****             /* Store internal configuration */
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 3


  88:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbMode       = (uint8) SPI_SCB_MODE_SPI;
  89:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbEnableWake = (uint8) config->enableWake;
  90:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_scbEnableIntr = (uint8) config->enableInterrupt;
  91:Generated_Source\PSoC4/SPI_SPI.c **** 
  92:Generated_Source\PSoC4/SPI_SPI.c ****             /* Set RX direction internal variables */
  93:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBuffer      =         config->rxBuffer;
  94:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxDataBits    = (uint8) config->rxDataBits;
  95:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferSize  =         config->rxBufferSize;
  96:Generated_Source\PSoC4/SPI_SPI.c **** 
  97:Generated_Source\PSoC4/SPI_SPI.c ****             /* Set TX direction internal variables */
  98:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBuffer      =         config->txBuffer;
  99:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txDataBits    = (uint8) config->txDataBits;
 100:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferSize  =         config->txBufferSize;
 101:Generated_Source\PSoC4/SPI_SPI.c **** 
 102:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure SPI interface */
 103:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_CTRL_REG     = SPI_GET_CTRL_OVS(config->oversample)           |
 104:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 105:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 106:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_CTRL_SPI;
 107:Generated_Source\PSoC4/SPI_SPI.c **** 
 108:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG = SPI_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 109:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 110:Generated_Source\PSoC4/SPI_SPI.c ****                                                                           SPI_SPI_MODE_TI_PRECEDES_
 111:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)      
 112:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSam
 113:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRunS
 114:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)    
 115:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_SUB_MODE      (config->submode)       
 116:Generated_Source\PSoC4/SPI_SPI.c ****                                             SPI_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 117:Generated_Source\PSoC4/SPI_SPI.c **** 
 118:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure RX direction */
 119:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_RX_CTRL_REG     =  SPI_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 120:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_RX_CTRL_BIT_ORDER (config->bitOrder)       
 121:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_RX_CTRL_MEDIAN    (config->enableMedianFilt
 122:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_SPI_RX_CTRL;
 123:Generated_Source\PSoC4/SPI_SPI.c **** 
 124:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_RX_FIFO_CTRL_REG = SPI_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 125:Generated_Source\PSoC4/SPI_SPI.c **** 
 126:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure TX direction */
 127:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_TX_CTRL_REG      = SPI_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 128:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 129:Generated_Source\PSoC4/SPI_SPI.c ****                                                 SPI_SPI_TX_CTRL;
 130:Generated_Source\PSoC4/SPI_SPI.c **** 
 131:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_TX_FIFO_CTRL_REG = SPI_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 132:Generated_Source\PSoC4/SPI_SPI.c **** 
 133:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 134:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntDisable    (SPI_ISR_NUMBER);
 135:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntSetPriority(SPI_ISR_NUMBER, SPI_ISR_PRIORITY);
 136:Generated_Source\PSoC4/SPI_SPI.c ****             (void) CyIntSetVector(SPI_ISR_NUMBER, &SPI_SPI_UART_ISR);
 137:Generated_Source\PSoC4/SPI_SPI.c **** 
 138:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure interrupt sources */
 139:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_I2C_EC_MASK_REG = SPI_NO_INTR_SOURCES;
 140:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_SPI_EC_MASK_REG = SPI_NO_INTR_SOURCES;
 141:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_SLAVE_MASK_REG  = SPI_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 142:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_MASTER_MASK_REG = SPI_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 143:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_RX_MASK_REG     = SPI_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 144:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_INTR_TX_MASK_REG     = SPI_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 4


 145:Generated_Source\PSoC4/SPI_SPI.c ****             
 146:Generated_Source\PSoC4/SPI_SPI.c ****             /* Configure TX interrupt sources to restore. */
 147:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_IntrTxMask = LO16(SPI_INTR_TX_MASK_REG);
 148:Generated_Source\PSoC4/SPI_SPI.c **** 
 149:Generated_Source\PSoC4/SPI_SPI.c ****             /* Set active SS0 */
 150:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SpiSetActiveSlaveSelect(SPI_SPI_SLAVE_SELECT0);
 151:Generated_Source\PSoC4/SPI_SPI.c **** 
 152:Generated_Source\PSoC4/SPI_SPI.c ****             /* Clear RX buffer indexes */
 153:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferHead     = 0u;
 154:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferTail     = 0u;
 155:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_rxBufferOverflow = 0u;
 156:Generated_Source\PSoC4/SPI_SPI.c **** 
 157:Generated_Source\PSoC4/SPI_SPI.c ****             /* Clear TX buffer indexes */
 158:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferHead = 0u;
 159:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_txBufferTail = 0u;
 160:Generated_Source\PSoC4/SPI_SPI.c ****         }
 161:Generated_Source\PSoC4/SPI_SPI.c ****     }
 162:Generated_Source\PSoC4/SPI_SPI.c **** 
 163:Generated_Source\PSoC4/SPI_SPI.c **** #else
 164:Generated_Source\PSoC4/SPI_SPI.c **** 
 165:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 166:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiInit
 167:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
 168:Generated_Source\PSoC4/SPI_SPI.c ****     *
 169:Generated_Source\PSoC4/SPI_SPI.c ****     *  Configures the SCB for the SPI operation.
 170:Generated_Source\PSoC4/SPI_SPI.c ****     *
 171:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 172:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiInit(void)
 173:Generated_Source\PSoC4/SPI_SPI.c ****     {
 174:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure SPI interface */
 175:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_CTRL_REG     = SPI_SPI_DEFAULT_CTRL;
 176:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = SPI_SPI_DEFAULT_SPI_CTRL;
 177:Generated_Source\PSoC4/SPI_SPI.c **** 
 178:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX and RX direction */
 179:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_CTRL_REG      = SPI_SPI_DEFAULT_RX_CTRL;
 180:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_RX_FIFO_CTRL;
 181:Generated_Source\PSoC4/SPI_SPI.c **** 
 182:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX and RX direction */
 183:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_CTRL_REG      = SPI_SPI_DEFAULT_TX_CTRL;
 184:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_TX_FIFO_CTRL;
 185:Generated_Source\PSoC4/SPI_SPI.c **** 
 186:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 187:Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_SCB_IRQ_INTERNAL)
 188:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntDisable    (SPI_ISR_NUMBER);
 189:Generated_Source\PSoC4/SPI_SPI.c ****             CyIntSetPriority(SPI_ISR_NUMBER, SPI_ISR_PRIORITY);
 190:Generated_Source\PSoC4/SPI_SPI.c ****             (void) CyIntSetVector(SPI_ISR_NUMBER, &SPI_SPI_UART_ISR);
 191:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SCB_IRQ_INTERNAL) */
 192:Generated_Source\PSoC4/SPI_SPI.c **** 
 193:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure interrupt sources */
 194:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_I2C_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_I2C_EC_MASK;
 195:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SPI_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 196:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SLAVE_MASK_REG  = SPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 197:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_MASTER_MASK_REG = SPI_SPI_DEFAULT_INTR_MASTER_MASK;
 198:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_RX_MASK_REG     = SPI_SPI_DEFAULT_INTR_RX_MASK;
 199:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_TX_MASK_REG     = SPI_SPI_DEFAULT_INTR_TX_MASK;
 200:Generated_Source\PSoC4/SPI_SPI.c **** 
 201:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure TX interrupt sources to restore. */
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 5


 202:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_INTR_TX_MASK_REG);
 203:Generated_Source\PSoC4/SPI_SPI.c ****             
 204:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set active SS0 for master */
 205:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_CONST)
 206:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SpiSetActiveSlaveSelect(SPI_SPI_SLAVE_SELECT0);
 207:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 208:Generated_Source\PSoC4/SPI_SPI.c **** 
 209:Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_INTERNAL_RX_SW_BUFFER_CONST)
 210:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferHead     = 0u;
 211:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferTail     = 0u;
 212:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_rxBufferOverflow = 0u;
 213:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_INTERNAL_RX_SW_BUFFER_CONST) */
 214:Generated_Source\PSoC4/SPI_SPI.c **** 
 215:Generated_Source\PSoC4/SPI_SPI.c ****     #if(SPI_INTERNAL_TX_SW_BUFFER_CONST)
 216:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_txBufferHead = 0u;
 217:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_txBufferTail = 0u;
 218:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_INTERNAL_TX_SW_BUFFER_CONST) */
 219:Generated_Source\PSoC4/SPI_SPI.c ****     }
 220:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 221:Generated_Source\PSoC4/SPI_SPI.c **** 
 222:Generated_Source\PSoC4/SPI_SPI.c **** 
 223:Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
 224:Generated_Source\PSoC4/SPI_SPI.c **** * Function Name: SPI_SpiPostEnable
 225:Generated_Source\PSoC4/SPI_SPI.c **** ****************************************************************************//**
 226:Generated_Source\PSoC4/SPI_SPI.c **** *
 227:Generated_Source\PSoC4/SPI_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 228:Generated_Source\PSoC4/SPI_SPI.c **** *  to be controlled by the SCB SPI.
 229:Generated_Source\PSoC4/SPI_SPI.c **** *
 230:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
 231:Generated_Source\PSoC4/SPI_SPI.c **** void SPI_SpiPostEnable(void)
 232:Generated_Source\PSoC4/SPI_SPI.c **** {
  28              		.loc 1 232 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 233:Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
 234:Generated_Source\PSoC4/SPI_SPI.c **** 
 235:Generated_Source\PSoC4/SPI_SPI.c ****     if (SPI_CHECK_SPI_MASTER)
 236:Generated_Source\PSoC4/SPI_SPI.c ****     {
 237:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_CTS_SCLK_PIN)
 238:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 239:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_CTS_SCLK_HSIOM_REG, SPI_CTS_SCLK_HSIOM_MASK,
 240:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_CTS_SCLK_HSIOM_POS, SPI_CTS_SCLK_HSIOM_SEL_SPI);
 241:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_CTS_SCLK_PIN) */
 242:Generated_Source\PSoC4/SPI_SPI.c **** 
 243:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_RTS_SS0_PIN)
 244:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 245:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_RTS_SS0_HSIOM_REG, SPI_RTS_SS0_HSIOM_MASK,
 246:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_RTS_SS0_HSIOM_POS, SPI_RTS_SS0_HSIOM_SEL_SPI);
 247:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_RTS_SS0_PIN) */
 248:Generated_Source\PSoC4/SPI_SPI.c **** 
 249:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS1_PIN)
 250:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 251:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_HSIOM_REG, SPI_SS1_HSIOM_MASK,
 252:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_HSIOM_POS, SPI_SS1_HSIOM_SEL_SPI);
 253:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS1_PIN) */
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 6


 254:Generated_Source\PSoC4/SPI_SPI.c **** 
 255:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS2_PIN)
 256:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 257:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_HSIOM_REG, SPI_SS2_HSIOM_MASK,
 258:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_HSIOM_POS, SPI_SS2_HSIOM_SEL_SPI);
 259:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS2_PIN) */
 260:Generated_Source\PSoC4/SPI_SPI.c **** 
 261:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS3_PIN)
 262:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 263:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_HSIOM_REG, SPI_SS3_HSIOM_MASK,
 264:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_HSIOM_POS, SPI_SS3_HSIOM_SEL_SPI);
 265:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS3_PIN) */
 266:Generated_Source\PSoC4/SPI_SPI.c ****     }
 267:Generated_Source\PSoC4/SPI_SPI.c **** 
 268:Generated_Source\PSoC4/SPI_SPI.c **** #else
 269:Generated_Source\PSoC4/SPI_SPI.c **** 
 270:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SCLK_PIN)
 271:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 272:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SCLK_M_HSIOM_REG, SPI_SCLK_M_HSIOM_MASK,
  33              		.loc 1 272 0
  34 0000 074B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 F021     		movs	r1, #240
  37 0006 0901     		lsls	r1, r1, #4
  38 0008 0A43     		orrs	r2, r1
  39 000a 1A60     		str	r2, [r3]
 273:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SCLK_M_HSIOM_POS, SPI_SCLK_M_HSIOM_SEL_SPI);
 274:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 275:Generated_Source\PSoC4/SPI_SPI.c **** 
 276:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS0_PIN)
 277:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 278:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS0_M_HSIOM_REG, SPI_SS0_M_HSIOM_MASK,
  40              		.loc 1 278 0
  41 000c 1A68     		ldr	r2, [r3]
  42 000e F021     		movs	r1, #240
  43 0010 0902     		lsls	r1, r1, #8
  44 0012 0A43     		orrs	r2, r1
  45 0014 1A60     		str	r2, [r3]
 279:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS0_M_HSIOM_POS, SPI_SS0_M_HSIOM_SEL_SPI);
 280:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS0_PIN) */
 281:Generated_Source\PSoC4/SPI_SPI.c **** 
 282:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS1_PIN)
 283:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 284:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_M_HSIOM_REG, SPI_SS1_M_HSIOM_MASK,
 285:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_M_HSIOM_POS, SPI_SS1_M_HSIOM_SEL_SPI);
 286:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS1_PIN) */
 287:Generated_Source\PSoC4/SPI_SPI.c **** 
 288:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS2_PIN)
 289:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 290:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_M_HSIOM_REG, SPI_SS2_M_HSIOM_MASK,
 291:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_M_HSIOM_POS, SPI_SS2_M_HSIOM_SEL_SPI);
 292:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS2_PIN) */
 293:Generated_Source\PSoC4/SPI_SPI.c **** 
 294:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_SS3_PIN)
 295:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set SCB SPI to drive output pin */
 296:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_M_HSIOM_REG, SPI_SS3_M_HSIOM_MASK,
 297:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_M_HSIOM_POS, SPI_SS3_M_HSIOM_SEL_SPI);
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 7


 298:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_SS3_PIN) */
 299:Generated_Source\PSoC4/SPI_SPI.c **** 
 300:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 301:Generated_Source\PSoC4/SPI_SPI.c **** 
 302:Generated_Source\PSoC4/SPI_SPI.c ****     /* Restore TX interrupt sources. */
 303:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SetTxInterruptMode(SPI_IntrTxMask);
  46              		.loc 1 303 0
  47 0016 034B     		ldr	r3, .L2+4
  48 0018 1A88     		ldrh	r2, [r3]
  49 001a 034B     		ldr	r3, .L2+8
  50 001c 1A60     		str	r2, [r3]
 304:Generated_Source\PSoC4/SPI_SPI.c **** }
  51              		.loc 1 304 0
  52              		@ sp needed
  53 001e 7047     		bx	lr
  54              	.L3:
  55              		.align	2
  56              	.L2:
  57 0020 00050240 		.word	1073874176
  58 0024 00000000 		.word	SPI_IntrTxMask
  59 0028 880F2640 		.word	1076236168
  60              		.cfi_endproc
  61              	.LFE2:
  62              		.size	SPI_SpiPostEnable, .-SPI_SpiPostEnable
  63              		.section	.text.SPI_SpiStop,"ax",%progbits
  64              		.align	2
  65              		.global	SPI_SpiStop
  66              		.code	16
  67              		.thumb_func
  68              		.type	SPI_SpiStop, %function
  69              	SPI_SpiStop:
  70              	.LFB3:
 305:Generated_Source\PSoC4/SPI_SPI.c **** 
 306:Generated_Source\PSoC4/SPI_SPI.c **** 
 307:Generated_Source\PSoC4/SPI_SPI.c **** /*******************************************************************************
 308:Generated_Source\PSoC4/SPI_SPI.c **** * Function Name: SPI_SpiStop
 309:Generated_Source\PSoC4/SPI_SPI.c **** ****************************************************************************//**
 310:Generated_Source\PSoC4/SPI_SPI.c **** *
 311:Generated_Source\PSoC4/SPI_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins 
 312:Generated_Source\PSoC4/SPI_SPI.c **** *  (SCLK and/or SS0-SS3) to keep them inactive after the block is disabled. 
 313:Generated_Source\PSoC4/SPI_SPI.c **** *  The output pins are controlled by the GPIO data register.
 314:Generated_Source\PSoC4/SPI_SPI.c **** *
 315:Generated_Source\PSoC4/SPI_SPI.c **** *******************************************************************************/
 316:Generated_Source\PSoC4/SPI_SPI.c **** void SPI_SpiStop(void)
 317:Generated_Source\PSoC4/SPI_SPI.c **** {
  71              		.loc 1 317 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75 0000 70B5     		push	{r4, r5, r6, lr}
  76              		.cfi_def_cfa_offset 16
  77              		.cfi_offset 4, -16
  78              		.cfi_offset 5, -12
  79              		.cfi_offset 6, -8
  80              		.cfi_offset 14, -4
 318:Generated_Source\PSoC4/SPI_SPI.c **** #if(SPI_SCB_MODE_UNCONFIG_CONST_CFG)
 319:Generated_Source\PSoC4/SPI_SPI.c **** 
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 8


 320:Generated_Source\PSoC4/SPI_SPI.c ****     if (SPI_CHECK_SPI_MASTER)
 321:Generated_Source\PSoC4/SPI_SPI.c ****     {
 322:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_CTS_SCLK_PIN)
 323:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 324:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_uart_cts_spi_sclk_Write(SPI_GET_SPI_SCLK_INACTIVE);
 325:Generated_Source\PSoC4/SPI_SPI.c **** 
 326:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 327:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_CTS_SCLK_HSIOM_REG, SPI_CTS_SCLK_HSIOM_MASK,
 328:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_CTS_SCLK_HSIOM_POS, SPI_CTS_SCLK_HSIOM_SEL_GPIO);
 329:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_uart_cts_spi_sclk_PIN) */
 330:Generated_Source\PSoC4/SPI_SPI.c **** 
 331:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_RTS_SS0_PIN)
 332:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 333:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_uart_rts_spi_ss0_Write(SPI_GET_SPI_SS0_INACTIVE);
 334:Generated_Source\PSoC4/SPI_SPI.c **** 
 335:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 336:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_RTS_SS0_HSIOM_REG, SPI_RTS_SS0_HSIOM_MASK,
 337:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_RTS_SS0_HSIOM_POS, SPI_RTS_SS0_HSIOM_SEL_GPIO);
 338:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_uart_rts_spi_ss0_PIN) */
 339:Generated_Source\PSoC4/SPI_SPI.c **** 
 340:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS1_PIN)
 341:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 342:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss1_Write(SPI_GET_SPI_SS1_INACTIVE);
 343:Generated_Source\PSoC4/SPI_SPI.c **** 
 344:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 345:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS1_HSIOM_REG, SPI_SS1_HSIOM_MASK,
 346:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS1_HSIOM_POS, SPI_SS1_HSIOM_SEL_GPIO);
 347:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS1_PIN) */
 348:Generated_Source\PSoC4/SPI_SPI.c **** 
 349:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS2_PIN)
 350:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 351:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss2_Write(SPI_GET_SPI_SS2_INACTIVE);
 352:Generated_Source\PSoC4/SPI_SPI.c **** 
 353:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 354:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS2_HSIOM_REG, SPI_SS2_HSIOM_MASK,
 355:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS2_HSIOM_POS, SPI_SS2_HSIOM_SEL_GPIO);
 356:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS2_PIN) */
 357:Generated_Source\PSoC4/SPI_SPI.c **** 
 358:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SS3_PIN)
 359:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set output pin state after block is disabled */
 360:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_spi_ss3_Write(SPI_GET_SPI_SS3_INACTIVE);
 361:Generated_Source\PSoC4/SPI_SPI.c **** 
 362:Generated_Source\PSoC4/SPI_SPI.c ****         /* Set GPIO to drive output pin */
 363:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SET_HSIOM_SEL(SPI_SS3_HSIOM_REG, SPI_SS3_HSIOM_MASK,
 364:Generated_Source\PSoC4/SPI_SPI.c ****                                        SPI_SS3_HSIOM_POS, SPI_SS3_HSIOM_SEL_GPIO);
 365:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SS3_PIN) */
 366:Generated_Source\PSoC4/SPI_SPI.c ****     
 367:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for master. */
 368:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIM_TX_RESTORE);
 369:Generated_Source\PSoC4/SPI_SPI.c ****     }
 370:Generated_Source\PSoC4/SPI_SPI.c ****     else
 371:Generated_Source\PSoC4/SPI_SPI.c ****     {
 372:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered) for slave. */
 373:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIS_TX_RESTORE);
 374:Generated_Source\PSoC4/SPI_SPI.c ****     }
 375:Generated_Source\PSoC4/SPI_SPI.c **** 
 376:Generated_Source\PSoC4/SPI_SPI.c **** #else
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 9


 377:Generated_Source\PSoC4/SPI_SPI.c **** 
 378:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SCLK_PIN)
 379:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 380:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_sclk_m_Write(SPI_GET_SPI_SCLK_INACTIVE);
  81              		.loc 1 380 0
  82 0002 114D     		ldr	r5, .L5
  83 0004 2B68     		ldr	r3, [r5]
  84 0006 0820     		movs	r0, #8
  85 0008 1840     		ands	r0, r3
  86 000a 431E     		subs	r3, r0, #1
  87 000c 9841     		sbcs	r0, r0, r3
  88 000e C0B2     		uxtb	r0, r0
  89 0010 FFF7FEFF 		bl	SPI_sclk_m_Write
  90              	.LVL0:
 381:Generated_Source\PSoC4/SPI_SPI.c **** 
 382:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 383:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SCLK_M_HSIOM_REG, SPI_SCLK_M_HSIOM_MASK,
  91              		.loc 1 383 0
  92 0014 0D4C     		ldr	r4, .L5+4
  93 0016 2268     		ldr	r2, [r4]
  94 0018 0D4B     		ldr	r3, .L5+8
  95 001a 1340     		ands	r3, r2
  96 001c 2360     		str	r3, [r4]
 384:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SCLK_M_HSIOM_POS, SPI_SCLK_M_HSIOM_SEL_GPIO);
 385:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_MISO_SDA_TX_PIN_PIN) */
 386:Generated_Source\PSoC4/SPI_SPI.c **** 
 387:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS0_PIN)
 388:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 389:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss0_m_Write(SPI_GET_SPI_SS0_INACTIVE);
  97              		.loc 1 389 0
  98 001e 2868     		ldr	r0, [r5]
  99 0020 8023     		movs	r3, #128
 100 0022 5B00     		lsls	r3, r3, #1
 101 0024 1840     		ands	r0, r3
 102 0026 4342     		rsbs	r3, r0, #0
 103 0028 5841     		adcs	r0, r0, r3
 104 002a C0B2     		uxtb	r0, r0
 105 002c FFF7FEFF 		bl	SPI_ss0_m_Write
 106              	.LVL1:
 390:Generated_Source\PSoC4/SPI_SPI.c **** 
 391:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 392:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS0_M_HSIOM_REG, SPI_SS0_M_HSIOM_MASK,
 107              		.loc 1 392 0
 108 0030 2268     		ldr	r2, [r4]
 109 0032 084B     		ldr	r3, .L5+12
 110 0034 1340     		ands	r3, r2
 111 0036 2360     		str	r3, [r4]
 393:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS0_M_HSIOM_POS, SPI_SS0_M_HSIOM_SEL_GPIO);
 394:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS0_PIN) */
 395:Generated_Source\PSoC4/SPI_SPI.c **** 
 396:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS1_PIN)
 397:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 398:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss1_m_Write(SPI_GET_SPI_SS1_INACTIVE);
 399:Generated_Source\PSoC4/SPI_SPI.c **** 
 400:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 401:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS1_M_HSIOM_REG, SPI_SS1_M_HSIOM_MASK,
 402:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS1_M_HSIOM_POS, SPI_SS1_M_HSIOM_SEL_GPIO);
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 10


 403:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS1_PIN) */
 404:Generated_Source\PSoC4/SPI_SPI.c **** 
 405:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS2_PIN)
 406:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 407:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss2_m_Write(SPI_GET_SPI_SS2_INACTIVE);
 408:Generated_Source\PSoC4/SPI_SPI.c **** 
 409:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 410:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS2_M_HSIOM_REG, SPI_SS2_M_HSIOM_MASK,
 411:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS2_M_HSIOM_POS, SPI_SS2_M_HSIOM_SEL_GPIO);
 412:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS2_PIN) */
 413:Generated_Source\PSoC4/SPI_SPI.c **** 
 414:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_SS3_PIN)
 415:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set output pin state after block is disabled */
 416:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_ss3_m_Write(SPI_GET_SPI_SS3_INACTIVE);
 417:Generated_Source\PSoC4/SPI_SPI.c **** 
 418:Generated_Source\PSoC4/SPI_SPI.c ****     /* Set GPIO to drive output pin */
 419:Generated_Source\PSoC4/SPI_SPI.c ****     SPI_SET_HSIOM_SEL(SPI_SS3_M_HSIOM_REG, SPI_SS3_M_HSIOM_MASK,
 420:Generated_Source\PSoC4/SPI_SPI.c ****                                    SPI_SS3_M_HSIOM_POS, SPI_SS3_M_HSIOM_SEL_GPIO);
 421:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_SS3_PIN) */
 422:Generated_Source\PSoC4/SPI_SPI.c **** 
 423:Generated_Source\PSoC4/SPI_SPI.c ****     #if (SPI_SPI_MASTER_CONST)
 424:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 425:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIM_TX_RESTORE);
 112              		.loc 1 425 0
 113 0038 074B     		ldr	r3, .L5+16
 114 003a 1B68     		ldr	r3, [r3]
 115 003c 2022     		movs	r2, #32
 116 003e 1340     		ands	r3, r2
 117 0040 064A     		ldr	r2, .L5+20
 118 0042 1380     		strh	r3, [r2]
 426:Generated_Source\PSoC4/SPI_SPI.c ****     #else
 427:Generated_Source\PSoC4/SPI_SPI.c ****         /* Store TX interrupt sources (exclude level triggered). */
 428:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_IntrTxMask = LO16(SPI_GetTxInterruptMode() & SPI_INTR_SPIS_TX_RESTORE);
 429:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 430:Generated_Source\PSoC4/SPI_SPI.c **** 
 431:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 432:Generated_Source\PSoC4/SPI_SPI.c **** }
 119              		.loc 1 432 0
 120              		@ sp needed
 121 0044 70BD     		pop	{r4, r5, r6, pc}
 122              	.L6:
 123 0046 C046     		.align	2
 124              	.L5:
 125 0048 20002640 		.word	1076232224
 126 004c 00050240 		.word	1073874176
 127 0050 FFF0FFFF 		.word	-3841
 128 0054 FF0FFFFF 		.word	-61441
 129 0058 880F2640 		.word	1076236168
 130 005c 00000000 		.word	SPI_IntrTxMask
 131              		.cfi_endproc
 132              	.LFE3:
 133              		.size	SPI_SpiStop, .-SPI_SpiStop
 134              		.section	.text.SPI_SpiSetActiveSlaveSelect,"ax",%progbits
 135              		.align	2
 136              		.global	SPI_SpiSetActiveSlaveSelect
 137              		.code	16
 138              		.thumb_func
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 11


 139              		.type	SPI_SpiSetActiveSlaveSelect, %function
 140              	SPI_SpiSetActiveSlaveSelect:
 141              	.LFB4:
 433:Generated_Source\PSoC4/SPI_SPI.c **** 
 434:Generated_Source\PSoC4/SPI_SPI.c **** 
 435:Generated_Source\PSoC4/SPI_SPI.c **** #if (SPI_SPI_MASTER_CONST)
 436:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 437:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SetActiveSlaveSelect
 438:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
 439:Generated_Source\PSoC4/SPI_SPI.c ****     *
 440:Generated_Source\PSoC4/SPI_SPI.c ****     *  Selects one of the four slave select lines to be active during the transfer.
 441:Generated_Source\PSoC4/SPI_SPI.c ****     *  After initialization the active slave select line is 0.
 442:Generated_Source\PSoC4/SPI_SPI.c ****     *  The component should be in one of the following states to change the active
 443:Generated_Source\PSoC4/SPI_SPI.c ****     *  slave select signal source correctly:
 444:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component is disabled.
 445:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component has completed transfer (TX FIFO is empty and the
 446:Generated_Source\PSoC4/SPI_SPI.c ****     *     SCB_INTR_MASTER_SPI_DONE status is set).
 447:Generated_Source\PSoC4/SPI_SPI.c ****     *
 448:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function does not check that these conditions are met.
 449:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function is only applicable to SPI Master mode of operation.
 450:Generated_Source\PSoC4/SPI_SPI.c ****     *
 451:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param slaveSelect: slave select line which will be active while the following
 452:Generated_Source\PSoC4/SPI_SPI.c ****     *   transfer.
 453:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT0 - Slave select 0.
 454:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT1 - Slave select 1.
 455:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT2 - Slave select 2.
 456:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT3 - Slave select 3.
 457:Generated_Source\PSoC4/SPI_SPI.c ****     *
 458:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 459:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiSetActiveSlaveSelect(uint32 slaveSelect)
 460:Generated_Source\PSoC4/SPI_SPI.c ****     {
 142              		.loc 1 460 0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 147              	.LVL2:
 461:Generated_Source\PSoC4/SPI_SPI.c ****         uint32 spiCtrl;
 462:Generated_Source\PSoC4/SPI_SPI.c **** 
 463:Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl = SPI_SPI_CTRL_REG;
 148              		.loc 1 463 0
 149 0000 0549     		ldr	r1, .L8
 150 0002 0A68     		ldr	r2, [r1]
 151              	.LVL3:
 464:Generated_Source\PSoC4/SPI_SPI.c **** 
 465:Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl &= (uint32) ~SPI_SPI_CTRL_SLAVE_SELECT_MASK;
 152              		.loc 1 465 0
 153 0004 054B     		ldr	r3, .L8+4
 154 0006 1A40     		ands	r2, r3
 155              	.LVL4:
 466:Generated_Source\PSoC4/SPI_SPI.c ****         spiCtrl |= (uint32)  SPI_GET_SPI_CTRL_SS(slaveSelect);
 156              		.loc 1 466 0
 157 0008 8006     		lsls	r0, r0, #26
 158              	.LVL5:
 159 000a C023     		movs	r3, #192
 160 000c 1B05     		lsls	r3, r3, #20
 161 000e 1840     		ands	r0, r3
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 12


 162 0010 1043     		orrs	r0, r2
 163              	.LVL6:
 467:Generated_Source\PSoC4/SPI_SPI.c **** 
 468:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = spiCtrl;
 164              		.loc 1 468 0
 165 0012 0860     		str	r0, [r1]
 469:Generated_Source\PSoC4/SPI_SPI.c ****     }
 166              		.loc 1 469 0
 167              		@ sp needed
 168 0014 7047     		bx	lr
 169              	.L9:
 170 0016 C046     		.align	2
 171              	.L8:
 172 0018 20002640 		.word	1076232224
 173 001c FFFFFFF3 		.word	-201326593
 174              		.cfi_endproc
 175              	.LFE4:
 176              		.size	SPI_SpiSetActiveSlaveSelect, .-SPI_SpiSetActiveSlaveSelect
 177              		.section	.text.SPI_SpiInit,"ax",%progbits
 178              		.align	2
 179              		.global	SPI_SpiInit
 180              		.code	16
 181              		.thumb_func
 182              		.type	SPI_SpiInit, %function
 183              	SPI_SpiInit:
 184              	.LFB1:
 173:Generated_Source\PSoC4/SPI_SPI.c ****         /* Configure SPI interface */
 185              		.loc 1 173 0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 10B5     		push	{r4, lr}
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
 192              		.cfi_offset 14, -4
 175:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_SPI_CTRL_REG = SPI_SPI_DEFAULT_SPI_CTRL;
 193              		.loc 1 175 0
 194 0002 134A     		ldr	r2, .L11
 195 0004 134B     		ldr	r3, .L11+4
 196 0006 1A60     		str	r2, [r3]
 176:Generated_Source\PSoC4/SPI_SPI.c **** 
 197              		.loc 1 176 0
 198 0008 134A     		ldr	r2, .L11+8
 199 000a 144B     		ldr	r3, .L11+12
 200 000c 1A60     		str	r2, [r3]
 179:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_RX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_RX_FIFO_CTRL;
 201              		.loc 1 179 0
 202 000e 144B     		ldr	r3, .L11+16
 203 0010 144A     		ldr	r2, .L11+20
 204 0012 1360     		str	r3, [r2]
 180:Generated_Source\PSoC4/SPI_SPI.c **** 
 205              		.loc 1 180 0
 206 0014 0721     		movs	r1, #7
 207 0016 144A     		ldr	r2, .L11+24
 208 0018 1160     		str	r1, [r2]
 183:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_TX_FIFO_CTRL_REG = SPI_SPI_DEFAULT_TX_FIFO_CTRL;
 209              		.loc 1 183 0
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 13


 210 001a 144A     		ldr	r2, .L11+28
 211 001c 1360     		str	r3, [r2]
 184:Generated_Source\PSoC4/SPI_SPI.c **** 
 212              		.loc 1 184 0
 213 001e 0023     		movs	r3, #0
 214 0020 134A     		ldr	r2, .L11+32
 215 0022 1360     		str	r3, [r2]
 194:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SPI_EC_MASK_REG = SPI_SPI_DEFAULT_INTR_SPI_EC_MASK;
 216              		.loc 1 194 0
 217 0024 134A     		ldr	r2, .L11+36
 218 0026 1360     		str	r3, [r2]
 195:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_SLAVE_MASK_REG  = SPI_SPI_DEFAULT_INTR_SLAVE_MASK;
 219              		.loc 1 195 0
 220 0028 134A     		ldr	r2, .L11+40
 221 002a 1360     		str	r3, [r2]
 196:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_MASTER_MASK_REG = SPI_SPI_DEFAULT_INTR_MASTER_MASK;
 222              		.loc 1 196 0
 223 002c 134A     		ldr	r2, .L11+44
 224 002e 1360     		str	r3, [r2]
 197:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_RX_MASK_REG     = SPI_SPI_DEFAULT_INTR_RX_MASK;
 225              		.loc 1 197 0
 226 0030 FA31     		adds	r1, r1, #250
 227 0032 FF31     		adds	r1, r1, #255
 228 0034 124A     		ldr	r2, .L11+48
 229 0036 1160     		str	r1, [r2]
 198:Generated_Source\PSoC4/SPI_SPI.c ****         SPI_INTR_TX_MASK_REG     = SPI_SPI_DEFAULT_INTR_TX_MASK;
 230              		.loc 1 198 0
 231 0038 124A     		ldr	r2, .L11+52
 232 003a 1360     		str	r3, [r2]
 199:Generated_Source\PSoC4/SPI_SPI.c **** 
 233              		.loc 1 199 0
 234 003c 124A     		ldr	r2, .L11+56
 235 003e 1360     		str	r3, [r2]
 202:Generated_Source\PSoC4/SPI_SPI.c ****             
 236              		.loc 1 202 0
 237 0040 1268     		ldr	r2, [r2]
 238 0042 124B     		ldr	r3, .L11+60
 239 0044 1A80     		strh	r2, [r3]
 206:Generated_Source\PSoC4/SPI_SPI.c ****     #endif /* (SPI_SPI_MASTER_CONST) */
 240              		.loc 1 206 0
 241 0046 0020     		movs	r0, #0
 242 0048 FFF7FEFF 		bl	SPI_SpiSetActiveSlaveSelect
 243              	.LVL7:
 219:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SCB_MODE_UNCONFIG_CONST_CFG) */
 244              		.loc 1 219 0
 245              		@ sp needed
 246 004c 10BD     		pop	{r4, pc}
 247              	.L12:
 248 004e C046     		.align	2
 249              	.L11:
 250 0050 0F000001 		.word	16777231
 251 0054 00002640 		.word	1076232192
 252 0058 01000080 		.word	-2147483647
 253 005c 20002640 		.word	1076232224
 254 0060 0F010080 		.word	-2147483377
 255 0064 00032640 		.word	1076232960
 256 0068 04032640 		.word	1076232964
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 14


 257 006c 00022640 		.word	1076232704
 258 0070 04022640 		.word	1076232708
 259 0074 880E2640 		.word	1076235912
 260 0078 C80E2640 		.word	1076235976
 261 007c 480F2640 		.word	1076236104
 262 0080 080F2640 		.word	1076236040
 263 0084 C80F2640 		.word	1076236232
 264 0088 880F2640 		.word	1076236168
 265 008c 00000000 		.word	SPI_IntrTxMask
 266              		.cfi_endproc
 267              	.LFE1:
 268              		.size	SPI_SpiInit, .-SPI_SpiInit
 269              		.section	.text.SPI_SpiSetSlaveSelectPolarity,"ax",%progbits
 270              		.align	2
 271              		.global	SPI_SpiSetSlaveSelectPolarity
 272              		.code	16
 273              		.thumb_func
 274              		.type	SPI_SpiSetSlaveSelectPolarity, %function
 275              	SPI_SpiSetSlaveSelectPolarity:
 276              	.LFB5:
 470:Generated_Source\PSoC4/SPI_SPI.c **** #endif /* (SPI_SPI_MASTER_CONST) */
 471:Generated_Source\PSoC4/SPI_SPI.c **** 
 472:Generated_Source\PSoC4/SPI_SPI.c **** 
 473:Generated_Source\PSoC4/SPI_SPI.c **** #if !(SPI_CY_SCBIP_V0 || SPI_CY_SCBIP_V1)
 474:Generated_Source\PSoC4/SPI_SPI.c ****     /*******************************************************************************
 475:Generated_Source\PSoC4/SPI_SPI.c ****     * Function Name: SPI_SpiSetSlaveSelectPolarity
 476:Generated_Source\PSoC4/SPI_SPI.c ****     ****************************************************************************//**
 477:Generated_Source\PSoC4/SPI_SPI.c ****     *
 478:Generated_Source\PSoC4/SPI_SPI.c ****     *  Sets active polarity for slave select line.
 479:Generated_Source\PSoC4/SPI_SPI.c ****     *  The component should be in one of the following states to change the active
 480:Generated_Source\PSoC4/SPI_SPI.c ****     *  slave select signal source correctly:
 481:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component is disabled.
 482:Generated_Source\PSoC4/SPI_SPI.c ****     *   - The component has completed transfer.
 483:Generated_Source\PSoC4/SPI_SPI.c ****     *  
 484:Generated_Source\PSoC4/SPI_SPI.c ****     *  This function does not check that these conditions are met.
 485:Generated_Source\PSoC4/SPI_SPI.c ****     *
 486:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param slaveSelect: slave select line to change active polarity.
 487:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT0 - Slave select 0.
 488:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT1 - Slave select 1.
 489:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT2 - Slave select 2.
 490:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SLAVE_SELECT3 - Slave select 3.
 491:Generated_Source\PSoC4/SPI_SPI.c ****     *
 492:Generated_Source\PSoC4/SPI_SPI.c ****     *  \param polarity: active polarity of slave select line.
 493:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SS_ACTIVE_LOW  - Slave select is active low.
 494:Generated_Source\PSoC4/SPI_SPI.c ****     *   - SPI_SPI_SS_ACTIVE_HIGH - Slave select is active high.
 495:Generated_Source\PSoC4/SPI_SPI.c ****     *
 496:Generated_Source\PSoC4/SPI_SPI.c ****     *******************************************************************************/
 497:Generated_Source\PSoC4/SPI_SPI.c ****     void SPI_SpiSetSlaveSelectPolarity(uint32 slaveSelect, uint32 polarity)
 498:Generated_Source\PSoC4/SPI_SPI.c ****     {
 277              		.loc 1 498 0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 282              	.LVL8:
 499:Generated_Source\PSoC4/SPI_SPI.c ****         uint32 ssPolarity;
 500:Generated_Source\PSoC4/SPI_SPI.c **** 
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 15


 501:Generated_Source\PSoC4/SPI_SPI.c ****         /* Get position of the polarity bit associated with slave select line */
 502:Generated_Source\PSoC4/SPI_SPI.c ****         ssPolarity = SPI_GET_SPI_CTRL_SSEL_POLARITY((uint32) 1u << slaveSelect);
 283              		.loc 1 502 0
 284 0000 0123     		movs	r3, #1
 285 0002 8340     		lsls	r3, r3, r0
 286 0004 1B02     		lsls	r3, r3, #8
 287 0006 F022     		movs	r2, #240
 288 0008 1201     		lsls	r2, r2, #4
 289 000a 1340     		ands	r3, r2
 290              	.LVL9:
 503:Generated_Source\PSoC4/SPI_SPI.c **** 
 504:Generated_Source\PSoC4/SPI_SPI.c ****         if (0u != polarity)
 291              		.loc 1 504 0
 292 000c 0029     		cmp	r1, #0
 293 000e 04D0     		beq	.L14
 505:Generated_Source\PSoC4/SPI_SPI.c ****         {
 506:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG |= (uint32)  ssPolarity;
 294              		.loc 1 506 0
 295 0010 0449     		ldr	r1, .L16
 296              	.LVL10:
 297 0012 0A68     		ldr	r2, [r1]
 298 0014 1343     		orrs	r3, r2
 299              	.LVL11:
 300 0016 0B60     		str	r3, [r1]
 301 0018 03E0     		b	.L13
 302              	.LVL12:
 303              	.L14:
 507:Generated_Source\PSoC4/SPI_SPI.c ****         }
 508:Generated_Source\PSoC4/SPI_SPI.c ****         else
 509:Generated_Source\PSoC4/SPI_SPI.c ****         {
 510:Generated_Source\PSoC4/SPI_SPI.c ****             SPI_SPI_CTRL_REG &= (uint32) ~ssPolarity;
 304              		.loc 1 510 0
 305 001a 0249     		ldr	r1, .L16
 306              	.LVL13:
 307 001c 0A68     		ldr	r2, [r1]
 308 001e 9A43     		bics	r2, r3
 309 0020 0A60     		str	r2, [r1]
 310              	.LVL14:
 311              	.L13:
 511:Generated_Source\PSoC4/SPI_SPI.c ****         }
 512:Generated_Source\PSoC4/SPI_SPI.c ****     }
 312              		.loc 1 512 0
 313              		@ sp needed
 314 0022 7047     		bx	lr
 315              	.L17:
 316              		.align	2
 317              	.L16:
 318 0024 20002640 		.word	1076232224
 319              		.cfi_endproc
 320              	.LFE5:
 321              		.size	SPI_SpiSetSlaveSelectPolarity, .-SPI_SpiSetSlaveSelectPolarity
 322              		.text
 323              	.Letext0:
 324              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 325              		.file 3 "Generated_Source\\PSoC4\\SPI_sclk_m.h"
 326              		.file 4 "Generated_Source\\PSoC4\\SPI_ss0_m.h"
 327              		.file 5 "Generated_Source\\PSoC4\\SPI_PVT.h"
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 16


 328              		.section	.debug_info,"",%progbits
 329              	.Ldebug_info0:
 330 0000 B0010000 		.4byte	0x1b0
 331 0004 0400     		.2byte	0x4
 332 0006 00000000 		.4byte	.Ldebug_abbrev0
 333 000a 04       		.byte	0x4
 334 000b 01       		.uleb128 0x1
 335 000c EA010000 		.4byte	.LASF27
 336 0010 0C       		.byte	0xc
 337 0011 1C000000 		.4byte	.LASF28
 338 0015 3D000000 		.4byte	.LASF29
 339 0019 00000000 		.4byte	.Ldebug_ranges0+0
 340 001d 00000000 		.4byte	0
 341 0021 00000000 		.4byte	.Ldebug_line0
 342 0025 02       		.uleb128 0x2
 343 0026 01       		.byte	0x1
 344 0027 06       		.byte	0x6
 345 0028 7C020000 		.4byte	.LASF0
 346 002c 02       		.uleb128 0x2
 347 002d 01       		.byte	0x1
 348 002e 08       		.byte	0x8
 349 002f D0000000 		.4byte	.LASF1
 350 0033 02       		.uleb128 0x2
 351 0034 02       		.byte	0x2
 352 0035 05       		.byte	0x5
 353 0036 1C010000 		.4byte	.LASF2
 354 003a 02       		.uleb128 0x2
 355 003b 02       		.byte	0x2
 356 003c 07       		.byte	0x7
 357 003d 02010000 		.4byte	.LASF3
 358 0041 02       		.uleb128 0x2
 359 0042 04       		.byte	0x4
 360 0043 05       		.byte	0x5
 361 0044 CF010000 		.4byte	.LASF4
 362 0048 02       		.uleb128 0x2
 363 0049 04       		.byte	0x4
 364 004a 07       		.byte	0x7
 365 004b DE000000 		.4byte	.LASF5
 366 004f 02       		.uleb128 0x2
 367 0050 08       		.byte	0x8
 368 0051 05       		.byte	0x5
 369 0052 85010000 		.4byte	.LASF6
 370 0056 02       		.uleb128 0x2
 371 0057 08       		.byte	0x8
 372 0058 07       		.byte	0x7
 373 0059 56010000 		.4byte	.LASF7
 374 005d 03       		.uleb128 0x3
 375 005e 04       		.byte	0x4
 376 005f 05       		.byte	0x5
 377 0060 696E7400 		.ascii	"int\000"
 378 0064 02       		.uleb128 0x2
 379 0065 04       		.byte	0x4
 380 0066 07       		.byte	0x7
 381 0067 49010000 		.4byte	.LASF8
 382 006b 04       		.uleb128 0x4
 383 006c 3B010000 		.4byte	.LASF9
 384 0070 02       		.byte	0x2
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 17


 385 0071 E501     		.2byte	0x1e5
 386 0073 3A000000 		.4byte	0x3a
 387 0077 04       		.uleb128 0x4
 388 0078 42010000 		.4byte	.LASF10
 389 007c 02       		.byte	0x2
 390 007d E601     		.2byte	0x1e6
 391 007f 48000000 		.4byte	0x48
 392 0083 02       		.uleb128 0x2
 393 0084 04       		.byte	0x4
 394 0085 04       		.byte	0x4
 395 0086 CA000000 		.4byte	.LASF11
 396 008a 02       		.uleb128 0x2
 397 008b 08       		.byte	0x8
 398 008c 04       		.byte	0x4
 399 008d 15010000 		.4byte	.LASF12
 400 0091 02       		.uleb128 0x2
 401 0092 01       		.byte	0x1
 402 0093 08       		.byte	0x8
 403 0094 93010000 		.4byte	.LASF13
 404 0098 04       		.uleb128 0x4
 405 0099 D8010000 		.4byte	.LASF14
 406 009d 02       		.byte	0x2
 407 009e 9002     		.2byte	0x290
 408 00a0 A4000000 		.4byte	0xa4
 409 00a4 05       		.uleb128 0x5
 410 00a5 77000000 		.4byte	0x77
 411 00a9 02       		.uleb128 0x2
 412 00aa 08       		.byte	0x8
 413 00ab 04       		.byte	0x4
 414 00ac DE010000 		.4byte	.LASF15
 415 00b0 02       		.uleb128 0x2
 416 00b1 04       		.byte	0x4
 417 00b2 07       		.byte	0x7
 418 00b3 7C010000 		.4byte	.LASF16
 419 00b7 06       		.uleb128 0x6
 420 00b8 F0000000 		.4byte	.LASF30
 421 00bc 01       		.byte	0x1
 422 00bd E7       		.byte	0xe7
 423 00be 00000000 		.4byte	.LFB2
 424 00c2 2C000000 		.4byte	.LFE2-.LFB2
 425 00c6 01       		.uleb128 0x1
 426 00c7 9C       		.byte	0x9c
 427 00c8 07       		.uleb128 0x7
 428 00c9 26010000 		.4byte	.LASF17
 429 00cd 01       		.byte	0x1
 430 00ce 3C01     		.2byte	0x13c
 431 00d0 00000000 		.4byte	.LFB3
 432 00d4 60000000 		.4byte	.LFE3-.LFB3
 433 00d8 01       		.uleb128 0x1
 434 00d9 9C       		.byte	0x9c
 435 00da F1000000 		.4byte	0xf1
 436 00de 08       		.uleb128 0x8
 437 00df 14000000 		.4byte	.LVL0
 438 00e3 9D010000 		.4byte	0x19d
 439 00e7 08       		.uleb128 0x8
 440 00e8 30000000 		.4byte	.LVL1
 441 00ec A8010000 		.4byte	0x1a8
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 18


 442 00f0 00       		.byte	0
 443 00f1 07       		.uleb128 0x7
 444 00f2 AE000000 		.4byte	.LASF18
 445 00f6 01       		.byte	0x1
 446 00f7 CB01     		.2byte	0x1cb
 447 00f9 00000000 		.4byte	.LFB4
 448 00fd 20000000 		.4byte	.LFE4-.LFB4
 449 0101 01       		.uleb128 0x1
 450 0102 9C       		.byte	0x9c
 451 0103 28010000 		.4byte	0x128
 452 0107 09       		.uleb128 0x9
 453 0108 10000000 		.4byte	.LASF21
 454 010c 01       		.byte	0x1
 455 010d CB01     		.2byte	0x1cb
 456 010f 77000000 		.4byte	0x77
 457 0113 00000000 		.4byte	.LLST0
 458 0117 0A       		.uleb128 0xa
 459 0118 98010000 		.4byte	.LASF23
 460 011c 01       		.byte	0x1
 461 011d CD01     		.2byte	0x1cd
 462 011f 77000000 		.4byte	0x77
 463 0123 21000000 		.4byte	.LLST1
 464 0127 00       		.byte	0
 465 0128 0B       		.uleb128 0xb
 466 0129 97000000 		.4byte	.LASF19
 467 012d 01       		.byte	0x1
 468 012e AC       		.byte	0xac
 469 012f 00000000 		.4byte	.LFB1
 470 0133 90000000 		.4byte	.LFE1-.LFB1
 471 0137 01       		.uleb128 0x1
 472 0138 9C       		.byte	0x9c
 473 0139 4D010000 		.4byte	0x14d
 474 013d 0C       		.uleb128 0xc
 475 013e 4C000000 		.4byte	.LVL7
 476 0142 F1000000 		.4byte	0xf1
 477 0146 0D       		.uleb128 0xd
 478 0147 01       		.uleb128 0x1
 479 0148 50       		.byte	0x50
 480 0149 01       		.uleb128 0x1
 481 014a 30       		.byte	0x30
 482 014b 00       		.byte	0
 483 014c 00       		.byte	0
 484 014d 07       		.uleb128 0x7
 485 014e B1010000 		.4byte	.LASF20
 486 0152 01       		.byte	0x1
 487 0153 F101     		.2byte	0x1f1
 488 0155 00000000 		.4byte	.LFB5
 489 0159 28000000 		.4byte	.LFE5-.LFB5
 490 015d 01       		.uleb128 0x1
 491 015e 9C       		.byte	0x9c
 492 015f 92010000 		.4byte	0x192
 493 0163 0E       		.uleb128 0xe
 494 0164 10000000 		.4byte	.LASF21
 495 0168 01       		.byte	0x1
 496 0169 F101     		.2byte	0x1f1
 497 016b 77000000 		.4byte	0x77
 498 016f 01       		.uleb128 0x1
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 19


 499 0170 50       		.byte	0x50
 500 0171 09       		.uleb128 0x9
 501 0172 32010000 		.4byte	.LASF22
 502 0176 01       		.byte	0x1
 503 0177 F101     		.2byte	0x1f1
 504 0179 77000000 		.4byte	0x77
 505 017d 3F000000 		.4byte	.LLST2
 506 0181 0A       		.uleb128 0xa
 507 0182 A3000000 		.4byte	.LASF24
 508 0186 01       		.byte	0x1
 509 0187 F301     		.2byte	0x1f3
 510 0189 77000000 		.4byte	0x77
 511 018d 79000000 		.4byte	.LLST3
 512 0191 00       		.byte	0
 513 0192 0F       		.uleb128 0xf
 514 0193 6D010000 		.4byte	.LASF31
 515 0197 05       		.byte	0x5
 516 0198 5B       		.byte	0x5b
 517 0199 6B000000 		.4byte	0x6b
 518 019d 10       		.uleb128 0x10
 519 019e A0010000 		.4byte	.LASF25
 520 01a2 A0010000 		.4byte	.LASF25
 521 01a6 03       		.byte	0x3
 522 01a7 33       		.byte	0x33
 523 01a8 10       		.uleb128 0x10
 524 01a9 00000000 		.4byte	.LASF26
 525 01ad 00000000 		.4byte	.LASF26
 526 01b1 04       		.byte	0x4
 527 01b2 33       		.byte	0x33
 528 01b3 00       		.byte	0
 529              		.section	.debug_abbrev,"",%progbits
 530              	.Ldebug_abbrev0:
 531 0000 01       		.uleb128 0x1
 532 0001 11       		.uleb128 0x11
 533 0002 01       		.byte	0x1
 534 0003 25       		.uleb128 0x25
 535 0004 0E       		.uleb128 0xe
 536 0005 13       		.uleb128 0x13
 537 0006 0B       		.uleb128 0xb
 538 0007 03       		.uleb128 0x3
 539 0008 0E       		.uleb128 0xe
 540 0009 1B       		.uleb128 0x1b
 541 000a 0E       		.uleb128 0xe
 542 000b 55       		.uleb128 0x55
 543 000c 17       		.uleb128 0x17
 544 000d 11       		.uleb128 0x11
 545 000e 01       		.uleb128 0x1
 546 000f 10       		.uleb128 0x10
 547 0010 17       		.uleb128 0x17
 548 0011 00       		.byte	0
 549 0012 00       		.byte	0
 550 0013 02       		.uleb128 0x2
 551 0014 24       		.uleb128 0x24
 552 0015 00       		.byte	0
 553 0016 0B       		.uleb128 0xb
 554 0017 0B       		.uleb128 0xb
 555 0018 3E       		.uleb128 0x3e
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 20


 556 0019 0B       		.uleb128 0xb
 557 001a 03       		.uleb128 0x3
 558 001b 0E       		.uleb128 0xe
 559 001c 00       		.byte	0
 560 001d 00       		.byte	0
 561 001e 03       		.uleb128 0x3
 562 001f 24       		.uleb128 0x24
 563 0020 00       		.byte	0
 564 0021 0B       		.uleb128 0xb
 565 0022 0B       		.uleb128 0xb
 566 0023 3E       		.uleb128 0x3e
 567 0024 0B       		.uleb128 0xb
 568 0025 03       		.uleb128 0x3
 569 0026 08       		.uleb128 0x8
 570 0027 00       		.byte	0
 571 0028 00       		.byte	0
 572 0029 04       		.uleb128 0x4
 573 002a 16       		.uleb128 0x16
 574 002b 00       		.byte	0
 575 002c 03       		.uleb128 0x3
 576 002d 0E       		.uleb128 0xe
 577 002e 3A       		.uleb128 0x3a
 578 002f 0B       		.uleb128 0xb
 579 0030 3B       		.uleb128 0x3b
 580 0031 05       		.uleb128 0x5
 581 0032 49       		.uleb128 0x49
 582 0033 13       		.uleb128 0x13
 583 0034 00       		.byte	0
 584 0035 00       		.byte	0
 585 0036 05       		.uleb128 0x5
 586 0037 35       		.uleb128 0x35
 587 0038 00       		.byte	0
 588 0039 49       		.uleb128 0x49
 589 003a 13       		.uleb128 0x13
 590 003b 00       		.byte	0
 591 003c 00       		.byte	0
 592 003d 06       		.uleb128 0x6
 593 003e 2E       		.uleb128 0x2e
 594 003f 00       		.byte	0
 595 0040 3F       		.uleb128 0x3f
 596 0041 19       		.uleb128 0x19
 597 0042 03       		.uleb128 0x3
 598 0043 0E       		.uleb128 0xe
 599 0044 3A       		.uleb128 0x3a
 600 0045 0B       		.uleb128 0xb
 601 0046 3B       		.uleb128 0x3b
 602 0047 0B       		.uleb128 0xb
 603 0048 27       		.uleb128 0x27
 604 0049 19       		.uleb128 0x19
 605 004a 11       		.uleb128 0x11
 606 004b 01       		.uleb128 0x1
 607 004c 12       		.uleb128 0x12
 608 004d 06       		.uleb128 0x6
 609 004e 40       		.uleb128 0x40
 610 004f 18       		.uleb128 0x18
 611 0050 9742     		.uleb128 0x2117
 612 0052 19       		.uleb128 0x19
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 21


 613 0053 00       		.byte	0
 614 0054 00       		.byte	0
 615 0055 07       		.uleb128 0x7
 616 0056 2E       		.uleb128 0x2e
 617 0057 01       		.byte	0x1
 618 0058 3F       		.uleb128 0x3f
 619 0059 19       		.uleb128 0x19
 620 005a 03       		.uleb128 0x3
 621 005b 0E       		.uleb128 0xe
 622 005c 3A       		.uleb128 0x3a
 623 005d 0B       		.uleb128 0xb
 624 005e 3B       		.uleb128 0x3b
 625 005f 05       		.uleb128 0x5
 626 0060 27       		.uleb128 0x27
 627 0061 19       		.uleb128 0x19
 628 0062 11       		.uleb128 0x11
 629 0063 01       		.uleb128 0x1
 630 0064 12       		.uleb128 0x12
 631 0065 06       		.uleb128 0x6
 632 0066 40       		.uleb128 0x40
 633 0067 18       		.uleb128 0x18
 634 0068 9742     		.uleb128 0x2117
 635 006a 19       		.uleb128 0x19
 636 006b 01       		.uleb128 0x1
 637 006c 13       		.uleb128 0x13
 638 006d 00       		.byte	0
 639 006e 00       		.byte	0
 640 006f 08       		.uleb128 0x8
 641 0070 898201   		.uleb128 0x4109
 642 0073 00       		.byte	0
 643 0074 11       		.uleb128 0x11
 644 0075 01       		.uleb128 0x1
 645 0076 31       		.uleb128 0x31
 646 0077 13       		.uleb128 0x13
 647 0078 00       		.byte	0
 648 0079 00       		.byte	0
 649 007a 09       		.uleb128 0x9
 650 007b 05       		.uleb128 0x5
 651 007c 00       		.byte	0
 652 007d 03       		.uleb128 0x3
 653 007e 0E       		.uleb128 0xe
 654 007f 3A       		.uleb128 0x3a
 655 0080 0B       		.uleb128 0xb
 656 0081 3B       		.uleb128 0x3b
 657 0082 05       		.uleb128 0x5
 658 0083 49       		.uleb128 0x49
 659 0084 13       		.uleb128 0x13
 660 0085 02       		.uleb128 0x2
 661 0086 17       		.uleb128 0x17
 662 0087 00       		.byte	0
 663 0088 00       		.byte	0
 664 0089 0A       		.uleb128 0xa
 665 008a 34       		.uleb128 0x34
 666 008b 00       		.byte	0
 667 008c 03       		.uleb128 0x3
 668 008d 0E       		.uleb128 0xe
 669 008e 3A       		.uleb128 0x3a
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 22


 670 008f 0B       		.uleb128 0xb
 671 0090 3B       		.uleb128 0x3b
 672 0091 05       		.uleb128 0x5
 673 0092 49       		.uleb128 0x49
 674 0093 13       		.uleb128 0x13
 675 0094 02       		.uleb128 0x2
 676 0095 17       		.uleb128 0x17
 677 0096 00       		.byte	0
 678 0097 00       		.byte	0
 679 0098 0B       		.uleb128 0xb
 680 0099 2E       		.uleb128 0x2e
 681 009a 01       		.byte	0x1
 682 009b 3F       		.uleb128 0x3f
 683 009c 19       		.uleb128 0x19
 684 009d 03       		.uleb128 0x3
 685 009e 0E       		.uleb128 0xe
 686 009f 3A       		.uleb128 0x3a
 687 00a0 0B       		.uleb128 0xb
 688 00a1 3B       		.uleb128 0x3b
 689 00a2 0B       		.uleb128 0xb
 690 00a3 27       		.uleb128 0x27
 691 00a4 19       		.uleb128 0x19
 692 00a5 11       		.uleb128 0x11
 693 00a6 01       		.uleb128 0x1
 694 00a7 12       		.uleb128 0x12
 695 00a8 06       		.uleb128 0x6
 696 00a9 40       		.uleb128 0x40
 697 00aa 18       		.uleb128 0x18
 698 00ab 9742     		.uleb128 0x2117
 699 00ad 19       		.uleb128 0x19
 700 00ae 01       		.uleb128 0x1
 701 00af 13       		.uleb128 0x13
 702 00b0 00       		.byte	0
 703 00b1 00       		.byte	0
 704 00b2 0C       		.uleb128 0xc
 705 00b3 898201   		.uleb128 0x4109
 706 00b6 01       		.byte	0x1
 707 00b7 11       		.uleb128 0x11
 708 00b8 01       		.uleb128 0x1
 709 00b9 31       		.uleb128 0x31
 710 00ba 13       		.uleb128 0x13
 711 00bb 00       		.byte	0
 712 00bc 00       		.byte	0
 713 00bd 0D       		.uleb128 0xd
 714 00be 8A8201   		.uleb128 0x410a
 715 00c1 00       		.byte	0
 716 00c2 02       		.uleb128 0x2
 717 00c3 18       		.uleb128 0x18
 718 00c4 9142     		.uleb128 0x2111
 719 00c6 18       		.uleb128 0x18
 720 00c7 00       		.byte	0
 721 00c8 00       		.byte	0
 722 00c9 0E       		.uleb128 0xe
 723 00ca 05       		.uleb128 0x5
 724 00cb 00       		.byte	0
 725 00cc 03       		.uleb128 0x3
 726 00cd 0E       		.uleb128 0xe
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 23


 727 00ce 3A       		.uleb128 0x3a
 728 00cf 0B       		.uleb128 0xb
 729 00d0 3B       		.uleb128 0x3b
 730 00d1 05       		.uleb128 0x5
 731 00d2 49       		.uleb128 0x49
 732 00d3 13       		.uleb128 0x13
 733 00d4 02       		.uleb128 0x2
 734 00d5 18       		.uleb128 0x18
 735 00d6 00       		.byte	0
 736 00d7 00       		.byte	0
 737 00d8 0F       		.uleb128 0xf
 738 00d9 34       		.uleb128 0x34
 739 00da 00       		.byte	0
 740 00db 03       		.uleb128 0x3
 741 00dc 0E       		.uleb128 0xe
 742 00dd 3A       		.uleb128 0x3a
 743 00de 0B       		.uleb128 0xb
 744 00df 3B       		.uleb128 0x3b
 745 00e0 0B       		.uleb128 0xb
 746 00e1 49       		.uleb128 0x49
 747 00e2 13       		.uleb128 0x13
 748 00e3 3F       		.uleb128 0x3f
 749 00e4 19       		.uleb128 0x19
 750 00e5 3C       		.uleb128 0x3c
 751 00e6 19       		.uleb128 0x19
 752 00e7 00       		.byte	0
 753 00e8 00       		.byte	0
 754 00e9 10       		.uleb128 0x10
 755 00ea 2E       		.uleb128 0x2e
 756 00eb 00       		.byte	0
 757 00ec 3F       		.uleb128 0x3f
 758 00ed 19       		.uleb128 0x19
 759 00ee 3C       		.uleb128 0x3c
 760 00ef 19       		.uleb128 0x19
 761 00f0 6E       		.uleb128 0x6e
 762 00f1 0E       		.uleb128 0xe
 763 00f2 03       		.uleb128 0x3
 764 00f3 0E       		.uleb128 0xe
 765 00f4 3A       		.uleb128 0x3a
 766 00f5 0B       		.uleb128 0xb
 767 00f6 3B       		.uleb128 0x3b
 768 00f7 0B       		.uleb128 0xb
 769 00f8 00       		.byte	0
 770 00f9 00       		.byte	0
 771 00fa 00       		.byte	0
 772              		.section	.debug_loc,"",%progbits
 773              	.Ldebug_loc0:
 774              	.LLST0:
 775 0000 00000000 		.4byte	.LVL2
 776 0004 0A000000 		.4byte	.LVL5
 777 0008 0100     		.2byte	0x1
 778 000a 50       		.byte	0x50
 779 000b 0A000000 		.4byte	.LVL5
 780 000f 20000000 		.4byte	.LFE4
 781 0013 0400     		.2byte	0x4
 782 0015 F3       		.byte	0xf3
 783 0016 01       		.uleb128 0x1
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 24


 784 0017 50       		.byte	0x50
 785 0018 9F       		.byte	0x9f
 786 0019 00000000 		.4byte	0
 787 001d 00000000 		.4byte	0
 788              	.LLST1:
 789 0021 04000000 		.4byte	.LVL3
 790 0025 12000000 		.4byte	.LVL6
 791 0029 0100     		.2byte	0x1
 792 002b 52       		.byte	0x52
 793 002c 12000000 		.4byte	.LVL6
 794 0030 20000000 		.4byte	.LFE4
 795 0034 0100     		.2byte	0x1
 796 0036 50       		.byte	0x50
 797 0037 00000000 		.4byte	0
 798 003b 00000000 		.4byte	0
 799              	.LLST2:
 800 003f 00000000 		.4byte	.LVL8
 801 0043 12000000 		.4byte	.LVL10
 802 0047 0100     		.2byte	0x1
 803 0049 51       		.byte	0x51
 804 004a 12000000 		.4byte	.LVL10
 805 004e 1A000000 		.4byte	.LVL12
 806 0052 0400     		.2byte	0x4
 807 0054 F3       		.byte	0xf3
 808 0055 01       		.uleb128 0x1
 809 0056 51       		.byte	0x51
 810 0057 9F       		.byte	0x9f
 811 0058 1A000000 		.4byte	.LVL12
 812 005c 1C000000 		.4byte	.LVL13
 813 0060 0100     		.2byte	0x1
 814 0062 51       		.byte	0x51
 815 0063 1C000000 		.4byte	.LVL13
 816 0067 28000000 		.4byte	.LFE5
 817 006b 0400     		.2byte	0x4
 818 006d F3       		.byte	0xf3
 819 006e 01       		.uleb128 0x1
 820 006f 51       		.byte	0x51
 821 0070 9F       		.byte	0x9f
 822 0071 00000000 		.4byte	0
 823 0075 00000000 		.4byte	0
 824              	.LLST3:
 825 0079 0C000000 		.4byte	.LVL9
 826 007d 16000000 		.4byte	.LVL11
 827 0081 0100     		.2byte	0x1
 828 0083 53       		.byte	0x53
 829 0084 16000000 		.4byte	.LVL11
 830 0088 1A000000 		.4byte	.LVL12
 831 008c 0B00     		.2byte	0xb
 832 008e 31       		.byte	0x31
 833 008f 70       		.byte	0x70
 834 0090 00       		.sleb128 0
 835 0091 24       		.byte	0x24
 836 0092 38       		.byte	0x38
 837 0093 24       		.byte	0x24
 838 0094 0A       		.byte	0xa
 839 0095 000F     		.2byte	0xf00
 840 0097 1A       		.byte	0x1a
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 25


 841 0098 9F       		.byte	0x9f
 842 0099 1A000000 		.4byte	.LVL12
 843 009d 22000000 		.4byte	.LVL14
 844 00a1 0100     		.2byte	0x1
 845 00a3 53       		.byte	0x53
 846 00a4 22000000 		.4byte	.LVL14
 847 00a8 28000000 		.4byte	.LFE5
 848 00ac 0B00     		.2byte	0xb
 849 00ae 31       		.byte	0x31
 850 00af 70       		.byte	0x70
 851 00b0 00       		.sleb128 0
 852 00b1 24       		.byte	0x24
 853 00b2 38       		.byte	0x38
 854 00b3 24       		.byte	0x24
 855 00b4 0A       		.byte	0xa
 856 00b5 000F     		.2byte	0xf00
 857 00b7 1A       		.byte	0x1a
 858 00b8 9F       		.byte	0x9f
 859 00b9 00000000 		.4byte	0
 860 00bd 00000000 		.4byte	0
 861              		.section	.debug_aranges,"",%progbits
 862 0000 3C000000 		.4byte	0x3c
 863 0004 0200     		.2byte	0x2
 864 0006 00000000 		.4byte	.Ldebug_info0
 865 000a 04       		.byte	0x4
 866 000b 00       		.byte	0
 867 000c 0000     		.2byte	0
 868 000e 0000     		.2byte	0
 869 0010 00000000 		.4byte	.LFB2
 870 0014 2C000000 		.4byte	.LFE2-.LFB2
 871 0018 00000000 		.4byte	.LFB3
 872 001c 60000000 		.4byte	.LFE3-.LFB3
 873 0020 00000000 		.4byte	.LFB4
 874 0024 20000000 		.4byte	.LFE4-.LFB4
 875 0028 00000000 		.4byte	.LFB1
 876 002c 90000000 		.4byte	.LFE1-.LFB1
 877 0030 00000000 		.4byte	.LFB5
 878 0034 28000000 		.4byte	.LFE5-.LFB5
 879 0038 00000000 		.4byte	0
 880 003c 00000000 		.4byte	0
 881              		.section	.debug_ranges,"",%progbits
 882              	.Ldebug_ranges0:
 883 0000 00000000 		.4byte	.LFB2
 884 0004 2C000000 		.4byte	.LFE2
 885 0008 00000000 		.4byte	.LFB3
 886 000c 60000000 		.4byte	.LFE3
 887 0010 00000000 		.4byte	.LFB4
 888 0014 20000000 		.4byte	.LFE4
 889 0018 00000000 		.4byte	.LFB1
 890 001c 90000000 		.4byte	.LFE1
 891 0020 00000000 		.4byte	.LFB5
 892 0024 28000000 		.4byte	.LFE5
 893 0028 00000000 		.4byte	0
 894 002c 00000000 		.4byte	0
 895              		.section	.debug_line,"",%progbits
 896              	.Ldebug_line0:
 897 0000 F5000000 		.section	.debug_str,"MS",%progbits,1
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 26


 897      02007000 
 897      00000201 
 897      FB0E0D00 
 897      01010101 
 898              	.LASF26:
 899 0000 5350495F 		.ascii	"SPI_ss0_m_Write\000"
 899      7373305F 
 899      6D5F5772 
 899      69746500 
 900              	.LASF21:
 901 0010 736C6176 		.ascii	"slaveSelect\000"
 901      6553656C 
 901      65637400 
 902              	.LASF28:
 903 001c 47656E65 		.ascii	"Generated_Source\\PSoC4\\SPI_SPI.c\000"
 903      72617465 
 903      645F536F 
 903      75726365 
 903      5C50536F 
 904              	.LASF29:
 905 003d 433A5C47 		.ascii	"C:\\GEA_Cypress_proj\\NGFL\\Tuning_SW\\_old\\NGFLUI"
 905      45415F43 
 905      79707265 
 905      73735F70 
 905      726F6A5C 
 906 006b 2E637977 		.ascii	".cywrk.Archive01\\NGFLUI\\NGFLUI_Vikram.cydsn\000"
 906      726B2E41 
 906      72636869 
 906      76653031 
 906      5C4E4746 
 907              	.LASF19:
 908 0097 5350495F 		.ascii	"SPI_SpiInit\000"
 908      53706949 
 908      6E697400 
 909              	.LASF24:
 910 00a3 7373506F 		.ascii	"ssPolarity\000"
 910      6C617269 
 910      747900
 911              	.LASF18:
 912 00ae 5350495F 		.ascii	"SPI_SpiSetActiveSlaveSelect\000"
 912      53706953 
 912      65744163 
 912      74697665 
 912      536C6176 
 913              	.LASF11:
 914 00ca 666C6F61 		.ascii	"float\000"
 914      7400
 915              	.LASF1:
 916 00d0 756E7369 		.ascii	"unsigned char\000"
 916      676E6564 
 916      20636861 
 916      7200
 917              	.LASF5:
 918 00de 6C6F6E67 		.ascii	"long unsigned int\000"
 918      20756E73 
 918      69676E65 
 918      6420696E 
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 27


 918      7400
 919              	.LASF30:
 920 00f0 5350495F 		.ascii	"SPI_SpiPostEnable\000"
 920      53706950 
 920      6F737445 
 920      6E61626C 
 920      6500
 921              	.LASF3:
 922 0102 73686F72 		.ascii	"short unsigned int\000"
 922      7420756E 
 922      7369676E 
 922      65642069 
 922      6E7400
 923              	.LASF12:
 924 0115 646F7562 		.ascii	"double\000"
 924      6C6500
 925              	.LASF2:
 926 011c 73686F72 		.ascii	"short int\000"
 926      7420696E 
 926      7400
 927              	.LASF17:
 928 0126 5350495F 		.ascii	"SPI_SpiStop\000"
 928      53706953 
 928      746F7000 
 929              	.LASF22:
 930 0132 706F6C61 		.ascii	"polarity\000"
 930      72697479 
 930      00
 931              	.LASF9:
 932 013b 75696E74 		.ascii	"uint16\000"
 932      313600
 933              	.LASF10:
 934 0142 75696E74 		.ascii	"uint32\000"
 934      333200
 935              	.LASF8:
 936 0149 756E7369 		.ascii	"unsigned int\000"
 936      676E6564 
 936      20696E74 
 936      00
 937              	.LASF7:
 938 0156 6C6F6E67 		.ascii	"long long unsigned int\000"
 938      206C6F6E 
 938      6720756E 
 938      7369676E 
 938      65642069 
 939              	.LASF31:
 940 016d 5350495F 		.ascii	"SPI_IntrTxMask\000"
 940      496E7472 
 940      54784D61 
 940      736B00
 941              	.LASF16:
 942 017c 73697A65 		.ascii	"sizetype\000"
 942      74797065 
 942      00
 943              	.LASF6:
 944 0185 6C6F6E67 		.ascii	"long long int\000"
 944      206C6F6E 
ARM GAS  C:\Users\220036~1\AppData\Local\Temp\ccfuCekn.s 			page 28


 944      6720696E 
 944      7400
 945              	.LASF13:
 946 0193 63686172 		.ascii	"char\000"
 946      00
 947              	.LASF23:
 948 0198 73706943 		.ascii	"spiCtrl\000"
 948      74726C00 
 949              	.LASF25:
 950 01a0 5350495F 		.ascii	"SPI_sclk_m_Write\000"
 950      73636C6B 
 950      5F6D5F57 
 950      72697465 
 950      00
 951              	.LASF20:
 952 01b1 5350495F 		.ascii	"SPI_SpiSetSlaveSelectPolarity\000"
 952      53706953 
 952      6574536C 
 952      61766553 
 952      656C6563 
 953              	.LASF4:
 954 01cf 6C6F6E67 		.ascii	"long int\000"
 954      20696E74 
 954      00
 955              	.LASF14:
 956 01d8 72656733 		.ascii	"reg32\000"
 956      3200
 957              	.LASF15:
 958 01de 6C6F6E67 		.ascii	"long double\000"
 958      20646F75 
 958      626C6500 
 959              	.LASF27:
 960 01ea 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 960      43313120 
 960      352E342E 
 960      31203230 
 960      31363036 
 961 021d 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m0plus -mthumb -"
 961      20726576 
 961      6973696F 
 961      6E203233 
 961      37373135 
 962 0250 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 962      67202D66 
 962      66756E63 
 962      74696F6E 
 962      2D736563 
 963              	.LASF0:
 964 027c 7369676E 		.ascii	"signed char\000"
 964      65642063 
 964      68617200 
 965              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
