0.7
2020.2
Jun 10 2021
20:04:57
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v,1721296482,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,clint,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/csr_reg.v,1721296482,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,csr_reg,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/ctrl.v,1745389718,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,ctrl,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,1745390234,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v,,,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/div.v,1721296482,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,div,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/ex_mem.v,1745247370,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v,,ex_mem,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/exe.v,1745196535,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v,,ex,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v,1744246234,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,id,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/id_ex.v,1744358445,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,id_ex,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/if_id.v,1744358466,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,if_id,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v,1745196042,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v,,mem,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem_wb.v,1745195334,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v,,mem_wb,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/pc_reg.v,1721296482,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,pc_reg,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v,1744598568,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,regs,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/rib.v,1745375462,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,rib,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v,1745334571,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,tinyriscv,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v,1745130895,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,wb,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_dm.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v,,jtag_dm,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_driver.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v,,jtag_driver,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/jtag_top.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/mem.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,jtag_top,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/wb.v,,uart_debug,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/S_AXIL.v,1745224903,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v,,S_AXIL,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/axil.v,1745245950,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/clint.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,axil,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/ram.v,1744625748,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/regs.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,ram,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/rom.v,1745334121,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,rom,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/spi.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v,,spi,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/timer.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/tinyriscv.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,timer,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/debug/uart_debug.v,,uart,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/soc/tinyriscv_soc_top.v,1745334548,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/perips/uart.v,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,tinyriscv_soc_top,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_rx.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v,,full_handshake_rx,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/utils/full_handshake_tx.v,1721296481,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v,,full_handshake_tx,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/utils/gen_dff.v,1744355315,verilog,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/id.v,,gen_en_dff;gen_pipe_dff;gen_rst_0_dff;gen_rst_1_dff;gen_rst_def_dff,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.sim/tinyriscv_soc_tb.v,1745375272,verilog,,,D:/FPGA/Projects/RISCV/Harvard/tinyriscv/tinyriscv.ip_user_files/rtl/core/defines.v,tinyriscv_soc_tb,,,../../../../tinyriscv.ip_user_files/rtl/core,,,,,
