// Generated 09/02/2023 GMT

/*
 * Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
 * All rights reserved.
 * 
 * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 * 
 * Redistribution and use in source and binary forms, with or without modification, are
 * permitted provided that the following conditions are met:
 * 
 *     1. Redistributions of source code must retain the above copyright notice, this list of
 *        conditions and the following disclaimer.
 * 
 *     2. Redistributions in binary form must reproduce the above copyright notice, this list
 *        of conditions and the following disclaimer in the documentation and/or other
 *        materials provided with the distribution. Publication is not required when
 *        this file is used in an embedded application.
 * 
 *     3. Microchip's name may not be used to endorse or promote products derived from this
 *        software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PIC18F67J94_INC_
#define _PIC18F67J94_INC_

/*
 * Assembly Header file for the Microchip PIC Microcontroller
 * PIC18F67J94
 */

/*
 * Device Registers
 */

// Register: UEP0
#define UEP0 UEP0
UEP0                                     equ 0DFFh
// bitfield definitions
UEP0_EPSTALL_POSN                        equ 0000h
UEP0_EPSTALL_POSITION                    equ 0000h
UEP0_EPSTALL_SIZE                        equ 0001h
UEP0_EPSTALL_LENGTH                      equ 0001h
UEP0_EPSTALL_MASK                        equ 0001h
UEP0_EPINEN_POSN                         equ 0001h
UEP0_EPINEN_POSITION                     equ 0001h
UEP0_EPINEN_SIZE                         equ 0001h
UEP0_EPINEN_LENGTH                       equ 0001h
UEP0_EPINEN_MASK                         equ 0002h
UEP0_EPOUTEN_POSN                        equ 0002h
UEP0_EPOUTEN_POSITION                    equ 0002h
UEP0_EPOUTEN_SIZE                        equ 0001h
UEP0_EPOUTEN_LENGTH                      equ 0001h
UEP0_EPOUTEN_MASK                        equ 0004h
UEP0_EPCONDIS_POSN                       equ 0003h
UEP0_EPCONDIS_POSITION                   equ 0003h
UEP0_EPCONDIS_SIZE                       equ 0001h
UEP0_EPCONDIS_LENGTH                     equ 0001h
UEP0_EPCONDIS_MASK                       equ 0008h
UEP0_EPHSHK_POSN                         equ 0004h
UEP0_EPHSHK_POSITION                     equ 0004h
UEP0_EPHSHK_SIZE                         equ 0001h
UEP0_EPHSHK_LENGTH                       equ 0001h
UEP0_EPHSHK_MASK                         equ 0010h
UEP0_EP0STALL_POSN                       equ 0000h
UEP0_EP0STALL_POSITION                   equ 0000h
UEP0_EP0STALL_SIZE                       equ 0001h
UEP0_EP0STALL_LENGTH                     equ 0001h
UEP0_EP0STALL_MASK                       equ 0001h
UEP0_EP0INEN_POSN                        equ 0001h
UEP0_EP0INEN_POSITION                    equ 0001h
UEP0_EP0INEN_SIZE                        equ 0001h
UEP0_EP0INEN_LENGTH                      equ 0001h
UEP0_EP0INEN_MASK                        equ 0002h
UEP0_EP0OUTEN_POSN                       equ 0002h
UEP0_EP0OUTEN_POSITION                   equ 0002h
UEP0_EP0OUTEN_SIZE                       equ 0001h
UEP0_EP0OUTEN_LENGTH                     equ 0001h
UEP0_EP0OUTEN_MASK                       equ 0004h
UEP0_EP0CONDIS_POSN                      equ 0003h
UEP0_EP0CONDIS_POSITION                  equ 0003h
UEP0_EP0CONDIS_SIZE                      equ 0001h
UEP0_EP0CONDIS_LENGTH                    equ 0001h
UEP0_EP0CONDIS_MASK                      equ 0008h
UEP0_EP0HSHK_POSN                        equ 0004h
UEP0_EP0HSHK_POSITION                    equ 0004h
UEP0_EP0HSHK_SIZE                        equ 0001h
UEP0_EP0HSHK_LENGTH                      equ 0001h
UEP0_EP0HSHK_MASK                        equ 0010h
UEP0_EPSTALL0_POSN                       equ 0000h
UEP0_EPSTALL0_POSITION                   equ 0000h
UEP0_EPSTALL0_SIZE                       equ 0001h
UEP0_EPSTALL0_LENGTH                     equ 0001h
UEP0_EPSTALL0_MASK                       equ 0001h
UEP0_EPINEN0_POSN                        equ 0001h
UEP0_EPINEN0_POSITION                    equ 0001h
UEP0_EPINEN0_SIZE                        equ 0001h
UEP0_EPINEN0_LENGTH                      equ 0001h
UEP0_EPINEN0_MASK                        equ 0002h
UEP0_EPOUTEN0_POSN                       equ 0002h
UEP0_EPOUTEN0_POSITION                   equ 0002h
UEP0_EPOUTEN0_SIZE                       equ 0001h
UEP0_EPOUTEN0_LENGTH                     equ 0001h
UEP0_EPOUTEN0_MASK                       equ 0004h
UEP0_EPCONDIS0_POSN                      equ 0003h
UEP0_EPCONDIS0_POSITION                  equ 0003h
UEP0_EPCONDIS0_SIZE                      equ 0001h
UEP0_EPCONDIS0_LENGTH                    equ 0001h
UEP0_EPCONDIS0_MASK                      equ 0008h
UEP0_EPHSHK0_POSN                        equ 0004h
UEP0_EPHSHK0_POSITION                    equ 0004h
UEP0_EPHSHK0_SIZE                        equ 0001h
UEP0_EPHSHK0_LENGTH                      equ 0001h
UEP0_EPHSHK0_MASK                        equ 0010h

// Register: UEP1
#define UEP1 UEP1
UEP1                                     equ 0E00h
// bitfield definitions
UEP1_EPSTALL_POSN                        equ 0000h
UEP1_EPSTALL_POSITION                    equ 0000h
UEP1_EPSTALL_SIZE                        equ 0001h
UEP1_EPSTALL_LENGTH                      equ 0001h
UEP1_EPSTALL_MASK                        equ 0001h
UEP1_EPINEN_POSN                         equ 0001h
UEP1_EPINEN_POSITION                     equ 0001h
UEP1_EPINEN_SIZE                         equ 0001h
UEP1_EPINEN_LENGTH                       equ 0001h
UEP1_EPINEN_MASK                         equ 0002h
UEP1_EPOUTEN_POSN                        equ 0002h
UEP1_EPOUTEN_POSITION                    equ 0002h
UEP1_EPOUTEN_SIZE                        equ 0001h
UEP1_EPOUTEN_LENGTH                      equ 0001h
UEP1_EPOUTEN_MASK                        equ 0004h
UEP1_EPCONDIS_POSN                       equ 0003h
UEP1_EPCONDIS_POSITION                   equ 0003h
UEP1_EPCONDIS_SIZE                       equ 0001h
UEP1_EPCONDIS_LENGTH                     equ 0001h
UEP1_EPCONDIS_MASK                       equ 0008h
UEP1_EPHSHK_POSN                         equ 0004h
UEP1_EPHSHK_POSITION                     equ 0004h
UEP1_EPHSHK_SIZE                         equ 0001h
UEP1_EPHSHK_LENGTH                       equ 0001h
UEP1_EPHSHK_MASK                         equ 0010h
UEP1_EP1STALL_POSN                       equ 0000h
UEP1_EP1STALL_POSITION                   equ 0000h
UEP1_EP1STALL_SIZE                       equ 0001h
UEP1_EP1STALL_LENGTH                     equ 0001h
UEP1_EP1STALL_MASK                       equ 0001h
UEP1_EP1INEN_POSN                        equ 0001h
UEP1_EP1INEN_POSITION                    equ 0001h
UEP1_EP1INEN_SIZE                        equ 0001h
UEP1_EP1INEN_LENGTH                      equ 0001h
UEP1_EP1INEN_MASK                        equ 0002h
UEP1_EP1OUTEN_POSN                       equ 0002h
UEP1_EP1OUTEN_POSITION                   equ 0002h
UEP1_EP1OUTEN_SIZE                       equ 0001h
UEP1_EP1OUTEN_LENGTH                     equ 0001h
UEP1_EP1OUTEN_MASK                       equ 0004h
UEP1_EP1CONDIS_POSN                      equ 0003h
UEP1_EP1CONDIS_POSITION                  equ 0003h
UEP1_EP1CONDIS_SIZE                      equ 0001h
UEP1_EP1CONDIS_LENGTH                    equ 0001h
UEP1_EP1CONDIS_MASK                      equ 0008h
UEP1_EP1HSHK_POSN                        equ 0004h
UEP1_EP1HSHK_POSITION                    equ 0004h
UEP1_EP1HSHK_SIZE                        equ 0001h
UEP1_EP1HSHK_LENGTH                      equ 0001h
UEP1_EP1HSHK_MASK                        equ 0010h
UEP1_EPSTALL1_POSN                       equ 0000h
UEP1_EPSTALL1_POSITION                   equ 0000h
UEP1_EPSTALL1_SIZE                       equ 0001h
UEP1_EPSTALL1_LENGTH                     equ 0001h
UEP1_EPSTALL1_MASK                       equ 0001h
UEP1_EPINEN1_POSN                        equ 0001h
UEP1_EPINEN1_POSITION                    equ 0001h
UEP1_EPINEN1_SIZE                        equ 0001h
UEP1_EPINEN1_LENGTH                      equ 0001h
UEP1_EPINEN1_MASK                        equ 0002h
UEP1_EPOUTEN1_POSN                       equ 0002h
UEP1_EPOUTEN1_POSITION                   equ 0002h
UEP1_EPOUTEN1_SIZE                       equ 0001h
UEP1_EPOUTEN1_LENGTH                     equ 0001h
UEP1_EPOUTEN1_MASK                       equ 0004h
UEP1_EPCONDIS1_POSN                      equ 0003h
UEP1_EPCONDIS1_POSITION                  equ 0003h
UEP1_EPCONDIS1_SIZE                      equ 0001h
UEP1_EPCONDIS1_LENGTH                    equ 0001h
UEP1_EPCONDIS1_MASK                      equ 0008h
UEP1_EPHSHK1_POSN                        equ 0004h
UEP1_EPHSHK1_POSITION                    equ 0004h
UEP1_EPHSHK1_SIZE                        equ 0001h
UEP1_EPHSHK1_LENGTH                      equ 0001h
UEP1_EPHSHK1_MASK                        equ 0010h

// Register: UEP2
#define UEP2 UEP2
UEP2                                     equ 0E01h
// bitfield definitions
UEP2_EPSTALL_POSN                        equ 0000h
UEP2_EPSTALL_POSITION                    equ 0000h
UEP2_EPSTALL_SIZE                        equ 0001h
UEP2_EPSTALL_LENGTH                      equ 0001h
UEP2_EPSTALL_MASK                        equ 0001h
UEP2_EPINEN_POSN                         equ 0001h
UEP2_EPINEN_POSITION                     equ 0001h
UEP2_EPINEN_SIZE                         equ 0001h
UEP2_EPINEN_LENGTH                       equ 0001h
UEP2_EPINEN_MASK                         equ 0002h
UEP2_EPOUTEN_POSN                        equ 0002h
UEP2_EPOUTEN_POSITION                    equ 0002h
UEP2_EPOUTEN_SIZE                        equ 0001h
UEP2_EPOUTEN_LENGTH                      equ 0001h
UEP2_EPOUTEN_MASK                        equ 0004h
UEP2_EPCONDIS_POSN                       equ 0003h
UEP2_EPCONDIS_POSITION                   equ 0003h
UEP2_EPCONDIS_SIZE                       equ 0001h
UEP2_EPCONDIS_LENGTH                     equ 0001h
UEP2_EPCONDIS_MASK                       equ 0008h
UEP2_EPHSHK_POSN                         equ 0004h
UEP2_EPHSHK_POSITION                     equ 0004h
UEP2_EPHSHK_SIZE                         equ 0001h
UEP2_EPHSHK_LENGTH                       equ 0001h
UEP2_EPHSHK_MASK                         equ 0010h
UEP2_EP2STALL_POSN                       equ 0000h
UEP2_EP2STALL_POSITION                   equ 0000h
UEP2_EP2STALL_SIZE                       equ 0001h
UEP2_EP2STALL_LENGTH                     equ 0001h
UEP2_EP2STALL_MASK                       equ 0001h
UEP2_EP2INEN_POSN                        equ 0001h
UEP2_EP2INEN_POSITION                    equ 0001h
UEP2_EP2INEN_SIZE                        equ 0001h
UEP2_EP2INEN_LENGTH                      equ 0001h
UEP2_EP2INEN_MASK                        equ 0002h
UEP2_EP2OUTEN_POSN                       equ 0002h
UEP2_EP2OUTEN_POSITION                   equ 0002h
UEP2_EP2OUTEN_SIZE                       equ 0001h
UEP2_EP2OUTEN_LENGTH                     equ 0001h
UEP2_EP2OUTEN_MASK                       equ 0004h
UEP2_EP2CONDIS_POSN                      equ 0003h
UEP2_EP2CONDIS_POSITION                  equ 0003h
UEP2_EP2CONDIS_SIZE                      equ 0001h
UEP2_EP2CONDIS_LENGTH                    equ 0001h
UEP2_EP2CONDIS_MASK                      equ 0008h
UEP2_EP2HSHK_POSN                        equ 0004h
UEP2_EP2HSHK_POSITION                    equ 0004h
UEP2_EP2HSHK_SIZE                        equ 0001h
UEP2_EP2HSHK_LENGTH                      equ 0001h
UEP2_EP2HSHK_MASK                        equ 0010h
UEP2_EPSTALL2_POSN                       equ 0000h
UEP2_EPSTALL2_POSITION                   equ 0000h
UEP2_EPSTALL2_SIZE                       equ 0001h
UEP2_EPSTALL2_LENGTH                     equ 0001h
UEP2_EPSTALL2_MASK                       equ 0001h
UEP2_EPINEN2_POSN                        equ 0001h
UEP2_EPINEN2_POSITION                    equ 0001h
UEP2_EPINEN2_SIZE                        equ 0001h
UEP2_EPINEN2_LENGTH                      equ 0001h
UEP2_EPINEN2_MASK                        equ 0002h
UEP2_EPOUTEN2_POSN                       equ 0002h
UEP2_EPOUTEN2_POSITION                   equ 0002h
UEP2_EPOUTEN2_SIZE                       equ 0001h
UEP2_EPOUTEN2_LENGTH                     equ 0001h
UEP2_EPOUTEN2_MASK                       equ 0004h
UEP2_EPCONDIS2_POSN                      equ 0003h
UEP2_EPCONDIS2_POSITION                  equ 0003h
UEP2_EPCONDIS2_SIZE                      equ 0001h
UEP2_EPCONDIS2_LENGTH                    equ 0001h
UEP2_EPCONDIS2_MASK                      equ 0008h
UEP2_EPHSHK2_POSN                        equ 0004h
UEP2_EPHSHK2_POSITION                    equ 0004h
UEP2_EPHSHK2_SIZE                        equ 0001h
UEP2_EPHSHK2_LENGTH                      equ 0001h
UEP2_EPHSHK2_MASK                        equ 0010h

// Register: UEP3
#define UEP3 UEP3
UEP3                                     equ 0E02h
// bitfield definitions
UEP3_EPSTALL_POSN                        equ 0000h
UEP3_EPSTALL_POSITION                    equ 0000h
UEP3_EPSTALL_SIZE                        equ 0001h
UEP3_EPSTALL_LENGTH                      equ 0001h
UEP3_EPSTALL_MASK                        equ 0001h
UEP3_EPINEN_POSN                         equ 0001h
UEP3_EPINEN_POSITION                     equ 0001h
UEP3_EPINEN_SIZE                         equ 0001h
UEP3_EPINEN_LENGTH                       equ 0001h
UEP3_EPINEN_MASK                         equ 0002h
UEP3_EPOUTEN_POSN                        equ 0002h
UEP3_EPOUTEN_POSITION                    equ 0002h
UEP3_EPOUTEN_SIZE                        equ 0001h
UEP3_EPOUTEN_LENGTH                      equ 0001h
UEP3_EPOUTEN_MASK                        equ 0004h
UEP3_EPCONDIS_POSN                       equ 0003h
UEP3_EPCONDIS_POSITION                   equ 0003h
UEP3_EPCONDIS_SIZE                       equ 0001h
UEP3_EPCONDIS_LENGTH                     equ 0001h
UEP3_EPCONDIS_MASK                       equ 0008h
UEP3_EPHSHK_POSN                         equ 0004h
UEP3_EPHSHK_POSITION                     equ 0004h
UEP3_EPHSHK_SIZE                         equ 0001h
UEP3_EPHSHK_LENGTH                       equ 0001h
UEP3_EPHSHK_MASK                         equ 0010h
UEP3_EP3STALL_POSN                       equ 0000h
UEP3_EP3STALL_POSITION                   equ 0000h
UEP3_EP3STALL_SIZE                       equ 0001h
UEP3_EP3STALL_LENGTH                     equ 0001h
UEP3_EP3STALL_MASK                       equ 0001h
UEP3_EP3INEN_POSN                        equ 0001h
UEP3_EP3INEN_POSITION                    equ 0001h
UEP3_EP3INEN_SIZE                        equ 0001h
UEP3_EP3INEN_LENGTH                      equ 0001h
UEP3_EP3INEN_MASK                        equ 0002h
UEP3_EP3OUTEN_POSN                       equ 0002h
UEP3_EP3OUTEN_POSITION                   equ 0002h
UEP3_EP3OUTEN_SIZE                       equ 0001h
UEP3_EP3OUTEN_LENGTH                     equ 0001h
UEP3_EP3OUTEN_MASK                       equ 0004h
UEP3_EP3CONDIS_POSN                      equ 0003h
UEP3_EP3CONDIS_POSITION                  equ 0003h
UEP3_EP3CONDIS_SIZE                      equ 0001h
UEP3_EP3CONDIS_LENGTH                    equ 0001h
UEP3_EP3CONDIS_MASK                      equ 0008h
UEP3_EP3HSHK_POSN                        equ 0004h
UEP3_EP3HSHK_POSITION                    equ 0004h
UEP3_EP3HSHK_SIZE                        equ 0001h
UEP3_EP3HSHK_LENGTH                      equ 0001h
UEP3_EP3HSHK_MASK                        equ 0010h
UEP3_EPSTALL3_POSN                       equ 0000h
UEP3_EPSTALL3_POSITION                   equ 0000h
UEP3_EPSTALL3_SIZE                       equ 0001h
UEP3_EPSTALL3_LENGTH                     equ 0001h
UEP3_EPSTALL3_MASK                       equ 0001h
UEP3_EPINEN3_POSN                        equ 0001h
UEP3_EPINEN3_POSITION                    equ 0001h
UEP3_EPINEN3_SIZE                        equ 0001h
UEP3_EPINEN3_LENGTH                      equ 0001h
UEP3_EPINEN3_MASK                        equ 0002h
UEP3_EPOUTEN3_POSN                       equ 0002h
UEP3_EPOUTEN3_POSITION                   equ 0002h
UEP3_EPOUTEN3_SIZE                       equ 0001h
UEP3_EPOUTEN3_LENGTH                     equ 0001h
UEP3_EPOUTEN3_MASK                       equ 0004h
UEP3_EPCONDIS3_POSN                      equ 0003h
UEP3_EPCONDIS3_POSITION                  equ 0003h
UEP3_EPCONDIS3_SIZE                      equ 0001h
UEP3_EPCONDIS3_LENGTH                    equ 0001h
UEP3_EPCONDIS3_MASK                      equ 0008h
UEP3_EPHSHK3_POSN                        equ 0004h
UEP3_EPHSHK3_POSITION                    equ 0004h
UEP3_EPHSHK3_SIZE                        equ 0001h
UEP3_EPHSHK3_LENGTH                      equ 0001h
UEP3_EPHSHK3_MASK                        equ 0010h

// Register: UEP4
#define UEP4 UEP4
UEP4                                     equ 0E03h
// bitfield definitions
UEP4_EPSTALL_POSN                        equ 0000h
UEP4_EPSTALL_POSITION                    equ 0000h
UEP4_EPSTALL_SIZE                        equ 0001h
UEP4_EPSTALL_LENGTH                      equ 0001h
UEP4_EPSTALL_MASK                        equ 0001h
UEP4_EPINEN_POSN                         equ 0001h
UEP4_EPINEN_POSITION                     equ 0001h
UEP4_EPINEN_SIZE                         equ 0001h
UEP4_EPINEN_LENGTH                       equ 0001h
UEP4_EPINEN_MASK                         equ 0002h
UEP4_EPOUTEN_POSN                        equ 0002h
UEP4_EPOUTEN_POSITION                    equ 0002h
UEP4_EPOUTEN_SIZE                        equ 0001h
UEP4_EPOUTEN_LENGTH                      equ 0001h
UEP4_EPOUTEN_MASK                        equ 0004h
UEP4_EPCONDIS_POSN                       equ 0003h
UEP4_EPCONDIS_POSITION                   equ 0003h
UEP4_EPCONDIS_SIZE                       equ 0001h
UEP4_EPCONDIS_LENGTH                     equ 0001h
UEP4_EPCONDIS_MASK                       equ 0008h
UEP4_EPHSHK_POSN                         equ 0004h
UEP4_EPHSHK_POSITION                     equ 0004h
UEP4_EPHSHK_SIZE                         equ 0001h
UEP4_EPHSHK_LENGTH                       equ 0001h
UEP4_EPHSHK_MASK                         equ 0010h
UEP4_EP4STALL_POSN                       equ 0000h
UEP4_EP4STALL_POSITION                   equ 0000h
UEP4_EP4STALL_SIZE                       equ 0001h
UEP4_EP4STALL_LENGTH                     equ 0001h
UEP4_EP4STALL_MASK                       equ 0001h
UEP4_EP4INEN_POSN                        equ 0001h
UEP4_EP4INEN_POSITION                    equ 0001h
UEP4_EP4INEN_SIZE                        equ 0001h
UEP4_EP4INEN_LENGTH                      equ 0001h
UEP4_EP4INEN_MASK                        equ 0002h
UEP4_EP4OUTEN_POSN                       equ 0002h
UEP4_EP4OUTEN_POSITION                   equ 0002h
UEP4_EP4OUTEN_SIZE                       equ 0001h
UEP4_EP4OUTEN_LENGTH                     equ 0001h
UEP4_EP4OUTEN_MASK                       equ 0004h
UEP4_EP4CONDIS_POSN                      equ 0003h
UEP4_EP4CONDIS_POSITION                  equ 0003h
UEP4_EP4CONDIS_SIZE                      equ 0001h
UEP4_EP4CONDIS_LENGTH                    equ 0001h
UEP4_EP4CONDIS_MASK                      equ 0008h
UEP4_EP4HSHK_POSN                        equ 0004h
UEP4_EP4HSHK_POSITION                    equ 0004h
UEP4_EP4HSHK_SIZE                        equ 0001h
UEP4_EP4HSHK_LENGTH                      equ 0001h
UEP4_EP4HSHK_MASK                        equ 0010h
UEP4_EPSTALL4_POSN                       equ 0000h
UEP4_EPSTALL4_POSITION                   equ 0000h
UEP4_EPSTALL4_SIZE                       equ 0001h
UEP4_EPSTALL4_LENGTH                     equ 0001h
UEP4_EPSTALL4_MASK                       equ 0001h
UEP4_EPINEN4_POSN                        equ 0001h
UEP4_EPINEN4_POSITION                    equ 0001h
UEP4_EPINEN4_SIZE                        equ 0001h
UEP4_EPINEN4_LENGTH                      equ 0001h
UEP4_EPINEN4_MASK                        equ 0002h
UEP4_EPOUTEN4_POSN                       equ 0002h
UEP4_EPOUTEN4_POSITION                   equ 0002h
UEP4_EPOUTEN4_SIZE                       equ 0001h
UEP4_EPOUTEN4_LENGTH                     equ 0001h
UEP4_EPOUTEN4_MASK                       equ 0004h
UEP4_EPCONDIS4_POSN                      equ 0003h
UEP4_EPCONDIS4_POSITION                  equ 0003h
UEP4_EPCONDIS4_SIZE                      equ 0001h
UEP4_EPCONDIS4_LENGTH                    equ 0001h
UEP4_EPCONDIS4_MASK                      equ 0008h
UEP4_EPHSHK4_POSN                        equ 0004h
UEP4_EPHSHK4_POSITION                    equ 0004h
UEP4_EPHSHK4_SIZE                        equ 0001h
UEP4_EPHSHK4_LENGTH                      equ 0001h
UEP4_EPHSHK4_MASK                        equ 0010h

// Register: UEP5
#define UEP5 UEP5
UEP5                                     equ 0E04h
// bitfield definitions
UEP5_EPSTALL_POSN                        equ 0000h
UEP5_EPSTALL_POSITION                    equ 0000h
UEP5_EPSTALL_SIZE                        equ 0001h
UEP5_EPSTALL_LENGTH                      equ 0001h
UEP5_EPSTALL_MASK                        equ 0001h
UEP5_EPINEN_POSN                         equ 0001h
UEP5_EPINEN_POSITION                     equ 0001h
UEP5_EPINEN_SIZE                         equ 0001h
UEP5_EPINEN_LENGTH                       equ 0001h
UEP5_EPINEN_MASK                         equ 0002h
UEP5_EPOUTEN_POSN                        equ 0002h
UEP5_EPOUTEN_POSITION                    equ 0002h
UEP5_EPOUTEN_SIZE                        equ 0001h
UEP5_EPOUTEN_LENGTH                      equ 0001h
UEP5_EPOUTEN_MASK                        equ 0004h
UEP5_EPCONDIS_POSN                       equ 0003h
UEP5_EPCONDIS_POSITION                   equ 0003h
UEP5_EPCONDIS_SIZE                       equ 0001h
UEP5_EPCONDIS_LENGTH                     equ 0001h
UEP5_EPCONDIS_MASK                       equ 0008h
UEP5_EPHSHK_POSN                         equ 0004h
UEP5_EPHSHK_POSITION                     equ 0004h
UEP5_EPHSHK_SIZE                         equ 0001h
UEP5_EPHSHK_LENGTH                       equ 0001h
UEP5_EPHSHK_MASK                         equ 0010h
UEP5_EP5STALL_POSN                       equ 0000h
UEP5_EP5STALL_POSITION                   equ 0000h
UEP5_EP5STALL_SIZE                       equ 0001h
UEP5_EP5STALL_LENGTH                     equ 0001h
UEP5_EP5STALL_MASK                       equ 0001h
UEP5_EP5INEN_POSN                        equ 0001h
UEP5_EP5INEN_POSITION                    equ 0001h
UEP5_EP5INEN_SIZE                        equ 0001h
UEP5_EP5INEN_LENGTH                      equ 0001h
UEP5_EP5INEN_MASK                        equ 0002h
UEP5_EP5OUTEN_POSN                       equ 0002h
UEP5_EP5OUTEN_POSITION                   equ 0002h
UEP5_EP5OUTEN_SIZE                       equ 0001h
UEP5_EP5OUTEN_LENGTH                     equ 0001h
UEP5_EP5OUTEN_MASK                       equ 0004h
UEP5_EP5CONDIS_POSN                      equ 0003h
UEP5_EP5CONDIS_POSITION                  equ 0003h
UEP5_EP5CONDIS_SIZE                      equ 0001h
UEP5_EP5CONDIS_LENGTH                    equ 0001h
UEP5_EP5CONDIS_MASK                      equ 0008h
UEP5_EP5HSHK_POSN                        equ 0004h
UEP5_EP5HSHK_POSITION                    equ 0004h
UEP5_EP5HSHK_SIZE                        equ 0001h
UEP5_EP5HSHK_LENGTH                      equ 0001h
UEP5_EP5HSHK_MASK                        equ 0010h
UEP5_EPSTALL5_POSN                       equ 0000h
UEP5_EPSTALL5_POSITION                   equ 0000h
UEP5_EPSTALL5_SIZE                       equ 0001h
UEP5_EPSTALL5_LENGTH                     equ 0001h
UEP5_EPSTALL5_MASK                       equ 0001h
UEP5_EPINEN5_POSN                        equ 0001h
UEP5_EPINEN5_POSITION                    equ 0001h
UEP5_EPINEN5_SIZE                        equ 0001h
UEP5_EPINEN5_LENGTH                      equ 0001h
UEP5_EPINEN5_MASK                        equ 0002h
UEP5_EPOUTEN5_POSN                       equ 0002h
UEP5_EPOUTEN5_POSITION                   equ 0002h
UEP5_EPOUTEN5_SIZE                       equ 0001h
UEP5_EPOUTEN5_LENGTH                     equ 0001h
UEP5_EPOUTEN5_MASK                       equ 0004h
UEP5_EPCONDIS5_POSN                      equ 0003h
UEP5_EPCONDIS5_POSITION                  equ 0003h
UEP5_EPCONDIS5_SIZE                      equ 0001h
UEP5_EPCONDIS5_LENGTH                    equ 0001h
UEP5_EPCONDIS5_MASK                      equ 0008h
UEP5_EPHSHK5_POSN                        equ 0004h
UEP5_EPHSHK5_POSITION                    equ 0004h
UEP5_EPHSHK5_SIZE                        equ 0001h
UEP5_EPHSHK5_LENGTH                      equ 0001h
UEP5_EPHSHK5_MASK                        equ 0010h

// Register: UEP6
#define UEP6 UEP6
UEP6                                     equ 0E05h
// bitfield definitions
UEP6_EPSTALL_POSN                        equ 0000h
UEP6_EPSTALL_POSITION                    equ 0000h
UEP6_EPSTALL_SIZE                        equ 0001h
UEP6_EPSTALL_LENGTH                      equ 0001h
UEP6_EPSTALL_MASK                        equ 0001h
UEP6_EPINEN_POSN                         equ 0001h
UEP6_EPINEN_POSITION                     equ 0001h
UEP6_EPINEN_SIZE                         equ 0001h
UEP6_EPINEN_LENGTH                       equ 0001h
UEP6_EPINEN_MASK                         equ 0002h
UEP6_EPOUTEN_POSN                        equ 0002h
UEP6_EPOUTEN_POSITION                    equ 0002h
UEP6_EPOUTEN_SIZE                        equ 0001h
UEP6_EPOUTEN_LENGTH                      equ 0001h
UEP6_EPOUTEN_MASK                        equ 0004h
UEP6_EPCONDIS_POSN                       equ 0003h
UEP6_EPCONDIS_POSITION                   equ 0003h
UEP6_EPCONDIS_SIZE                       equ 0001h
UEP6_EPCONDIS_LENGTH                     equ 0001h
UEP6_EPCONDIS_MASK                       equ 0008h
UEP6_EPHSHK_POSN                         equ 0004h
UEP6_EPHSHK_POSITION                     equ 0004h
UEP6_EPHSHK_SIZE                         equ 0001h
UEP6_EPHSHK_LENGTH                       equ 0001h
UEP6_EPHSHK_MASK                         equ 0010h
UEP6_EP6STALL_POSN                       equ 0000h
UEP6_EP6STALL_POSITION                   equ 0000h
UEP6_EP6STALL_SIZE                       equ 0001h
UEP6_EP6STALL_LENGTH                     equ 0001h
UEP6_EP6STALL_MASK                       equ 0001h
UEP6_EP6INEN_POSN                        equ 0001h
UEP6_EP6INEN_POSITION                    equ 0001h
UEP6_EP6INEN_SIZE                        equ 0001h
UEP6_EP6INEN_LENGTH                      equ 0001h
UEP6_EP6INEN_MASK                        equ 0002h
UEP6_EP6OUTEN_POSN                       equ 0002h
UEP6_EP6OUTEN_POSITION                   equ 0002h
UEP6_EP6OUTEN_SIZE                       equ 0001h
UEP6_EP6OUTEN_LENGTH                     equ 0001h
UEP6_EP6OUTEN_MASK                       equ 0004h
UEP6_EP6CONDIS_POSN                      equ 0003h
UEP6_EP6CONDIS_POSITION                  equ 0003h
UEP6_EP6CONDIS_SIZE                      equ 0001h
UEP6_EP6CONDIS_LENGTH                    equ 0001h
UEP6_EP6CONDIS_MASK                      equ 0008h
UEP6_EP6HSHK_POSN                        equ 0004h
UEP6_EP6HSHK_POSITION                    equ 0004h
UEP6_EP6HSHK_SIZE                        equ 0001h
UEP6_EP6HSHK_LENGTH                      equ 0001h
UEP6_EP6HSHK_MASK                        equ 0010h
UEP6_EPSTALL6_POSN                       equ 0000h
UEP6_EPSTALL6_POSITION                   equ 0000h
UEP6_EPSTALL6_SIZE                       equ 0001h
UEP6_EPSTALL6_LENGTH                     equ 0001h
UEP6_EPSTALL6_MASK                       equ 0001h
UEP6_EPINEN6_POSN                        equ 0001h
UEP6_EPINEN6_POSITION                    equ 0001h
UEP6_EPINEN6_SIZE                        equ 0001h
UEP6_EPINEN6_LENGTH                      equ 0001h
UEP6_EPINEN6_MASK                        equ 0002h
UEP6_EPOUTEN6_POSN                       equ 0002h
UEP6_EPOUTEN6_POSITION                   equ 0002h
UEP6_EPOUTEN6_SIZE                       equ 0001h
UEP6_EPOUTEN6_LENGTH                     equ 0001h
UEP6_EPOUTEN6_MASK                       equ 0004h
UEP6_EPCONDIS6_POSN                      equ 0003h
UEP6_EPCONDIS6_POSITION                  equ 0003h
UEP6_EPCONDIS6_SIZE                      equ 0001h
UEP6_EPCONDIS6_LENGTH                    equ 0001h
UEP6_EPCONDIS6_MASK                      equ 0008h
UEP6_EPHSHK6_POSN                        equ 0004h
UEP6_EPHSHK6_POSITION                    equ 0004h
UEP6_EPHSHK6_SIZE                        equ 0001h
UEP6_EPHSHK6_LENGTH                      equ 0001h
UEP6_EPHSHK6_MASK                        equ 0010h

// Register: UEP7
#define UEP7 UEP7
UEP7                                     equ 0E06h
// bitfield definitions
UEP7_EPSTALL_POSN                        equ 0000h
UEP7_EPSTALL_POSITION                    equ 0000h
UEP7_EPSTALL_SIZE                        equ 0001h
UEP7_EPSTALL_LENGTH                      equ 0001h
UEP7_EPSTALL_MASK                        equ 0001h
UEP7_EPINEN_POSN                         equ 0001h
UEP7_EPINEN_POSITION                     equ 0001h
UEP7_EPINEN_SIZE                         equ 0001h
UEP7_EPINEN_LENGTH                       equ 0001h
UEP7_EPINEN_MASK                         equ 0002h
UEP7_EPOUTEN_POSN                        equ 0002h
UEP7_EPOUTEN_POSITION                    equ 0002h
UEP7_EPOUTEN_SIZE                        equ 0001h
UEP7_EPOUTEN_LENGTH                      equ 0001h
UEP7_EPOUTEN_MASK                        equ 0004h
UEP7_EPCONDIS_POSN                       equ 0003h
UEP7_EPCONDIS_POSITION                   equ 0003h
UEP7_EPCONDIS_SIZE                       equ 0001h
UEP7_EPCONDIS_LENGTH                     equ 0001h
UEP7_EPCONDIS_MASK                       equ 0008h
UEP7_EPHSHK_POSN                         equ 0004h
UEP7_EPHSHK_POSITION                     equ 0004h
UEP7_EPHSHK_SIZE                         equ 0001h
UEP7_EPHSHK_LENGTH                       equ 0001h
UEP7_EPHSHK_MASK                         equ 0010h
UEP7_EP7STALL_POSN                       equ 0000h
UEP7_EP7STALL_POSITION                   equ 0000h
UEP7_EP7STALL_SIZE                       equ 0001h
UEP7_EP7STALL_LENGTH                     equ 0001h
UEP7_EP7STALL_MASK                       equ 0001h
UEP7_EP7INEN_POSN                        equ 0001h
UEP7_EP7INEN_POSITION                    equ 0001h
UEP7_EP7INEN_SIZE                        equ 0001h
UEP7_EP7INEN_LENGTH                      equ 0001h
UEP7_EP7INEN_MASK                        equ 0002h
UEP7_EP7OUTEN_POSN                       equ 0002h
UEP7_EP7OUTEN_POSITION                   equ 0002h
UEP7_EP7OUTEN_SIZE                       equ 0001h
UEP7_EP7OUTEN_LENGTH                     equ 0001h
UEP7_EP7OUTEN_MASK                       equ 0004h
UEP7_EP7CONDIS_POSN                      equ 0003h
UEP7_EP7CONDIS_POSITION                  equ 0003h
UEP7_EP7CONDIS_SIZE                      equ 0001h
UEP7_EP7CONDIS_LENGTH                    equ 0001h
UEP7_EP7CONDIS_MASK                      equ 0008h
UEP7_EP7HSHK_POSN                        equ 0004h
UEP7_EP7HSHK_POSITION                    equ 0004h
UEP7_EP7HSHK_SIZE                        equ 0001h
UEP7_EP7HSHK_LENGTH                      equ 0001h
UEP7_EP7HSHK_MASK                        equ 0010h
UEP7_EPSTALL7_POSN                       equ 0000h
UEP7_EPSTALL7_POSITION                   equ 0000h
UEP7_EPSTALL7_SIZE                       equ 0001h
UEP7_EPSTALL7_LENGTH                     equ 0001h
UEP7_EPSTALL7_MASK                       equ 0001h
UEP7_EPINEN7_POSN                        equ 0001h
UEP7_EPINEN7_POSITION                    equ 0001h
UEP7_EPINEN7_SIZE                        equ 0001h
UEP7_EPINEN7_LENGTH                      equ 0001h
UEP7_EPINEN7_MASK                        equ 0002h
UEP7_EPOUTEN7_POSN                       equ 0002h
UEP7_EPOUTEN7_POSITION                   equ 0002h
UEP7_EPOUTEN7_SIZE                       equ 0001h
UEP7_EPOUTEN7_LENGTH                     equ 0001h
UEP7_EPOUTEN7_MASK                       equ 0004h
UEP7_EPCONDIS7_POSN                      equ 0003h
UEP7_EPCONDIS7_POSITION                  equ 0003h
UEP7_EPCONDIS7_SIZE                      equ 0001h
UEP7_EPCONDIS7_LENGTH                    equ 0001h
UEP7_EPCONDIS7_MASK                      equ 0008h
UEP7_EPHSHK7_POSN                        equ 0004h
UEP7_EPHSHK7_POSITION                    equ 0004h
UEP7_EPHSHK7_SIZE                        equ 0001h
UEP7_EPHSHK7_LENGTH                      equ 0001h
UEP7_EPHSHK7_MASK                        equ 0010h

// Register: UEP8
#define UEP8 UEP8
UEP8                                     equ 0E07h
// bitfield definitions
UEP8_EPSTALL_POSN                        equ 0000h
UEP8_EPSTALL_POSITION                    equ 0000h
UEP8_EPSTALL_SIZE                        equ 0001h
UEP8_EPSTALL_LENGTH                      equ 0001h
UEP8_EPSTALL_MASK                        equ 0001h
UEP8_EPINEN_POSN                         equ 0001h
UEP8_EPINEN_POSITION                     equ 0001h
UEP8_EPINEN_SIZE                         equ 0001h
UEP8_EPINEN_LENGTH                       equ 0001h
UEP8_EPINEN_MASK                         equ 0002h
UEP8_EPOUTEN_POSN                        equ 0002h
UEP8_EPOUTEN_POSITION                    equ 0002h
UEP8_EPOUTEN_SIZE                        equ 0001h
UEP8_EPOUTEN_LENGTH                      equ 0001h
UEP8_EPOUTEN_MASK                        equ 0004h
UEP8_EPCONDIS_POSN                       equ 0003h
UEP8_EPCONDIS_POSITION                   equ 0003h
UEP8_EPCONDIS_SIZE                       equ 0001h
UEP8_EPCONDIS_LENGTH                     equ 0001h
UEP8_EPCONDIS_MASK                       equ 0008h
UEP8_EPHSHK_POSN                         equ 0004h
UEP8_EPHSHK_POSITION                     equ 0004h
UEP8_EPHSHK_SIZE                         equ 0001h
UEP8_EPHSHK_LENGTH                       equ 0001h
UEP8_EPHSHK_MASK                         equ 0010h
UEP8_EPSTALL8_POSN                       equ 0000h
UEP8_EPSTALL8_POSITION                   equ 0000h
UEP8_EPSTALL8_SIZE                       equ 0001h
UEP8_EPSTALL8_LENGTH                     equ 0001h
UEP8_EPSTALL8_MASK                       equ 0001h
UEP8_EPINEN8_POSN                        equ 0001h
UEP8_EPINEN8_POSITION                    equ 0001h
UEP8_EPINEN8_SIZE                        equ 0001h
UEP8_EPINEN8_LENGTH                      equ 0001h
UEP8_EPINEN8_MASK                        equ 0002h
UEP8_EPOUTEN8_POSN                       equ 0002h
UEP8_EPOUTEN8_POSITION                   equ 0002h
UEP8_EPOUTEN8_SIZE                       equ 0001h
UEP8_EPOUTEN8_LENGTH                     equ 0001h
UEP8_EPOUTEN8_MASK                       equ 0004h
UEP8_EPCONDIS8_POSN                      equ 0003h
UEP8_EPCONDIS8_POSITION                  equ 0003h
UEP8_EPCONDIS8_SIZE                      equ 0001h
UEP8_EPCONDIS8_LENGTH                    equ 0001h
UEP8_EPCONDIS8_MASK                      equ 0008h
UEP8_EPHSHK8_POSN                        equ 0004h
UEP8_EPHSHK8_POSITION                    equ 0004h
UEP8_EPHSHK8_SIZE                        equ 0001h
UEP8_EPHSHK8_LENGTH                      equ 0001h
UEP8_EPHSHK8_MASK                        equ 0010h

// Register: UEP9
#define UEP9 UEP9
UEP9                                     equ 0E08h
// bitfield definitions
UEP9_EPSTALL_POSN                        equ 0000h
UEP9_EPSTALL_POSITION                    equ 0000h
UEP9_EPSTALL_SIZE                        equ 0001h
UEP9_EPSTALL_LENGTH                      equ 0001h
UEP9_EPSTALL_MASK                        equ 0001h
UEP9_EPINEN_POSN                         equ 0001h
UEP9_EPINEN_POSITION                     equ 0001h
UEP9_EPINEN_SIZE                         equ 0001h
UEP9_EPINEN_LENGTH                       equ 0001h
UEP9_EPINEN_MASK                         equ 0002h
UEP9_EPOUTEN_POSN                        equ 0002h
UEP9_EPOUTEN_POSITION                    equ 0002h
UEP9_EPOUTEN_SIZE                        equ 0001h
UEP9_EPOUTEN_LENGTH                      equ 0001h
UEP9_EPOUTEN_MASK                        equ 0004h
UEP9_EPCONDIS_POSN                       equ 0003h
UEP9_EPCONDIS_POSITION                   equ 0003h
UEP9_EPCONDIS_SIZE                       equ 0001h
UEP9_EPCONDIS_LENGTH                     equ 0001h
UEP9_EPCONDIS_MASK                       equ 0008h
UEP9_EPHSHK_POSN                         equ 0004h
UEP9_EPHSHK_POSITION                     equ 0004h
UEP9_EPHSHK_SIZE                         equ 0001h
UEP9_EPHSHK_LENGTH                       equ 0001h
UEP9_EPHSHK_MASK                         equ 0010h
UEP9_EPSTALL9_POSN                       equ 0000h
UEP9_EPSTALL9_POSITION                   equ 0000h
UEP9_EPSTALL9_SIZE                       equ 0001h
UEP9_EPSTALL9_LENGTH                     equ 0001h
UEP9_EPSTALL9_MASK                       equ 0001h
UEP9_EPINEN9_POSN                        equ 0001h
UEP9_EPINEN9_POSITION                    equ 0001h
UEP9_EPINEN9_SIZE                        equ 0001h
UEP9_EPINEN9_LENGTH                      equ 0001h
UEP9_EPINEN9_MASK                        equ 0002h
UEP9_EPOUTEN9_POSN                       equ 0002h
UEP9_EPOUTEN9_POSITION                   equ 0002h
UEP9_EPOUTEN9_SIZE                       equ 0001h
UEP9_EPOUTEN9_LENGTH                     equ 0001h
UEP9_EPOUTEN9_MASK                       equ 0004h
UEP9_EPCONDIS9_POSN                      equ 0003h
UEP9_EPCONDIS9_POSITION                  equ 0003h
UEP9_EPCONDIS9_SIZE                      equ 0001h
UEP9_EPCONDIS9_LENGTH                    equ 0001h
UEP9_EPCONDIS9_MASK                      equ 0008h
UEP9_EPHSHK9_POSN                        equ 0004h
UEP9_EPHSHK9_POSITION                    equ 0004h
UEP9_EPHSHK9_SIZE                        equ 0001h
UEP9_EPHSHK9_LENGTH                      equ 0001h
UEP9_EPHSHK9_MASK                        equ 0010h

// Register: UEP10
#define UEP10 UEP10
UEP10                                    equ 0E09h
// bitfield definitions
UEP10_EPSTALL_POSN                       equ 0000h
UEP10_EPSTALL_POSITION                   equ 0000h
UEP10_EPSTALL_SIZE                       equ 0001h
UEP10_EPSTALL_LENGTH                     equ 0001h
UEP10_EPSTALL_MASK                       equ 0001h
UEP10_EPINEN_POSN                        equ 0001h
UEP10_EPINEN_POSITION                    equ 0001h
UEP10_EPINEN_SIZE                        equ 0001h
UEP10_EPINEN_LENGTH                      equ 0001h
UEP10_EPINEN_MASK                        equ 0002h
UEP10_EPOUTEN_POSN                       equ 0002h
UEP10_EPOUTEN_POSITION                   equ 0002h
UEP10_EPOUTEN_SIZE                       equ 0001h
UEP10_EPOUTEN_LENGTH                     equ 0001h
UEP10_EPOUTEN_MASK                       equ 0004h
UEP10_EPCONDIS_POSN                      equ 0003h
UEP10_EPCONDIS_POSITION                  equ 0003h
UEP10_EPCONDIS_SIZE                      equ 0001h
UEP10_EPCONDIS_LENGTH                    equ 0001h
UEP10_EPCONDIS_MASK                      equ 0008h
UEP10_EPHSHK_POSN                        equ 0004h
UEP10_EPHSHK_POSITION                    equ 0004h
UEP10_EPHSHK_SIZE                        equ 0001h
UEP10_EPHSHK_LENGTH                      equ 0001h
UEP10_EPHSHK_MASK                        equ 0010h
UEP10_EPSTALL10_POSN                     equ 0000h
UEP10_EPSTALL10_POSITION                 equ 0000h
UEP10_EPSTALL10_SIZE                     equ 0001h
UEP10_EPSTALL10_LENGTH                   equ 0001h
UEP10_EPSTALL10_MASK                     equ 0001h
UEP10_EPINEN10_POSN                      equ 0001h
UEP10_EPINEN10_POSITION                  equ 0001h
UEP10_EPINEN10_SIZE                      equ 0001h
UEP10_EPINEN10_LENGTH                    equ 0001h
UEP10_EPINEN10_MASK                      equ 0002h
UEP10_EPOUTEN10_POSN                     equ 0002h
UEP10_EPOUTEN10_POSITION                 equ 0002h
UEP10_EPOUTEN10_SIZE                     equ 0001h
UEP10_EPOUTEN10_LENGTH                   equ 0001h
UEP10_EPOUTEN10_MASK                     equ 0004h
UEP10_EPCONDIS10_POSN                    equ 0003h
UEP10_EPCONDIS10_POSITION                equ 0003h
UEP10_EPCONDIS10_SIZE                    equ 0001h
UEP10_EPCONDIS10_LENGTH                  equ 0001h
UEP10_EPCONDIS10_MASK                    equ 0008h
UEP10_EPHSHK10_POSN                      equ 0004h
UEP10_EPHSHK10_POSITION                  equ 0004h
UEP10_EPHSHK10_SIZE                      equ 0001h
UEP10_EPHSHK10_LENGTH                    equ 0001h
UEP10_EPHSHK10_MASK                      equ 0010h

// Register: UEP11
#define UEP11 UEP11
UEP11                                    equ 0E0Ah
// bitfield definitions
UEP11_EPSTALL_POSN                       equ 0000h
UEP11_EPSTALL_POSITION                   equ 0000h
UEP11_EPSTALL_SIZE                       equ 0001h
UEP11_EPSTALL_LENGTH                     equ 0001h
UEP11_EPSTALL_MASK                       equ 0001h
UEP11_EPINEN_POSN                        equ 0001h
UEP11_EPINEN_POSITION                    equ 0001h
UEP11_EPINEN_SIZE                        equ 0001h
UEP11_EPINEN_LENGTH                      equ 0001h
UEP11_EPINEN_MASK                        equ 0002h
UEP11_EPOUTEN_POSN                       equ 0002h
UEP11_EPOUTEN_POSITION                   equ 0002h
UEP11_EPOUTEN_SIZE                       equ 0001h
UEP11_EPOUTEN_LENGTH                     equ 0001h
UEP11_EPOUTEN_MASK                       equ 0004h
UEP11_EPCONDIS_POSN                      equ 0003h
UEP11_EPCONDIS_POSITION                  equ 0003h
UEP11_EPCONDIS_SIZE                      equ 0001h
UEP11_EPCONDIS_LENGTH                    equ 0001h
UEP11_EPCONDIS_MASK                      equ 0008h
UEP11_EPHSHK_POSN                        equ 0004h
UEP11_EPHSHK_POSITION                    equ 0004h
UEP11_EPHSHK_SIZE                        equ 0001h
UEP11_EPHSHK_LENGTH                      equ 0001h
UEP11_EPHSHK_MASK                        equ 0010h
UEP11_EPSTALL11_POSN                     equ 0000h
UEP11_EPSTALL11_POSITION                 equ 0000h
UEP11_EPSTALL11_SIZE                     equ 0001h
UEP11_EPSTALL11_LENGTH                   equ 0001h
UEP11_EPSTALL11_MASK                     equ 0001h
UEP11_EPINEN11_POSN                      equ 0001h
UEP11_EPINEN11_POSITION                  equ 0001h
UEP11_EPINEN11_SIZE                      equ 0001h
UEP11_EPINEN11_LENGTH                    equ 0001h
UEP11_EPINEN11_MASK                      equ 0002h
UEP11_EPOUTEN11_POSN                     equ 0002h
UEP11_EPOUTEN11_POSITION                 equ 0002h
UEP11_EPOUTEN11_SIZE                     equ 0001h
UEP11_EPOUTEN11_LENGTH                   equ 0001h
UEP11_EPOUTEN11_MASK                     equ 0004h
UEP11_EPCONDIS11_POSN                    equ 0003h
UEP11_EPCONDIS11_POSITION                equ 0003h
UEP11_EPCONDIS11_SIZE                    equ 0001h
UEP11_EPCONDIS11_LENGTH                  equ 0001h
UEP11_EPCONDIS11_MASK                    equ 0008h
UEP11_EPHSHK11_POSN                      equ 0004h
UEP11_EPHSHK11_POSITION                  equ 0004h
UEP11_EPHSHK11_SIZE                      equ 0001h
UEP11_EPHSHK11_LENGTH                    equ 0001h
UEP11_EPHSHK11_MASK                      equ 0010h

// Register: UEP12
#define UEP12 UEP12
UEP12                                    equ 0E0Bh
// bitfield definitions
UEP12_EPSTALL_POSN                       equ 0000h
UEP12_EPSTALL_POSITION                   equ 0000h
UEP12_EPSTALL_SIZE                       equ 0001h
UEP12_EPSTALL_LENGTH                     equ 0001h
UEP12_EPSTALL_MASK                       equ 0001h
UEP12_EPINEN_POSN                        equ 0001h
UEP12_EPINEN_POSITION                    equ 0001h
UEP12_EPINEN_SIZE                        equ 0001h
UEP12_EPINEN_LENGTH                      equ 0001h
UEP12_EPINEN_MASK                        equ 0002h
UEP12_EPOUTEN_POSN                       equ 0002h
UEP12_EPOUTEN_POSITION                   equ 0002h
UEP12_EPOUTEN_SIZE                       equ 0001h
UEP12_EPOUTEN_LENGTH                     equ 0001h
UEP12_EPOUTEN_MASK                       equ 0004h
UEP12_EPCONDIS_POSN                      equ 0003h
UEP12_EPCONDIS_POSITION                  equ 0003h
UEP12_EPCONDIS_SIZE                      equ 0001h
UEP12_EPCONDIS_LENGTH                    equ 0001h
UEP12_EPCONDIS_MASK                      equ 0008h
UEP12_EPHSHK_POSN                        equ 0004h
UEP12_EPHSHK_POSITION                    equ 0004h
UEP12_EPHSHK_SIZE                        equ 0001h
UEP12_EPHSHK_LENGTH                      equ 0001h
UEP12_EPHSHK_MASK                        equ 0010h
UEP12_EPSTALL12_POSN                     equ 0000h
UEP12_EPSTALL12_POSITION                 equ 0000h
UEP12_EPSTALL12_SIZE                     equ 0001h
UEP12_EPSTALL12_LENGTH                   equ 0001h
UEP12_EPSTALL12_MASK                     equ 0001h
UEP12_EPINEN12_POSN                      equ 0001h
UEP12_EPINEN12_POSITION                  equ 0001h
UEP12_EPINEN12_SIZE                      equ 0001h
UEP12_EPINEN12_LENGTH                    equ 0001h
UEP12_EPINEN12_MASK                      equ 0002h
UEP12_EPOUTEN12_POSN                     equ 0002h
UEP12_EPOUTEN12_POSITION                 equ 0002h
UEP12_EPOUTEN12_SIZE                     equ 0001h
UEP12_EPOUTEN12_LENGTH                   equ 0001h
UEP12_EPOUTEN12_MASK                     equ 0004h
UEP12_EPCONDIS12_POSN                    equ 0003h
UEP12_EPCONDIS12_POSITION                equ 0003h
UEP12_EPCONDIS12_SIZE                    equ 0001h
UEP12_EPCONDIS12_LENGTH                  equ 0001h
UEP12_EPCONDIS12_MASK                    equ 0008h
UEP12_EPHSHK12_POSN                      equ 0004h
UEP12_EPHSHK12_POSITION                  equ 0004h
UEP12_EPHSHK12_SIZE                      equ 0001h
UEP12_EPHSHK12_LENGTH                    equ 0001h
UEP12_EPHSHK12_MASK                      equ 0010h

// Register: UEP13
#define UEP13 UEP13
UEP13                                    equ 0E0Ch
// bitfield definitions
UEP13_EPSTALL_POSN                       equ 0000h
UEP13_EPSTALL_POSITION                   equ 0000h
UEP13_EPSTALL_SIZE                       equ 0001h
UEP13_EPSTALL_LENGTH                     equ 0001h
UEP13_EPSTALL_MASK                       equ 0001h
UEP13_EPINEN_POSN                        equ 0001h
UEP13_EPINEN_POSITION                    equ 0001h
UEP13_EPINEN_SIZE                        equ 0001h
UEP13_EPINEN_LENGTH                      equ 0001h
UEP13_EPINEN_MASK                        equ 0002h
UEP13_EPOUTEN_POSN                       equ 0002h
UEP13_EPOUTEN_POSITION                   equ 0002h
UEP13_EPOUTEN_SIZE                       equ 0001h
UEP13_EPOUTEN_LENGTH                     equ 0001h
UEP13_EPOUTEN_MASK                       equ 0004h
UEP13_EPCONDIS_POSN                      equ 0003h
UEP13_EPCONDIS_POSITION                  equ 0003h
UEP13_EPCONDIS_SIZE                      equ 0001h
UEP13_EPCONDIS_LENGTH                    equ 0001h
UEP13_EPCONDIS_MASK                      equ 0008h
UEP13_EPHSHK_POSN                        equ 0004h
UEP13_EPHSHK_POSITION                    equ 0004h
UEP13_EPHSHK_SIZE                        equ 0001h
UEP13_EPHSHK_LENGTH                      equ 0001h
UEP13_EPHSHK_MASK                        equ 0010h
UEP13_EPSTALL13_POSN                     equ 0000h
UEP13_EPSTALL13_POSITION                 equ 0000h
UEP13_EPSTALL13_SIZE                     equ 0001h
UEP13_EPSTALL13_LENGTH                   equ 0001h
UEP13_EPSTALL13_MASK                     equ 0001h
UEP13_EPINEN13_POSN                      equ 0001h
UEP13_EPINEN13_POSITION                  equ 0001h
UEP13_EPINEN13_SIZE                      equ 0001h
UEP13_EPINEN13_LENGTH                    equ 0001h
UEP13_EPINEN13_MASK                      equ 0002h
UEP13_EPOUTEN13_POSN                     equ 0002h
UEP13_EPOUTEN13_POSITION                 equ 0002h
UEP13_EPOUTEN13_SIZE                     equ 0001h
UEP13_EPOUTEN13_LENGTH                   equ 0001h
UEP13_EPOUTEN13_MASK                     equ 0004h
UEP13_EPCONDIS13_POSN                    equ 0003h
UEP13_EPCONDIS13_POSITION                equ 0003h
UEP13_EPCONDIS13_SIZE                    equ 0001h
UEP13_EPCONDIS13_LENGTH                  equ 0001h
UEP13_EPCONDIS13_MASK                    equ 0008h
UEP13_EPHSHK13_POSN                      equ 0004h
UEP13_EPHSHK13_POSITION                  equ 0004h
UEP13_EPHSHK13_SIZE                      equ 0001h
UEP13_EPHSHK13_LENGTH                    equ 0001h
UEP13_EPHSHK13_MASK                      equ 0010h

// Register: UEP14
#define UEP14 UEP14
UEP14                                    equ 0E0Dh
// bitfield definitions
UEP14_EPSTALL_POSN                       equ 0000h
UEP14_EPSTALL_POSITION                   equ 0000h
UEP14_EPSTALL_SIZE                       equ 0001h
UEP14_EPSTALL_LENGTH                     equ 0001h
UEP14_EPSTALL_MASK                       equ 0001h
UEP14_EPINEN_POSN                        equ 0001h
UEP14_EPINEN_POSITION                    equ 0001h
UEP14_EPINEN_SIZE                        equ 0001h
UEP14_EPINEN_LENGTH                      equ 0001h
UEP14_EPINEN_MASK                        equ 0002h
UEP14_EPOUTEN_POSN                       equ 0002h
UEP14_EPOUTEN_POSITION                   equ 0002h
UEP14_EPOUTEN_SIZE                       equ 0001h
UEP14_EPOUTEN_LENGTH                     equ 0001h
UEP14_EPOUTEN_MASK                       equ 0004h
UEP14_EPCONDIS_POSN                      equ 0003h
UEP14_EPCONDIS_POSITION                  equ 0003h
UEP14_EPCONDIS_SIZE                      equ 0001h
UEP14_EPCONDIS_LENGTH                    equ 0001h
UEP14_EPCONDIS_MASK                      equ 0008h
UEP14_EPHSHK_POSN                        equ 0004h
UEP14_EPHSHK_POSITION                    equ 0004h
UEP14_EPHSHK_SIZE                        equ 0001h
UEP14_EPHSHK_LENGTH                      equ 0001h
UEP14_EPHSHK_MASK                        equ 0010h
UEP14_EPSTALL14_POSN                     equ 0000h
UEP14_EPSTALL14_POSITION                 equ 0000h
UEP14_EPSTALL14_SIZE                     equ 0001h
UEP14_EPSTALL14_LENGTH                   equ 0001h
UEP14_EPSTALL14_MASK                     equ 0001h
UEP14_EPINEN14_POSN                      equ 0001h
UEP14_EPINEN14_POSITION                  equ 0001h
UEP14_EPINEN14_SIZE                      equ 0001h
UEP14_EPINEN14_LENGTH                    equ 0001h
UEP14_EPINEN14_MASK                      equ 0002h
UEP14_EPOUTEN14_POSN                     equ 0002h
UEP14_EPOUTEN14_POSITION                 equ 0002h
UEP14_EPOUTEN14_SIZE                     equ 0001h
UEP14_EPOUTEN14_LENGTH                   equ 0001h
UEP14_EPOUTEN14_MASK                     equ 0004h
UEP14_EPCONDIS14_POSN                    equ 0003h
UEP14_EPCONDIS14_POSITION                equ 0003h
UEP14_EPCONDIS14_SIZE                    equ 0001h
UEP14_EPCONDIS14_LENGTH                  equ 0001h
UEP14_EPCONDIS14_MASK                    equ 0008h
UEP14_EPHSHK14_POSN                      equ 0004h
UEP14_EPHSHK14_POSITION                  equ 0004h
UEP14_EPHSHK14_SIZE                      equ 0001h
UEP14_EPHSHK14_LENGTH                    equ 0001h
UEP14_EPHSHK14_MASK                      equ 0010h

// Register: UEP15
#define UEP15 UEP15
UEP15                                    equ 0E0Eh
// bitfield definitions
UEP15_EPSTALL_POSN                       equ 0000h
UEP15_EPSTALL_POSITION                   equ 0000h
UEP15_EPSTALL_SIZE                       equ 0001h
UEP15_EPSTALL_LENGTH                     equ 0001h
UEP15_EPSTALL_MASK                       equ 0001h
UEP15_EPINEN_POSN                        equ 0001h
UEP15_EPINEN_POSITION                    equ 0001h
UEP15_EPINEN_SIZE                        equ 0001h
UEP15_EPINEN_LENGTH                      equ 0001h
UEP15_EPINEN_MASK                        equ 0002h
UEP15_EPOUTEN_POSN                       equ 0002h
UEP15_EPOUTEN_POSITION                   equ 0002h
UEP15_EPOUTEN_SIZE                       equ 0001h
UEP15_EPOUTEN_LENGTH                     equ 0001h
UEP15_EPOUTEN_MASK                       equ 0004h
UEP15_EPCONDIS_POSN                      equ 0003h
UEP15_EPCONDIS_POSITION                  equ 0003h
UEP15_EPCONDIS_SIZE                      equ 0001h
UEP15_EPCONDIS_LENGTH                    equ 0001h
UEP15_EPCONDIS_MASK                      equ 0008h
UEP15_EPHSHK_POSN                        equ 0004h
UEP15_EPHSHK_POSITION                    equ 0004h
UEP15_EPHSHK_SIZE                        equ 0001h
UEP15_EPHSHK_LENGTH                      equ 0001h
UEP15_EPHSHK_MASK                        equ 0010h
UEP15_EPSTALL15_POSN                     equ 0000h
UEP15_EPSTALL15_POSITION                 equ 0000h
UEP15_EPSTALL15_SIZE                     equ 0001h
UEP15_EPSTALL15_LENGTH                   equ 0001h
UEP15_EPSTALL15_MASK                     equ 0001h
UEP15_EPINEN15_POSN                      equ 0001h
UEP15_EPINEN15_POSITION                  equ 0001h
UEP15_EPINEN15_SIZE                      equ 0001h
UEP15_EPINEN15_LENGTH                    equ 0001h
UEP15_EPINEN15_MASK                      equ 0002h
UEP15_EPOUTEN15_POSN                     equ 0002h
UEP15_EPOUTEN15_POSITION                 equ 0002h
UEP15_EPOUTEN15_SIZE                     equ 0001h
UEP15_EPOUTEN15_LENGTH                   equ 0001h
UEP15_EPOUTEN15_MASK                     equ 0004h
UEP15_EPCONDIS15_POSN                    equ 0003h
UEP15_EPCONDIS15_POSITION                equ 0003h
UEP15_EPCONDIS15_SIZE                    equ 0001h
UEP15_EPCONDIS15_LENGTH                  equ 0001h
UEP15_EPCONDIS15_MASK                    equ 0008h
UEP15_EPHSHK15_POSN                      equ 0004h
UEP15_EPHSHK15_POSITION                  equ 0004h
UEP15_EPHSHK15_SIZE                      equ 0001h
UEP15_EPHSHK15_LENGTH                    equ 0001h
UEP15_EPHSHK15_MASK                      equ 0010h

// Register: UEIE
#define UEIE UEIE
UEIE                                     equ 0E0Fh
// bitfield definitions
UEIE_PIDEE_POSN                          equ 0000h
UEIE_PIDEE_POSITION                      equ 0000h
UEIE_PIDEE_SIZE                          equ 0001h
UEIE_PIDEE_LENGTH                        equ 0001h
UEIE_PIDEE_MASK                          equ 0001h
UEIE_CRC5EE_POSN                         equ 0001h
UEIE_CRC5EE_POSITION                     equ 0001h
UEIE_CRC5EE_SIZE                         equ 0001h
UEIE_CRC5EE_LENGTH                       equ 0001h
UEIE_CRC5EE_MASK                         equ 0002h
UEIE_CRC16EE_POSN                        equ 0002h
UEIE_CRC16EE_POSITION                    equ 0002h
UEIE_CRC16EE_SIZE                        equ 0001h
UEIE_CRC16EE_LENGTH                      equ 0001h
UEIE_CRC16EE_MASK                        equ 0004h
UEIE_DFN8EE_POSN                         equ 0003h
UEIE_DFN8EE_POSITION                     equ 0003h
UEIE_DFN8EE_SIZE                         equ 0001h
UEIE_DFN8EE_LENGTH                       equ 0001h
UEIE_DFN8EE_MASK                         equ 0008h
UEIE_BTOEE_POSN                          equ 0004h
UEIE_BTOEE_POSITION                      equ 0004h
UEIE_BTOEE_SIZE                          equ 0001h
UEIE_BTOEE_LENGTH                        equ 0001h
UEIE_BTOEE_MASK                          equ 0010h
UEIE_BTSEE_POSN                          equ 0007h
UEIE_BTSEE_POSITION                      equ 0007h
UEIE_BTSEE_SIZE                          equ 0001h
UEIE_BTSEE_LENGTH                        equ 0001h
UEIE_BTSEE_MASK                          equ 0080h

// Register: UIE
#define UIE UIE
UIE                                      equ 0E10h
// bitfield definitions
UIE_URSTIE_POSN                          equ 0000h
UIE_URSTIE_POSITION                      equ 0000h
UIE_URSTIE_SIZE                          equ 0001h
UIE_URSTIE_LENGTH                        equ 0001h
UIE_URSTIE_MASK                          equ 0001h
UIE_UERRIE_POSN                          equ 0001h
UIE_UERRIE_POSITION                      equ 0001h
UIE_UERRIE_SIZE                          equ 0001h
UIE_UERRIE_LENGTH                        equ 0001h
UIE_UERRIE_MASK                          equ 0002h
UIE_ACTVIE_POSN                          equ 0002h
UIE_ACTVIE_POSITION                      equ 0002h
UIE_ACTVIE_SIZE                          equ 0001h
UIE_ACTVIE_LENGTH                        equ 0001h
UIE_ACTVIE_MASK                          equ 0004h
UIE_TRNIE_POSN                           equ 0003h
UIE_TRNIE_POSITION                       equ 0003h
UIE_TRNIE_SIZE                           equ 0001h
UIE_TRNIE_LENGTH                         equ 0001h
UIE_TRNIE_MASK                           equ 0008h
UIE_IDLEIE_POSN                          equ 0004h
UIE_IDLEIE_POSITION                      equ 0004h
UIE_IDLEIE_SIZE                          equ 0001h
UIE_IDLEIE_LENGTH                        equ 0001h
UIE_IDLEIE_MASK                          equ 0010h
UIE_STALLIE_POSN                         equ 0005h
UIE_STALLIE_POSITION                     equ 0005h
UIE_STALLIE_SIZE                         equ 0001h
UIE_STALLIE_LENGTH                       equ 0001h
UIE_STALLIE_MASK                         equ 0020h
UIE_SOFIE_POSN                           equ 0006h
UIE_SOFIE_POSITION                       equ 0006h
UIE_SOFIE_SIZE                           equ 0001h
UIE_SOFIE_LENGTH                         equ 0001h
UIE_SOFIE_MASK                           equ 0040h

// Register: UCFG
#define UCFG UCFG
UCFG                                     equ 0E11h
// bitfield definitions
UCFG_PPB0_POSN                           equ 0000h
UCFG_PPB0_POSITION                       equ 0000h
UCFG_PPB0_SIZE                           equ 0001h
UCFG_PPB0_LENGTH                         equ 0001h
UCFG_PPB0_MASK                           equ 0001h
UCFG_PPB1_POSN                           equ 0001h
UCFG_PPB1_POSITION                       equ 0001h
UCFG_PPB1_SIZE                           equ 0001h
UCFG_PPB1_LENGTH                         equ 0001h
UCFG_PPB1_MASK                           equ 0002h
UCFG_FSEN_POSN                           equ 0002h
UCFG_FSEN_POSITION                       equ 0002h
UCFG_FSEN_SIZE                           equ 0001h
UCFG_FSEN_LENGTH                         equ 0001h
UCFG_FSEN_MASK                           equ 0004h
UCFG_UTRDIS_POSN                         equ 0003h
UCFG_UTRDIS_POSITION                     equ 0003h
UCFG_UTRDIS_SIZE                         equ 0001h
UCFG_UTRDIS_LENGTH                       equ 0001h
UCFG_UTRDIS_MASK                         equ 0008h
UCFG_UPUEN_POSN                          equ 0004h
UCFG_UPUEN_POSITION                      equ 0004h
UCFG_UPUEN_SIZE                          equ 0001h
UCFG_UPUEN_LENGTH                        equ 0001h
UCFG_UPUEN_MASK                          equ 0010h
UCFG_UOEMON_POSN                         equ 0006h
UCFG_UOEMON_POSITION                     equ 0006h
UCFG_UOEMON_SIZE                         equ 0001h
UCFG_UOEMON_LENGTH                       equ 0001h
UCFG_UOEMON_MASK                         equ 0040h
UCFG_UTEYE_POSN                          equ 0007h
UCFG_UTEYE_POSITION                      equ 0007h
UCFG_UTEYE_SIZE                          equ 0001h
UCFG_UTEYE_LENGTH                        equ 0001h
UCFG_UTEYE_MASK                          equ 0080h
UCFG_UPP0_POSN                           equ 0000h
UCFG_UPP0_POSITION                       equ 0000h
UCFG_UPP0_SIZE                           equ 0001h
UCFG_UPP0_LENGTH                         equ 0001h
UCFG_UPP0_MASK                           equ 0001h
UCFG_UPP1_POSN                           equ 0001h
UCFG_UPP1_POSITION                       equ 0001h
UCFG_UPP1_SIZE                           equ 0001h
UCFG_UPP1_LENGTH                         equ 0001h
UCFG_UPP1_MASK                           equ 0002h

// Register: RPOR0_1
#define RPOR0_1 RPOR0_1
RPOR0_1                                  equ 0E12h
// bitfield definitions
RPOR0_1_RPO0R_POSN                       equ 0000h
RPOR0_1_RPO0R_POSITION                   equ 0000h
RPOR0_1_RPO0R_SIZE                       equ 0004h
RPOR0_1_RPO0R_LENGTH                     equ 0004h
RPOR0_1_RPO0R_MASK                       equ 000Fh
RPOR0_1_RPO1R_POSN                       equ 0004h
RPOR0_1_RPO1R_POSITION                   equ 0004h
RPOR0_1_RPO1R_SIZE                       equ 0004h
RPOR0_1_RPO1R_LENGTH                     equ 0004h
RPOR0_1_RPO1R_MASK                       equ 00F0h
RPOR0_1_RPO0R0_POSN                      equ 0000h
RPOR0_1_RPO0R0_POSITION                  equ 0000h
RPOR0_1_RPO0R0_SIZE                      equ 0001h
RPOR0_1_RPO0R0_LENGTH                    equ 0001h
RPOR0_1_RPO0R0_MASK                      equ 0001h
RPOR0_1_RPO0R1_POSN                      equ 0001h
RPOR0_1_RPO0R1_POSITION                  equ 0001h
RPOR0_1_RPO0R1_SIZE                      equ 0001h
RPOR0_1_RPO0R1_LENGTH                    equ 0001h
RPOR0_1_RPO0R1_MASK                      equ 0002h
RPOR0_1_RPO0R2_POSN                      equ 0002h
RPOR0_1_RPO0R2_POSITION                  equ 0002h
RPOR0_1_RPO0R2_SIZE                      equ 0001h
RPOR0_1_RPO0R2_LENGTH                    equ 0001h
RPOR0_1_RPO0R2_MASK                      equ 0004h
RPOR0_1_RPO0R3_POSN                      equ 0003h
RPOR0_1_RPO0R3_POSITION                  equ 0003h
RPOR0_1_RPO0R3_SIZE                      equ 0001h
RPOR0_1_RPO0R3_LENGTH                    equ 0001h
RPOR0_1_RPO0R3_MASK                      equ 0008h
RPOR0_1_RPO1R0_POSN                      equ 0004h
RPOR0_1_RPO1R0_POSITION                  equ 0004h
RPOR0_1_RPO1R0_SIZE                      equ 0001h
RPOR0_1_RPO1R0_LENGTH                    equ 0001h
RPOR0_1_RPO1R0_MASK                      equ 0010h
RPOR0_1_RPO1R1_POSN                      equ 0005h
RPOR0_1_RPO1R1_POSITION                  equ 0005h
RPOR0_1_RPO1R1_SIZE                      equ 0001h
RPOR0_1_RPO1R1_LENGTH                    equ 0001h
RPOR0_1_RPO1R1_MASK                      equ 0020h
RPOR0_1_RPO1R2_POSN                      equ 0006h
RPOR0_1_RPO1R2_POSITION                  equ 0006h
RPOR0_1_RPO1R2_SIZE                      equ 0001h
RPOR0_1_RPO1R2_LENGTH                    equ 0001h
RPOR0_1_RPO1R2_MASK                      equ 0040h
RPOR0_1_RPO1R3_POSN                      equ 0007h
RPOR0_1_RPO1R3_POSITION                  equ 0007h
RPOR0_1_RPO1R3_SIZE                      equ 0001h
RPOR0_1_RPO1R3_LENGTH                    equ 0001h
RPOR0_1_RPO1R3_MASK                      equ 0080h

// Register: RPOR2_3
#define RPOR2_3 RPOR2_3
RPOR2_3                                  equ 0E13h
// bitfield definitions
RPOR2_3_RPO2R_POSN                       equ 0000h
RPOR2_3_RPO2R_POSITION                   equ 0000h
RPOR2_3_RPO2R_SIZE                       equ 0004h
RPOR2_3_RPO2R_LENGTH                     equ 0004h
RPOR2_3_RPO2R_MASK                       equ 000Fh
RPOR2_3_RPO3R_POSN                       equ 0004h
RPOR2_3_RPO3R_POSITION                   equ 0004h
RPOR2_3_RPO3R_SIZE                       equ 0004h
RPOR2_3_RPO3R_LENGTH                     equ 0004h
RPOR2_3_RPO3R_MASK                       equ 00F0h
RPOR2_3_RPO2R0_POSN                      equ 0000h
RPOR2_3_RPO2R0_POSITION                  equ 0000h
RPOR2_3_RPO2R0_SIZE                      equ 0001h
RPOR2_3_RPO2R0_LENGTH                    equ 0001h
RPOR2_3_RPO2R0_MASK                      equ 0001h
RPOR2_3_RPO2R1_POSN                      equ 0001h
RPOR2_3_RPO2R1_POSITION                  equ 0001h
RPOR2_3_RPO2R1_SIZE                      equ 0001h
RPOR2_3_RPO2R1_LENGTH                    equ 0001h
RPOR2_3_RPO2R1_MASK                      equ 0002h
RPOR2_3_RPO2R2_POSN                      equ 0002h
RPOR2_3_RPO2R2_POSITION                  equ 0002h
RPOR2_3_RPO2R2_SIZE                      equ 0001h
RPOR2_3_RPO2R2_LENGTH                    equ 0001h
RPOR2_3_RPO2R2_MASK                      equ 0004h
RPOR2_3_RPO2R3_POSN                      equ 0003h
RPOR2_3_RPO2R3_POSITION                  equ 0003h
RPOR2_3_RPO2R3_SIZE                      equ 0001h
RPOR2_3_RPO2R3_LENGTH                    equ 0001h
RPOR2_3_RPO2R3_MASK                      equ 0008h
RPOR2_3_RPO3R0_POSN                      equ 0004h
RPOR2_3_RPO3R0_POSITION                  equ 0004h
RPOR2_3_RPO3R0_SIZE                      equ 0001h
RPOR2_3_RPO3R0_LENGTH                    equ 0001h
RPOR2_3_RPO3R0_MASK                      equ 0010h
RPOR2_3_RPO3R1_POSN                      equ 0005h
RPOR2_3_RPO3R1_POSITION                  equ 0005h
RPOR2_3_RPO3R1_SIZE                      equ 0001h
RPOR2_3_RPO3R1_LENGTH                    equ 0001h
RPOR2_3_RPO3R1_MASK                      equ 0020h
RPOR2_3_RPO3R2_POSN                      equ 0006h
RPOR2_3_RPO3R2_POSITION                  equ 0006h
RPOR2_3_RPO3R2_SIZE                      equ 0001h
RPOR2_3_RPO3R2_LENGTH                    equ 0001h
RPOR2_3_RPO3R2_MASK                      equ 0040h
RPOR2_3_RPO3R3_POSN                      equ 0007h
RPOR2_3_RPO3R3_POSITION                  equ 0007h
RPOR2_3_RPO3R3_SIZE                      equ 0001h
RPOR2_3_RPO3R3_LENGTH                    equ 0001h
RPOR2_3_RPO3R3_MASK                      equ 0080h

// Register: RPOR4_5
#define RPOR4_5 RPOR4_5
RPOR4_5                                  equ 0E14h
// bitfield definitions
RPOR4_5_RPO4R_POSN                       equ 0000h
RPOR4_5_RPO4R_POSITION                   equ 0000h
RPOR4_5_RPO4R_SIZE                       equ 0004h
RPOR4_5_RPO4R_LENGTH                     equ 0004h
RPOR4_5_RPO4R_MASK                       equ 000Fh
RPOR4_5_RPO5R_POSN                       equ 0004h
RPOR4_5_RPO5R_POSITION                   equ 0004h
RPOR4_5_RPO5R_SIZE                       equ 0004h
RPOR4_5_RPO5R_LENGTH                     equ 0004h
RPOR4_5_RPO5R_MASK                       equ 00F0h
RPOR4_5_RPO4R0_POSN                      equ 0000h
RPOR4_5_RPO4R0_POSITION                  equ 0000h
RPOR4_5_RPO4R0_SIZE                      equ 0001h
RPOR4_5_RPO4R0_LENGTH                    equ 0001h
RPOR4_5_RPO4R0_MASK                      equ 0001h
RPOR4_5_RPO4R1_POSN                      equ 0001h
RPOR4_5_RPO4R1_POSITION                  equ 0001h
RPOR4_5_RPO4R1_SIZE                      equ 0001h
RPOR4_5_RPO4R1_LENGTH                    equ 0001h
RPOR4_5_RPO4R1_MASK                      equ 0002h
RPOR4_5_RPO4R2_POSN                      equ 0002h
RPOR4_5_RPO4R2_POSITION                  equ 0002h
RPOR4_5_RPO4R2_SIZE                      equ 0001h
RPOR4_5_RPO4R2_LENGTH                    equ 0001h
RPOR4_5_RPO4R2_MASK                      equ 0004h
RPOR4_5_RPO4R3_POSN                      equ 0003h
RPOR4_5_RPO4R3_POSITION                  equ 0003h
RPOR4_5_RPO4R3_SIZE                      equ 0001h
RPOR4_5_RPO4R3_LENGTH                    equ 0001h
RPOR4_5_RPO4R3_MASK                      equ 0008h
RPOR4_5_RPO5R0_POSN                      equ 0004h
RPOR4_5_RPO5R0_POSITION                  equ 0004h
RPOR4_5_RPO5R0_SIZE                      equ 0001h
RPOR4_5_RPO5R0_LENGTH                    equ 0001h
RPOR4_5_RPO5R0_MASK                      equ 0010h
RPOR4_5_RPO5R1_POSN                      equ 0005h
RPOR4_5_RPO5R1_POSITION                  equ 0005h
RPOR4_5_RPO5R1_SIZE                      equ 0001h
RPOR4_5_RPO5R1_LENGTH                    equ 0001h
RPOR4_5_RPO5R1_MASK                      equ 0020h
RPOR4_5_RPO5R2_POSN                      equ 0006h
RPOR4_5_RPO5R2_POSITION                  equ 0006h
RPOR4_5_RPO5R2_SIZE                      equ 0001h
RPOR4_5_RPO5R2_LENGTH                    equ 0001h
RPOR4_5_RPO5R2_MASK                      equ 0040h
RPOR4_5_RPO5R3_POSN                      equ 0007h
RPOR4_5_RPO5R3_POSITION                  equ 0007h
RPOR4_5_RPO5R3_SIZE                      equ 0001h
RPOR4_5_RPO5R3_LENGTH                    equ 0001h
RPOR4_5_RPO5R3_MASK                      equ 0080h

// Register: RPOR6_7
#define RPOR6_7 RPOR6_7
RPOR6_7                                  equ 0E15h
// bitfield definitions
RPOR6_7_RPO6R_POSN                       equ 0000h
RPOR6_7_RPO6R_POSITION                   equ 0000h
RPOR6_7_RPO6R_SIZE                       equ 0004h
RPOR6_7_RPO6R_LENGTH                     equ 0004h
RPOR6_7_RPO6R_MASK                       equ 000Fh
RPOR6_7_RPO7R_POSN                       equ 0004h
RPOR6_7_RPO7R_POSITION                   equ 0004h
RPOR6_7_RPO7R_SIZE                       equ 0004h
RPOR6_7_RPO7R_LENGTH                     equ 0004h
RPOR6_7_RPO7R_MASK                       equ 00F0h
RPOR6_7_RPO6R0_POSN                      equ 0000h
RPOR6_7_RPO6R0_POSITION                  equ 0000h
RPOR6_7_RPO6R0_SIZE                      equ 0001h
RPOR6_7_RPO6R0_LENGTH                    equ 0001h
RPOR6_7_RPO6R0_MASK                      equ 0001h
RPOR6_7_RPO6R1_POSN                      equ 0001h
RPOR6_7_RPO6R1_POSITION                  equ 0001h
RPOR6_7_RPO6R1_SIZE                      equ 0001h
RPOR6_7_RPO6R1_LENGTH                    equ 0001h
RPOR6_7_RPO6R1_MASK                      equ 0002h
RPOR6_7_RPO6R2_POSN                      equ 0002h
RPOR6_7_RPO6R2_POSITION                  equ 0002h
RPOR6_7_RPO6R2_SIZE                      equ 0001h
RPOR6_7_RPO6R2_LENGTH                    equ 0001h
RPOR6_7_RPO6R2_MASK                      equ 0004h
RPOR6_7_RPO6R3_POSN                      equ 0003h
RPOR6_7_RPO6R3_POSITION                  equ 0003h
RPOR6_7_RPO6R3_SIZE                      equ 0001h
RPOR6_7_RPO6R3_LENGTH                    equ 0001h
RPOR6_7_RPO6R3_MASK                      equ 0008h
RPOR6_7_RPO7R0_POSN                      equ 0004h
RPOR6_7_RPO7R0_POSITION                  equ 0004h
RPOR6_7_RPO7R0_SIZE                      equ 0001h
RPOR6_7_RPO7R0_LENGTH                    equ 0001h
RPOR6_7_RPO7R0_MASK                      equ 0010h
RPOR6_7_RPO7R1_POSN                      equ 0005h
RPOR6_7_RPO7R1_POSITION                  equ 0005h
RPOR6_7_RPO7R1_SIZE                      equ 0001h
RPOR6_7_RPO7R1_LENGTH                    equ 0001h
RPOR6_7_RPO7R1_MASK                      equ 0020h
RPOR6_7_RPO7R2_POSN                      equ 0006h
RPOR6_7_RPO7R2_POSITION                  equ 0006h
RPOR6_7_RPO7R2_SIZE                      equ 0001h
RPOR6_7_RPO7R2_LENGTH                    equ 0001h
RPOR6_7_RPO7R2_MASK                      equ 0040h
RPOR6_7_RPO7R3_POSN                      equ 0007h
RPOR6_7_RPO7R3_POSITION                  equ 0007h
RPOR6_7_RPO7R3_SIZE                      equ 0001h
RPOR6_7_RPO7R3_LENGTH                    equ 0001h
RPOR6_7_RPO7R3_MASK                      equ 0080h

// Register: RPOR8_9
#define RPOR8_9 RPOR8_9
RPOR8_9                                  equ 0E16h
// bitfield definitions
RPOR8_9_RPO8R_POSN                       equ 0000h
RPOR8_9_RPO8R_POSITION                   equ 0000h
RPOR8_9_RPO8R_SIZE                       equ 0004h
RPOR8_9_RPO8R_LENGTH                     equ 0004h
RPOR8_9_RPO8R_MASK                       equ 000Fh
RPOR8_9_RPO9R_POSN                       equ 0004h
RPOR8_9_RPO9R_POSITION                   equ 0004h
RPOR8_9_RPO9R_SIZE                       equ 0004h
RPOR8_9_RPO9R_LENGTH                     equ 0004h
RPOR8_9_RPO9R_MASK                       equ 00F0h
RPOR8_9_RPO8R0_POSN                      equ 0000h
RPOR8_9_RPO8R0_POSITION                  equ 0000h
RPOR8_9_RPO8R0_SIZE                      equ 0001h
RPOR8_9_RPO8R0_LENGTH                    equ 0001h
RPOR8_9_RPO8R0_MASK                      equ 0001h
RPOR8_9_RPO8R1_POSN                      equ 0001h
RPOR8_9_RPO8R1_POSITION                  equ 0001h
RPOR8_9_RPO8R1_SIZE                      equ 0001h
RPOR8_9_RPO8R1_LENGTH                    equ 0001h
RPOR8_9_RPO8R1_MASK                      equ 0002h
RPOR8_9_RPO8R2_POSN                      equ 0002h
RPOR8_9_RPO8R2_POSITION                  equ 0002h
RPOR8_9_RPO8R2_SIZE                      equ 0001h
RPOR8_9_RPO8R2_LENGTH                    equ 0001h
RPOR8_9_RPO8R2_MASK                      equ 0004h
RPOR8_9_RPO8R3_POSN                      equ 0003h
RPOR8_9_RPO8R3_POSITION                  equ 0003h
RPOR8_9_RPO8R3_SIZE                      equ 0001h
RPOR8_9_RPO8R3_LENGTH                    equ 0001h
RPOR8_9_RPO8R3_MASK                      equ 0008h
RPOR8_9_RPO9R0_POSN                      equ 0004h
RPOR8_9_RPO9R0_POSITION                  equ 0004h
RPOR8_9_RPO9R0_SIZE                      equ 0001h
RPOR8_9_RPO9R0_LENGTH                    equ 0001h
RPOR8_9_RPO9R0_MASK                      equ 0010h
RPOR8_9_RPO9R1_POSN                      equ 0005h
RPOR8_9_RPO9R1_POSITION                  equ 0005h
RPOR8_9_RPO9R1_SIZE                      equ 0001h
RPOR8_9_RPO9R1_LENGTH                    equ 0001h
RPOR8_9_RPO9R1_MASK                      equ 0020h
RPOR8_9_RPO9R2_POSN                      equ 0006h
RPOR8_9_RPO9R2_POSITION                  equ 0006h
RPOR8_9_RPO9R2_SIZE                      equ 0001h
RPOR8_9_RPO9R2_LENGTH                    equ 0001h
RPOR8_9_RPO9R2_MASK                      equ 0040h
RPOR8_9_RPO9R3_POSN                      equ 0007h
RPOR8_9_RPO9R3_POSITION                  equ 0007h
RPOR8_9_RPO9R3_SIZE                      equ 0001h
RPOR8_9_RPO9R3_LENGTH                    equ 0001h
RPOR8_9_RPO9R3_MASK                      equ 0080h

// Register: RPOR10_11
#define RPOR10_11 RPOR10_11
RPOR10_11                                equ 0E17h
// bitfield definitions
RPOR10_11_RPO10R_POSN                    equ 0000h
RPOR10_11_RPO10R_POSITION                equ 0000h
RPOR10_11_RPO10R_SIZE                    equ 0004h
RPOR10_11_RPO10R_LENGTH                  equ 0004h
RPOR10_11_RPO10R_MASK                    equ 000Fh
RPOR10_11_RPO11R_POSN                    equ 0004h
RPOR10_11_RPO11R_POSITION                equ 0004h
RPOR10_11_RPO11R_SIZE                    equ 0004h
RPOR10_11_RPO11R_LENGTH                  equ 0004h
RPOR10_11_RPO11R_MASK                    equ 00F0h
RPOR10_11_RPO10R0_POSN                   equ 0000h
RPOR10_11_RPO10R0_POSITION               equ 0000h
RPOR10_11_RPO10R0_SIZE                   equ 0001h
RPOR10_11_RPO10R0_LENGTH                 equ 0001h
RPOR10_11_RPO10R0_MASK                   equ 0001h
RPOR10_11_RPO10R1_POSN                   equ 0001h
RPOR10_11_RPO10R1_POSITION               equ 0001h
RPOR10_11_RPO10R1_SIZE                   equ 0001h
RPOR10_11_RPO10R1_LENGTH                 equ 0001h
RPOR10_11_RPO10R1_MASK                   equ 0002h
RPOR10_11_RPO10R2_POSN                   equ 0002h
RPOR10_11_RPO10R2_POSITION               equ 0002h
RPOR10_11_RPO10R2_SIZE                   equ 0001h
RPOR10_11_RPO10R2_LENGTH                 equ 0001h
RPOR10_11_RPO10R2_MASK                   equ 0004h
RPOR10_11_RPO10R3_POSN                   equ 0003h
RPOR10_11_RPO10R3_POSITION               equ 0003h
RPOR10_11_RPO10R3_SIZE                   equ 0001h
RPOR10_11_RPO10R3_LENGTH                 equ 0001h
RPOR10_11_RPO10R3_MASK                   equ 0008h
RPOR10_11_RPO11R0_POSN                   equ 0004h
RPOR10_11_RPO11R0_POSITION               equ 0004h
RPOR10_11_RPO11R0_SIZE                   equ 0001h
RPOR10_11_RPO11R0_LENGTH                 equ 0001h
RPOR10_11_RPO11R0_MASK                   equ 0010h
RPOR10_11_RPO11R1_POSN                   equ 0005h
RPOR10_11_RPO11R1_POSITION               equ 0005h
RPOR10_11_RPO11R1_SIZE                   equ 0001h
RPOR10_11_RPO11R1_LENGTH                 equ 0001h
RPOR10_11_RPO11R1_MASK                   equ 0020h
RPOR10_11_RPO11R2_POSN                   equ 0006h
RPOR10_11_RPO11R2_POSITION               equ 0006h
RPOR10_11_RPO11R2_SIZE                   equ 0001h
RPOR10_11_RPO11R2_LENGTH                 equ 0001h
RPOR10_11_RPO11R2_MASK                   equ 0040h
RPOR10_11_RPO11R3_POSN                   equ 0007h
RPOR10_11_RPO11R3_POSITION               equ 0007h
RPOR10_11_RPO11R3_SIZE                   equ 0001h
RPOR10_11_RPO11R3_LENGTH                 equ 0001h
RPOR10_11_RPO11R3_MASK                   equ 0080h

// Register: RPOR12_13
#define RPOR12_13 RPOR12_13
RPOR12_13                                equ 0E18h
// bitfield definitions
RPOR12_13_RPO12R_POSN                    equ 0000h
RPOR12_13_RPO12R_POSITION                equ 0000h
RPOR12_13_RPO12R_SIZE                    equ 0004h
RPOR12_13_RPO12R_LENGTH                  equ 0004h
RPOR12_13_RPO12R_MASK                    equ 000Fh
RPOR12_13_RPO13R_POSN                    equ 0004h
RPOR12_13_RPO13R_POSITION                equ 0004h
RPOR12_13_RPO13R_SIZE                    equ 0004h
RPOR12_13_RPO13R_LENGTH                  equ 0004h
RPOR12_13_RPO13R_MASK                    equ 00F0h
RPOR12_13_RPO12R0_POSN                   equ 0000h
RPOR12_13_RPO12R0_POSITION               equ 0000h
RPOR12_13_RPO12R0_SIZE                   equ 0001h
RPOR12_13_RPO12R0_LENGTH                 equ 0001h
RPOR12_13_RPO12R0_MASK                   equ 0001h
RPOR12_13_RPO12R1_POSN                   equ 0001h
RPOR12_13_RPO12R1_POSITION               equ 0001h
RPOR12_13_RPO12R1_SIZE                   equ 0001h
RPOR12_13_RPO12R1_LENGTH                 equ 0001h
RPOR12_13_RPO12R1_MASK                   equ 0002h
RPOR12_13_RPO12R2_POSN                   equ 0002h
RPOR12_13_RPO12R2_POSITION               equ 0002h
RPOR12_13_RPO12R2_SIZE                   equ 0001h
RPOR12_13_RPO12R2_LENGTH                 equ 0001h
RPOR12_13_RPO12R2_MASK                   equ 0004h
RPOR12_13_RPO12R3_POSN                   equ 0003h
RPOR12_13_RPO12R3_POSITION               equ 0003h
RPOR12_13_RPO12R3_SIZE                   equ 0001h
RPOR12_13_RPO12R3_LENGTH                 equ 0001h
RPOR12_13_RPO12R3_MASK                   equ 0008h
RPOR12_13_RPO13R0_POSN                   equ 0004h
RPOR12_13_RPO13R0_POSITION               equ 0004h
RPOR12_13_RPO13R0_SIZE                   equ 0001h
RPOR12_13_RPO13R0_LENGTH                 equ 0001h
RPOR12_13_RPO13R0_MASK                   equ 0010h
RPOR12_13_RPO13R1_POSN                   equ 0005h
RPOR12_13_RPO13R1_POSITION               equ 0005h
RPOR12_13_RPO13R1_SIZE                   equ 0001h
RPOR12_13_RPO13R1_LENGTH                 equ 0001h
RPOR12_13_RPO13R1_MASK                   equ 0020h
RPOR12_13_RPO13R2_POSN                   equ 0006h
RPOR12_13_RPO13R2_POSITION               equ 0006h
RPOR12_13_RPO13R2_SIZE                   equ 0001h
RPOR12_13_RPO13R2_LENGTH                 equ 0001h
RPOR12_13_RPO13R2_MASK                   equ 0040h
RPOR12_13_RPO13R3_POSN                   equ 0007h
RPOR12_13_RPO13R3_POSITION               equ 0007h
RPOR12_13_RPO13R3_SIZE                   equ 0001h
RPOR12_13_RPO13R3_LENGTH                 equ 0001h
RPOR12_13_RPO13R3_MASK                   equ 0080h

// Register: RPOR14_15
#define RPOR14_15 RPOR14_15
RPOR14_15                                equ 0E19h
// bitfield definitions
RPOR14_15_RPO14R_POSN                    equ 0000h
RPOR14_15_RPO14R_POSITION                equ 0000h
RPOR14_15_RPO14R_SIZE                    equ 0004h
RPOR14_15_RPO14R_LENGTH                  equ 0004h
RPOR14_15_RPO14R_MASK                    equ 000Fh
RPOR14_15_RPO15R_POSN                    equ 0004h
RPOR14_15_RPO15R_POSITION                equ 0004h
RPOR14_15_RPO15R_SIZE                    equ 0004h
RPOR14_15_RPO15R_LENGTH                  equ 0004h
RPOR14_15_RPO15R_MASK                    equ 00F0h
RPOR14_15_RPO14R0_POSN                   equ 0000h
RPOR14_15_RPO14R0_POSITION               equ 0000h
RPOR14_15_RPO14R0_SIZE                   equ 0001h
RPOR14_15_RPO14R0_LENGTH                 equ 0001h
RPOR14_15_RPO14R0_MASK                   equ 0001h
RPOR14_15_RPO14R1_POSN                   equ 0001h
RPOR14_15_RPO14R1_POSITION               equ 0001h
RPOR14_15_RPO14R1_SIZE                   equ 0001h
RPOR14_15_RPO14R1_LENGTH                 equ 0001h
RPOR14_15_RPO14R1_MASK                   equ 0002h
RPOR14_15_RPO14R2_POSN                   equ 0002h
RPOR14_15_RPO14R2_POSITION               equ 0002h
RPOR14_15_RPO14R2_SIZE                   equ 0001h
RPOR14_15_RPO14R2_LENGTH                 equ 0001h
RPOR14_15_RPO14R2_MASK                   equ 0004h
RPOR14_15_RPO14R3_POSN                   equ 0003h
RPOR14_15_RPO14R3_POSITION               equ 0003h
RPOR14_15_RPO14R3_SIZE                   equ 0001h
RPOR14_15_RPO14R3_LENGTH                 equ 0001h
RPOR14_15_RPO14R3_MASK                   equ 0008h
RPOR14_15_RPO15R0_POSN                   equ 0004h
RPOR14_15_RPO15R0_POSITION               equ 0004h
RPOR14_15_RPO15R0_SIZE                   equ 0001h
RPOR14_15_RPO15R0_LENGTH                 equ 0001h
RPOR14_15_RPO15R0_MASK                   equ 0010h
RPOR14_15_RPO15R1_POSN                   equ 0005h
RPOR14_15_RPO15R1_POSITION               equ 0005h
RPOR14_15_RPO15R1_SIZE                   equ 0001h
RPOR14_15_RPO15R1_LENGTH                 equ 0001h
RPOR14_15_RPO15R1_MASK                   equ 0020h
RPOR14_15_RPO15R2_POSN                   equ 0006h
RPOR14_15_RPO15R2_POSITION               equ 0006h
RPOR14_15_RPO15R2_SIZE                   equ 0001h
RPOR14_15_RPO15R2_LENGTH                 equ 0001h
RPOR14_15_RPO15R2_MASK                   equ 0040h
RPOR14_15_RPO15R3_POSN                   equ 0007h
RPOR14_15_RPO15R3_POSITION               equ 0007h
RPOR14_15_RPO15R3_SIZE                   equ 0001h
RPOR14_15_RPO15R3_LENGTH                 equ 0001h
RPOR14_15_RPO15R3_MASK                   equ 0080h

// Register: RPOR16_17
#define RPOR16_17 RPOR16_17
RPOR16_17                                equ 0E1Ah
// bitfield definitions
RPOR16_17_RPO16R_POSN                    equ 0000h
RPOR16_17_RPO16R_POSITION                equ 0000h
RPOR16_17_RPO16R_SIZE                    equ 0004h
RPOR16_17_RPO16R_LENGTH                  equ 0004h
RPOR16_17_RPO16R_MASK                    equ 000Fh
RPOR16_17_RPO17R_POSN                    equ 0004h
RPOR16_17_RPO17R_POSITION                equ 0004h
RPOR16_17_RPO17R_SIZE                    equ 0004h
RPOR16_17_RPO17R_LENGTH                  equ 0004h
RPOR16_17_RPO17R_MASK                    equ 00F0h
RPOR16_17_RPO16R0_POSN                   equ 0000h
RPOR16_17_RPO16R0_POSITION               equ 0000h
RPOR16_17_RPO16R0_SIZE                   equ 0001h
RPOR16_17_RPO16R0_LENGTH                 equ 0001h
RPOR16_17_RPO16R0_MASK                   equ 0001h
RPOR16_17_RPO16R1_POSN                   equ 0001h
RPOR16_17_RPO16R1_POSITION               equ 0001h
RPOR16_17_RPO16R1_SIZE                   equ 0001h
RPOR16_17_RPO16R1_LENGTH                 equ 0001h
RPOR16_17_RPO16R1_MASK                   equ 0002h
RPOR16_17_RPO16R2_POSN                   equ 0002h
RPOR16_17_RPO16R2_POSITION               equ 0002h
RPOR16_17_RPO16R2_SIZE                   equ 0001h
RPOR16_17_RPO16R2_LENGTH                 equ 0001h
RPOR16_17_RPO16R2_MASK                   equ 0004h
RPOR16_17_RPO16R3_POSN                   equ 0003h
RPOR16_17_RPO16R3_POSITION               equ 0003h
RPOR16_17_RPO16R3_SIZE                   equ 0001h
RPOR16_17_RPO16R3_LENGTH                 equ 0001h
RPOR16_17_RPO16R3_MASK                   equ 0008h
RPOR16_17_RPO17R0_POSN                   equ 0004h
RPOR16_17_RPO17R0_POSITION               equ 0004h
RPOR16_17_RPO17R0_SIZE                   equ 0001h
RPOR16_17_RPO17R0_LENGTH                 equ 0001h
RPOR16_17_RPO17R0_MASK                   equ 0010h
RPOR16_17_RPO17R1_POSN                   equ 0005h
RPOR16_17_RPO17R1_POSITION               equ 0005h
RPOR16_17_RPO17R1_SIZE                   equ 0001h
RPOR16_17_RPO17R1_LENGTH                 equ 0001h
RPOR16_17_RPO17R1_MASK                   equ 0020h
RPOR16_17_RPO17R2_POSN                   equ 0006h
RPOR16_17_RPO17R2_POSITION               equ 0006h
RPOR16_17_RPO17R2_SIZE                   equ 0001h
RPOR16_17_RPO17R2_LENGTH                 equ 0001h
RPOR16_17_RPO17R2_MASK                   equ 0040h
RPOR16_17_RPO17R3_POSN                   equ 0007h
RPOR16_17_RPO17R3_POSITION               equ 0007h
RPOR16_17_RPO17R3_SIZE                   equ 0001h
RPOR16_17_RPO17R3_LENGTH                 equ 0001h
RPOR16_17_RPO17R3_MASK                   equ 0080h

// Register: RPOR18_19
#define RPOR18_19 RPOR18_19
RPOR18_19                                equ 0E1Bh
// bitfield definitions
RPOR18_19_RPO18R_POSN                    equ 0000h
RPOR18_19_RPO18R_POSITION                equ 0000h
RPOR18_19_RPO18R_SIZE                    equ 0004h
RPOR18_19_RPO18R_LENGTH                  equ 0004h
RPOR18_19_RPO18R_MASK                    equ 000Fh
RPOR18_19_RPO19R_POSN                    equ 0004h
RPOR18_19_RPO19R_POSITION                equ 0004h
RPOR18_19_RPO19R_SIZE                    equ 0004h
RPOR18_19_RPO19R_LENGTH                  equ 0004h
RPOR18_19_RPO19R_MASK                    equ 00F0h
RPOR18_19_RPO18R0_POSN                   equ 0000h
RPOR18_19_RPO18R0_POSITION               equ 0000h
RPOR18_19_RPO18R0_SIZE                   equ 0001h
RPOR18_19_RPO18R0_LENGTH                 equ 0001h
RPOR18_19_RPO18R0_MASK                   equ 0001h
RPOR18_19_RPO18R1_POSN                   equ 0001h
RPOR18_19_RPO18R1_POSITION               equ 0001h
RPOR18_19_RPO18R1_SIZE                   equ 0001h
RPOR18_19_RPO18R1_LENGTH                 equ 0001h
RPOR18_19_RPO18R1_MASK                   equ 0002h
RPOR18_19_RPO18R2_POSN                   equ 0002h
RPOR18_19_RPO18R2_POSITION               equ 0002h
RPOR18_19_RPO18R2_SIZE                   equ 0001h
RPOR18_19_RPO18R2_LENGTH                 equ 0001h
RPOR18_19_RPO18R2_MASK                   equ 0004h
RPOR18_19_RPO18R3_POSN                   equ 0003h
RPOR18_19_RPO18R3_POSITION               equ 0003h
RPOR18_19_RPO18R3_SIZE                   equ 0001h
RPOR18_19_RPO18R3_LENGTH                 equ 0001h
RPOR18_19_RPO18R3_MASK                   equ 0008h
RPOR18_19_RPO19R0_POSN                   equ 0004h
RPOR18_19_RPO19R0_POSITION               equ 0004h
RPOR18_19_RPO19R0_SIZE                   equ 0001h
RPOR18_19_RPO19R0_LENGTH                 equ 0001h
RPOR18_19_RPO19R0_MASK                   equ 0010h
RPOR18_19_RPO19R1_POSN                   equ 0005h
RPOR18_19_RPO19R1_POSITION               equ 0005h
RPOR18_19_RPO19R1_SIZE                   equ 0001h
RPOR18_19_RPO19R1_LENGTH                 equ 0001h
RPOR18_19_RPO19R1_MASK                   equ 0020h
RPOR18_19_RPO19R2_POSN                   equ 0006h
RPOR18_19_RPO19R2_POSITION               equ 0006h
RPOR18_19_RPO19R2_SIZE                   equ 0001h
RPOR18_19_RPO19R2_LENGTH                 equ 0001h
RPOR18_19_RPO19R2_MASK                   equ 0040h
RPOR18_19_RPO19R3_POSN                   equ 0007h
RPOR18_19_RPO19R3_POSITION               equ 0007h
RPOR18_19_RPO19R3_SIZE                   equ 0001h
RPOR18_19_RPO19R3_LENGTH                 equ 0001h
RPOR18_19_RPO19R3_MASK                   equ 0080h

// Register: RPOR20_21
#define RPOR20_21 RPOR20_21
RPOR20_21                                equ 0E1Ch
// bitfield definitions
RPOR20_21_RPO20R_POSN                    equ 0000h
RPOR20_21_RPO20R_POSITION                equ 0000h
RPOR20_21_RPO20R_SIZE                    equ 0004h
RPOR20_21_RPO20R_LENGTH                  equ 0004h
RPOR20_21_RPO20R_MASK                    equ 000Fh
RPOR20_21_RPO21R_POSN                    equ 0004h
RPOR20_21_RPO21R_POSITION                equ 0004h
RPOR20_21_RPO21R_SIZE                    equ 0004h
RPOR20_21_RPO21R_LENGTH                  equ 0004h
RPOR20_21_RPO21R_MASK                    equ 00F0h
RPOR20_21_RPO20R0_POSN                   equ 0000h
RPOR20_21_RPO20R0_POSITION               equ 0000h
RPOR20_21_RPO20R0_SIZE                   equ 0001h
RPOR20_21_RPO20R0_LENGTH                 equ 0001h
RPOR20_21_RPO20R0_MASK                   equ 0001h
RPOR20_21_RPO20R1_POSN                   equ 0001h
RPOR20_21_RPO20R1_POSITION               equ 0001h
RPOR20_21_RPO20R1_SIZE                   equ 0001h
RPOR20_21_RPO20R1_LENGTH                 equ 0001h
RPOR20_21_RPO20R1_MASK                   equ 0002h
RPOR20_21_RPO20R2_POSN                   equ 0002h
RPOR20_21_RPO20R2_POSITION               equ 0002h
RPOR20_21_RPO20R2_SIZE                   equ 0001h
RPOR20_21_RPO20R2_LENGTH                 equ 0001h
RPOR20_21_RPO20R2_MASK                   equ 0004h
RPOR20_21_RPO20R3_POSN                   equ 0003h
RPOR20_21_RPO20R3_POSITION               equ 0003h
RPOR20_21_RPO20R3_SIZE                   equ 0001h
RPOR20_21_RPO20R3_LENGTH                 equ 0001h
RPOR20_21_RPO20R3_MASK                   equ 0008h
RPOR20_21_RPO21R0_POSN                   equ 0004h
RPOR20_21_RPO21R0_POSITION               equ 0004h
RPOR20_21_RPO21R0_SIZE                   equ 0001h
RPOR20_21_RPO21R0_LENGTH                 equ 0001h
RPOR20_21_RPO21R0_MASK                   equ 0010h
RPOR20_21_RPO21R1_POSN                   equ 0005h
RPOR20_21_RPO21R1_POSITION               equ 0005h
RPOR20_21_RPO21R1_SIZE                   equ 0001h
RPOR20_21_RPO21R1_LENGTH                 equ 0001h
RPOR20_21_RPO21R1_MASK                   equ 0020h
RPOR20_21_RPO21R2_POSN                   equ 0006h
RPOR20_21_RPO21R2_POSITION               equ 0006h
RPOR20_21_RPO21R2_SIZE                   equ 0001h
RPOR20_21_RPO21R2_LENGTH                 equ 0001h
RPOR20_21_RPO21R2_MASK                   equ 0040h
RPOR20_21_RPO21R3_POSN                   equ 0007h
RPOR20_21_RPO21R3_POSITION               equ 0007h
RPOR20_21_RPO21R3_SIZE                   equ 0001h
RPOR20_21_RPO21R3_LENGTH                 equ 0001h
RPOR20_21_RPO21R3_MASK                   equ 0080h

// Register: RPOR22_23
#define RPOR22_23 RPOR22_23
RPOR22_23                                equ 0E1Dh
// bitfield definitions
RPOR22_23_RPO22R_POSN                    equ 0000h
RPOR22_23_RPO22R_POSITION                equ 0000h
RPOR22_23_RPO22R_SIZE                    equ 0004h
RPOR22_23_RPO22R_LENGTH                  equ 0004h
RPOR22_23_RPO22R_MASK                    equ 000Fh
RPOR22_23_RPO23R_POSN                    equ 0004h
RPOR22_23_RPO23R_POSITION                equ 0004h
RPOR22_23_RPO23R_SIZE                    equ 0004h
RPOR22_23_RPO23R_LENGTH                  equ 0004h
RPOR22_23_RPO23R_MASK                    equ 00F0h
RPOR22_23_RPO22R0_POSN                   equ 0000h
RPOR22_23_RPO22R0_POSITION               equ 0000h
RPOR22_23_RPO22R0_SIZE                   equ 0001h
RPOR22_23_RPO22R0_LENGTH                 equ 0001h
RPOR22_23_RPO22R0_MASK                   equ 0001h
RPOR22_23_RPO22R1_POSN                   equ 0001h
RPOR22_23_RPO22R1_POSITION               equ 0001h
RPOR22_23_RPO22R1_SIZE                   equ 0001h
RPOR22_23_RPO22R1_LENGTH                 equ 0001h
RPOR22_23_RPO22R1_MASK                   equ 0002h
RPOR22_23_RPO22R2_POSN                   equ 0002h
RPOR22_23_RPO22R2_POSITION               equ 0002h
RPOR22_23_RPO22R2_SIZE                   equ 0001h
RPOR22_23_RPO22R2_LENGTH                 equ 0001h
RPOR22_23_RPO22R2_MASK                   equ 0004h
RPOR22_23_RPO22R3_POSN                   equ 0003h
RPOR22_23_RPO22R3_POSITION               equ 0003h
RPOR22_23_RPO22R3_SIZE                   equ 0001h
RPOR22_23_RPO22R3_LENGTH                 equ 0001h
RPOR22_23_RPO22R3_MASK                   equ 0008h
RPOR22_23_RPO23R0_POSN                   equ 0004h
RPOR22_23_RPO23R0_POSITION               equ 0004h
RPOR22_23_RPO23R0_SIZE                   equ 0001h
RPOR22_23_RPO23R0_LENGTH                 equ 0001h
RPOR22_23_RPO23R0_MASK                   equ 0010h
RPOR22_23_RPO23R1_POSN                   equ 0005h
RPOR22_23_RPO23R1_POSITION               equ 0005h
RPOR22_23_RPO23R1_SIZE                   equ 0001h
RPOR22_23_RPO23R1_LENGTH                 equ 0001h
RPOR22_23_RPO23R1_MASK                   equ 0020h
RPOR22_23_RPO23R2_POSN                   equ 0006h
RPOR22_23_RPO23R2_POSITION               equ 0006h
RPOR22_23_RPO23R2_SIZE                   equ 0001h
RPOR22_23_RPO23R2_LENGTH                 equ 0001h
RPOR22_23_RPO23R2_MASK                   equ 0040h
RPOR22_23_RPO23R3_POSN                   equ 0007h
RPOR22_23_RPO23R3_POSITION               equ 0007h
RPOR22_23_RPO23R3_SIZE                   equ 0001h
RPOR22_23_RPO23R3_LENGTH                 equ 0001h
RPOR22_23_RPO23R3_MASK                   equ 0080h

// Register: RPOR24_25
#define RPOR24_25 RPOR24_25
RPOR24_25                                equ 0E1Eh
// bitfield definitions
RPOR24_25_RPO24R_POSN                    equ 0000h
RPOR24_25_RPO24R_POSITION                equ 0000h
RPOR24_25_RPO24R_SIZE                    equ 0004h
RPOR24_25_RPO24R_LENGTH                  equ 0004h
RPOR24_25_RPO24R_MASK                    equ 000Fh
RPOR24_25_RPO25R_POSN                    equ 0004h
RPOR24_25_RPO25R_POSITION                equ 0004h
RPOR24_25_RPO25R_SIZE                    equ 0004h
RPOR24_25_RPO25R_LENGTH                  equ 0004h
RPOR24_25_RPO25R_MASK                    equ 00F0h
RPOR24_25_RPO24R0_POSN                   equ 0000h
RPOR24_25_RPO24R0_POSITION               equ 0000h
RPOR24_25_RPO24R0_SIZE                   equ 0001h
RPOR24_25_RPO24R0_LENGTH                 equ 0001h
RPOR24_25_RPO24R0_MASK                   equ 0001h
RPOR24_25_RPO24R1_POSN                   equ 0001h
RPOR24_25_RPO24R1_POSITION               equ 0001h
RPOR24_25_RPO24R1_SIZE                   equ 0001h
RPOR24_25_RPO24R1_LENGTH                 equ 0001h
RPOR24_25_RPO24R1_MASK                   equ 0002h
RPOR24_25_RPO24R2_POSN                   equ 0002h
RPOR24_25_RPO24R2_POSITION               equ 0002h
RPOR24_25_RPO24R2_SIZE                   equ 0001h
RPOR24_25_RPO24R2_LENGTH                 equ 0001h
RPOR24_25_RPO24R2_MASK                   equ 0004h
RPOR24_25_RPO24R3_POSN                   equ 0003h
RPOR24_25_RPO24R3_POSITION               equ 0003h
RPOR24_25_RPO24R3_SIZE                   equ 0001h
RPOR24_25_RPO24R3_LENGTH                 equ 0001h
RPOR24_25_RPO24R3_MASK                   equ 0008h
RPOR24_25_RPO25R0_POSN                   equ 0004h
RPOR24_25_RPO25R0_POSITION               equ 0004h
RPOR24_25_RPO25R0_SIZE                   equ 0001h
RPOR24_25_RPO25R0_LENGTH                 equ 0001h
RPOR24_25_RPO25R0_MASK                   equ 0010h
RPOR24_25_RPO25R1_POSN                   equ 0005h
RPOR24_25_RPO25R1_POSITION               equ 0005h
RPOR24_25_RPO25R1_SIZE                   equ 0001h
RPOR24_25_RPO25R1_LENGTH                 equ 0001h
RPOR24_25_RPO25R1_MASK                   equ 0020h
RPOR24_25_RPO25R2_POSN                   equ 0006h
RPOR24_25_RPO25R2_POSITION               equ 0006h
RPOR24_25_RPO25R2_SIZE                   equ 0001h
RPOR24_25_RPO25R2_LENGTH                 equ 0001h
RPOR24_25_RPO25R2_MASK                   equ 0040h
RPOR24_25_RPO25R3_POSN                   equ 0007h
RPOR24_25_RPO25R3_POSITION               equ 0007h
RPOR24_25_RPO25R3_SIZE                   equ 0001h
RPOR24_25_RPO25R3_LENGTH                 equ 0001h
RPOR24_25_RPO25R3_MASK                   equ 0080h

// Register: RPOR26_27
#define RPOR26_27 RPOR26_27
RPOR26_27                                equ 0E1Fh
// bitfield definitions
RPOR26_27_RPO26R_POSN                    equ 0000h
RPOR26_27_RPO26R_POSITION                equ 0000h
RPOR26_27_RPO26R_SIZE                    equ 0004h
RPOR26_27_RPO26R_LENGTH                  equ 0004h
RPOR26_27_RPO26R_MASK                    equ 000Fh
RPOR26_27_RPO27R_POSN                    equ 0004h
RPOR26_27_RPO27R_POSITION                equ 0004h
RPOR26_27_RPO27R_SIZE                    equ 0004h
RPOR26_27_RPO27R_LENGTH                  equ 0004h
RPOR26_27_RPO27R_MASK                    equ 00F0h
RPOR26_27_RPO26R0_POSN                   equ 0000h
RPOR26_27_RPO26R0_POSITION               equ 0000h
RPOR26_27_RPO26R0_SIZE                   equ 0001h
RPOR26_27_RPO26R0_LENGTH                 equ 0001h
RPOR26_27_RPO26R0_MASK                   equ 0001h
RPOR26_27_RPO26R1_POSN                   equ 0001h
RPOR26_27_RPO26R1_POSITION               equ 0001h
RPOR26_27_RPO26R1_SIZE                   equ 0001h
RPOR26_27_RPO26R1_LENGTH                 equ 0001h
RPOR26_27_RPO26R1_MASK                   equ 0002h
RPOR26_27_RPO26R2_POSN                   equ 0002h
RPOR26_27_RPO26R2_POSITION               equ 0002h
RPOR26_27_RPO26R2_SIZE                   equ 0001h
RPOR26_27_RPO26R2_LENGTH                 equ 0001h
RPOR26_27_RPO26R2_MASK                   equ 0004h
RPOR26_27_RPO26R3_POSN                   equ 0003h
RPOR26_27_RPO26R3_POSITION               equ 0003h
RPOR26_27_RPO26R3_SIZE                   equ 0001h
RPOR26_27_RPO26R3_LENGTH                 equ 0001h
RPOR26_27_RPO26R3_MASK                   equ 0008h
RPOR26_27_RPO27R0_POSN                   equ 0004h
RPOR26_27_RPO27R0_POSITION               equ 0004h
RPOR26_27_RPO27R0_SIZE                   equ 0001h
RPOR26_27_RPO27R0_LENGTH                 equ 0001h
RPOR26_27_RPO27R0_MASK                   equ 0010h
RPOR26_27_RPO27R1_POSN                   equ 0005h
RPOR26_27_RPO27R1_POSITION               equ 0005h
RPOR26_27_RPO27R1_SIZE                   equ 0001h
RPOR26_27_RPO27R1_LENGTH                 equ 0001h
RPOR26_27_RPO27R1_MASK                   equ 0020h
RPOR26_27_RPO27R2_POSN                   equ 0006h
RPOR26_27_RPO27R2_POSITION               equ 0006h
RPOR26_27_RPO27R2_SIZE                   equ 0001h
RPOR26_27_RPO27R2_LENGTH                 equ 0001h
RPOR26_27_RPO27R2_MASK                   equ 0040h
RPOR26_27_RPO27R3_POSN                   equ 0007h
RPOR26_27_RPO27R3_POSITION               equ 0007h
RPOR26_27_RPO27R3_SIZE                   equ 0001h
RPOR26_27_RPO27R3_LENGTH                 equ 0001h
RPOR26_27_RPO27R3_MASK                   equ 0080h

// Register: RPOR28_29
#define RPOR28_29 RPOR28_29
RPOR28_29                                equ 0E20h
// bitfield definitions
RPOR28_29_RPO28R_POSN                    equ 0000h
RPOR28_29_RPO28R_POSITION                equ 0000h
RPOR28_29_RPO28R_SIZE                    equ 0004h
RPOR28_29_RPO28R_LENGTH                  equ 0004h
RPOR28_29_RPO28R_MASK                    equ 000Fh
RPOR28_29_RPO29R_POSN                    equ 0004h
RPOR28_29_RPO29R_POSITION                equ 0004h
RPOR28_29_RPO29R_SIZE                    equ 0004h
RPOR28_29_RPO29R_LENGTH                  equ 0004h
RPOR28_29_RPO29R_MASK                    equ 00F0h
RPOR28_29_RPO28R0_POSN                   equ 0000h
RPOR28_29_RPO28R0_POSITION               equ 0000h
RPOR28_29_RPO28R0_SIZE                   equ 0001h
RPOR28_29_RPO28R0_LENGTH                 equ 0001h
RPOR28_29_RPO28R0_MASK                   equ 0001h
RPOR28_29_RPO28R1_POSN                   equ 0001h
RPOR28_29_RPO28R1_POSITION               equ 0001h
RPOR28_29_RPO28R1_SIZE                   equ 0001h
RPOR28_29_RPO28R1_LENGTH                 equ 0001h
RPOR28_29_RPO28R1_MASK                   equ 0002h
RPOR28_29_RPO28R2_POSN                   equ 0002h
RPOR28_29_RPO28R2_POSITION               equ 0002h
RPOR28_29_RPO28R2_SIZE                   equ 0001h
RPOR28_29_RPO28R2_LENGTH                 equ 0001h
RPOR28_29_RPO28R2_MASK                   equ 0004h
RPOR28_29_RPO28R3_POSN                   equ 0003h
RPOR28_29_RPO28R3_POSITION               equ 0003h
RPOR28_29_RPO28R3_SIZE                   equ 0001h
RPOR28_29_RPO28R3_LENGTH                 equ 0001h
RPOR28_29_RPO28R3_MASK                   equ 0008h
RPOR28_29_RPO29R0_POSN                   equ 0004h
RPOR28_29_RPO29R0_POSITION               equ 0004h
RPOR28_29_RPO29R0_SIZE                   equ 0001h
RPOR28_29_RPO29R0_LENGTH                 equ 0001h
RPOR28_29_RPO29R0_MASK                   equ 0010h
RPOR28_29_RPO29R1_POSN                   equ 0005h
RPOR28_29_RPO29R1_POSITION               equ 0005h
RPOR28_29_RPO29R1_SIZE                   equ 0001h
RPOR28_29_RPO29R1_LENGTH                 equ 0001h
RPOR28_29_RPO29R1_MASK                   equ 0020h
RPOR28_29_RPO29R2_POSN                   equ 0006h
RPOR28_29_RPO29R2_POSITION               equ 0006h
RPOR28_29_RPO29R2_SIZE                   equ 0001h
RPOR28_29_RPO29R2_LENGTH                 equ 0001h
RPOR28_29_RPO29R2_MASK                   equ 0040h
RPOR28_29_RPO29R3_POSN                   equ 0007h
RPOR28_29_RPO29R3_POSITION               equ 0007h
RPOR28_29_RPO29R3_SIZE                   equ 0001h
RPOR28_29_RPO29R3_LENGTH                 equ 0001h
RPOR28_29_RPO29R3_MASK                   equ 0080h

// Register: RPOR30_31
#define RPOR30_31 RPOR30_31
RPOR30_31                                equ 0E21h
// bitfield definitions
RPOR30_31_RPO30R_POSN                    equ 0000h
RPOR30_31_RPO30R_POSITION                equ 0000h
RPOR30_31_RPO30R_SIZE                    equ 0004h
RPOR30_31_RPO30R_LENGTH                  equ 0004h
RPOR30_31_RPO30R_MASK                    equ 000Fh
RPOR30_31_RPO31R_POSN                    equ 0004h
RPOR30_31_RPO31R_POSITION                equ 0004h
RPOR30_31_RPO31R_SIZE                    equ 0004h
RPOR30_31_RPO31R_LENGTH                  equ 0004h
RPOR30_31_RPO31R_MASK                    equ 00F0h
RPOR30_31_RPO30R0_POSN                   equ 0000h
RPOR30_31_RPO30R0_POSITION               equ 0000h
RPOR30_31_RPO30R0_SIZE                   equ 0001h
RPOR30_31_RPO30R0_LENGTH                 equ 0001h
RPOR30_31_RPO30R0_MASK                   equ 0001h
RPOR30_31_RPO30R1_POSN                   equ 0001h
RPOR30_31_RPO30R1_POSITION               equ 0001h
RPOR30_31_RPO30R1_SIZE                   equ 0001h
RPOR30_31_RPO30R1_LENGTH                 equ 0001h
RPOR30_31_RPO30R1_MASK                   equ 0002h
RPOR30_31_RPO30R2_POSN                   equ 0002h
RPOR30_31_RPO30R2_POSITION               equ 0002h
RPOR30_31_RPO30R2_SIZE                   equ 0001h
RPOR30_31_RPO30R2_LENGTH                 equ 0001h
RPOR30_31_RPO30R2_MASK                   equ 0004h
RPOR30_31_RPO30R3_POSN                   equ 0003h
RPOR30_31_RPO30R3_POSITION               equ 0003h
RPOR30_31_RPO30R3_SIZE                   equ 0001h
RPOR30_31_RPO30R3_LENGTH                 equ 0001h
RPOR30_31_RPO30R3_MASK                   equ 0008h
RPOR30_31_RPO31R0_POSN                   equ 0004h
RPOR30_31_RPO31R0_POSITION               equ 0004h
RPOR30_31_RPO31R0_SIZE                   equ 0001h
RPOR30_31_RPO31R0_LENGTH                 equ 0001h
RPOR30_31_RPO31R0_MASK                   equ 0010h
RPOR30_31_RPO31R1_POSN                   equ 0005h
RPOR30_31_RPO31R1_POSITION               equ 0005h
RPOR30_31_RPO31R1_SIZE                   equ 0001h
RPOR30_31_RPO31R1_LENGTH                 equ 0001h
RPOR30_31_RPO31R1_MASK                   equ 0020h
RPOR30_31_RPO31R2_POSN                   equ 0006h
RPOR30_31_RPO31R2_POSITION               equ 0006h
RPOR30_31_RPO31R2_SIZE                   equ 0001h
RPOR30_31_RPO31R2_LENGTH                 equ 0001h
RPOR30_31_RPO31R2_MASK                   equ 0040h
RPOR30_31_RPO31R3_POSN                   equ 0007h
RPOR30_31_RPO31R3_POSITION               equ 0007h
RPOR30_31_RPO31R3_SIZE                   equ 0001h
RPOR30_31_RPO31R3_LENGTH                 equ 0001h
RPOR30_31_RPO31R3_MASK                   equ 0080h

// Register: RPOR32_33
#define RPOR32_33 RPOR32_33
RPOR32_33                                equ 0E22h
// bitfield definitions
RPOR32_33_RPO32R_POSN                    equ 0000h
RPOR32_33_RPO32R_POSITION                equ 0000h
RPOR32_33_RPO32R_SIZE                    equ 0004h
RPOR32_33_RPO32R_LENGTH                  equ 0004h
RPOR32_33_RPO32R_MASK                    equ 000Fh
RPOR32_33_RPO33R_POSN                    equ 0004h
RPOR32_33_RPO33R_POSITION                equ 0004h
RPOR32_33_RPO33R_SIZE                    equ 0004h
RPOR32_33_RPO33R_LENGTH                  equ 0004h
RPOR32_33_RPO33R_MASK                    equ 00F0h
RPOR32_33_RPO32R0_POSN                   equ 0000h
RPOR32_33_RPO32R0_POSITION               equ 0000h
RPOR32_33_RPO32R0_SIZE                   equ 0001h
RPOR32_33_RPO32R0_LENGTH                 equ 0001h
RPOR32_33_RPO32R0_MASK                   equ 0001h
RPOR32_33_RPO32R1_POSN                   equ 0001h
RPOR32_33_RPO32R1_POSITION               equ 0001h
RPOR32_33_RPO32R1_SIZE                   equ 0001h
RPOR32_33_RPO32R1_LENGTH                 equ 0001h
RPOR32_33_RPO32R1_MASK                   equ 0002h
RPOR32_33_RPO32R2_POSN                   equ 0002h
RPOR32_33_RPO32R2_POSITION               equ 0002h
RPOR32_33_RPO32R2_SIZE                   equ 0001h
RPOR32_33_RPO32R2_LENGTH                 equ 0001h
RPOR32_33_RPO32R2_MASK                   equ 0004h
RPOR32_33_RPO32R3_POSN                   equ 0003h
RPOR32_33_RPO32R3_POSITION               equ 0003h
RPOR32_33_RPO32R3_SIZE                   equ 0001h
RPOR32_33_RPO32R3_LENGTH                 equ 0001h
RPOR32_33_RPO32R3_MASK                   equ 0008h
RPOR32_33_RPO33R0_POSN                   equ 0004h
RPOR32_33_RPO33R0_POSITION               equ 0004h
RPOR32_33_RPO33R0_SIZE                   equ 0001h
RPOR32_33_RPO33R0_LENGTH                 equ 0001h
RPOR32_33_RPO33R0_MASK                   equ 0010h
RPOR32_33_RPO33R1_POSN                   equ 0005h
RPOR32_33_RPO33R1_POSITION               equ 0005h
RPOR32_33_RPO33R1_SIZE                   equ 0001h
RPOR32_33_RPO33R1_LENGTH                 equ 0001h
RPOR32_33_RPO33R1_MASK                   equ 0020h
RPOR32_33_RPO33R2_POSN                   equ 0006h
RPOR32_33_RPO33R2_POSITION               equ 0006h
RPOR32_33_RPO33R2_SIZE                   equ 0001h
RPOR32_33_RPO33R2_LENGTH                 equ 0001h
RPOR32_33_RPO33R2_MASK                   equ 0040h
RPOR32_33_RPO33R3_POSN                   equ 0007h
RPOR32_33_RPO33R3_POSITION               equ 0007h
RPOR32_33_RPO33R3_SIZE                   equ 0001h
RPOR32_33_RPO33R3_LENGTH                 equ 0001h
RPOR32_33_RPO33R3_MASK                   equ 0080h

// Register: RPOR34_35
#define RPOR34_35 RPOR34_35
RPOR34_35                                equ 0E23h
// bitfield definitions
RPOR34_35_RPO34R_POSN                    equ 0000h
RPOR34_35_RPO34R_POSITION                equ 0000h
RPOR34_35_RPO34R_SIZE                    equ 0004h
RPOR34_35_RPO34R_LENGTH                  equ 0004h
RPOR34_35_RPO34R_MASK                    equ 000Fh
RPOR34_35_RPO35R_POSN                    equ 0004h
RPOR34_35_RPO35R_POSITION                equ 0004h
RPOR34_35_RPO35R_SIZE                    equ 0004h
RPOR34_35_RPO35R_LENGTH                  equ 0004h
RPOR34_35_RPO35R_MASK                    equ 00F0h
RPOR34_35_RPO34R0_POSN                   equ 0000h
RPOR34_35_RPO34R0_POSITION               equ 0000h
RPOR34_35_RPO34R0_SIZE                   equ 0001h
RPOR34_35_RPO34R0_LENGTH                 equ 0001h
RPOR34_35_RPO34R0_MASK                   equ 0001h
RPOR34_35_RPO34R1_POSN                   equ 0001h
RPOR34_35_RPO34R1_POSITION               equ 0001h
RPOR34_35_RPO34R1_SIZE                   equ 0001h
RPOR34_35_RPO34R1_LENGTH                 equ 0001h
RPOR34_35_RPO34R1_MASK                   equ 0002h
RPOR34_35_RPO34R2_POSN                   equ 0002h
RPOR34_35_RPO34R2_POSITION               equ 0002h
RPOR34_35_RPO34R2_SIZE                   equ 0001h
RPOR34_35_RPO34R2_LENGTH                 equ 0001h
RPOR34_35_RPO34R2_MASK                   equ 0004h
RPOR34_35_RPO34R3_POSN                   equ 0003h
RPOR34_35_RPO34R3_POSITION               equ 0003h
RPOR34_35_RPO34R3_SIZE                   equ 0001h
RPOR34_35_RPO34R3_LENGTH                 equ 0001h
RPOR34_35_RPO34R3_MASK                   equ 0008h
RPOR34_35_RPO35R0_POSN                   equ 0004h
RPOR34_35_RPO35R0_POSITION               equ 0004h
RPOR34_35_RPO35R0_SIZE                   equ 0001h
RPOR34_35_RPO35R0_LENGTH                 equ 0001h
RPOR34_35_RPO35R0_MASK                   equ 0010h
RPOR34_35_RPO35R1_POSN                   equ 0005h
RPOR34_35_RPO35R1_POSITION               equ 0005h
RPOR34_35_RPO35R1_SIZE                   equ 0001h
RPOR34_35_RPO35R1_LENGTH                 equ 0001h
RPOR34_35_RPO35R1_MASK                   equ 0020h
RPOR34_35_RPO35R2_POSN                   equ 0006h
RPOR34_35_RPO35R2_POSITION               equ 0006h
RPOR34_35_RPO35R2_SIZE                   equ 0001h
RPOR34_35_RPO35R2_LENGTH                 equ 0001h
RPOR34_35_RPO35R2_MASK                   equ 0040h
RPOR34_35_RPO35R3_POSN                   equ 0007h
RPOR34_35_RPO35R3_POSITION               equ 0007h
RPOR34_35_RPO35R3_SIZE                   equ 0001h
RPOR34_35_RPO35R3_LENGTH                 equ 0001h
RPOR34_35_RPO35R3_MASK                   equ 0080h

// Register: RPOR36_37
#define RPOR36_37 RPOR36_37
RPOR36_37                                equ 0E24h
// bitfield definitions
RPOR36_37_RPO36R_POSN                    equ 0000h
RPOR36_37_RPO36R_POSITION                equ 0000h
RPOR36_37_RPO36R_SIZE                    equ 0004h
RPOR36_37_RPO36R_LENGTH                  equ 0004h
RPOR36_37_RPO36R_MASK                    equ 000Fh
RPOR36_37_RPO37R_POSN                    equ 0004h
RPOR36_37_RPO37R_POSITION                equ 0004h
RPOR36_37_RPO37R_SIZE                    equ 0004h
RPOR36_37_RPO37R_LENGTH                  equ 0004h
RPOR36_37_RPO37R_MASK                    equ 00F0h
RPOR36_37_RPO36R0_POSN                   equ 0000h
RPOR36_37_RPO36R0_POSITION               equ 0000h
RPOR36_37_RPO36R0_SIZE                   equ 0001h
RPOR36_37_RPO36R0_LENGTH                 equ 0001h
RPOR36_37_RPO36R0_MASK                   equ 0001h
RPOR36_37_RPO36R1_POSN                   equ 0001h
RPOR36_37_RPO36R1_POSITION               equ 0001h
RPOR36_37_RPO36R1_SIZE                   equ 0001h
RPOR36_37_RPO36R1_LENGTH                 equ 0001h
RPOR36_37_RPO36R1_MASK                   equ 0002h
RPOR36_37_RPO36R2_POSN                   equ 0002h
RPOR36_37_RPO36R2_POSITION               equ 0002h
RPOR36_37_RPO36R2_SIZE                   equ 0001h
RPOR36_37_RPO36R2_LENGTH                 equ 0001h
RPOR36_37_RPO36R2_MASK                   equ 0004h
RPOR36_37_RPO36R3_POSN                   equ 0003h
RPOR36_37_RPO36R3_POSITION               equ 0003h
RPOR36_37_RPO36R3_SIZE                   equ 0001h
RPOR36_37_RPO36R3_LENGTH                 equ 0001h
RPOR36_37_RPO36R3_MASK                   equ 0008h
RPOR36_37_RPO37R0_POSN                   equ 0004h
RPOR36_37_RPO37R0_POSITION               equ 0004h
RPOR36_37_RPO37R0_SIZE                   equ 0001h
RPOR36_37_RPO37R0_LENGTH                 equ 0001h
RPOR36_37_RPO37R0_MASK                   equ 0010h
RPOR36_37_RPO37R1_POSN                   equ 0005h
RPOR36_37_RPO37R1_POSITION               equ 0005h
RPOR36_37_RPO37R1_SIZE                   equ 0001h
RPOR36_37_RPO37R1_LENGTH                 equ 0001h
RPOR36_37_RPO37R1_MASK                   equ 0020h
RPOR36_37_RPO37R2_POSN                   equ 0006h
RPOR36_37_RPO37R2_POSITION               equ 0006h
RPOR36_37_RPO37R2_SIZE                   equ 0001h
RPOR36_37_RPO37R2_LENGTH                 equ 0001h
RPOR36_37_RPO37R2_MASK                   equ 0040h
RPOR36_37_RPO37R3_POSN                   equ 0007h
RPOR36_37_RPO37R3_POSITION               equ 0007h
RPOR36_37_RPO37R3_SIZE                   equ 0001h
RPOR36_37_RPO37R3_LENGTH                 equ 0001h
RPOR36_37_RPO37R3_MASK                   equ 0080h

// Register: RPOR38_39
#define RPOR38_39 RPOR38_39
RPOR38_39                                equ 0E25h
// bitfield definitions
RPOR38_39_RPO38R_POSN                    equ 0000h
RPOR38_39_RPO38R_POSITION                equ 0000h
RPOR38_39_RPO38R_SIZE                    equ 0004h
RPOR38_39_RPO38R_LENGTH                  equ 0004h
RPOR38_39_RPO38R_MASK                    equ 000Fh
RPOR38_39_RPO39R_POSN                    equ 0004h
RPOR38_39_RPO39R_POSITION                equ 0004h
RPOR38_39_RPO39R_SIZE                    equ 0004h
RPOR38_39_RPO39R_LENGTH                  equ 0004h
RPOR38_39_RPO39R_MASK                    equ 00F0h
RPOR38_39_RPO38R0_POSN                   equ 0000h
RPOR38_39_RPO38R0_POSITION               equ 0000h
RPOR38_39_RPO38R0_SIZE                   equ 0001h
RPOR38_39_RPO38R0_LENGTH                 equ 0001h
RPOR38_39_RPO38R0_MASK                   equ 0001h
RPOR38_39_RPO38R1_POSN                   equ 0001h
RPOR38_39_RPO38R1_POSITION               equ 0001h
RPOR38_39_RPO38R1_SIZE                   equ 0001h
RPOR38_39_RPO38R1_LENGTH                 equ 0001h
RPOR38_39_RPO38R1_MASK                   equ 0002h
RPOR38_39_RPO38R2_POSN                   equ 0002h
RPOR38_39_RPO38R2_POSITION               equ 0002h
RPOR38_39_RPO38R2_SIZE                   equ 0001h
RPOR38_39_RPO38R2_LENGTH                 equ 0001h
RPOR38_39_RPO38R2_MASK                   equ 0004h
RPOR38_39_RPO38R3_POSN                   equ 0003h
RPOR38_39_RPO38R3_POSITION               equ 0003h
RPOR38_39_RPO38R3_SIZE                   equ 0001h
RPOR38_39_RPO38R3_LENGTH                 equ 0001h
RPOR38_39_RPO38R3_MASK                   equ 0008h
RPOR38_39_RPO39R0_POSN                   equ 0004h
RPOR38_39_RPO39R0_POSITION               equ 0004h
RPOR38_39_RPO39R0_SIZE                   equ 0001h
RPOR38_39_RPO39R0_LENGTH                 equ 0001h
RPOR38_39_RPO39R0_MASK                   equ 0010h
RPOR38_39_RPO39R1_POSN                   equ 0005h
RPOR38_39_RPO39R1_POSITION               equ 0005h
RPOR38_39_RPO39R1_SIZE                   equ 0001h
RPOR38_39_RPO39R1_LENGTH                 equ 0001h
RPOR38_39_RPO39R1_MASK                   equ 0020h
RPOR38_39_RPO39R2_POSN                   equ 0006h
RPOR38_39_RPO39R2_POSITION               equ 0006h
RPOR38_39_RPO39R2_SIZE                   equ 0001h
RPOR38_39_RPO39R2_LENGTH                 equ 0001h
RPOR38_39_RPO39R2_MASK                   equ 0040h
RPOR38_39_RPO39R3_POSN                   equ 0007h
RPOR38_39_RPO39R3_POSITION               equ 0007h
RPOR38_39_RPO39R3_SIZE                   equ 0001h
RPOR38_39_RPO39R3_LENGTH                 equ 0001h
RPOR38_39_RPO39R3_MASK                   equ 0080h

// Register: RPOR40_41
#define RPOR40_41 RPOR40_41
RPOR40_41                                equ 0E26h
// bitfield definitions
RPOR40_41_RPO40R_POSN                    equ 0000h
RPOR40_41_RPO40R_POSITION                equ 0000h
RPOR40_41_RPO40R_SIZE                    equ 0004h
RPOR40_41_RPO40R_LENGTH                  equ 0004h
RPOR40_41_RPO40R_MASK                    equ 000Fh
RPOR40_41_RPO41R_POSN                    equ 0004h
RPOR40_41_RPO41R_POSITION                equ 0004h
RPOR40_41_RPO41R_SIZE                    equ 0004h
RPOR40_41_RPO41R_LENGTH                  equ 0004h
RPOR40_41_RPO41R_MASK                    equ 00F0h
RPOR40_41_RPO40R0_POSN                   equ 0000h
RPOR40_41_RPO40R0_POSITION               equ 0000h
RPOR40_41_RPO40R0_SIZE                   equ 0001h
RPOR40_41_RPO40R0_LENGTH                 equ 0001h
RPOR40_41_RPO40R0_MASK                   equ 0001h
RPOR40_41_RPO40R1_POSN                   equ 0001h
RPOR40_41_RPO40R1_POSITION               equ 0001h
RPOR40_41_RPO40R1_SIZE                   equ 0001h
RPOR40_41_RPO40R1_LENGTH                 equ 0001h
RPOR40_41_RPO40R1_MASK                   equ 0002h
RPOR40_41_RPO40R2_POSN                   equ 0002h
RPOR40_41_RPO40R2_POSITION               equ 0002h
RPOR40_41_RPO40R2_SIZE                   equ 0001h
RPOR40_41_RPO40R2_LENGTH                 equ 0001h
RPOR40_41_RPO40R2_MASK                   equ 0004h
RPOR40_41_RPO40R3_POSN                   equ 0003h
RPOR40_41_RPO40R3_POSITION               equ 0003h
RPOR40_41_RPO40R3_SIZE                   equ 0001h
RPOR40_41_RPO40R3_LENGTH                 equ 0001h
RPOR40_41_RPO40R3_MASK                   equ 0008h
RPOR40_41_RPO41R0_POSN                   equ 0004h
RPOR40_41_RPO41R0_POSITION               equ 0004h
RPOR40_41_RPO41R0_SIZE                   equ 0001h
RPOR40_41_RPO41R0_LENGTH                 equ 0001h
RPOR40_41_RPO41R0_MASK                   equ 0010h
RPOR40_41_RPO41R1_POSN                   equ 0005h
RPOR40_41_RPO41R1_POSITION               equ 0005h
RPOR40_41_RPO41R1_SIZE                   equ 0001h
RPOR40_41_RPO41R1_LENGTH                 equ 0001h
RPOR40_41_RPO41R1_MASK                   equ 0020h
RPOR40_41_RPO41R2_POSN                   equ 0006h
RPOR40_41_RPO41R2_POSITION               equ 0006h
RPOR40_41_RPO41R2_SIZE                   equ 0001h
RPOR40_41_RPO41R2_LENGTH                 equ 0001h
RPOR40_41_RPO41R2_MASK                   equ 0040h
RPOR40_41_RPO41R3_POSN                   equ 0007h
RPOR40_41_RPO41R3_POSITION               equ 0007h
RPOR40_41_RPO41R3_SIZE                   equ 0001h
RPOR40_41_RPO41R3_LENGTH                 equ 0001h
RPOR40_41_RPO41R3_MASK                   equ 0080h

// Register: RPOR42_43
#define RPOR42_43 RPOR42_43
RPOR42_43                                equ 0E27h
// bitfield definitions
RPOR42_43_RPO42R_POSN                    equ 0000h
RPOR42_43_RPO42R_POSITION                equ 0000h
RPOR42_43_RPO42R_SIZE                    equ 0004h
RPOR42_43_RPO42R_LENGTH                  equ 0004h
RPOR42_43_RPO42R_MASK                    equ 000Fh
RPOR42_43_RPO43R_POSN                    equ 0004h
RPOR42_43_RPO43R_POSITION                equ 0004h
RPOR42_43_RPO43R_SIZE                    equ 0004h
RPOR42_43_RPO43R_LENGTH                  equ 0004h
RPOR42_43_RPO43R_MASK                    equ 00F0h
RPOR42_43_RPO42R0_POSN                   equ 0000h
RPOR42_43_RPO42R0_POSITION               equ 0000h
RPOR42_43_RPO42R0_SIZE                   equ 0001h
RPOR42_43_RPO42R0_LENGTH                 equ 0001h
RPOR42_43_RPO42R0_MASK                   equ 0001h
RPOR42_43_RPO42R1_POSN                   equ 0001h
RPOR42_43_RPO42R1_POSITION               equ 0001h
RPOR42_43_RPO42R1_SIZE                   equ 0001h
RPOR42_43_RPO42R1_LENGTH                 equ 0001h
RPOR42_43_RPO42R1_MASK                   equ 0002h
RPOR42_43_RPO42R2_POSN                   equ 0002h
RPOR42_43_RPO42R2_POSITION               equ 0002h
RPOR42_43_RPO42R2_SIZE                   equ 0001h
RPOR42_43_RPO42R2_LENGTH                 equ 0001h
RPOR42_43_RPO42R2_MASK                   equ 0004h
RPOR42_43_RPO42R3_POSN                   equ 0003h
RPOR42_43_RPO42R3_POSITION               equ 0003h
RPOR42_43_RPO42R3_SIZE                   equ 0001h
RPOR42_43_RPO42R3_LENGTH                 equ 0001h
RPOR42_43_RPO42R3_MASK                   equ 0008h
RPOR42_43_RPO43R0_POSN                   equ 0004h
RPOR42_43_RPO43R0_POSITION               equ 0004h
RPOR42_43_RPO43R0_SIZE                   equ 0001h
RPOR42_43_RPO43R0_LENGTH                 equ 0001h
RPOR42_43_RPO43R0_MASK                   equ 0010h
RPOR42_43_RPO43R1_POSN                   equ 0005h
RPOR42_43_RPO43R1_POSITION               equ 0005h
RPOR42_43_RPO43R1_SIZE                   equ 0001h
RPOR42_43_RPO43R1_LENGTH                 equ 0001h
RPOR42_43_RPO43R1_MASK                   equ 0020h
RPOR42_43_RPO43R2_POSN                   equ 0006h
RPOR42_43_RPO43R2_POSITION               equ 0006h
RPOR42_43_RPO43R2_SIZE                   equ 0001h
RPOR42_43_RPO43R2_LENGTH                 equ 0001h
RPOR42_43_RPO43R2_MASK                   equ 0040h
RPOR42_43_RPO43R3_POSN                   equ 0007h
RPOR42_43_RPO43R3_POSITION               equ 0007h
RPOR42_43_RPO43R3_SIZE                   equ 0001h
RPOR42_43_RPO43R3_LENGTH                 equ 0001h
RPOR42_43_RPO43R3_MASK                   equ 0080h

// Register: RPOR44_45
#define RPOR44_45 RPOR44_45
RPOR44_45                                equ 0E28h
// bitfield definitions
RPOR44_45_RPO44R_POSN                    equ 0000h
RPOR44_45_RPO44R_POSITION                equ 0000h
RPOR44_45_RPO44R_SIZE                    equ 0004h
RPOR44_45_RPO44R_LENGTH                  equ 0004h
RPOR44_45_RPO44R_MASK                    equ 000Fh
RPOR44_45_RPO45R_POSN                    equ 0004h
RPOR44_45_RPO45R_POSITION                equ 0004h
RPOR44_45_RPO45R_SIZE                    equ 0004h
RPOR44_45_RPO45R_LENGTH                  equ 0004h
RPOR44_45_RPO45R_MASK                    equ 00F0h
RPOR44_45_RPO44R0_POSN                   equ 0000h
RPOR44_45_RPO44R0_POSITION               equ 0000h
RPOR44_45_RPO44R0_SIZE                   equ 0001h
RPOR44_45_RPO44R0_LENGTH                 equ 0001h
RPOR44_45_RPO44R0_MASK                   equ 0001h
RPOR44_45_RPO44R1_POSN                   equ 0001h
RPOR44_45_RPO44R1_POSITION               equ 0001h
RPOR44_45_RPO44R1_SIZE                   equ 0001h
RPOR44_45_RPO44R1_LENGTH                 equ 0001h
RPOR44_45_RPO44R1_MASK                   equ 0002h
RPOR44_45_RPO44R2_POSN                   equ 0002h
RPOR44_45_RPO44R2_POSITION               equ 0002h
RPOR44_45_RPO44R2_SIZE                   equ 0001h
RPOR44_45_RPO44R2_LENGTH                 equ 0001h
RPOR44_45_RPO44R2_MASK                   equ 0004h
RPOR44_45_RPO44R3_POSN                   equ 0003h
RPOR44_45_RPO44R3_POSITION               equ 0003h
RPOR44_45_RPO44R3_SIZE                   equ 0001h
RPOR44_45_RPO44R3_LENGTH                 equ 0001h
RPOR44_45_RPO44R3_MASK                   equ 0008h
RPOR44_45_RPO45R0_POSN                   equ 0004h
RPOR44_45_RPO45R0_POSITION               equ 0004h
RPOR44_45_RPO45R0_SIZE                   equ 0001h
RPOR44_45_RPO45R0_LENGTH                 equ 0001h
RPOR44_45_RPO45R0_MASK                   equ 0010h
RPOR44_45_RPO45R1_POSN                   equ 0005h
RPOR44_45_RPO45R1_POSITION               equ 0005h
RPOR44_45_RPO45R1_SIZE                   equ 0001h
RPOR44_45_RPO45R1_LENGTH                 equ 0001h
RPOR44_45_RPO45R1_MASK                   equ 0020h
RPOR44_45_RPO45R2_POSN                   equ 0006h
RPOR44_45_RPO45R2_POSITION               equ 0006h
RPOR44_45_RPO45R2_SIZE                   equ 0001h
RPOR44_45_RPO45R2_LENGTH                 equ 0001h
RPOR44_45_RPO45R2_MASK                   equ 0040h
RPOR44_45_RPO45R3_POSN                   equ 0007h
RPOR44_45_RPO45R3_POSITION               equ 0007h
RPOR44_45_RPO45R3_SIZE                   equ 0001h
RPOR44_45_RPO45R3_LENGTH                 equ 0001h
RPOR44_45_RPO45R3_MASK                   equ 0080h

// Register: RPOR46
#define RPOR46 RPOR46
RPOR46                                   equ 0E29h
// bitfield definitions
RPOR46_RPO46R_POSN                       equ 0000h
RPOR46_RPO46R_POSITION                   equ 0000h
RPOR46_RPO46R_SIZE                       equ 0004h
RPOR46_RPO46R_LENGTH                     equ 0004h
RPOR46_RPO46R_MASK                       equ 000Fh
RPOR46_RPO46R0_POSN                      equ 0000h
RPOR46_RPO46R0_POSITION                  equ 0000h
RPOR46_RPO46R0_SIZE                      equ 0001h
RPOR46_RPO46R0_LENGTH                    equ 0001h
RPOR46_RPO46R0_MASK                      equ 0001h
RPOR46_RPO46R1_POSN                      equ 0001h
RPOR46_RPO46R1_POSITION                  equ 0001h
RPOR46_RPO46R1_SIZE                      equ 0001h
RPOR46_RPO46R1_LENGTH                    equ 0001h
RPOR46_RPO46R1_MASK                      equ 0002h
RPOR46_RPO46R2_POSN                      equ 0002h
RPOR46_RPO46R2_POSITION                  equ 0002h
RPOR46_RPO46R2_SIZE                      equ 0001h
RPOR46_RPO46R2_LENGTH                    equ 0001h
RPOR46_RPO46R2_MASK                      equ 0004h
RPOR46_RPO46R3_POSN                      equ 0003h
RPOR46_RPO46R3_POSITION                  equ 0003h
RPOR46_RPO46R3_SIZE                      equ 0001h
RPOR46_RPO46R3_LENGTH                    equ 0001h
RPOR46_RPO46R3_MASK                      equ 0008h

// Register: RPINR0_1
#define RPINR0_1 RPINR0_1
RPINR0_1                                 equ 0E2Ah
// bitfield definitions
RPINR0_1_U1RXR_POSN                      equ 0000h
RPINR0_1_U1RXR_POSITION                  equ 0000h
RPINR0_1_U1RXR_SIZE                      equ 0004h
RPINR0_1_U1RXR_LENGTH                    equ 0004h
RPINR0_1_U1RXR_MASK                      equ 000Fh
RPINR0_1_U1TXR_POSN                      equ 0004h
RPINR0_1_U1TXR_POSITION                  equ 0004h
RPINR0_1_U1TXR_SIZE                      equ 0004h
RPINR0_1_U1TXR_LENGTH                    equ 0004h
RPINR0_1_U1TXR_MASK                      equ 00F0h
RPINR0_1_U1RXR0_POSN                     equ 0000h
RPINR0_1_U1RXR0_POSITION                 equ 0000h
RPINR0_1_U1RXR0_SIZE                     equ 0001h
RPINR0_1_U1RXR0_LENGTH                   equ 0001h
RPINR0_1_U1RXR0_MASK                     equ 0001h
RPINR0_1_U1RXR1_POSN                     equ 0001h
RPINR0_1_U1RXR1_POSITION                 equ 0001h
RPINR0_1_U1RXR1_SIZE                     equ 0001h
RPINR0_1_U1RXR1_LENGTH                   equ 0001h
RPINR0_1_U1RXR1_MASK                     equ 0002h
RPINR0_1_U1RXR2_POSN                     equ 0002h
RPINR0_1_U1RXR2_POSITION                 equ 0002h
RPINR0_1_U1RXR2_SIZE                     equ 0001h
RPINR0_1_U1RXR2_LENGTH                   equ 0001h
RPINR0_1_U1RXR2_MASK                     equ 0004h
RPINR0_1_U1RXR3_POSN                     equ 0003h
RPINR0_1_U1RXR3_POSITION                 equ 0003h
RPINR0_1_U1RXR3_SIZE                     equ 0001h
RPINR0_1_U1RXR3_LENGTH                   equ 0001h
RPINR0_1_U1RXR3_MASK                     equ 0008h
RPINR0_1_U1TXR0_POSN                     equ 0004h
RPINR0_1_U1TXR0_POSITION                 equ 0004h
RPINR0_1_U1TXR0_SIZE                     equ 0001h
RPINR0_1_U1TXR0_LENGTH                   equ 0001h
RPINR0_1_U1TXR0_MASK                     equ 0010h
RPINR0_1_U1TXR1_POSN                     equ 0005h
RPINR0_1_U1TXR1_POSITION                 equ 0005h
RPINR0_1_U1TXR1_SIZE                     equ 0001h
RPINR0_1_U1TXR1_LENGTH                   equ 0001h
RPINR0_1_U1TXR1_MASK                     equ 0020h
RPINR0_1_U1TXR2_POSN                     equ 0006h
RPINR0_1_U1TXR2_POSITION                 equ 0006h
RPINR0_1_U1TXR2_SIZE                     equ 0001h
RPINR0_1_U1TXR2_LENGTH                   equ 0001h
RPINR0_1_U1TXR2_MASK                     equ 0040h
RPINR0_1_U1TXR3_POSN                     equ 0007h
RPINR0_1_U1TXR3_POSITION                 equ 0007h
RPINR0_1_U1TXR3_SIZE                     equ 0001h
RPINR0_1_U1TXR3_LENGTH                   equ 0001h
RPINR0_1_U1TXR3_MASK                     equ 0080h

// Register: RPINR2_3
#define RPINR2_3 RPINR2_3
RPINR2_3                                 equ 0E2Bh
// bitfield definitions
RPINR2_3_U2RXR_POSN                      equ 0000h
RPINR2_3_U2RXR_POSITION                  equ 0000h
RPINR2_3_U2RXR_SIZE                      equ 0004h
RPINR2_3_U2RXR_LENGTH                    equ 0004h
RPINR2_3_U2RXR_MASK                      equ 000Fh
RPINR2_3_U2TXR_POSN                      equ 0004h
RPINR2_3_U2TXR_POSITION                  equ 0004h
RPINR2_3_U2TXR_SIZE                      equ 0004h
RPINR2_3_U2TXR_LENGTH                    equ 0004h
RPINR2_3_U2TXR_MASK                      equ 00F0h
RPINR2_3_U2RXR0_POSN                     equ 0000h
RPINR2_3_U2RXR0_POSITION                 equ 0000h
RPINR2_3_U2RXR0_SIZE                     equ 0001h
RPINR2_3_U2RXR0_LENGTH                   equ 0001h
RPINR2_3_U2RXR0_MASK                     equ 0001h
RPINR2_3_U2RXR1_POSN                     equ 0001h
RPINR2_3_U2RXR1_POSITION                 equ 0001h
RPINR2_3_U2RXR1_SIZE                     equ 0001h
RPINR2_3_U2RXR1_LENGTH                   equ 0001h
RPINR2_3_U2RXR1_MASK                     equ 0002h
RPINR2_3_U2RXR2_POSN                     equ 0002h
RPINR2_3_U2RXR2_POSITION                 equ 0002h
RPINR2_3_U2RXR2_SIZE                     equ 0001h
RPINR2_3_U2RXR2_LENGTH                   equ 0001h
RPINR2_3_U2RXR2_MASK                     equ 0004h
RPINR2_3_U2RXR3_POSN                     equ 0003h
RPINR2_3_U2RXR3_POSITION                 equ 0003h
RPINR2_3_U2RXR3_SIZE                     equ 0001h
RPINR2_3_U2RXR3_LENGTH                   equ 0001h
RPINR2_3_U2RXR3_MASK                     equ 0008h
RPINR2_3_U2TXR0_POSN                     equ 0004h
RPINR2_3_U2TXR0_POSITION                 equ 0004h
RPINR2_3_U2TXR0_SIZE                     equ 0001h
RPINR2_3_U2TXR0_LENGTH                   equ 0001h
RPINR2_3_U2TXR0_MASK                     equ 0010h
RPINR2_3_U2TXR1_POSN                     equ 0005h
RPINR2_3_U2TXR1_POSITION                 equ 0005h
RPINR2_3_U2TXR1_SIZE                     equ 0001h
RPINR2_3_U2TXR1_LENGTH                   equ 0001h
RPINR2_3_U2TXR1_MASK                     equ 0020h
RPINR2_3_U2TXR2_POSN                     equ 0006h
RPINR2_3_U2TXR2_POSITION                 equ 0006h
RPINR2_3_U2TXR2_SIZE                     equ 0001h
RPINR2_3_U2TXR2_LENGTH                   equ 0001h
RPINR2_3_U2TXR2_MASK                     equ 0040h
RPINR2_3_U2TXR3_POSN                     equ 0007h
RPINR2_3_U2TXR3_POSITION                 equ 0007h
RPINR2_3_U2TXR3_SIZE                     equ 0001h
RPINR2_3_U2TXR3_LENGTH                   equ 0001h
RPINR2_3_U2TXR3_MASK                     equ 0080h

// Register: RPINR4_5
#define RPINR4_5 RPINR4_5
RPINR4_5                                 equ 0E2Ch
// bitfield definitions
RPINR4_5_U3RXR_POSN                      equ 0000h
RPINR4_5_U3RXR_POSITION                  equ 0000h
RPINR4_5_U3RXR_SIZE                      equ 0004h
RPINR4_5_U3RXR_LENGTH                    equ 0004h
RPINR4_5_U3RXR_MASK                      equ 000Fh
RPINR4_5_U3TXR_POSN                      equ 0004h
RPINR4_5_U3TXR_POSITION                  equ 0004h
RPINR4_5_U3TXR_SIZE                      equ 0004h
RPINR4_5_U3TXR_LENGTH                    equ 0004h
RPINR4_5_U3TXR_MASK                      equ 00F0h
RPINR4_5_U3RXR0_POSN                     equ 0000h
RPINR4_5_U3RXR0_POSITION                 equ 0000h
RPINR4_5_U3RXR0_SIZE                     equ 0001h
RPINR4_5_U3RXR0_LENGTH                   equ 0001h
RPINR4_5_U3RXR0_MASK                     equ 0001h
RPINR4_5_U3RXR1_POSN                     equ 0001h
RPINR4_5_U3RXR1_POSITION                 equ 0001h
RPINR4_5_U3RXR1_SIZE                     equ 0001h
RPINR4_5_U3RXR1_LENGTH                   equ 0001h
RPINR4_5_U3RXR1_MASK                     equ 0002h
RPINR4_5_U3RXR2_POSN                     equ 0002h
RPINR4_5_U3RXR2_POSITION                 equ 0002h
RPINR4_5_U3RXR2_SIZE                     equ 0001h
RPINR4_5_U3RXR2_LENGTH                   equ 0001h
RPINR4_5_U3RXR2_MASK                     equ 0004h
RPINR4_5_U3RXR3_POSN                     equ 0003h
RPINR4_5_U3RXR3_POSITION                 equ 0003h
RPINR4_5_U3RXR3_SIZE                     equ 0001h
RPINR4_5_U3RXR3_LENGTH                   equ 0001h
RPINR4_5_U3RXR3_MASK                     equ 0008h
RPINR4_5_U3TXR0_POSN                     equ 0004h
RPINR4_5_U3TXR0_POSITION                 equ 0004h
RPINR4_5_U3TXR0_SIZE                     equ 0001h
RPINR4_5_U3TXR0_LENGTH                   equ 0001h
RPINR4_5_U3TXR0_MASK                     equ 0010h
RPINR4_5_U3TXR1_POSN                     equ 0005h
RPINR4_5_U3TXR1_POSITION                 equ 0005h
RPINR4_5_U3TXR1_SIZE                     equ 0001h
RPINR4_5_U3TXR1_LENGTH                   equ 0001h
RPINR4_5_U3TXR1_MASK                     equ 0020h
RPINR4_5_U3TXR2_POSN                     equ 0006h
RPINR4_5_U3TXR2_POSITION                 equ 0006h
RPINR4_5_U3TXR2_SIZE                     equ 0001h
RPINR4_5_U3TXR2_LENGTH                   equ 0001h
RPINR4_5_U3TXR2_MASK                     equ 0040h
RPINR4_5_U3TXR3_POSN                     equ 0007h
RPINR4_5_U3TXR3_POSITION                 equ 0007h
RPINR4_5_U3TXR3_SIZE                     equ 0001h
RPINR4_5_U3TXR3_LENGTH                   equ 0001h
RPINR4_5_U3TXR3_MASK                     equ 0080h

// Register: RPINR6_7
#define RPINR6_7 RPINR6_7
RPINR6_7                                 equ 0E2Dh
// bitfield definitions
RPINR6_7_U4RXR_POSN                      equ 0000h
RPINR6_7_U4RXR_POSITION                  equ 0000h
RPINR6_7_U4RXR_SIZE                      equ 0004h
RPINR6_7_U4RXR_LENGTH                    equ 0004h
RPINR6_7_U4RXR_MASK                      equ 000Fh
RPINR6_7_U4TXR_POSN                      equ 0004h
RPINR6_7_U4TXR_POSITION                  equ 0004h
RPINR6_7_U4TXR_SIZE                      equ 0004h
RPINR6_7_U4TXR_LENGTH                    equ 0004h
RPINR6_7_U4TXR_MASK                      equ 00F0h
RPINR6_7_U4RXR0_POSN                     equ 0000h
RPINR6_7_U4RXR0_POSITION                 equ 0000h
RPINR6_7_U4RXR0_SIZE                     equ 0001h
RPINR6_7_U4RXR0_LENGTH                   equ 0001h
RPINR6_7_U4RXR0_MASK                     equ 0001h
RPINR6_7_U4RXR1_POSN                     equ 0001h
RPINR6_7_U4RXR1_POSITION                 equ 0001h
RPINR6_7_U4RXR1_SIZE                     equ 0001h
RPINR6_7_U4RXR1_LENGTH                   equ 0001h
RPINR6_7_U4RXR1_MASK                     equ 0002h
RPINR6_7_U4RXR2_POSN                     equ 0002h
RPINR6_7_U4RXR2_POSITION                 equ 0002h
RPINR6_7_U4RXR2_SIZE                     equ 0001h
RPINR6_7_U4RXR2_LENGTH                   equ 0001h
RPINR6_7_U4RXR2_MASK                     equ 0004h
RPINR6_7_U4RXR3_POSN                     equ 0003h
RPINR6_7_U4RXR3_POSITION                 equ 0003h
RPINR6_7_U4RXR3_SIZE                     equ 0001h
RPINR6_7_U4RXR3_LENGTH                   equ 0001h
RPINR6_7_U4RXR3_MASK                     equ 0008h
RPINR6_7_U4TXR0_POSN                     equ 0004h
RPINR6_7_U4TXR0_POSITION                 equ 0004h
RPINR6_7_U4TXR0_SIZE                     equ 0001h
RPINR6_7_U4TXR0_LENGTH                   equ 0001h
RPINR6_7_U4TXR0_MASK                     equ 0010h
RPINR6_7_U4TXR1_POSN                     equ 0005h
RPINR6_7_U4TXR1_POSITION                 equ 0005h
RPINR6_7_U4TXR1_SIZE                     equ 0001h
RPINR6_7_U4TXR1_LENGTH                   equ 0001h
RPINR6_7_U4TXR1_MASK                     equ 0020h
RPINR6_7_U4TXR2_POSN                     equ 0006h
RPINR6_7_U4TXR2_POSITION                 equ 0006h
RPINR6_7_U4TXR2_SIZE                     equ 0001h
RPINR6_7_U4TXR2_LENGTH                   equ 0001h
RPINR6_7_U4TXR2_MASK                     equ 0040h
RPINR6_7_U4TXR3_POSN                     equ 0007h
RPINR6_7_U4TXR3_POSITION                 equ 0007h
RPINR6_7_U4TXR3_SIZE                     equ 0001h
RPINR6_7_U4TXR3_LENGTH                   equ 0001h
RPINR6_7_U4TXR3_MASK                     equ 0080h

// Register: RPINR8_9
#define RPINR8_9 RPINR8_9
RPINR8_9                                 equ 0E2Eh
// bitfield definitions
RPINR8_9_SCK1R_POSN                      equ 0000h
RPINR8_9_SCK1R_POSITION                  equ 0000h
RPINR8_9_SCK1R_SIZE                      equ 0004h
RPINR8_9_SCK1R_LENGTH                    equ 0004h
RPINR8_9_SCK1R_MASK                      equ 000Fh
RPINR8_9_SDI1R_POSN                      equ 0004h
RPINR8_9_SDI1R_POSITION                  equ 0004h
RPINR8_9_SDI1R_SIZE                      equ 0004h
RPINR8_9_SDI1R_LENGTH                    equ 0004h
RPINR8_9_SDI1R_MASK                      equ 00F0h
RPINR8_9_SCK1R0_POSN                     equ 0000h
RPINR8_9_SCK1R0_POSITION                 equ 0000h
RPINR8_9_SCK1R0_SIZE                     equ 0001h
RPINR8_9_SCK1R0_LENGTH                   equ 0001h
RPINR8_9_SCK1R0_MASK                     equ 0001h
RPINR8_9_SCK1R1_POSN                     equ 0001h
RPINR8_9_SCK1R1_POSITION                 equ 0001h
RPINR8_9_SCK1R1_SIZE                     equ 0001h
RPINR8_9_SCK1R1_LENGTH                   equ 0001h
RPINR8_9_SCK1R1_MASK                     equ 0002h
RPINR8_9_SCK1R2_POSN                     equ 0002h
RPINR8_9_SCK1R2_POSITION                 equ 0002h
RPINR8_9_SCK1R2_SIZE                     equ 0001h
RPINR8_9_SCK1R2_LENGTH                   equ 0001h
RPINR8_9_SCK1R2_MASK                     equ 0004h
RPINR8_9_SCK1R3_POSN                     equ 0003h
RPINR8_9_SCK1R3_POSITION                 equ 0003h
RPINR8_9_SCK1R3_SIZE                     equ 0001h
RPINR8_9_SCK1R3_LENGTH                   equ 0001h
RPINR8_9_SCK1R3_MASK                     equ 0008h
RPINR8_9_SDI1R0_POSN                     equ 0004h
RPINR8_9_SDI1R0_POSITION                 equ 0004h
RPINR8_9_SDI1R0_SIZE                     equ 0001h
RPINR8_9_SDI1R0_LENGTH                   equ 0001h
RPINR8_9_SDI1R0_MASK                     equ 0010h
RPINR8_9_SDI1R1_POSN                     equ 0005h
RPINR8_9_SDI1R1_POSITION                 equ 0005h
RPINR8_9_SDI1R1_SIZE                     equ 0001h
RPINR8_9_SDI1R1_LENGTH                   equ 0001h
RPINR8_9_SDI1R1_MASK                     equ 0020h
RPINR8_9_SDI1R2_POSN                     equ 0006h
RPINR8_9_SDI1R2_POSITION                 equ 0006h
RPINR8_9_SDI1R2_SIZE                     equ 0001h
RPINR8_9_SDI1R2_LENGTH                   equ 0001h
RPINR8_9_SDI1R2_MASK                     equ 0040h
RPINR8_9_SDI1R3_POSN                     equ 0007h
RPINR8_9_SDI1R3_POSITION                 equ 0007h
RPINR8_9_SDI1R3_SIZE                     equ 0001h
RPINR8_9_SDI1R3_LENGTH                   equ 0001h
RPINR8_9_SDI1R3_MASK                     equ 0080h

// Register: RPINR10_11
#define RPINR10_11 RPINR10_11
RPINR10_11                               equ 0E2Fh
// bitfield definitions
RPINR10_11_SS1R_POSN                     equ 0000h
RPINR10_11_SS1R_POSITION                 equ 0000h
RPINR10_11_SS1R_SIZE                     equ 0004h
RPINR10_11_SS1R_LENGTH                   equ 0004h
RPINR10_11_SS1R_MASK                     equ 000Fh
RPINR10_11_SCK2R_POSN                    equ 0004h
RPINR10_11_SCK2R_POSITION                equ 0004h
RPINR10_11_SCK2R_SIZE                    equ 0004h
RPINR10_11_SCK2R_LENGTH                  equ 0004h
RPINR10_11_SCK2R_MASK                    equ 00F0h
RPINR10_11_SS1R0_POSN                    equ 0000h
RPINR10_11_SS1R0_POSITION                equ 0000h
RPINR10_11_SS1R0_SIZE                    equ 0001h
RPINR10_11_SS1R0_LENGTH                  equ 0001h
RPINR10_11_SS1R0_MASK                    equ 0001h
RPINR10_11_SS1R1_POSN                    equ 0001h
RPINR10_11_SS1R1_POSITION                equ 0001h
RPINR10_11_SS1R1_SIZE                    equ 0001h
RPINR10_11_SS1R1_LENGTH                  equ 0001h
RPINR10_11_SS1R1_MASK                    equ 0002h
RPINR10_11_SS1R2_POSN                    equ 0002h
RPINR10_11_SS1R2_POSITION                equ 0002h
RPINR10_11_SS1R2_SIZE                    equ 0001h
RPINR10_11_SS1R2_LENGTH                  equ 0001h
RPINR10_11_SS1R2_MASK                    equ 0004h
RPINR10_11_SS1R3_POSN                    equ 0003h
RPINR10_11_SS1R3_POSITION                equ 0003h
RPINR10_11_SS1R3_SIZE                    equ 0001h
RPINR10_11_SS1R3_LENGTH                  equ 0001h
RPINR10_11_SS1R3_MASK                    equ 0008h
RPINR10_11_SCK2R0_POSN                   equ 0004h
RPINR10_11_SCK2R0_POSITION               equ 0004h
RPINR10_11_SCK2R0_SIZE                   equ 0001h
RPINR10_11_SCK2R0_LENGTH                 equ 0001h
RPINR10_11_SCK2R0_MASK                   equ 0010h
RPINR10_11_SCK2R1_POSN                   equ 0005h
RPINR10_11_SCK2R1_POSITION               equ 0005h
RPINR10_11_SCK2R1_SIZE                   equ 0001h
RPINR10_11_SCK2R1_LENGTH                 equ 0001h
RPINR10_11_SCK2R1_MASK                   equ 0020h
RPINR10_11_SCK2R2_POSN                   equ 0006h
RPINR10_11_SCK2R2_POSITION               equ 0006h
RPINR10_11_SCK2R2_SIZE                   equ 0001h
RPINR10_11_SCK2R2_LENGTH                 equ 0001h
RPINR10_11_SCK2R2_MASK                   equ 0040h
RPINR10_11_SCK2R3_POSN                   equ 0007h
RPINR10_11_SCK2R3_POSITION               equ 0007h
RPINR10_11_SCK2R3_SIZE                   equ 0001h
RPINR10_11_SCK2R3_LENGTH                 equ 0001h
RPINR10_11_SCK2R3_MASK                   equ 0080h

// Register: RPINR12_13
#define RPINR12_13 RPINR12_13
RPINR12_13                               equ 0E30h
// bitfield definitions
RPINR12_13_SDI2R_POSN                    equ 0000h
RPINR12_13_SDI2R_POSITION                equ 0000h
RPINR12_13_SDI2R_SIZE                    equ 0004h
RPINR12_13_SDI2R_LENGTH                  equ 0004h
RPINR12_13_SDI2R_MASK                    equ 000Fh
RPINR12_13_SS2R_POSN                     equ 0004h
RPINR12_13_SS2R_POSITION                 equ 0004h
RPINR12_13_SS2R_SIZE                     equ 0004h
RPINR12_13_SS2R_LENGTH                   equ 0004h
RPINR12_13_SS2R_MASK                     equ 00F0h
RPINR12_13_SDI2R0_POSN                   equ 0000h
RPINR12_13_SDI2R0_POSITION               equ 0000h
RPINR12_13_SDI2R0_SIZE                   equ 0001h
RPINR12_13_SDI2R0_LENGTH                 equ 0001h
RPINR12_13_SDI2R0_MASK                   equ 0001h
RPINR12_13_SDI2R1_POSN                   equ 0001h
RPINR12_13_SDI2R1_POSITION               equ 0001h
RPINR12_13_SDI2R1_SIZE                   equ 0001h
RPINR12_13_SDI2R1_LENGTH                 equ 0001h
RPINR12_13_SDI2R1_MASK                   equ 0002h
RPINR12_13_SDI2R2_POSN                   equ 0002h
RPINR12_13_SDI2R2_POSITION               equ 0002h
RPINR12_13_SDI2R2_SIZE                   equ 0001h
RPINR12_13_SDI2R2_LENGTH                 equ 0001h
RPINR12_13_SDI2R2_MASK                   equ 0004h
RPINR12_13_SDI2R3_POSN                   equ 0003h
RPINR12_13_SDI2R3_POSITION               equ 0003h
RPINR12_13_SDI2R3_SIZE                   equ 0001h
RPINR12_13_SDI2R3_LENGTH                 equ 0001h
RPINR12_13_SDI2R3_MASK                   equ 0008h
RPINR12_13_SS2R0_POSN                    equ 0004h
RPINR12_13_SS2R0_POSITION                equ 0004h
RPINR12_13_SS2R0_SIZE                    equ 0001h
RPINR12_13_SS2R0_LENGTH                  equ 0001h
RPINR12_13_SS2R0_MASK                    equ 0010h
RPINR12_13_SS2R1_POSN                    equ 0005h
RPINR12_13_SS2R1_POSITION                equ 0005h
RPINR12_13_SS2R1_SIZE                    equ 0001h
RPINR12_13_SS2R1_LENGTH                  equ 0001h
RPINR12_13_SS2R1_MASK                    equ 0020h
RPINR12_13_SS2R2_POSN                    equ 0006h
RPINR12_13_SS2R2_POSITION                equ 0006h
RPINR12_13_SS2R2_SIZE                    equ 0001h
RPINR12_13_SS2R2_LENGTH                  equ 0001h
RPINR12_13_SS2R2_MASK                    equ 0040h
RPINR12_13_SS2R3_POSN                    equ 0007h
RPINR12_13_SS2R3_POSITION                equ 0007h
RPINR12_13_SS2R3_SIZE                    equ 0001h
RPINR12_13_SS2R3_LENGTH                  equ 0001h
RPINR12_13_SS2R3_MASK                    equ 0080h

// Register: RPINR14_15
#define RPINR14_15 RPINR14_15
RPINR14_15                               equ 0E31h
// bitfield definitions
RPINR14_15_FLT0R_POSN                    equ 0000h
RPINR14_15_FLT0R_POSITION                equ 0000h
RPINR14_15_FLT0R_SIZE                    equ 0004h
RPINR14_15_FLT0R_LENGTH                  equ 0004h
RPINR14_15_FLT0R_MASK                    equ 000Fh
RPINR14_15_ECCP1R_POSN                   equ 0004h
RPINR14_15_ECCP1R_POSITION               equ 0004h
RPINR14_15_ECCP1R_SIZE                   equ 0004h
RPINR14_15_ECCP1R_LENGTH                 equ 0004h
RPINR14_15_ECCP1R_MASK                   equ 00F0h
RPINR14_15_FLT0R0_POSN                   equ 0000h
RPINR14_15_FLT0R0_POSITION               equ 0000h
RPINR14_15_FLT0R0_SIZE                   equ 0001h
RPINR14_15_FLT0R0_LENGTH                 equ 0001h
RPINR14_15_FLT0R0_MASK                   equ 0001h
RPINR14_15_FLT0R1_POSN                   equ 0001h
RPINR14_15_FLT0R1_POSITION               equ 0001h
RPINR14_15_FLT0R1_SIZE                   equ 0001h
RPINR14_15_FLT0R1_LENGTH                 equ 0001h
RPINR14_15_FLT0R1_MASK                   equ 0002h
RPINR14_15_FLT0R2_POSN                   equ 0002h
RPINR14_15_FLT0R2_POSITION               equ 0002h
RPINR14_15_FLT0R2_SIZE                   equ 0001h
RPINR14_15_FLT0R2_LENGTH                 equ 0001h
RPINR14_15_FLT0R2_MASK                   equ 0004h
RPINR14_15_FLT0R3_POSN                   equ 0003h
RPINR14_15_FLT0R3_POSITION               equ 0003h
RPINR14_15_FLT0R3_SIZE                   equ 0001h
RPINR14_15_FLT0R3_LENGTH                 equ 0001h
RPINR14_15_FLT0R3_MASK                   equ 0008h
RPINR14_15_ECCP1R0_POSN                  equ 0004h
RPINR14_15_ECCP1R0_POSITION              equ 0004h
RPINR14_15_ECCP1R0_SIZE                  equ 0001h
RPINR14_15_ECCP1R0_LENGTH                equ 0001h
RPINR14_15_ECCP1R0_MASK                  equ 0010h
RPINR14_15_ECCP1R1_POSN                  equ 0005h
RPINR14_15_ECCP1R1_POSITION              equ 0005h
RPINR14_15_ECCP1R1_SIZE                  equ 0001h
RPINR14_15_ECCP1R1_LENGTH                equ 0001h
RPINR14_15_ECCP1R1_MASK                  equ 0020h
RPINR14_15_ECCP1R2_POSN                  equ 0006h
RPINR14_15_ECCP1R2_POSITION              equ 0006h
RPINR14_15_ECCP1R2_SIZE                  equ 0001h
RPINR14_15_ECCP1R2_LENGTH                equ 0001h
RPINR14_15_ECCP1R2_MASK                  equ 0040h
RPINR14_15_ECCP1R3_POSN                  equ 0007h
RPINR14_15_ECCP1R3_POSITION              equ 0007h
RPINR14_15_ECCP1R3_SIZE                  equ 0001h
RPINR14_15_ECCP1R3_LENGTH                equ 0001h
RPINR14_15_ECCP1R3_MASK                  equ 0080h

// Register: RPINR16_17
#define RPINR16_17 RPINR16_17
RPINR16_17                               equ 0E32h
// bitfield definitions
RPINR16_17_ECCP2R_POSN                   equ 0000h
RPINR16_17_ECCP2R_POSITION               equ 0000h
RPINR16_17_ECCP2R_SIZE                   equ 0004h
RPINR16_17_ECCP2R_LENGTH                 equ 0004h
RPINR16_17_ECCP2R_MASK                   equ 000Fh
RPINR16_17_ECCP3R_POSN                   equ 0004h
RPINR16_17_ECCP3R_POSITION               equ 0004h
RPINR16_17_ECCP3R_SIZE                   equ 0004h
RPINR16_17_ECCP3R_LENGTH                 equ 0004h
RPINR16_17_ECCP3R_MASK                   equ 00F0h
RPINR16_17_ECCP2R0_POSN                  equ 0000h
RPINR16_17_ECCP2R0_POSITION              equ 0000h
RPINR16_17_ECCP2R0_SIZE                  equ 0001h
RPINR16_17_ECCP2R0_LENGTH                equ 0001h
RPINR16_17_ECCP2R0_MASK                  equ 0001h
RPINR16_17_ECCP2R1_POSN                  equ 0001h
RPINR16_17_ECCP2R1_POSITION              equ 0001h
RPINR16_17_ECCP2R1_SIZE                  equ 0001h
RPINR16_17_ECCP2R1_LENGTH                equ 0001h
RPINR16_17_ECCP2R1_MASK                  equ 0002h
RPINR16_17_ECCP2R2_POSN                  equ 0002h
RPINR16_17_ECCP2R2_POSITION              equ 0002h
RPINR16_17_ECCP2R2_SIZE                  equ 0001h
RPINR16_17_ECCP2R2_LENGTH                equ 0001h
RPINR16_17_ECCP2R2_MASK                  equ 0004h
RPINR16_17_ECCP2R3_POSN                  equ 0003h
RPINR16_17_ECCP2R3_POSITION              equ 0003h
RPINR16_17_ECCP2R3_SIZE                  equ 0001h
RPINR16_17_ECCP2R3_LENGTH                equ 0001h
RPINR16_17_ECCP2R3_MASK                  equ 0008h
RPINR16_17_ECCP3R0_POSN                  equ 0004h
RPINR16_17_ECCP3R0_POSITION              equ 0004h
RPINR16_17_ECCP3R0_SIZE                  equ 0001h
RPINR16_17_ECCP3R0_LENGTH                equ 0001h
RPINR16_17_ECCP3R0_MASK                  equ 0010h
RPINR16_17_ECCP3R1_POSN                  equ 0005h
RPINR16_17_ECCP3R1_POSITION              equ 0005h
RPINR16_17_ECCP3R1_SIZE                  equ 0001h
RPINR16_17_ECCP3R1_LENGTH                equ 0001h
RPINR16_17_ECCP3R1_MASK                  equ 0020h
RPINR16_17_ECCP3R2_POSN                  equ 0006h
RPINR16_17_ECCP3R2_POSITION              equ 0006h
RPINR16_17_ECCP3R2_SIZE                  equ 0001h
RPINR16_17_ECCP3R2_LENGTH                equ 0001h
RPINR16_17_ECCP3R2_MASK                  equ 0040h
RPINR16_17_ECCP3R3_POSN                  equ 0007h
RPINR16_17_ECCP3R3_POSITION              equ 0007h
RPINR16_17_ECCP3R3_SIZE                  equ 0001h
RPINR16_17_ECCP3R3_LENGTH                equ 0001h
RPINR16_17_ECCP3R3_MASK                  equ 0080h

// Register: RPINR18_19
#define RPINR18_19 RPINR18_19
RPINR18_19                               equ 0E33h
// bitfield definitions
RPINR18_19_IOC0R_POSN                    equ 0000h
RPINR18_19_IOC0R_POSITION                equ 0000h
RPINR18_19_IOC0R_SIZE                    equ 0004h
RPINR18_19_IOC0R_LENGTH                  equ 0004h
RPINR18_19_IOC0R_MASK                    equ 000Fh
RPINR18_19_IOC1R_POSN                    equ 0004h
RPINR18_19_IOC1R_POSITION                equ 0004h
RPINR18_19_IOC1R_SIZE                    equ 0004h
RPINR18_19_IOC1R_LENGTH                  equ 0004h
RPINR18_19_IOC1R_MASK                    equ 00F0h
RPINR18_19_IOC0R0_POSN                   equ 0000h
RPINR18_19_IOC0R0_POSITION               equ 0000h
RPINR18_19_IOC0R0_SIZE                   equ 0001h
RPINR18_19_IOC0R0_LENGTH                 equ 0001h
RPINR18_19_IOC0R0_MASK                   equ 0001h
RPINR18_19_IOC0R1_POSN                   equ 0001h
RPINR18_19_IOC0R1_POSITION               equ 0001h
RPINR18_19_IOC0R1_SIZE                   equ 0001h
RPINR18_19_IOC0R1_LENGTH                 equ 0001h
RPINR18_19_IOC0R1_MASK                   equ 0002h
RPINR18_19_IOC0R2_POSN                   equ 0002h
RPINR18_19_IOC0R2_POSITION               equ 0002h
RPINR18_19_IOC0R2_SIZE                   equ 0001h
RPINR18_19_IOC0R2_LENGTH                 equ 0001h
RPINR18_19_IOC0R2_MASK                   equ 0004h
RPINR18_19_IOC0R3_POSN                   equ 0003h
RPINR18_19_IOC0R3_POSITION               equ 0003h
RPINR18_19_IOC0R3_SIZE                   equ 0001h
RPINR18_19_IOC0R3_LENGTH                 equ 0001h
RPINR18_19_IOC0R3_MASK                   equ 0008h
RPINR18_19_IOC1R0_POSN                   equ 0004h
RPINR18_19_IOC1R0_POSITION               equ 0004h
RPINR18_19_IOC1R0_SIZE                   equ 0001h
RPINR18_19_IOC1R0_LENGTH                 equ 0001h
RPINR18_19_IOC1R0_MASK                   equ 0010h
RPINR18_19_IOC1R1_POSN                   equ 0005h
RPINR18_19_IOC1R1_POSITION               equ 0005h
RPINR18_19_IOC1R1_SIZE                   equ 0001h
RPINR18_19_IOC1R1_LENGTH                 equ 0001h
RPINR18_19_IOC1R1_MASK                   equ 0020h
RPINR18_19_IOC1R2_POSN                   equ 0006h
RPINR18_19_IOC1R2_POSITION               equ 0006h
RPINR18_19_IOC1R2_SIZE                   equ 0001h
RPINR18_19_IOC1R2_LENGTH                 equ 0001h
RPINR18_19_IOC1R2_MASK                   equ 0040h
RPINR18_19_IOC1R3_POSN                   equ 0007h
RPINR18_19_IOC1R3_POSITION               equ 0007h
RPINR18_19_IOC1R3_SIZE                   equ 0001h
RPINR18_19_IOC1R3_LENGTH                 equ 0001h
RPINR18_19_IOC1R3_MASK                   equ 0080h

// Register: RPINR20_21
#define RPINR20_21 RPINR20_21
RPINR20_21                               equ 0E34h
// bitfield definitions
RPINR20_21_IOC2R_POSN                    equ 0000h
RPINR20_21_IOC2R_POSITION                equ 0000h
RPINR20_21_IOC2R_SIZE                    equ 0004h
RPINR20_21_IOC2R_LENGTH                  equ 0004h
RPINR20_21_IOC2R_MASK                    equ 000Fh
RPINR20_21_IOC3R_POSN                    equ 0004h
RPINR20_21_IOC3R_POSITION                equ 0004h
RPINR20_21_IOC3R_SIZE                    equ 0004h
RPINR20_21_IOC3R_LENGTH                  equ 0004h
RPINR20_21_IOC3R_MASK                    equ 00F0h
RPINR20_21_IOC2R0_POSN                   equ 0000h
RPINR20_21_IOC2R0_POSITION               equ 0000h
RPINR20_21_IOC2R0_SIZE                   equ 0001h
RPINR20_21_IOC2R0_LENGTH                 equ 0001h
RPINR20_21_IOC2R0_MASK                   equ 0001h
RPINR20_21_IOC2R1_POSN                   equ 0001h
RPINR20_21_IOC2R1_POSITION               equ 0001h
RPINR20_21_IOC2R1_SIZE                   equ 0001h
RPINR20_21_IOC2R1_LENGTH                 equ 0001h
RPINR20_21_IOC2R1_MASK                   equ 0002h
RPINR20_21_IOC2R2_POSN                   equ 0002h
RPINR20_21_IOC2R2_POSITION               equ 0002h
RPINR20_21_IOC2R2_SIZE                   equ 0001h
RPINR20_21_IOC2R2_LENGTH                 equ 0001h
RPINR20_21_IOC2R2_MASK                   equ 0004h
RPINR20_21_IOC2R3_POSN                   equ 0003h
RPINR20_21_IOC2R3_POSITION               equ 0003h
RPINR20_21_IOC2R3_SIZE                   equ 0001h
RPINR20_21_IOC2R3_LENGTH                 equ 0001h
RPINR20_21_IOC2R3_MASK                   equ 0008h
RPINR20_21_IOC3R0_POSN                   equ 0004h
RPINR20_21_IOC3R0_POSITION               equ 0004h
RPINR20_21_IOC3R0_SIZE                   equ 0001h
RPINR20_21_IOC3R0_LENGTH                 equ 0001h
RPINR20_21_IOC3R0_MASK                   equ 0010h
RPINR20_21_IOC3R1_POSN                   equ 0005h
RPINR20_21_IOC3R1_POSITION               equ 0005h
RPINR20_21_IOC3R1_SIZE                   equ 0001h
RPINR20_21_IOC3R1_LENGTH                 equ 0001h
RPINR20_21_IOC3R1_MASK                   equ 0020h
RPINR20_21_IOC3R2_POSN                   equ 0006h
RPINR20_21_IOC3R2_POSITION               equ 0006h
RPINR20_21_IOC3R2_SIZE                   equ 0001h
RPINR20_21_IOC3R2_LENGTH                 equ 0001h
RPINR20_21_IOC3R2_MASK                   equ 0040h
RPINR20_21_IOC3R3_POSN                   equ 0007h
RPINR20_21_IOC3R3_POSITION               equ 0007h
RPINR20_21_IOC3R3_SIZE                   equ 0001h
RPINR20_21_IOC3R3_LENGTH                 equ 0001h
RPINR20_21_IOC3R3_MASK                   equ 0080h

// Register: RPINR22_23
#define RPINR22_23 RPINR22_23
RPINR22_23                               equ 0E35h
// bitfield definitions
RPINR22_23_IOC4R_POSN                    equ 0000h
RPINR22_23_IOC4R_POSITION                equ 0000h
RPINR22_23_IOC4R_SIZE                    equ 0004h
RPINR22_23_IOC4R_LENGTH                  equ 0004h
RPINR22_23_IOC4R_MASK                    equ 000Fh
RPINR22_23_IOC5R_POSN                    equ 0004h
RPINR22_23_IOC5R_POSITION                equ 0004h
RPINR22_23_IOC5R_SIZE                    equ 0004h
RPINR22_23_IOC5R_LENGTH                  equ 0004h
RPINR22_23_IOC5R_MASK                    equ 00F0h
RPINR22_23_IOC4R0_POSN                   equ 0000h
RPINR22_23_IOC4R0_POSITION               equ 0000h
RPINR22_23_IOC4R0_SIZE                   equ 0001h
RPINR22_23_IOC4R0_LENGTH                 equ 0001h
RPINR22_23_IOC4R0_MASK                   equ 0001h
RPINR22_23_IOC4R1_POSN                   equ 0001h
RPINR22_23_IOC4R1_POSITION               equ 0001h
RPINR22_23_IOC4R1_SIZE                   equ 0001h
RPINR22_23_IOC4R1_LENGTH                 equ 0001h
RPINR22_23_IOC4R1_MASK                   equ 0002h
RPINR22_23_IOC4R2_POSN                   equ 0002h
RPINR22_23_IOC4R2_POSITION               equ 0002h
RPINR22_23_IOC4R2_SIZE                   equ 0001h
RPINR22_23_IOC4R2_LENGTH                 equ 0001h
RPINR22_23_IOC4R2_MASK                   equ 0004h
RPINR22_23_IOC4R3_POSN                   equ 0003h
RPINR22_23_IOC4R3_POSITION               equ 0003h
RPINR22_23_IOC4R3_SIZE                   equ 0001h
RPINR22_23_IOC4R3_LENGTH                 equ 0001h
RPINR22_23_IOC4R3_MASK                   equ 0008h
RPINR22_23_IOC5R0_POSN                   equ 0004h
RPINR22_23_IOC5R0_POSITION               equ 0004h
RPINR22_23_IOC5R0_SIZE                   equ 0001h
RPINR22_23_IOC5R0_LENGTH                 equ 0001h
RPINR22_23_IOC5R0_MASK                   equ 0010h
RPINR22_23_IOC5R1_POSN                   equ 0005h
RPINR22_23_IOC5R1_POSITION               equ 0005h
RPINR22_23_IOC5R1_SIZE                   equ 0001h
RPINR22_23_IOC5R1_LENGTH                 equ 0001h
RPINR22_23_IOC5R1_MASK                   equ 0020h
RPINR22_23_IOC5R2_POSN                   equ 0006h
RPINR22_23_IOC5R2_POSITION               equ 0006h
RPINR22_23_IOC5R2_SIZE                   equ 0001h
RPINR22_23_IOC5R2_LENGTH                 equ 0001h
RPINR22_23_IOC5R2_MASK                   equ 0040h
RPINR22_23_IOC5R3_POSN                   equ 0007h
RPINR22_23_IOC5R3_POSITION               equ 0007h
RPINR22_23_IOC5R3_SIZE                   equ 0001h
RPINR22_23_IOC5R3_LENGTH                 equ 0001h
RPINR22_23_IOC5R3_MASK                   equ 0080h

// Register: RPINR24_25
#define RPINR24_25 RPINR24_25
RPINR24_25                               equ 0E36h
// bitfield definitions
RPINR24_25_IOC6R_POSN                    equ 0000h
RPINR24_25_IOC6R_POSITION                equ 0000h
RPINR24_25_IOC6R_SIZE                    equ 0004h
RPINR24_25_IOC6R_LENGTH                  equ 0004h
RPINR24_25_IOC6R_MASK                    equ 000Fh
RPINR24_25_IOC7R_POSN                    equ 0004h
RPINR24_25_IOC7R_POSITION                equ 0004h
RPINR24_25_IOC7R_SIZE                    equ 0004h
RPINR24_25_IOC7R_LENGTH                  equ 0004h
RPINR24_25_IOC7R_MASK                    equ 00F0h
RPINR24_25_IOC6R0_POSN                   equ 0000h
RPINR24_25_IOC6R0_POSITION               equ 0000h
RPINR24_25_IOC6R0_SIZE                   equ 0001h
RPINR24_25_IOC6R0_LENGTH                 equ 0001h
RPINR24_25_IOC6R0_MASK                   equ 0001h
RPINR24_25_IOC6R1_POSN                   equ 0001h
RPINR24_25_IOC6R1_POSITION               equ 0001h
RPINR24_25_IOC6R1_SIZE                   equ 0001h
RPINR24_25_IOC6R1_LENGTH                 equ 0001h
RPINR24_25_IOC6R1_MASK                   equ 0002h
RPINR24_25_IOC6R2_POSN                   equ 0002h
RPINR24_25_IOC6R2_POSITION               equ 0002h
RPINR24_25_IOC6R2_SIZE                   equ 0001h
RPINR24_25_IOC6R2_LENGTH                 equ 0001h
RPINR24_25_IOC6R2_MASK                   equ 0004h
RPINR24_25_IOC6R3_POSN                   equ 0003h
RPINR24_25_IOC6R3_POSITION               equ 0003h
RPINR24_25_IOC6R3_SIZE                   equ 0001h
RPINR24_25_IOC6R3_LENGTH                 equ 0001h
RPINR24_25_IOC6R3_MASK                   equ 0008h
RPINR24_25_IOC7R0_POSN                   equ 0004h
RPINR24_25_IOC7R0_POSITION               equ 0004h
RPINR24_25_IOC7R0_SIZE                   equ 0001h
RPINR24_25_IOC7R0_LENGTH                 equ 0001h
RPINR24_25_IOC7R0_MASK                   equ 0010h
RPINR24_25_IOC7R1_POSN                   equ 0005h
RPINR24_25_IOC7R1_POSITION               equ 0005h
RPINR24_25_IOC7R1_SIZE                   equ 0001h
RPINR24_25_IOC7R1_LENGTH                 equ 0001h
RPINR24_25_IOC7R1_MASK                   equ 0020h
RPINR24_25_IOC7R2_POSN                   equ 0006h
RPINR24_25_IOC7R2_POSITION               equ 0006h
RPINR24_25_IOC7R2_SIZE                   equ 0001h
RPINR24_25_IOC7R2_LENGTH                 equ 0001h
RPINR24_25_IOC7R2_MASK                   equ 0040h
RPINR24_25_IOC7R3_POSN                   equ 0007h
RPINR24_25_IOC7R3_POSITION               equ 0007h
RPINR24_25_IOC7R3_SIZE                   equ 0001h
RPINR24_25_IOC7R3_LENGTH                 equ 0001h
RPINR24_25_IOC7R3_MASK                   equ 0080h

// Register: RPINR26_27
#define RPINR26_27 RPINR26_27
RPINR26_27                               equ 0E37h
// bitfield definitions
RPINR26_27_INT1R_POSN                    equ 0000h
RPINR26_27_INT1R_POSITION                equ 0000h
RPINR26_27_INT1R_SIZE                    equ 0004h
RPINR26_27_INT1R_LENGTH                  equ 0004h
RPINR26_27_INT1R_MASK                    equ 000Fh
RPINR26_27_INT2R_POSN                    equ 0004h
RPINR26_27_INT2R_POSITION                equ 0004h
RPINR26_27_INT2R_SIZE                    equ 0004h
RPINR26_27_INT2R_LENGTH                  equ 0004h
RPINR26_27_INT2R_MASK                    equ 00F0h
RPINR26_27_INT1R0_POSN                   equ 0000h
RPINR26_27_INT1R0_POSITION               equ 0000h
RPINR26_27_INT1R0_SIZE                   equ 0001h
RPINR26_27_INT1R0_LENGTH                 equ 0001h
RPINR26_27_INT1R0_MASK                   equ 0001h
RPINR26_27_INT1R1_POSN                   equ 0001h
RPINR26_27_INT1R1_POSITION               equ 0001h
RPINR26_27_INT1R1_SIZE                   equ 0001h
RPINR26_27_INT1R1_LENGTH                 equ 0001h
RPINR26_27_INT1R1_MASK                   equ 0002h
RPINR26_27_INT1R2_POSN                   equ 0002h
RPINR26_27_INT1R2_POSITION               equ 0002h
RPINR26_27_INT1R2_SIZE                   equ 0001h
RPINR26_27_INT1R2_LENGTH                 equ 0001h
RPINR26_27_INT1R2_MASK                   equ 0004h
RPINR26_27_INT1R3_POSN                   equ 0003h
RPINR26_27_INT1R3_POSITION               equ 0003h
RPINR26_27_INT1R3_SIZE                   equ 0001h
RPINR26_27_INT1R3_LENGTH                 equ 0001h
RPINR26_27_INT1R3_MASK                   equ 0008h
RPINR26_27_INT2R0_POSN                   equ 0004h
RPINR26_27_INT2R0_POSITION               equ 0004h
RPINR26_27_INT2R0_SIZE                   equ 0001h
RPINR26_27_INT2R0_LENGTH                 equ 0001h
RPINR26_27_INT2R0_MASK                   equ 0010h
RPINR26_27_INT2R1_POSN                   equ 0005h
RPINR26_27_INT2R1_POSITION               equ 0005h
RPINR26_27_INT2R1_SIZE                   equ 0001h
RPINR26_27_INT2R1_LENGTH                 equ 0001h
RPINR26_27_INT2R1_MASK                   equ 0020h
RPINR26_27_INT2R2_POSN                   equ 0006h
RPINR26_27_INT2R2_POSITION               equ 0006h
RPINR26_27_INT2R2_SIZE                   equ 0001h
RPINR26_27_INT2R2_LENGTH                 equ 0001h
RPINR26_27_INT2R2_MASK                   equ 0040h
RPINR26_27_INT2R3_POSN                   equ 0007h
RPINR26_27_INT2R3_POSITION               equ 0007h
RPINR26_27_INT2R3_SIZE                   equ 0001h
RPINR26_27_INT2R3_LENGTH                 equ 0001h
RPINR26_27_INT2R3_MASK                   equ 0080h

// Register: RPINR28_29
#define RPINR28_29 RPINR28_29
RPINR28_29                               equ 0E38h
// bitfield definitions
RPINR28_29_INT3R_POSN                    equ 0000h
RPINR28_29_INT3R_POSITION                equ 0000h
RPINR28_29_INT3R_SIZE                    equ 0004h
RPINR28_29_INT3R_LENGTH                  equ 0004h
RPINR28_29_INT3R_MASK                    equ 000Fh
RPINR28_29_MDMINR_POSN                   equ 0004h
RPINR28_29_MDMINR_POSITION               equ 0004h
RPINR28_29_MDMINR_SIZE                   equ 0004h
RPINR28_29_MDMINR_LENGTH                 equ 0004h
RPINR28_29_MDMINR_MASK                   equ 00F0h
RPINR28_29_INT3R0_POSN                   equ 0000h
RPINR28_29_INT3R0_POSITION               equ 0000h
RPINR28_29_INT3R0_SIZE                   equ 0001h
RPINR28_29_INT3R0_LENGTH                 equ 0001h
RPINR28_29_INT3R0_MASK                   equ 0001h
RPINR28_29_INT3R1_POSN                   equ 0001h
RPINR28_29_INT3R1_POSITION               equ 0001h
RPINR28_29_INT3R1_SIZE                   equ 0001h
RPINR28_29_INT3R1_LENGTH                 equ 0001h
RPINR28_29_INT3R1_MASK                   equ 0002h
RPINR28_29_INT3R2_POSN                   equ 0002h
RPINR28_29_INT3R2_POSITION               equ 0002h
RPINR28_29_INT3R2_SIZE                   equ 0001h
RPINR28_29_INT3R2_LENGTH                 equ 0001h
RPINR28_29_INT3R2_MASK                   equ 0004h
RPINR28_29_INT3R3_POSN                   equ 0003h
RPINR28_29_INT3R3_POSITION               equ 0003h
RPINR28_29_INT3R3_SIZE                   equ 0001h
RPINR28_29_INT3R3_LENGTH                 equ 0001h
RPINR28_29_INT3R3_MASK                   equ 0008h
RPINR28_29_MDMINR0_POSN                  equ 0004h
RPINR28_29_MDMINR0_POSITION              equ 0004h
RPINR28_29_MDMINR0_SIZE                  equ 0001h
RPINR28_29_MDMINR0_LENGTH                equ 0001h
RPINR28_29_MDMINR0_MASK                  equ 0010h
RPINR28_29_MDMINR1_POSN                  equ 0005h
RPINR28_29_MDMINR1_POSITION              equ 0005h
RPINR28_29_MDMINR1_SIZE                  equ 0001h
RPINR28_29_MDMINR1_LENGTH                equ 0001h
RPINR28_29_MDMINR1_MASK                  equ 0020h
RPINR28_29_MDMINR2_POSN                  equ 0006h
RPINR28_29_MDMINR2_POSITION              equ 0006h
RPINR28_29_MDMINR2_SIZE                  equ 0001h
RPINR28_29_MDMINR2_LENGTH                equ 0001h
RPINR28_29_MDMINR2_MASK                  equ 0040h
RPINR28_29_MDMINR3_POSN                  equ 0007h
RPINR28_29_MDMINR3_POSITION              equ 0007h
RPINR28_29_MDMINR3_SIZE                  equ 0001h
RPINR28_29_MDMINR3_LENGTH                equ 0001h
RPINR28_29_MDMINR3_MASK                  equ 0080h

// Register: RPINR30_31
#define RPINR30_31 RPINR30_31
RPINR30_31                               equ 0E39h
// bitfield definitions
RPINR30_31_MDCIN1R_POSN                  equ 0000h
RPINR30_31_MDCIN1R_POSITION              equ 0000h
RPINR30_31_MDCIN1R_SIZE                  equ 0004h
RPINR30_31_MDCIN1R_LENGTH                equ 0004h
RPINR30_31_MDCIN1R_MASK                  equ 000Fh
RPINR30_31_MDCIN2R_POSN                  equ 0004h
RPINR30_31_MDCIN2R_POSITION              equ 0004h
RPINR30_31_MDCIN2R_SIZE                  equ 0004h
RPINR30_31_MDCIN2R_LENGTH                equ 0004h
RPINR30_31_MDCIN2R_MASK                  equ 00F0h
RPINR30_31_MDCIN1R0_POSN                 equ 0000h
RPINR30_31_MDCIN1R0_POSITION             equ 0000h
RPINR30_31_MDCIN1R0_SIZE                 equ 0001h
RPINR30_31_MDCIN1R0_LENGTH               equ 0001h
RPINR30_31_MDCIN1R0_MASK                 equ 0001h
RPINR30_31_MDCIN1R1_POSN                 equ 0001h
RPINR30_31_MDCIN1R1_POSITION             equ 0001h
RPINR30_31_MDCIN1R1_SIZE                 equ 0001h
RPINR30_31_MDCIN1R1_LENGTH               equ 0001h
RPINR30_31_MDCIN1R1_MASK                 equ 0002h
RPINR30_31_MDCIN1R2_POSN                 equ 0002h
RPINR30_31_MDCIN1R2_POSITION             equ 0002h
RPINR30_31_MDCIN1R2_SIZE                 equ 0001h
RPINR30_31_MDCIN1R2_LENGTH               equ 0001h
RPINR30_31_MDCIN1R2_MASK                 equ 0004h
RPINR30_31_MDCIN1R3_POSN                 equ 0003h
RPINR30_31_MDCIN1R3_POSITION             equ 0003h
RPINR30_31_MDCIN1R3_SIZE                 equ 0001h
RPINR30_31_MDCIN1R3_LENGTH               equ 0001h
RPINR30_31_MDCIN1R3_MASK                 equ 0008h
RPINR30_31_MDCIN2R0_POSN                 equ 0004h
RPINR30_31_MDCIN2R0_POSITION             equ 0004h
RPINR30_31_MDCIN2R0_SIZE                 equ 0001h
RPINR30_31_MDCIN2R0_LENGTH               equ 0001h
RPINR30_31_MDCIN2R0_MASK                 equ 0010h
RPINR30_31_MDCIN2R1_POSN                 equ 0005h
RPINR30_31_MDCIN2R1_POSITION             equ 0005h
RPINR30_31_MDCIN2R1_SIZE                 equ 0001h
RPINR30_31_MDCIN2R1_LENGTH               equ 0001h
RPINR30_31_MDCIN2R1_MASK                 equ 0020h
RPINR30_31_MDCIN2R2_POSN                 equ 0006h
RPINR30_31_MDCIN2R2_POSITION             equ 0006h
RPINR30_31_MDCIN2R2_SIZE                 equ 0001h
RPINR30_31_MDCIN2R2_LENGTH               equ 0001h
RPINR30_31_MDCIN2R2_MASK                 equ 0040h
RPINR30_31_MDCIN2R3_POSN                 equ 0007h
RPINR30_31_MDCIN2R3_POSITION             equ 0007h
RPINR30_31_MDCIN2R3_SIZE                 equ 0001h
RPINR30_31_MDCIN2R3_LENGTH               equ 0001h
RPINR30_31_MDCIN2R3_MASK                 equ 0080h

// Register: RPINR32_33
#define RPINR32_33 RPINR32_33
RPINR32_33                               equ 0E3Ah
// bitfield definitions
RPINR32_33_CCP4R_POSN                    equ 0000h
RPINR32_33_CCP4R_POSITION                equ 0000h
RPINR32_33_CCP4R_SIZE                    equ 0004h
RPINR32_33_CCP4R_LENGTH                  equ 0004h
RPINR32_33_CCP4R_MASK                    equ 000Fh
RPINR32_33_CCP5R_POSN                    equ 0004h
RPINR32_33_CCP5R_POSITION                equ 0004h
RPINR32_33_CCP5R_SIZE                    equ 0004h
RPINR32_33_CCP5R_LENGTH                  equ 0004h
RPINR32_33_CCP5R_MASK                    equ 00F0h
RPINR32_33_CCP4R0_POSN                   equ 0000h
RPINR32_33_CCP4R0_POSITION               equ 0000h
RPINR32_33_CCP4R0_SIZE                   equ 0001h
RPINR32_33_CCP4R0_LENGTH                 equ 0001h
RPINR32_33_CCP4R0_MASK                   equ 0001h
RPINR32_33_CCP4R1_POSN                   equ 0001h
RPINR32_33_CCP4R1_POSITION               equ 0001h
RPINR32_33_CCP4R1_SIZE                   equ 0001h
RPINR32_33_CCP4R1_LENGTH                 equ 0001h
RPINR32_33_CCP4R1_MASK                   equ 0002h
RPINR32_33_CCP4R2_POSN                   equ 0002h
RPINR32_33_CCP4R2_POSITION               equ 0002h
RPINR32_33_CCP4R2_SIZE                   equ 0001h
RPINR32_33_CCP4R2_LENGTH                 equ 0001h
RPINR32_33_CCP4R2_MASK                   equ 0004h
RPINR32_33_CCP4R3_POSN                   equ 0003h
RPINR32_33_CCP4R3_POSITION               equ 0003h
RPINR32_33_CCP4R3_SIZE                   equ 0001h
RPINR32_33_CCP4R3_LENGTH                 equ 0001h
RPINR32_33_CCP4R3_MASK                   equ 0008h
RPINR32_33_CCP5R0_POSN                   equ 0004h
RPINR32_33_CCP5R0_POSITION               equ 0004h
RPINR32_33_CCP5R0_SIZE                   equ 0001h
RPINR32_33_CCP5R0_LENGTH                 equ 0001h
RPINR32_33_CCP5R0_MASK                   equ 0010h
RPINR32_33_CCP5R1_POSN                   equ 0005h
RPINR32_33_CCP5R1_POSITION               equ 0005h
RPINR32_33_CCP5R1_SIZE                   equ 0001h
RPINR32_33_CCP5R1_LENGTH                 equ 0001h
RPINR32_33_CCP5R1_MASK                   equ 0020h
RPINR32_33_CCP5R2_POSN                   equ 0006h
RPINR32_33_CCP5R2_POSITION               equ 0006h
RPINR32_33_CCP5R2_SIZE                   equ 0001h
RPINR32_33_CCP5R2_LENGTH                 equ 0001h
RPINR32_33_CCP5R2_MASK                   equ 0040h
RPINR32_33_CCP5R3_POSN                   equ 0007h
RPINR32_33_CCP5R3_POSITION               equ 0007h
RPINR32_33_CCP5R3_SIZE                   equ 0001h
RPINR32_33_CCP5R3_LENGTH                 equ 0001h
RPINR32_33_CCP5R3_MASK                   equ 0080h

// Register: RPINR34_35
#define RPINR34_35 RPINR34_35
RPINR34_35                               equ 0E3Bh
// bitfield definitions
RPINR34_35_CCP6R_POSN                    equ 0000h
RPINR34_35_CCP6R_POSITION                equ 0000h
RPINR34_35_CCP6R_SIZE                    equ 0004h
RPINR34_35_CCP6R_LENGTH                  equ 0004h
RPINR34_35_CCP6R_MASK                    equ 000Fh
RPINR34_35_CCP7R_POSN                    equ 0004h
RPINR34_35_CCP7R_POSITION                equ 0004h
RPINR34_35_CCP7R_SIZE                    equ 0004h
RPINR34_35_CCP7R_LENGTH                  equ 0004h
RPINR34_35_CCP7R_MASK                    equ 00F0h
RPINR34_35_CCP6R0_POSN                   equ 0000h
RPINR34_35_CCP6R0_POSITION               equ 0000h
RPINR34_35_CCP6R0_SIZE                   equ 0001h
RPINR34_35_CCP6R0_LENGTH                 equ 0001h
RPINR34_35_CCP6R0_MASK                   equ 0001h
RPINR34_35_CCP6R1_POSN                   equ 0001h
RPINR34_35_CCP6R1_POSITION               equ 0001h
RPINR34_35_CCP6R1_SIZE                   equ 0001h
RPINR34_35_CCP6R1_LENGTH                 equ 0001h
RPINR34_35_CCP6R1_MASK                   equ 0002h
RPINR34_35_CCP6R2_POSN                   equ 0002h
RPINR34_35_CCP6R2_POSITION               equ 0002h
RPINR34_35_CCP6R2_SIZE                   equ 0001h
RPINR34_35_CCP6R2_LENGTH                 equ 0001h
RPINR34_35_CCP6R2_MASK                   equ 0004h
RPINR34_35_CCP6R3_POSN                   equ 0003h
RPINR34_35_CCP6R3_POSITION               equ 0003h
RPINR34_35_CCP6R3_SIZE                   equ 0001h
RPINR34_35_CCP6R3_LENGTH                 equ 0001h
RPINR34_35_CCP6R3_MASK                   equ 0008h
RPINR34_35_CCP7R0_POSN                   equ 0004h
RPINR34_35_CCP7R0_POSITION               equ 0004h
RPINR34_35_CCP7R0_SIZE                   equ 0001h
RPINR34_35_CCP7R0_LENGTH                 equ 0001h
RPINR34_35_CCP7R0_MASK                   equ 0010h
RPINR34_35_CCP7R1_POSN                   equ 0005h
RPINR34_35_CCP7R1_POSITION               equ 0005h
RPINR34_35_CCP7R1_SIZE                   equ 0001h
RPINR34_35_CCP7R1_LENGTH                 equ 0001h
RPINR34_35_CCP7R1_MASK                   equ 0020h
RPINR34_35_CCP7R2_POSN                   equ 0006h
RPINR34_35_CCP7R2_POSITION               equ 0006h
RPINR34_35_CCP7R2_SIZE                   equ 0001h
RPINR34_35_CCP7R2_LENGTH                 equ 0001h
RPINR34_35_CCP7R2_MASK                   equ 0040h
RPINR34_35_CCP7R3_POSN                   equ 0007h
RPINR34_35_CCP7R3_POSITION               equ 0007h
RPINR34_35_CCP7R3_SIZE                   equ 0001h
RPINR34_35_CCP7R3_LENGTH                 equ 0001h
RPINR34_35_CCP7R3_MASK                   equ 0080h

// Register: RPINR36_37
#define RPINR36_37 RPINR36_37
RPINR36_37                               equ 0E3Ch
// bitfield definitions
RPINR36_37_CCP8R_POSN                    equ 0000h
RPINR36_37_CCP8R_POSITION                equ 0000h
RPINR36_37_CCP8R_SIZE                    equ 0004h
RPINR36_37_CCP8R_LENGTH                  equ 0004h
RPINR36_37_CCP8R_MASK                    equ 000Fh
RPINR36_37_CCP9R_POSN                    equ 0004h
RPINR36_37_CCP9R_POSITION                equ 0004h
RPINR36_37_CCP9R_SIZE                    equ 0004h
RPINR36_37_CCP9R_LENGTH                  equ 0004h
RPINR36_37_CCP9R_MASK                    equ 00F0h
RPINR36_37_CCP8R0_POSN                   equ 0000h
RPINR36_37_CCP8R0_POSITION               equ 0000h
RPINR36_37_CCP8R0_SIZE                   equ 0001h
RPINR36_37_CCP8R0_LENGTH                 equ 0001h
RPINR36_37_CCP8R0_MASK                   equ 0001h
RPINR36_37_CCP8R1_POSN                   equ 0001h
RPINR36_37_CCP8R1_POSITION               equ 0001h
RPINR36_37_CCP8R1_SIZE                   equ 0001h
RPINR36_37_CCP8R1_LENGTH                 equ 0001h
RPINR36_37_CCP8R1_MASK                   equ 0002h
RPINR36_37_CCP8R2_POSN                   equ 0002h
RPINR36_37_CCP8R2_POSITION               equ 0002h
RPINR36_37_CCP8R2_SIZE                   equ 0001h
RPINR36_37_CCP8R2_LENGTH                 equ 0001h
RPINR36_37_CCP8R2_MASK                   equ 0004h
RPINR36_37_CCP8R3_POSN                   equ 0003h
RPINR36_37_CCP8R3_POSITION               equ 0003h
RPINR36_37_CCP8R3_SIZE                   equ 0001h
RPINR36_37_CCP8R3_LENGTH                 equ 0001h
RPINR36_37_CCP8R3_MASK                   equ 0008h
RPINR36_37_CCP9R0_POSN                   equ 0004h
RPINR36_37_CCP9R0_POSITION               equ 0004h
RPINR36_37_CCP9R0_SIZE                   equ 0001h
RPINR36_37_CCP9R0_LENGTH                 equ 0001h
RPINR36_37_CCP9R0_MASK                   equ 0010h
RPINR36_37_CCP9R1_POSN                   equ 0005h
RPINR36_37_CCP9R1_POSITION               equ 0005h
RPINR36_37_CCP9R1_SIZE                   equ 0001h
RPINR36_37_CCP9R1_LENGTH                 equ 0001h
RPINR36_37_CCP9R1_MASK                   equ 0020h
RPINR36_37_CCP9R2_POSN                   equ 0006h
RPINR36_37_CCP9R2_POSITION               equ 0006h
RPINR36_37_CCP9R2_SIZE                   equ 0001h
RPINR36_37_CCP9R2_LENGTH                 equ 0001h
RPINR36_37_CCP9R2_MASK                   equ 0040h
RPINR36_37_CCP9R3_POSN                   equ 0007h
RPINR36_37_CCP9R3_POSITION               equ 0007h
RPINR36_37_CCP9R3_SIZE                   equ 0001h
RPINR36_37_CCP9R3_LENGTH                 equ 0001h
RPINR36_37_CCP9R3_MASK                   equ 0080h

// Register: RPINR38_39
#define RPINR38_39 RPINR38_39
RPINR38_39                               equ 0E3Dh
// bitfield definitions
RPINR38_39_CCP10R_POSN                   equ 0000h
RPINR38_39_CCP10R_POSITION               equ 0000h
RPINR38_39_CCP10R_SIZE                   equ 0004h
RPINR38_39_CCP10R_LENGTH                 equ 0004h
RPINR38_39_CCP10R_MASK                   equ 000Fh
RPINR38_39_T0CKIR_POSN                   equ 0004h
RPINR38_39_T0CKIR_POSITION               equ 0004h
RPINR38_39_T0CKIR_SIZE                   equ 0004h
RPINR38_39_T0CKIR_LENGTH                 equ 0004h
RPINR38_39_T0CKIR_MASK                   equ 00F0h
RPINR38_39_CCP10R0_POSN                  equ 0000h
RPINR38_39_CCP10R0_POSITION              equ 0000h
RPINR38_39_CCP10R0_SIZE                  equ 0001h
RPINR38_39_CCP10R0_LENGTH                equ 0001h
RPINR38_39_CCP10R0_MASK                  equ 0001h
RPINR38_39_CCP10R1_POSN                  equ 0001h
RPINR38_39_CCP10R1_POSITION              equ 0001h
RPINR38_39_CCP10R1_SIZE                  equ 0001h
RPINR38_39_CCP10R1_LENGTH                equ 0001h
RPINR38_39_CCP10R1_MASK                  equ 0002h
RPINR38_39_CCP10R2_POSN                  equ 0002h
RPINR38_39_CCP10R2_POSITION              equ 0002h
RPINR38_39_CCP10R2_SIZE                  equ 0001h
RPINR38_39_CCP10R2_LENGTH                equ 0001h
RPINR38_39_CCP10R2_MASK                  equ 0004h
RPINR38_39_CCP10R3_POSN                  equ 0003h
RPINR38_39_CCP10R3_POSITION              equ 0003h
RPINR38_39_CCP10R3_SIZE                  equ 0001h
RPINR38_39_CCP10R3_LENGTH                equ 0001h
RPINR38_39_CCP10R3_MASK                  equ 0008h
RPINR38_39_T0CKIR0_POSN                  equ 0004h
RPINR38_39_T0CKIR0_POSITION              equ 0004h
RPINR38_39_T0CKIR0_SIZE                  equ 0001h
RPINR38_39_T0CKIR0_LENGTH                equ 0001h
RPINR38_39_T0CKIR0_MASK                  equ 0010h
RPINR38_39_T0CKIR1_POSN                  equ 0005h
RPINR38_39_T0CKIR1_POSITION              equ 0005h
RPINR38_39_T0CKIR1_SIZE                  equ 0001h
RPINR38_39_T0CKIR1_LENGTH                equ 0001h
RPINR38_39_T0CKIR1_MASK                  equ 0020h
RPINR38_39_T0CKIR2_POSN                  equ 0006h
RPINR38_39_T0CKIR2_POSITION              equ 0006h
RPINR38_39_T0CKIR2_SIZE                  equ 0001h
RPINR38_39_T0CKIR2_LENGTH                equ 0001h
RPINR38_39_T0CKIR2_MASK                  equ 0040h
RPINR38_39_T0CKIR3_POSN                  equ 0007h
RPINR38_39_T0CKIR3_POSITION              equ 0007h
RPINR38_39_T0CKIR3_SIZE                  equ 0001h
RPINR38_39_T0CKIR3_LENGTH                equ 0001h
RPINR38_39_T0CKIR3_MASK                  equ 0080h

// Register: RPINR40_41
#define RPINR40_41 RPINR40_41
RPINR40_41                               equ 0E3Eh
// bitfield definitions
RPINR40_41_T1GR_POSN                     equ 0000h
RPINR40_41_T1GR_POSITION                 equ 0000h
RPINR40_41_T1GR_SIZE                     equ 0004h
RPINR40_41_T1GR_LENGTH                   equ 0004h
RPINR40_41_T1GR_MASK                     equ 000Fh
RPINR40_41_T1CKIR_POSN                   equ 0004h
RPINR40_41_T1CKIR_POSITION               equ 0004h
RPINR40_41_T1CKIR_SIZE                   equ 0004h
RPINR40_41_T1CKIR_LENGTH                 equ 0004h
RPINR40_41_T1CKIR_MASK                   equ 00F0h
RPINR40_41_T1GR0_POSN                    equ 0000h
RPINR40_41_T1GR0_POSITION                equ 0000h
RPINR40_41_T1GR0_SIZE                    equ 0001h
RPINR40_41_T1GR0_LENGTH                  equ 0001h
RPINR40_41_T1GR0_MASK                    equ 0001h
RPINR40_41_T1GR1_POSN                    equ 0001h
RPINR40_41_T1GR1_POSITION                equ 0001h
RPINR40_41_T1GR1_SIZE                    equ 0001h
RPINR40_41_T1GR1_LENGTH                  equ 0001h
RPINR40_41_T1GR1_MASK                    equ 0002h
RPINR40_41_T1GR2_POSN                    equ 0002h
RPINR40_41_T1GR2_POSITION                equ 0002h
RPINR40_41_T1GR2_SIZE                    equ 0001h
RPINR40_41_T1GR2_LENGTH                  equ 0001h
RPINR40_41_T1GR2_MASK                    equ 0004h
RPINR40_41_T1GR3_POSN                    equ 0003h
RPINR40_41_T1GR3_POSITION                equ 0003h
RPINR40_41_T1GR3_SIZE                    equ 0001h
RPINR40_41_T1GR3_LENGTH                  equ 0001h
RPINR40_41_T1GR3_MASK                    equ 0008h
RPINR40_41_T1CKIR0_POSN                  equ 0004h
RPINR40_41_T1CKIR0_POSITION              equ 0004h
RPINR40_41_T1CKIR0_SIZE                  equ 0001h
RPINR40_41_T1CKIR0_LENGTH                equ 0001h
RPINR40_41_T1CKIR0_MASK                  equ 0010h
RPINR40_41_T1CKIR1_POSN                  equ 0005h
RPINR40_41_T1CKIR1_POSITION              equ 0005h
RPINR40_41_T1CKIR1_SIZE                  equ 0001h
RPINR40_41_T1CKIR1_LENGTH                equ 0001h
RPINR40_41_T1CKIR1_MASK                  equ 0020h
RPINR40_41_T1CKIR2_POSN                  equ 0006h
RPINR40_41_T1CKIR2_POSITION              equ 0006h
RPINR40_41_T1CKIR2_SIZE                  equ 0001h
RPINR40_41_T1CKIR2_LENGTH                equ 0001h
RPINR40_41_T1CKIR2_MASK                  equ 0040h
RPINR40_41_T1CKIR3_POSN                  equ 0007h
RPINR40_41_T1CKIR3_POSITION              equ 0007h
RPINR40_41_T1CKIR3_SIZE                  equ 0001h
RPINR40_41_T1CKIR3_LENGTH                equ 0001h
RPINR40_41_T1CKIR3_MASK                  equ 0080h

// Register: RPINR42_43
#define RPINR42_43 RPINR42_43
RPINR42_43                               equ 0E3Fh
// bitfield definitions
RPINR42_43_T3GR_POSN                     equ 0000h
RPINR42_43_T3GR_POSITION                 equ 0000h
RPINR42_43_T3GR_SIZE                     equ 0004h
RPINR42_43_T3GR_LENGTH                   equ 0004h
RPINR42_43_T3GR_MASK                     equ 000Fh
RPINR42_43_T3CKIR_POSN                   equ 0004h
RPINR42_43_T3CKIR_POSITION               equ 0004h
RPINR42_43_T3CKIR_SIZE                   equ 0004h
RPINR42_43_T3CKIR_LENGTH                 equ 0004h
RPINR42_43_T3CKIR_MASK                   equ 00F0h
RPINR42_43_T3GR0_POSN                    equ 0000h
RPINR42_43_T3GR0_POSITION                equ 0000h
RPINR42_43_T3GR0_SIZE                    equ 0001h
RPINR42_43_T3GR0_LENGTH                  equ 0001h
RPINR42_43_T3GR0_MASK                    equ 0001h
RPINR42_43_T3GR1_POSN                    equ 0001h
RPINR42_43_T3GR1_POSITION                equ 0001h
RPINR42_43_T3GR1_SIZE                    equ 0001h
RPINR42_43_T3GR1_LENGTH                  equ 0001h
RPINR42_43_T3GR1_MASK                    equ 0002h
RPINR42_43_T3GR2_POSN                    equ 0002h
RPINR42_43_T3GR2_POSITION                equ 0002h
RPINR42_43_T3GR2_SIZE                    equ 0001h
RPINR42_43_T3GR2_LENGTH                  equ 0001h
RPINR42_43_T3GR2_MASK                    equ 0004h
RPINR42_43_T3GR3_POSN                    equ 0003h
RPINR42_43_T3GR3_POSITION                equ 0003h
RPINR42_43_T3GR3_SIZE                    equ 0001h
RPINR42_43_T3GR3_LENGTH                  equ 0001h
RPINR42_43_T3GR3_MASK                    equ 0008h
RPINR42_43_T3CKIR0_POSN                  equ 0004h
RPINR42_43_T3CKIR0_POSITION              equ 0004h
RPINR42_43_T3CKIR0_SIZE                  equ 0001h
RPINR42_43_T3CKIR0_LENGTH                equ 0001h
RPINR42_43_T3CKIR0_MASK                  equ 0010h
RPINR42_43_T3CKIR1_POSN                  equ 0005h
RPINR42_43_T3CKIR1_POSITION              equ 0005h
RPINR42_43_T3CKIR1_SIZE                  equ 0001h
RPINR42_43_T3CKIR1_LENGTH                equ 0001h
RPINR42_43_T3CKIR1_MASK                  equ 0020h
RPINR42_43_T3CKIR2_POSN                  equ 0006h
RPINR42_43_T3CKIR2_POSITION              equ 0006h
RPINR42_43_T3CKIR2_SIZE                  equ 0001h
RPINR42_43_T3CKIR2_LENGTH                equ 0001h
RPINR42_43_T3CKIR2_MASK                  equ 0040h
RPINR42_43_T3CKIR3_POSN                  equ 0007h
RPINR42_43_T3CKIR3_POSITION              equ 0007h
RPINR42_43_T3CKIR3_SIZE                  equ 0001h
RPINR42_43_T3CKIR3_LENGTH                equ 0001h
RPINR42_43_T3CKIR3_MASK                  equ 0080h

// Register: RPINR44_45
#define RPINR44_45 RPINR44_45
RPINR44_45                               equ 0E40h
// bitfield definitions
RPINR44_45_T5GR_POSN                     equ 0000h
RPINR44_45_T5GR_POSITION                 equ 0000h
RPINR44_45_T5GR_SIZE                     equ 0004h
RPINR44_45_T5GR_LENGTH                   equ 0004h
RPINR44_45_T5GR_MASK                     equ 000Fh
RPINR44_45_T5CKIR_POSN                   equ 0004h
RPINR44_45_T5CKIR_POSITION               equ 0004h
RPINR44_45_T5CKIR_SIZE                   equ 0004h
RPINR44_45_T5CKIR_LENGTH                 equ 0004h
RPINR44_45_T5CKIR_MASK                   equ 00F0h
RPINR44_45_T5GR0_POSN                    equ 0000h
RPINR44_45_T5GR0_POSITION                equ 0000h
RPINR44_45_T5GR0_SIZE                    equ 0001h
RPINR44_45_T5GR0_LENGTH                  equ 0001h
RPINR44_45_T5GR0_MASK                    equ 0001h
RPINR44_45_T5GR1_POSN                    equ 0001h
RPINR44_45_T5GR1_POSITION                equ 0001h
RPINR44_45_T5GR1_SIZE                    equ 0001h
RPINR44_45_T5GR1_LENGTH                  equ 0001h
RPINR44_45_T5GR1_MASK                    equ 0002h
RPINR44_45_T5GR2_POSN                    equ 0002h
RPINR44_45_T5GR2_POSITION                equ 0002h
RPINR44_45_T5GR2_SIZE                    equ 0001h
RPINR44_45_T5GR2_LENGTH                  equ 0001h
RPINR44_45_T5GR2_MASK                    equ 0004h
RPINR44_45_T5GR3_POSN                    equ 0003h
RPINR44_45_T5GR3_POSITION                equ 0003h
RPINR44_45_T5GR3_SIZE                    equ 0001h
RPINR44_45_T5GR3_LENGTH                  equ 0001h
RPINR44_45_T5GR3_MASK                    equ 0008h
RPINR44_45_T5CKIR0_POSN                  equ 0004h
RPINR44_45_T5CKIR0_POSITION              equ 0004h
RPINR44_45_T5CKIR0_SIZE                  equ 0001h
RPINR44_45_T5CKIR0_LENGTH                equ 0001h
RPINR44_45_T5CKIR0_MASK                  equ 0010h
RPINR44_45_T5CKIR1_POSN                  equ 0005h
RPINR44_45_T5CKIR1_POSITION              equ 0005h
RPINR44_45_T5CKIR1_SIZE                  equ 0001h
RPINR44_45_T5CKIR1_LENGTH                equ 0001h
RPINR44_45_T5CKIR1_MASK                  equ 0020h
RPINR44_45_T5CKIR2_POSN                  equ 0006h
RPINR44_45_T5CKIR2_POSITION              equ 0006h
RPINR44_45_T5CKIR2_SIZE                  equ 0001h
RPINR44_45_T5CKIR2_LENGTH                equ 0001h
RPINR44_45_T5CKIR2_MASK                  equ 0040h
RPINR44_45_T5CKIR3_POSN                  equ 0007h
RPINR44_45_T5CKIR3_POSITION              equ 0007h
RPINR44_45_T5CKIR3_SIZE                  equ 0001h
RPINR44_45_T5CKIR3_LENGTH                equ 0001h
RPINR44_45_T5CKIR3_MASK                  equ 0080h

// Register: RPINR46_47
#define RPINR46_47 RPINR46_47
RPINR46_47                               equ 0E41h
// bitfield definitions
RPINR46_47_PBIO0R_POSN                   equ 0000h
RPINR46_47_PBIO0R_POSITION               equ 0000h
RPINR46_47_PBIO0R_SIZE                   equ 0004h
RPINR46_47_PBIO0R_LENGTH                 equ 0004h
RPINR46_47_PBIO0R_MASK                   equ 000Fh
RPINR46_47_PBIO1R_POSN                   equ 0004h
RPINR46_47_PBIO1R_POSITION               equ 0004h
RPINR46_47_PBIO1R_SIZE                   equ 0004h
RPINR46_47_PBIO1R_LENGTH                 equ 0004h
RPINR46_47_PBIO1R_MASK                   equ 00F0h
RPINR46_47_PBIO0R0_POSN                  equ 0000h
RPINR46_47_PBIO0R0_POSITION              equ 0000h
RPINR46_47_PBIO0R0_SIZE                  equ 0001h
RPINR46_47_PBIO0R0_LENGTH                equ 0001h
RPINR46_47_PBIO0R0_MASK                  equ 0001h
RPINR46_47_PBIO0R1_POSN                  equ 0001h
RPINR46_47_PBIO0R1_POSITION              equ 0001h
RPINR46_47_PBIO0R1_SIZE                  equ 0001h
RPINR46_47_PBIO0R1_LENGTH                equ 0001h
RPINR46_47_PBIO0R1_MASK                  equ 0002h
RPINR46_47_PBIO0R2_POSN                  equ 0002h
RPINR46_47_PBIO0R2_POSITION              equ 0002h
RPINR46_47_PBIO0R2_SIZE                  equ 0001h
RPINR46_47_PBIO0R2_LENGTH                equ 0001h
RPINR46_47_PBIO0R2_MASK                  equ 0004h
RPINR46_47_PBIO0R3_POSN                  equ 0003h
RPINR46_47_PBIO0R3_POSITION              equ 0003h
RPINR46_47_PBIO0R3_SIZE                  equ 0001h
RPINR46_47_PBIO0R3_LENGTH                equ 0001h
RPINR46_47_PBIO0R3_MASK                  equ 0008h
RPINR46_47_PBIO1R0_POSN                  equ 0004h
RPINR46_47_PBIO1R0_POSITION              equ 0004h
RPINR46_47_PBIO1R0_SIZE                  equ 0001h
RPINR46_47_PBIO1R0_LENGTH                equ 0001h
RPINR46_47_PBIO1R0_MASK                  equ 0010h
RPINR46_47_PBIO1R1_POSN                  equ 0005h
RPINR46_47_PBIO1R1_POSITION              equ 0005h
RPINR46_47_PBIO1R1_SIZE                  equ 0001h
RPINR46_47_PBIO1R1_LENGTH                equ 0001h
RPINR46_47_PBIO1R1_MASK                  equ 0020h
RPINR46_47_PBIO1R2_POSN                  equ 0006h
RPINR46_47_PBIO1R2_POSITION              equ 0006h
RPINR46_47_PBIO1R2_SIZE                  equ 0001h
RPINR46_47_PBIO1R2_LENGTH                equ 0001h
RPINR46_47_PBIO1R2_MASK                  equ 0040h
RPINR46_47_PBIO1R3_POSN                  equ 0007h
RPINR46_47_PBIO1R3_POSITION              equ 0007h
RPINR46_47_PBIO1R3_SIZE                  equ 0001h
RPINR46_47_PBIO1R3_LENGTH                equ 0001h
RPINR46_47_PBIO1R3_MASK                  equ 0080h

// Register: RPINR48_49
#define RPINR48_49 RPINR48_49
RPINR48_49                               equ 0E42h
// bitfield definitions
RPINR48_49_PBIO2R_POSN                   equ 0000h
RPINR48_49_PBIO2R_POSITION               equ 0000h
RPINR48_49_PBIO2R_SIZE                   equ 0004h
RPINR48_49_PBIO2R_LENGTH                 equ 0004h
RPINR48_49_PBIO2R_MASK                   equ 000Fh
RPINR48_49_PBIO3R_POSN                   equ 0004h
RPINR48_49_PBIO3R_POSITION               equ 0004h
RPINR48_49_PBIO3R_SIZE                   equ 0004h
RPINR48_49_PBIO3R_LENGTH                 equ 0004h
RPINR48_49_PBIO3R_MASK                   equ 00F0h
RPINR48_49_PBIO2R0_POSN                  equ 0000h
RPINR48_49_PBIO2R0_POSITION              equ 0000h
RPINR48_49_PBIO2R0_SIZE                  equ 0001h
RPINR48_49_PBIO2R0_LENGTH                equ 0001h
RPINR48_49_PBIO2R0_MASK                  equ 0001h
RPINR48_49_PBIO2R1_POSN                  equ 0001h
RPINR48_49_PBIO2R1_POSITION              equ 0001h
RPINR48_49_PBIO2R1_SIZE                  equ 0001h
RPINR48_49_PBIO2R1_LENGTH                equ 0001h
RPINR48_49_PBIO2R1_MASK                  equ 0002h
RPINR48_49_PBIO2R2_POSN                  equ 0002h
RPINR48_49_PBIO2R2_POSITION              equ 0002h
RPINR48_49_PBIO2R2_SIZE                  equ 0001h
RPINR48_49_PBIO2R2_LENGTH                equ 0001h
RPINR48_49_PBIO2R2_MASK                  equ 0004h
RPINR48_49_PBIO2R3_POSN                  equ 0003h
RPINR48_49_PBIO2R3_POSITION              equ 0003h
RPINR48_49_PBIO2R3_SIZE                  equ 0001h
RPINR48_49_PBIO2R3_LENGTH                equ 0001h
RPINR48_49_PBIO2R3_MASK                  equ 0008h
RPINR48_49_PBIO3R0_POSN                  equ 0004h
RPINR48_49_PBIO3R0_POSITION              equ 0004h
RPINR48_49_PBIO3R0_SIZE                  equ 0001h
RPINR48_49_PBIO3R0_LENGTH                equ 0001h
RPINR48_49_PBIO3R0_MASK                  equ 0010h
RPINR48_49_PBIO3R1_POSN                  equ 0005h
RPINR48_49_PBIO3R1_POSITION              equ 0005h
RPINR48_49_PBIO3R1_SIZE                  equ 0001h
RPINR48_49_PBIO3R1_LENGTH                equ 0001h
RPINR48_49_PBIO3R1_MASK                  equ 0020h
RPINR48_49_PBIO3R2_POSN                  equ 0006h
RPINR48_49_PBIO3R2_POSITION              equ 0006h
RPINR48_49_PBIO3R2_SIZE                  equ 0001h
RPINR48_49_PBIO3R2_LENGTH                equ 0001h
RPINR48_49_PBIO3R2_MASK                  equ 0040h
RPINR48_49_PBIO3R3_POSN                  equ 0007h
RPINR48_49_PBIO3R3_POSITION              equ 0007h
RPINR48_49_PBIO3R3_SIZE                  equ 0001h
RPINR48_49_PBIO3R3_LENGTH                equ 0001h
RPINR48_49_PBIO3R3_MASK                  equ 0080h

// Register: RPINR50_51
#define RPINR50_51 RPINR50_51
RPINR50_51                               equ 0E43h
// bitfield definitions
RPINR50_51_PBIO4R_POSN                   equ 0000h
RPINR50_51_PBIO4R_POSITION               equ 0000h
RPINR50_51_PBIO4R_SIZE                   equ 0004h
RPINR50_51_PBIO4R_LENGTH                 equ 0004h
RPINR50_51_PBIO4R_MASK                   equ 000Fh
RPINR50_51_PBIO5R_POSN                   equ 0004h
RPINR50_51_PBIO5R_POSITION               equ 0004h
RPINR50_51_PBIO5R_SIZE                   equ 0004h
RPINR50_51_PBIO5R_LENGTH                 equ 0004h
RPINR50_51_PBIO5R_MASK                   equ 00F0h
RPINR50_51_PBIO4R0_POSN                  equ 0000h
RPINR50_51_PBIO4R0_POSITION              equ 0000h
RPINR50_51_PBIO4R0_SIZE                  equ 0001h
RPINR50_51_PBIO4R0_LENGTH                equ 0001h
RPINR50_51_PBIO4R0_MASK                  equ 0001h
RPINR50_51_PBIO4R1_POSN                  equ 0001h
RPINR50_51_PBIO4R1_POSITION              equ 0001h
RPINR50_51_PBIO4R1_SIZE                  equ 0001h
RPINR50_51_PBIO4R1_LENGTH                equ 0001h
RPINR50_51_PBIO4R1_MASK                  equ 0002h
RPINR50_51_PBIO4R2_POSN                  equ 0002h
RPINR50_51_PBIO4R2_POSITION              equ 0002h
RPINR50_51_PBIO4R2_SIZE                  equ 0001h
RPINR50_51_PBIO4R2_LENGTH                equ 0001h
RPINR50_51_PBIO4R2_MASK                  equ 0004h
RPINR50_51_PBIO4R3_POSN                  equ 0003h
RPINR50_51_PBIO4R3_POSITION              equ 0003h
RPINR50_51_PBIO4R3_SIZE                  equ 0001h
RPINR50_51_PBIO4R3_LENGTH                equ 0001h
RPINR50_51_PBIO4R3_MASK                  equ 0008h
RPINR50_51_PBIO5R0_POSN                  equ 0004h
RPINR50_51_PBIO5R0_POSITION              equ 0004h
RPINR50_51_PBIO5R0_SIZE                  equ 0001h
RPINR50_51_PBIO5R0_LENGTH                equ 0001h
RPINR50_51_PBIO5R0_MASK                  equ 0010h
RPINR50_51_PBIO5R1_POSN                  equ 0005h
RPINR50_51_PBIO5R1_POSITION              equ 0005h
RPINR50_51_PBIO5R1_SIZE                  equ 0001h
RPINR50_51_PBIO5R1_LENGTH                equ 0001h
RPINR50_51_PBIO5R1_MASK                  equ 0020h
RPINR50_51_PBIO5R2_POSN                  equ 0006h
RPINR50_51_PBIO5R2_POSITION              equ 0006h
RPINR50_51_PBIO5R2_SIZE                  equ 0001h
RPINR50_51_PBIO5R2_LENGTH                equ 0001h
RPINR50_51_PBIO5R2_MASK                  equ 0040h
RPINR50_51_PBIO5R3_POSN                  equ 0007h
RPINR50_51_PBIO5R3_POSITION              equ 0007h
RPINR50_51_PBIO5R3_SIZE                  equ 0001h
RPINR50_51_PBIO5R3_LENGTH                equ 0001h
RPINR50_51_PBIO5R3_MASK                  equ 0080h

// Register: RPINR52_53
#define RPINR52_53 RPINR52_53
RPINR52_53                               equ 0E44h
// bitfield definitions
RPINR52_53_PBIO6R_POSN                   equ 0000h
RPINR52_53_PBIO6R_POSITION               equ 0000h
RPINR52_53_PBIO6R_SIZE                   equ 0004h
RPINR52_53_PBIO6R_LENGTH                 equ 0004h
RPINR52_53_PBIO6R_MASK                   equ 000Fh
RPINR52_53_PBIO7R_POSN                   equ 0004h
RPINR52_53_PBIO7R_POSITION               equ 0004h
RPINR52_53_PBIO7R_SIZE                   equ 0004h
RPINR52_53_PBIO7R_LENGTH                 equ 0004h
RPINR52_53_PBIO7R_MASK                   equ 00F0h
RPINR52_53_PBIO6R0_POSN                  equ 0000h
RPINR52_53_PBIO6R0_POSITION              equ 0000h
RPINR52_53_PBIO6R0_SIZE                  equ 0001h
RPINR52_53_PBIO6R0_LENGTH                equ 0001h
RPINR52_53_PBIO6R0_MASK                  equ 0001h
RPINR52_53_PBIO6R1_POSN                  equ 0001h
RPINR52_53_PBIO6R1_POSITION              equ 0001h
RPINR52_53_PBIO6R1_SIZE                  equ 0001h
RPINR52_53_PBIO6R1_LENGTH                equ 0001h
RPINR52_53_PBIO6R1_MASK                  equ 0002h
RPINR52_53_PBIO6R2_POSN                  equ 0002h
RPINR52_53_PBIO6R2_POSITION              equ 0002h
RPINR52_53_PBIO6R2_SIZE                  equ 0001h
RPINR52_53_PBIO6R2_LENGTH                equ 0001h
RPINR52_53_PBIO6R2_MASK                  equ 0004h
RPINR52_53_PBIO6R3_POSN                  equ 0003h
RPINR52_53_PBIO6R3_POSITION              equ 0003h
RPINR52_53_PBIO6R3_SIZE                  equ 0001h
RPINR52_53_PBIO6R3_LENGTH                equ 0001h
RPINR52_53_PBIO6R3_MASK                  equ 0008h
RPINR52_53_PBIO7R0_POSN                  equ 0004h
RPINR52_53_PBIO7R0_POSITION              equ 0004h
RPINR52_53_PBIO7R0_SIZE                  equ 0001h
RPINR52_53_PBIO7R0_LENGTH                equ 0001h
RPINR52_53_PBIO7R0_MASK                  equ 0010h
RPINR52_53_PBIO7R1_POSN                  equ 0005h
RPINR52_53_PBIO7R1_POSITION              equ 0005h
RPINR52_53_PBIO7R1_SIZE                  equ 0001h
RPINR52_53_PBIO7R1_LENGTH                equ 0001h
RPINR52_53_PBIO7R1_MASK                  equ 0020h
RPINR52_53_PBIO7R2_POSN                  equ 0006h
RPINR52_53_PBIO7R2_POSITION              equ 0006h
RPINR52_53_PBIO7R2_SIZE                  equ 0001h
RPINR52_53_PBIO7R2_LENGTH                equ 0001h
RPINR52_53_PBIO7R2_MASK                  equ 0040h
RPINR52_53_PBIO7R3_POSN                  equ 0007h
RPINR52_53_PBIO7R3_POSITION              equ 0007h
RPINR52_53_PBIO7R3_SIZE                  equ 0001h
RPINR52_53_PBIO7R3_LENGTH                equ 0001h
RPINR52_53_PBIO7R3_MASK                  equ 0080h

// Register: ANCON3
#define ANCON3 ANCON3
ANCON3                                   equ 0E45h
// bitfield definitions
ANCON3_ANSEL16_POSN                      equ 0000h
ANCON3_ANSEL16_POSITION                  equ 0000h
ANCON3_ANSEL16_SIZE                      equ 0001h
ANCON3_ANSEL16_LENGTH                    equ 0001h
ANCON3_ANSEL16_MASK                      equ 0001h
ANCON3_ANSEL17_POSN                      equ 0001h
ANCON3_ANSEL17_POSITION                  equ 0001h
ANCON3_ANSEL17_SIZE                      equ 0001h
ANCON3_ANSEL17_LENGTH                    equ 0001h
ANCON3_ANSEL17_MASK                      equ 0002h
ANCON3_ANSEL18_POSN                      equ 0002h
ANCON3_ANSEL18_POSITION                  equ 0002h
ANCON3_ANSEL18_SIZE                      equ 0001h
ANCON3_ANSEL18_LENGTH                    equ 0001h
ANCON3_ANSEL18_MASK                      equ 0004h
ANCON3_ANSEL19_POSN                      equ 0003h
ANCON3_ANSEL19_POSITION                  equ 0003h
ANCON3_ANSEL19_SIZE                      equ 0001h
ANCON3_ANSEL19_LENGTH                    equ 0001h
ANCON3_ANSEL19_MASK                      equ 0008h
ANCON3_ANSEL20_POSN                      equ 0004h
ANCON3_ANSEL20_POSITION                  equ 0004h
ANCON3_ANSEL20_SIZE                      equ 0001h
ANCON3_ANSEL20_LENGTH                    equ 0001h
ANCON3_ANSEL20_MASK                      equ 0010h
ANCON3_ANSEL21_POSN                      equ 0005h
ANCON3_ANSEL21_POSITION                  equ 0005h
ANCON3_ANSEL21_SIZE                      equ 0001h
ANCON3_ANSEL21_LENGTH                    equ 0001h
ANCON3_ANSEL21_MASK                      equ 0020h
ANCON3_ANSEL22_POSN                      equ 0006h
ANCON3_ANSEL22_POSITION                  equ 0006h
ANCON3_ANSEL22_SIZE                      equ 0001h
ANCON3_ANSEL22_LENGTH                    equ 0001h
ANCON3_ANSEL22_MASK                      equ 0040h
ANCON3_ANSEL23_POSN                      equ 0007h
ANCON3_ANSEL23_POSITION                  equ 0007h
ANCON3_ANSEL23_SIZE                      equ 0001h
ANCON3_ANSEL23_LENGTH                    equ 0001h
ANCON3_ANSEL23_MASK                      equ 0080h

// Register: ANCON2
#define ANCON2 ANCON2
ANCON2                                   equ 0E46h
// bitfield definitions
ANCON2_ANSEL8_POSN                       equ 0000h
ANCON2_ANSEL8_POSITION                   equ 0000h
ANCON2_ANSEL8_SIZE                       equ 0001h
ANCON2_ANSEL8_LENGTH                     equ 0001h
ANCON2_ANSEL8_MASK                       equ 0001h
ANCON2_ANSEL9_POSN                       equ 0001h
ANCON2_ANSEL9_POSITION                   equ 0001h
ANCON2_ANSEL9_SIZE                       equ 0001h
ANCON2_ANSEL9_LENGTH                     equ 0001h
ANCON2_ANSEL9_MASK                       equ 0002h
ANCON2_ANSEL10_POSN                      equ 0002h
ANCON2_ANSEL10_POSITION                  equ 0002h
ANCON2_ANSEL10_SIZE                      equ 0001h
ANCON2_ANSEL10_LENGTH                    equ 0001h
ANCON2_ANSEL10_MASK                      equ 0004h
ANCON2_ANSEL11_POSN                      equ 0003h
ANCON2_ANSEL11_POSITION                  equ 0003h
ANCON2_ANSEL11_SIZE                      equ 0001h
ANCON2_ANSEL11_LENGTH                    equ 0001h
ANCON2_ANSEL11_MASK                      equ 0008h
ANCON2_ANSEL12_POSN                      equ 0004h
ANCON2_ANSEL12_POSITION                  equ 0004h
ANCON2_ANSEL12_SIZE                      equ 0001h
ANCON2_ANSEL12_LENGTH                    equ 0001h
ANCON2_ANSEL12_MASK                      equ 0010h
ANCON2_ANSEL13_POSN                      equ 0005h
ANCON2_ANSEL13_POSITION                  equ 0005h
ANCON2_ANSEL13_SIZE                      equ 0001h
ANCON2_ANSEL13_LENGTH                    equ 0001h
ANCON2_ANSEL13_MASK                      equ 0020h
ANCON2_ANSEL14_POSN                      equ 0006h
ANCON2_ANSEL14_POSITION                  equ 0006h
ANCON2_ANSEL14_SIZE                      equ 0001h
ANCON2_ANSEL14_LENGTH                    equ 0001h
ANCON2_ANSEL14_MASK                      equ 0040h
ANCON2_ANSEL15_POSN                      equ 0007h
ANCON2_ANSEL15_POSITION                  equ 0007h
ANCON2_ANSEL15_SIZE                      equ 0001h
ANCON2_ANSEL15_LENGTH                    equ 0001h
ANCON2_ANSEL15_MASK                      equ 0080h
ANCON2_PCFG16_POSN                       equ 0000h
ANCON2_PCFG16_POSITION                   equ 0000h
ANCON2_PCFG16_SIZE                       equ 0001h
ANCON2_PCFG16_LENGTH                     equ 0001h
ANCON2_PCFG16_MASK                       equ 0001h
ANCON2_PCFG17_POSN                       equ 0001h
ANCON2_PCFG17_POSITION                   equ 0001h
ANCON2_PCFG17_SIZE                       equ 0001h
ANCON2_PCFG17_LENGTH                     equ 0001h
ANCON2_PCFG17_MASK                       equ 0002h
ANCON2_PCFG18_POSN                       equ 0002h
ANCON2_PCFG18_POSITION                   equ 0002h
ANCON2_PCFG18_SIZE                       equ 0001h
ANCON2_PCFG18_LENGTH                     equ 0001h
ANCON2_PCFG18_MASK                       equ 0004h
ANCON2_PCFG19_POSN                       equ 0003h
ANCON2_PCFG19_POSITION                   equ 0003h
ANCON2_PCFG19_SIZE                       equ 0001h
ANCON2_PCFG19_LENGTH                     equ 0001h
ANCON2_PCFG19_MASK                       equ 0008h
ANCON2_PCFG20_POSN                       equ 0004h
ANCON2_PCFG20_POSITION                   equ 0004h
ANCON2_PCFG20_SIZE                       equ 0001h
ANCON2_PCFG20_LENGTH                     equ 0001h
ANCON2_PCFG20_MASK                       equ 0010h
ANCON2_PCFG21_POSN                       equ 0005h
ANCON2_PCFG21_POSITION                   equ 0005h
ANCON2_PCFG21_SIZE                       equ 0001h
ANCON2_PCFG21_LENGTH                     equ 0001h
ANCON2_PCFG21_MASK                       equ 0020h
ANCON2_PCFG22_POSN                       equ 0006h
ANCON2_PCFG22_POSITION                   equ 0006h
ANCON2_PCFG22_SIZE                       equ 0001h
ANCON2_PCFG22_LENGTH                     equ 0001h
ANCON2_PCFG22_MASK                       equ 0040h
ANCON2_PCFG23_POSN                       equ 0007h
ANCON2_PCFG23_POSITION                   equ 0007h
ANCON2_PCFG23_SIZE                       equ 0001h
ANCON2_PCFG23_LENGTH                     equ 0001h
ANCON2_PCFG23_MASK                       equ 0080h

// Register: ANCON1
#define ANCON1 ANCON1
ANCON1                                   equ 0E47h
// bitfield definitions
ANCON1_ANSEL0_POSN                       equ 0000h
ANCON1_ANSEL0_POSITION                   equ 0000h
ANCON1_ANSEL0_SIZE                       equ 0001h
ANCON1_ANSEL0_LENGTH                     equ 0001h
ANCON1_ANSEL0_MASK                       equ 0001h
ANCON1_ANSEL1_POSN                       equ 0001h
ANCON1_ANSEL1_POSITION                   equ 0001h
ANCON1_ANSEL1_SIZE                       equ 0001h
ANCON1_ANSEL1_LENGTH                     equ 0001h
ANCON1_ANSEL1_MASK                       equ 0002h
ANCON1_ANSEL2_POSN                       equ 0002h
ANCON1_ANSEL2_POSITION                   equ 0002h
ANCON1_ANSEL2_SIZE                       equ 0001h
ANCON1_ANSEL2_LENGTH                     equ 0001h
ANCON1_ANSEL2_MASK                       equ 0004h
ANCON1_ANSEL3_POSN                       equ 0003h
ANCON1_ANSEL3_POSITION                   equ 0003h
ANCON1_ANSEL3_SIZE                       equ 0001h
ANCON1_ANSEL3_LENGTH                     equ 0001h
ANCON1_ANSEL3_MASK                       equ 0008h
ANCON1_ANSEL4_POSN                       equ 0004h
ANCON1_ANSEL4_POSITION                   equ 0004h
ANCON1_ANSEL4_SIZE                       equ 0001h
ANCON1_ANSEL4_LENGTH                     equ 0001h
ANCON1_ANSEL4_MASK                       equ 0010h
ANCON1_ANSEL5_POSN                       equ 0005h
ANCON1_ANSEL5_POSITION                   equ 0005h
ANCON1_ANSEL5_SIZE                       equ 0001h
ANCON1_ANSEL5_LENGTH                     equ 0001h
ANCON1_ANSEL5_MASK                       equ 0020h
ANCON1_ANSEL6_POSN                       equ 0006h
ANCON1_ANSEL6_POSITION                   equ 0006h
ANCON1_ANSEL6_SIZE                       equ 0001h
ANCON1_ANSEL6_LENGTH                     equ 0001h
ANCON1_ANSEL6_MASK                       equ 0040h
ANCON1_ANSEL7_POSN                       equ 0007h
ANCON1_ANSEL7_POSITION                   equ 0007h
ANCON1_ANSEL7_SIZE                       equ 0001h
ANCON1_ANSEL7_LENGTH                     equ 0001h
ANCON1_ANSEL7_MASK                       equ 0080h
ANCON1_PCFG8_POSN                        equ 0000h
ANCON1_PCFG8_POSITION                    equ 0000h
ANCON1_PCFG8_SIZE                        equ 0001h
ANCON1_PCFG8_LENGTH                      equ 0001h
ANCON1_PCFG8_MASK                        equ 0001h
ANCON1_PCFG9_POSN                        equ 0001h
ANCON1_PCFG9_POSITION                    equ 0001h
ANCON1_PCFG9_SIZE                        equ 0001h
ANCON1_PCFG9_LENGTH                      equ 0001h
ANCON1_PCFG9_MASK                        equ 0002h
ANCON1_PCFG10_POSN                       equ 0002h
ANCON1_PCFG10_POSITION                   equ 0002h
ANCON1_PCFG10_SIZE                       equ 0001h
ANCON1_PCFG10_LENGTH                     equ 0001h
ANCON1_PCFG10_MASK                       equ 0004h
ANCON1_PCFG11_POSN                       equ 0003h
ANCON1_PCFG11_POSITION                   equ 0003h
ANCON1_PCFG11_SIZE                       equ 0001h
ANCON1_PCFG11_LENGTH                     equ 0001h
ANCON1_PCFG11_MASK                       equ 0008h
ANCON1_PCFG12_POSN                       equ 0004h
ANCON1_PCFG12_POSITION                   equ 0004h
ANCON1_PCFG12_SIZE                       equ 0001h
ANCON1_PCFG12_LENGTH                     equ 0001h
ANCON1_PCFG12_MASK                       equ 0010h
ANCON1_PCFG13_POSN                       equ 0005h
ANCON1_PCFG13_POSITION                   equ 0005h
ANCON1_PCFG13_SIZE                       equ 0001h
ANCON1_PCFG13_LENGTH                     equ 0001h
ANCON1_PCFG13_MASK                       equ 0020h
ANCON1_PCFG14_POSN                       equ 0006h
ANCON1_PCFG14_POSITION                   equ 0006h
ANCON1_PCFG14_SIZE                       equ 0001h
ANCON1_PCFG14_LENGTH                     equ 0001h
ANCON1_PCFG14_MASK                       equ 0040h
ANCON1_PCFG15_POSN                       equ 0007h
ANCON1_PCFG15_POSITION                   equ 0007h
ANCON1_PCFG15_SIZE                       equ 0001h
ANCON1_PCFG15_LENGTH                     equ 0001h
ANCON1_PCFG15_MASK                       equ 0080h

// Register: ADCBUF1
#define ADCBUF1 ADCBUF1
ADCBUF1                                  equ 0E48h

// Register: ADCBUF1L
#define ADCBUF1L ADCBUF1L
ADCBUF1L                                 equ 0E48h
// bitfield definitions
ADCBUF1L_ADCBUF1L_POSN                   equ 0000h
ADCBUF1L_ADCBUF1L_POSITION               equ 0000h
ADCBUF1L_ADCBUF1L_SIZE                   equ 0008h
ADCBUF1L_ADCBUF1L_LENGTH                 equ 0008h
ADCBUF1L_ADCBUF1L_MASK                   equ 00FFh

// Register: ADCBUF1H
#define ADCBUF1H ADCBUF1H
ADCBUF1H                                 equ 0E49h
// bitfield definitions
ADCBUF1H_ADCBUF1H_POSN                   equ 0000h
ADCBUF1H_ADCBUF1H_POSITION               equ 0000h
ADCBUF1H_ADCBUF1H_SIZE                   equ 0008h
ADCBUF1H_ADCBUF1H_LENGTH                 equ 0008h
ADCBUF1H_ADCBUF1H_MASK                   equ 00FFh

// Register: ADCBUF2
#define ADCBUF2 ADCBUF2
ADCBUF2                                  equ 0E4Ah

// Register: ADCBUF2L
#define ADCBUF2L ADCBUF2L
ADCBUF2L                                 equ 0E4Ah
// bitfield definitions
ADCBUF2L_ADCBUF2L_POSN                   equ 0000h
ADCBUF2L_ADCBUF2L_POSITION               equ 0000h
ADCBUF2L_ADCBUF2L_SIZE                   equ 0008h
ADCBUF2L_ADCBUF2L_LENGTH                 equ 0008h
ADCBUF2L_ADCBUF2L_MASK                   equ 00FFh

// Register: ADCBUF2H
#define ADCBUF2H ADCBUF2H
ADCBUF2H                                 equ 0E4Bh
// bitfield definitions
ADCBUF2H_ADCBUF2H_POSN                   equ 0000h
ADCBUF2H_ADCBUF2H_POSITION               equ 0000h
ADCBUF2H_ADCBUF2H_SIZE                   equ 0008h
ADCBUF2H_ADCBUF2H_LENGTH                 equ 0008h
ADCBUF2H_ADCBUF2H_MASK                   equ 00FFh

// Register: ADCBUF3
#define ADCBUF3 ADCBUF3
ADCBUF3                                  equ 0E4Ch

// Register: ADCBUF3L
#define ADCBUF3L ADCBUF3L
ADCBUF3L                                 equ 0E4Ch
// bitfield definitions
ADCBUF3L_ADCBUF3L_POSN                   equ 0000h
ADCBUF3L_ADCBUF3L_POSITION               equ 0000h
ADCBUF3L_ADCBUF3L_SIZE                   equ 0008h
ADCBUF3L_ADCBUF3L_LENGTH                 equ 0008h
ADCBUF3L_ADCBUF3L_MASK                   equ 00FFh

// Register: ADCBUF3H
#define ADCBUF3H ADCBUF3H
ADCBUF3H                                 equ 0E4Dh
// bitfield definitions
ADCBUF3H_ADCBUF3H_POSN                   equ 0000h
ADCBUF3H_ADCBUF3H_POSITION               equ 0000h
ADCBUF3H_ADCBUF3H_SIZE                   equ 0008h
ADCBUF3H_ADCBUF3H_LENGTH                 equ 0008h
ADCBUF3H_ADCBUF3H_MASK                   equ 00FFh

// Register: ADCBUF4
#define ADCBUF4 ADCBUF4
ADCBUF4                                  equ 0E4Eh

// Register: ADCBUF4L
#define ADCBUF4L ADCBUF4L
ADCBUF4L                                 equ 0E4Eh
// bitfield definitions
ADCBUF4L_ADCBUF4L_POSN                   equ 0000h
ADCBUF4L_ADCBUF4L_POSITION               equ 0000h
ADCBUF4L_ADCBUF4L_SIZE                   equ 0008h
ADCBUF4L_ADCBUF4L_LENGTH                 equ 0008h
ADCBUF4L_ADCBUF4L_MASK                   equ 00FFh

// Register: ADCBUF4H
#define ADCBUF4H ADCBUF4H
ADCBUF4H                                 equ 0E4Fh
// bitfield definitions
ADCBUF4H_ADCBUF4H_POSN                   equ 0000h
ADCBUF4H_ADCBUF4H_POSITION               equ 0000h
ADCBUF4H_ADCBUF4H_SIZE                   equ 0008h
ADCBUF4H_ADCBUF4H_LENGTH                 equ 0008h
ADCBUF4H_ADCBUF4H_MASK                   equ 00FFh

// Register: ADCBUF5
#define ADCBUF5 ADCBUF5
ADCBUF5                                  equ 0E50h

// Register: ADCBUF5L
#define ADCBUF5L ADCBUF5L
ADCBUF5L                                 equ 0E50h
// bitfield definitions
ADCBUF5L_ADCBUF5L_POSN                   equ 0000h
ADCBUF5L_ADCBUF5L_POSITION               equ 0000h
ADCBUF5L_ADCBUF5L_SIZE                   equ 0008h
ADCBUF5L_ADCBUF5L_LENGTH                 equ 0008h
ADCBUF5L_ADCBUF5L_MASK                   equ 00FFh

// Register: ADCBUF5H
#define ADCBUF5H ADCBUF5H
ADCBUF5H                                 equ 0E51h
// bitfield definitions
ADCBUF5H_ADCBUF5H_POSN                   equ 0000h
ADCBUF5H_ADCBUF5H_POSITION               equ 0000h
ADCBUF5H_ADCBUF5H_SIZE                   equ 0008h
ADCBUF5H_ADCBUF5H_LENGTH                 equ 0008h
ADCBUF5H_ADCBUF5H_MASK                   equ 00FFh

// Register: ADCBUF6
#define ADCBUF6 ADCBUF6
ADCBUF6                                  equ 0E52h

// Register: ADCBUF6L
#define ADCBUF6L ADCBUF6L
ADCBUF6L                                 equ 0E52h
// bitfield definitions
ADCBUF6L_ADCBUF6L_POSN                   equ 0000h
ADCBUF6L_ADCBUF6L_POSITION               equ 0000h
ADCBUF6L_ADCBUF6L_SIZE                   equ 0008h
ADCBUF6L_ADCBUF6L_LENGTH                 equ 0008h
ADCBUF6L_ADCBUF6L_MASK                   equ 00FFh

// Register: ADCBUF6H
#define ADCBUF6H ADCBUF6H
ADCBUF6H                                 equ 0E53h
// bitfield definitions
ADCBUF6H_ADCBUF6H_POSN                   equ 0000h
ADCBUF6H_ADCBUF6H_POSITION               equ 0000h
ADCBUF6H_ADCBUF6H_SIZE                   equ 0008h
ADCBUF6H_ADCBUF6H_LENGTH                 equ 0008h
ADCBUF6H_ADCBUF6H_MASK                   equ 00FFh

// Register: ADCBUF7
#define ADCBUF7 ADCBUF7
ADCBUF7                                  equ 0E54h

// Register: ADCBUF7L
#define ADCBUF7L ADCBUF7L
ADCBUF7L                                 equ 0E54h
// bitfield definitions
ADCBUF7L_ADCBUF7L_POSN                   equ 0000h
ADCBUF7L_ADCBUF7L_POSITION               equ 0000h
ADCBUF7L_ADCBUF7L_SIZE                   equ 0008h
ADCBUF7L_ADCBUF7L_LENGTH                 equ 0008h
ADCBUF7L_ADCBUF7L_MASK                   equ 00FFh

// Register: ADCBUF7H
#define ADCBUF7H ADCBUF7H
ADCBUF7H                                 equ 0E55h
// bitfield definitions
ADCBUF7H_ADCBUF7H_POSN                   equ 0000h
ADCBUF7H_ADCBUF7H_POSITION               equ 0000h
ADCBUF7H_ADCBUF7H_SIZE                   equ 0008h
ADCBUF7H_ADCBUF7H_LENGTH                 equ 0008h
ADCBUF7H_ADCBUF7H_MASK                   equ 00FFh

// Register: ADCBUF8
#define ADCBUF8 ADCBUF8
ADCBUF8                                  equ 0E56h

// Register: ADCBUF8L
#define ADCBUF8L ADCBUF8L
ADCBUF8L                                 equ 0E56h
// bitfield definitions
ADCBUF8L_ADCBUF8L_POSN                   equ 0000h
ADCBUF8L_ADCBUF8L_POSITION               equ 0000h
ADCBUF8L_ADCBUF8L_SIZE                   equ 0008h
ADCBUF8L_ADCBUF8L_LENGTH                 equ 0008h
ADCBUF8L_ADCBUF8L_MASK                   equ 00FFh

// Register: ADCBUF8H
#define ADCBUF8H ADCBUF8H
ADCBUF8H                                 equ 0E57h
// bitfield definitions
ADCBUF8H_ADCBUF8H_POSN                   equ 0000h
ADCBUF8H_ADCBUF8H_POSITION               equ 0000h
ADCBUF8H_ADCBUF8H_SIZE                   equ 0008h
ADCBUF8H_ADCBUF8H_LENGTH                 equ 0008h
ADCBUF8H_ADCBUF8H_MASK                   equ 00FFh

// Register: ADCBUF9
#define ADCBUF9 ADCBUF9
ADCBUF9                                  equ 0E58h

// Register: ADCBUF9L
#define ADCBUF9L ADCBUF9L
ADCBUF9L                                 equ 0E58h
// bitfield definitions
ADCBUF9L_ADCBUF9L_POSN                   equ 0000h
ADCBUF9L_ADCBUF9L_POSITION               equ 0000h
ADCBUF9L_ADCBUF9L_SIZE                   equ 0008h
ADCBUF9L_ADCBUF9L_LENGTH                 equ 0008h
ADCBUF9L_ADCBUF9L_MASK                   equ 00FFh

// Register: ADCBUF9H
#define ADCBUF9H ADCBUF9H
ADCBUF9H                                 equ 0E59h
// bitfield definitions
ADCBUF9H_ADCBUF9H_POSN                   equ 0000h
ADCBUF9H_ADCBUF9H_POSITION               equ 0000h
ADCBUF9H_ADCBUF9H_SIZE                   equ 0008h
ADCBUF9H_ADCBUF9H_LENGTH                 equ 0008h
ADCBUF9H_ADCBUF9H_MASK                   equ 00FFh

// Register: ADCBUF10
#define ADCBUF10 ADCBUF10
ADCBUF10                                 equ 0E5Ah

// Register: ADCBUF10L
#define ADCBUF10L ADCBUF10L
ADCBUF10L                                equ 0E5Ah
// bitfield definitions
ADCBUF10L_ADCBUF10L_POSN                 equ 0000h
ADCBUF10L_ADCBUF10L_POSITION             equ 0000h
ADCBUF10L_ADCBUF10L_SIZE                 equ 0008h
ADCBUF10L_ADCBUF10L_LENGTH               equ 0008h
ADCBUF10L_ADCBUF10L_MASK                 equ 00FFh

// Register: ADCBUF10H
#define ADCBUF10H ADCBUF10H
ADCBUF10H                                equ 0E5Bh
// bitfield definitions
ADCBUF10H_ADCBUF10H_POSN                 equ 0000h
ADCBUF10H_ADCBUF10H_POSITION             equ 0000h
ADCBUF10H_ADCBUF10H_SIZE                 equ 0008h
ADCBUF10H_ADCBUF10H_LENGTH               equ 0008h
ADCBUF10H_ADCBUF10H_MASK                 equ 00FFh

// Register: ADCBUF11
#define ADCBUF11 ADCBUF11
ADCBUF11                                 equ 0E5Ch

// Register: ADCBUF11L
#define ADCBUF11L ADCBUF11L
ADCBUF11L                                equ 0E5Ch
// bitfield definitions
ADCBUF11L_ADCBUF11L_POSN                 equ 0000h
ADCBUF11L_ADCBUF11L_POSITION             equ 0000h
ADCBUF11L_ADCBUF11L_SIZE                 equ 0008h
ADCBUF11L_ADCBUF11L_LENGTH               equ 0008h
ADCBUF11L_ADCBUF11L_MASK                 equ 00FFh

// Register: ADCBUF11H
#define ADCBUF11H ADCBUF11H
ADCBUF11H                                equ 0E5Dh
// bitfield definitions
ADCBUF11H_ADCBUF11H_POSN                 equ 0000h
ADCBUF11H_ADCBUF11H_POSITION             equ 0000h
ADCBUF11H_ADCBUF11H_SIZE                 equ 0008h
ADCBUF11H_ADCBUF11H_LENGTH               equ 0008h
ADCBUF11H_ADCBUF11H_MASK                 equ 00FFh

// Register: ADCBUF12
#define ADCBUF12 ADCBUF12
ADCBUF12                                 equ 0E5Eh

// Register: ADCBUF12L
#define ADCBUF12L ADCBUF12L
ADCBUF12L                                equ 0E5Eh
// bitfield definitions
ADCBUF12L_ADCBUF12L_POSN                 equ 0000h
ADCBUF12L_ADCBUF12L_POSITION             equ 0000h
ADCBUF12L_ADCBUF12L_SIZE                 equ 0008h
ADCBUF12L_ADCBUF12L_LENGTH               equ 0008h
ADCBUF12L_ADCBUF12L_MASK                 equ 00FFh

// Register: ADCBUF12H
#define ADCBUF12H ADCBUF12H
ADCBUF12H                                equ 0E5Fh
// bitfield definitions
ADCBUF12H_ADCBUF12H_POSN                 equ 0000h
ADCBUF12H_ADCBUF12H_POSITION             equ 0000h
ADCBUF12H_ADCBUF12H_SIZE                 equ 0008h
ADCBUF12H_ADCBUF12H_LENGTH               equ 0008h
ADCBUF12H_ADCBUF12H_MASK                 equ 00FFh

// Register: ADCBUF13
#define ADCBUF13 ADCBUF13
ADCBUF13                                 equ 0E60h

// Register: ADCBUF13L
#define ADCBUF13L ADCBUF13L
ADCBUF13L                                equ 0E60h
// bitfield definitions
ADCBUF13L_ADCBUF13L_POSN                 equ 0000h
ADCBUF13L_ADCBUF13L_POSITION             equ 0000h
ADCBUF13L_ADCBUF13L_SIZE                 equ 0008h
ADCBUF13L_ADCBUF13L_LENGTH               equ 0008h
ADCBUF13L_ADCBUF13L_MASK                 equ 00FFh

// Register: ADCBUF13H
#define ADCBUF13H ADCBUF13H
ADCBUF13H                                equ 0E61h
// bitfield definitions
ADCBUF13H_ADCBUF13H_POSN                 equ 0000h
ADCBUF13H_ADCBUF13H_POSITION             equ 0000h
ADCBUF13H_ADCBUF13H_SIZE                 equ 0008h
ADCBUF13H_ADCBUF13H_LENGTH               equ 0008h
ADCBUF13H_ADCBUF13H_MASK                 equ 00FFh

// Register: ADCBUF14
#define ADCBUF14 ADCBUF14
ADCBUF14                                 equ 0E62h

// Register: ADCBUF14L
#define ADCBUF14L ADCBUF14L
ADCBUF14L                                equ 0E62h
// bitfield definitions
ADCBUF14L_ADCBUF14L_POSN                 equ 0000h
ADCBUF14L_ADCBUF14L_POSITION             equ 0000h
ADCBUF14L_ADCBUF14L_SIZE                 equ 0008h
ADCBUF14L_ADCBUF14L_LENGTH               equ 0008h
ADCBUF14L_ADCBUF14L_MASK                 equ 00FFh

// Register: ADCBUF14H
#define ADCBUF14H ADCBUF14H
ADCBUF14H                                equ 0E63h
// bitfield definitions
ADCBUF14H_ADCBUF14H_POSN                 equ 0000h
ADCBUF14H_ADCBUF14H_POSITION             equ 0000h
ADCBUF14H_ADCBUF14H_SIZE                 equ 0008h
ADCBUF14H_ADCBUF14H_LENGTH               equ 0008h
ADCBUF14H_ADCBUF14H_MASK                 equ 00FFh

// Register: ADCBUF15
#define ADCBUF15 ADCBUF15
ADCBUF15                                 equ 0E64h

// Register: ADCBUF15L
#define ADCBUF15L ADCBUF15L
ADCBUF15L                                equ 0E64h
// bitfield definitions
ADCBUF15L_ADCBUF15L_POSN                 equ 0000h
ADCBUF15L_ADCBUF15L_POSITION             equ 0000h
ADCBUF15L_ADCBUF15L_SIZE                 equ 0008h
ADCBUF15L_ADCBUF15L_LENGTH               equ 0008h
ADCBUF15L_ADCBUF15L_MASK                 equ 00FFh

// Register: ADCBUF15H
#define ADCBUF15H ADCBUF15H
ADCBUF15H                                equ 0E65h
// bitfield definitions
ADCBUF15H_ADCBUF15H_POSN                 equ 0000h
ADCBUF15H_ADCBUF15H_POSITION             equ 0000h
ADCBUF15H_ADCBUF15H_SIZE                 equ 0008h
ADCBUF15H_ADCBUF15H_LENGTH               equ 0008h
ADCBUF15H_ADCBUF15H_MASK                 equ 00FFh

// Register: ADCBUF16
#define ADCBUF16 ADCBUF16
ADCBUF16                                 equ 0E66h

// Register: ADCBUF16L
#define ADCBUF16L ADCBUF16L
ADCBUF16L                                equ 0E66h
// bitfield definitions
ADCBUF16L_ADCBUF16L_POSN                 equ 0000h
ADCBUF16L_ADCBUF16L_POSITION             equ 0000h
ADCBUF16L_ADCBUF16L_SIZE                 equ 0008h
ADCBUF16L_ADCBUF16L_LENGTH               equ 0008h
ADCBUF16L_ADCBUF16L_MASK                 equ 00FFh

// Register: ADCBUF16H
#define ADCBUF16H ADCBUF16H
ADCBUF16H                                equ 0E67h
// bitfield definitions
ADCBUF16H_ADCBUF16H_POSN                 equ 0000h
ADCBUF16H_ADCBUF16H_POSITION             equ 0000h
ADCBUF16H_ADCBUF16H_SIZE                 equ 0008h
ADCBUF16H_ADCBUF16H_LENGTH               equ 0008h
ADCBUF16H_ADCBUF16H_MASK                 equ 00FFh

// Register: ADCBUF17
#define ADCBUF17 ADCBUF17
ADCBUF17                                 equ 0E68h

// Register: ADCBUF17L
#define ADCBUF17L ADCBUF17L
ADCBUF17L                                equ 0E68h
// bitfield definitions
ADCBUF17L_ADCBUF17L_POSN                 equ 0000h
ADCBUF17L_ADCBUF17L_POSITION             equ 0000h
ADCBUF17L_ADCBUF17L_SIZE                 equ 0008h
ADCBUF17L_ADCBUF17L_LENGTH               equ 0008h
ADCBUF17L_ADCBUF17L_MASK                 equ 00FFh

// Register: ADCBUF17H
#define ADCBUF17H ADCBUF17H
ADCBUF17H                                equ 0E69h
// bitfield definitions
ADCBUF17H_ADCBUF17H_POSN                 equ 0000h
ADCBUF17H_ADCBUF17H_POSITION             equ 0000h
ADCBUF17H_ADCBUF17H_SIZE                 equ 0008h
ADCBUF17H_ADCBUF17H_LENGTH               equ 0008h
ADCBUF17H_ADCBUF17H_MASK                 equ 00FFh

// Register: ADCBUF18
#define ADCBUF18 ADCBUF18
ADCBUF18                                 equ 0E6Ah

// Register: ADCBUF18L
#define ADCBUF18L ADCBUF18L
ADCBUF18L                                equ 0E6Ah
// bitfield definitions
ADCBUF18L_ADCBUF18L_POSN                 equ 0000h
ADCBUF18L_ADCBUF18L_POSITION             equ 0000h
ADCBUF18L_ADCBUF18L_SIZE                 equ 0008h
ADCBUF18L_ADCBUF18L_LENGTH               equ 0008h
ADCBUF18L_ADCBUF18L_MASK                 equ 00FFh

// Register: ADCBUF18H
#define ADCBUF18H ADCBUF18H
ADCBUF18H                                equ 0E6Bh
// bitfield definitions
ADCBUF18H_ADCBUF18H_POSN                 equ 0000h
ADCBUF18H_ADCBUF18H_POSITION             equ 0000h
ADCBUF18H_ADCBUF18H_SIZE                 equ 0008h
ADCBUF18H_ADCBUF18H_LENGTH               equ 0008h
ADCBUF18H_ADCBUF18H_MASK                 equ 00FFh

// Register: ADCBUF19
#define ADCBUF19 ADCBUF19
ADCBUF19                                 equ 0E6Ch

// Register: ADCBUF19L
#define ADCBUF19L ADCBUF19L
ADCBUF19L                                equ 0E6Ch
// bitfield definitions
ADCBUF19L_ADCBUF19L_POSN                 equ 0000h
ADCBUF19L_ADCBUF19L_POSITION             equ 0000h
ADCBUF19L_ADCBUF19L_SIZE                 equ 0008h
ADCBUF19L_ADCBUF19L_LENGTH               equ 0008h
ADCBUF19L_ADCBUF19L_MASK                 equ 00FFh

// Register: ADCBUF19H
#define ADCBUF19H ADCBUF19H
ADCBUF19H                                equ 0E6Dh
// bitfield definitions
ADCBUF19H_ADCBUF19H_POSN                 equ 0000h
ADCBUF19H_ADCBUF19H_POSITION             equ 0000h
ADCBUF19H_ADCBUF19H_SIZE                 equ 0008h
ADCBUF19H_ADCBUF19H_LENGTH               equ 0008h
ADCBUF19H_ADCBUF19H_MASK                 equ 00FFh

// Register: ADCBUF20
#define ADCBUF20 ADCBUF20
ADCBUF20                                 equ 0E6Eh

// Register: ADCBUF20L
#define ADCBUF20L ADCBUF20L
ADCBUF20L                                equ 0E6Eh
// bitfield definitions
ADCBUF20L_ADCBUF20L_POSN                 equ 0000h
ADCBUF20L_ADCBUF20L_POSITION             equ 0000h
ADCBUF20L_ADCBUF20L_SIZE                 equ 0008h
ADCBUF20L_ADCBUF20L_LENGTH               equ 0008h
ADCBUF20L_ADCBUF20L_MASK                 equ 00FFh

// Register: ADCBUF20H
#define ADCBUF20H ADCBUF20H
ADCBUF20H                                equ 0E6Fh
// bitfield definitions
ADCBUF20H_ADCBUF20H_POSN                 equ 0000h
ADCBUF20H_ADCBUF20H_POSITION             equ 0000h
ADCBUF20H_ADCBUF20H_SIZE                 equ 0008h
ADCBUF20H_ADCBUF20H_LENGTH               equ 0008h
ADCBUF20H_ADCBUF20H_MASK                 equ 00FFh

// Register: ADCBUF21
#define ADCBUF21 ADCBUF21
ADCBUF21                                 equ 0E70h

// Register: ADCBUF21L
#define ADCBUF21L ADCBUF21L
ADCBUF21L                                equ 0E70h
// bitfield definitions
ADCBUF21L_ADCBUF21L_POSN                 equ 0000h
ADCBUF21L_ADCBUF21L_POSITION             equ 0000h
ADCBUF21L_ADCBUF21L_SIZE                 equ 0008h
ADCBUF21L_ADCBUF21L_LENGTH               equ 0008h
ADCBUF21L_ADCBUF21L_MASK                 equ 00FFh

// Register: ADCBUF21H
#define ADCBUF21H ADCBUF21H
ADCBUF21H                                equ 0E71h
// bitfield definitions
ADCBUF21H_ADCBUF21H_POSN                 equ 0000h
ADCBUF21H_ADCBUF21H_POSITION             equ 0000h
ADCBUF21H_ADCBUF21H_SIZE                 equ 0008h
ADCBUF21H_ADCBUF21H_LENGTH               equ 0008h
ADCBUF21H_ADCBUF21H_MASK                 equ 00FFh

// Register: ADCBUF22
#define ADCBUF22 ADCBUF22
ADCBUF22                                 equ 0E72h

// Register: ADCBUF22L
#define ADCBUF22L ADCBUF22L
ADCBUF22L                                equ 0E72h
// bitfield definitions
ADCBUF22L_ADCBUF22L_POSN                 equ 0000h
ADCBUF22L_ADCBUF22L_POSITION             equ 0000h
ADCBUF22L_ADCBUF22L_SIZE                 equ 0008h
ADCBUF22L_ADCBUF22L_LENGTH               equ 0008h
ADCBUF22L_ADCBUF22L_MASK                 equ 00FFh

// Register: ADCBUF22H
#define ADCBUF22H ADCBUF22H
ADCBUF22H                                equ 0E73h
// bitfield definitions
ADCBUF22H_ADCBUF22H_POSN                 equ 0000h
ADCBUF22H_ADCBUF22H_POSITION             equ 0000h
ADCBUF22H_ADCBUF22H_SIZE                 equ 0008h
ADCBUF22H_ADCBUF22H_LENGTH               equ 0008h
ADCBUF22H_ADCBUF22H_MASK                 equ 00FFh

// Register: ADCBUF23
#define ADCBUF23 ADCBUF23
ADCBUF23                                 equ 0E74h

// Register: ADCBUF23L
#define ADCBUF23L ADCBUF23L
ADCBUF23L                                equ 0E74h
// bitfield definitions
ADCBUF23L_ADCBUF23L_POSN                 equ 0000h
ADCBUF23L_ADCBUF23L_POSITION             equ 0000h
ADCBUF23L_ADCBUF23L_SIZE                 equ 0008h
ADCBUF23L_ADCBUF23L_LENGTH               equ 0008h
ADCBUF23L_ADCBUF23L_MASK                 equ 00FFh

// Register: ADCBUF23H
#define ADCBUF23H ADCBUF23H
ADCBUF23H                                equ 0E75h
// bitfield definitions
ADCBUF23H_ADCBUF23H_POSN                 equ 0000h
ADCBUF23H_ADCBUF23H_POSITION             equ 0000h
ADCBUF23H_ADCBUF23H_SIZE                 equ 0008h
ADCBUF23H_ADCBUF23H_LENGTH               equ 0008h
ADCBUF23H_ADCBUF23H_MASK                 equ 00FFh

// Register: ADCBUF24
#define ADCBUF24 ADCBUF24
ADCBUF24                                 equ 0E76h

// Register: ADCBUF24L
#define ADCBUF24L ADCBUF24L
ADCBUF24L                                equ 0E76h
// bitfield definitions
ADCBUF24L_ADCBUF24L_POSN                 equ 0000h
ADCBUF24L_ADCBUF24L_POSITION             equ 0000h
ADCBUF24L_ADCBUF24L_SIZE                 equ 0008h
ADCBUF24L_ADCBUF24L_LENGTH               equ 0008h
ADCBUF24L_ADCBUF24L_MASK                 equ 00FFh

// Register: ADCBUF24H
#define ADCBUF24H ADCBUF24H
ADCBUF24H                                equ 0E77h
// bitfield definitions
ADCBUF24H_ADCBUF24H_POSN                 equ 0000h
ADCBUF24H_ADCBUF24H_POSITION             equ 0000h
ADCBUF24H_ADCBUF24H_SIZE                 equ 0008h
ADCBUF24H_ADCBUF24H_LENGTH               equ 0008h
ADCBUF24H_ADCBUF24H_MASK                 equ 00FFh

// Register: ADCBUF25
#define ADCBUF25 ADCBUF25
ADCBUF25                                 equ 0E78h

// Register: ADCBUF25L
#define ADCBUF25L ADCBUF25L
ADCBUF25L                                equ 0E78h
// bitfield definitions
ADCBUF25L_ADCBUF25L_POSN                 equ 0000h
ADCBUF25L_ADCBUF25L_POSITION             equ 0000h
ADCBUF25L_ADCBUF25L_SIZE                 equ 0008h
ADCBUF25L_ADCBUF25L_LENGTH               equ 0008h
ADCBUF25L_ADCBUF25L_MASK                 equ 00FFh

// Register: ADCBUF25H
#define ADCBUF25H ADCBUF25H
ADCBUF25H                                equ 0E79h
// bitfield definitions
ADCBUF25H_ADCBUF25H_POSN                 equ 0000h
ADCBUF25H_ADCBUF25H_POSITION             equ 0000h
ADCBUF25H_ADCBUF25H_SIZE                 equ 0008h
ADCBUF25H_ADCBUF25H_LENGTH               equ 0008h
ADCBUF25H_ADCBUF25H_MASK                 equ 00FFh

// Register: ADCTMUEN0L
#define ADCTMUEN0L ADCTMUEN0L
ADCTMUEN0L                               equ 0E7Ah
// bitfield definitions
ADCTMUEN0L_CTMUEN_POSN                   equ 0000h
ADCTMUEN0L_CTMUEN_POSITION               equ 0000h
ADCTMUEN0L_CTMUEN_SIZE                   equ 0008h
ADCTMUEN0L_CTMUEN_LENGTH                 equ 0008h
ADCTMUEN0L_CTMUEN_MASK                   equ 00FFh
ADCTMUEN0L_CTMUEN0_POSN                  equ 0000h
ADCTMUEN0L_CTMUEN0_POSITION              equ 0000h
ADCTMUEN0L_CTMUEN0_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN0_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN0_MASK                  equ 0001h
ADCTMUEN0L_CTMUEN1_POSN                  equ 0001h
ADCTMUEN0L_CTMUEN1_POSITION              equ 0001h
ADCTMUEN0L_CTMUEN1_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN1_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN1_MASK                  equ 0002h
ADCTMUEN0L_CTMUEN2_POSN                  equ 0002h
ADCTMUEN0L_CTMUEN2_POSITION              equ 0002h
ADCTMUEN0L_CTMUEN2_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN2_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN2_MASK                  equ 0004h
ADCTMUEN0L_CTMUEN3_POSN                  equ 0003h
ADCTMUEN0L_CTMUEN3_POSITION              equ 0003h
ADCTMUEN0L_CTMUEN3_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN3_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN3_MASK                  equ 0008h
ADCTMUEN0L_CTMUEN4_POSN                  equ 0004h
ADCTMUEN0L_CTMUEN4_POSITION              equ 0004h
ADCTMUEN0L_CTMUEN4_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN4_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN4_MASK                  equ 0010h
ADCTMUEN0L_CTMUEN5_POSN                  equ 0005h
ADCTMUEN0L_CTMUEN5_POSITION              equ 0005h
ADCTMUEN0L_CTMUEN5_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN5_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN5_MASK                  equ 0020h
ADCTMUEN0L_CTMUEN6_POSN                  equ 0006h
ADCTMUEN0L_CTMUEN6_POSITION              equ 0006h
ADCTMUEN0L_CTMUEN6_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN6_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN6_MASK                  equ 0040h
ADCTMUEN0L_CTMUEN7_POSN                  equ 0007h
ADCTMUEN0L_CTMUEN7_POSITION              equ 0007h
ADCTMUEN0L_CTMUEN7_SIZE                  equ 0001h
ADCTMUEN0L_CTMUEN7_LENGTH                equ 0001h
ADCTMUEN0L_CTMUEN7_MASK                  equ 0080h

// Register: ADCTMUEN0H
#define ADCTMUEN0H ADCTMUEN0H
ADCTMUEN0H                               equ 0E7Bh
// bitfield definitions
ADCTMUEN0H_CTMUEN_POSN                   equ 0000h
ADCTMUEN0H_CTMUEN_POSITION               equ 0000h
ADCTMUEN0H_CTMUEN_SIZE                   equ 0008h
ADCTMUEN0H_CTMUEN_LENGTH                 equ 0008h
ADCTMUEN0H_CTMUEN_MASK                   equ 00FFh
ADCTMUEN0H_CTMUEN8_POSN                  equ 0000h
ADCTMUEN0H_CTMUEN8_POSITION              equ 0000h
ADCTMUEN0H_CTMUEN8_SIZE                  equ 0001h
ADCTMUEN0H_CTMUEN8_LENGTH                equ 0001h
ADCTMUEN0H_CTMUEN8_MASK                  equ 0001h
ADCTMUEN0H_CTMUEN9_POSN                  equ 0001h
ADCTMUEN0H_CTMUEN9_POSITION              equ 0001h
ADCTMUEN0H_CTMUEN9_SIZE                  equ 0001h
ADCTMUEN0H_CTMUEN9_LENGTH                equ 0001h
ADCTMUEN0H_CTMUEN9_MASK                  equ 0002h
ADCTMUEN0H_CTMUEN10_POSN                 equ 0002h
ADCTMUEN0H_CTMUEN10_POSITION             equ 0002h
ADCTMUEN0H_CTMUEN10_SIZE                 equ 0001h
ADCTMUEN0H_CTMUEN10_LENGTH               equ 0001h
ADCTMUEN0H_CTMUEN10_MASK                 equ 0004h
ADCTMUEN0H_CTMUEN11_POSN                 equ 0003h
ADCTMUEN0H_CTMUEN11_POSITION             equ 0003h
ADCTMUEN0H_CTMUEN11_SIZE                 equ 0001h
ADCTMUEN0H_CTMUEN11_LENGTH               equ 0001h
ADCTMUEN0H_CTMUEN11_MASK                 equ 0008h
ADCTMUEN0H_CTMUEN12_POSN                 equ 0004h
ADCTMUEN0H_CTMUEN12_POSITION             equ 0004h
ADCTMUEN0H_CTMUEN12_SIZE                 equ 0001h
ADCTMUEN0H_CTMUEN12_LENGTH               equ 0001h
ADCTMUEN0H_CTMUEN12_MASK                 equ 0010h
ADCTMUEN0H_CTMUEN13_POSN                 equ 0005h
ADCTMUEN0H_CTMUEN13_POSITION             equ 0005h
ADCTMUEN0H_CTMUEN13_SIZE                 equ 0001h
ADCTMUEN0H_CTMUEN13_LENGTH               equ 0001h
ADCTMUEN0H_CTMUEN13_MASK                 equ 0020h
ADCTMUEN0H_CTMUEN14_POSN                 equ 0006h
ADCTMUEN0H_CTMUEN14_POSITION             equ 0006h
ADCTMUEN0H_CTMUEN14_SIZE                 equ 0001h
ADCTMUEN0H_CTMUEN14_LENGTH               equ 0001h
ADCTMUEN0H_CTMUEN14_MASK                 equ 0040h
ADCTMUEN0H_CTMUEN15_POSN                 equ 0007h
ADCTMUEN0H_CTMUEN15_POSITION             equ 0007h
ADCTMUEN0H_CTMUEN15_SIZE                 equ 0001h
ADCTMUEN0H_CTMUEN15_LENGTH               equ 0001h
ADCTMUEN0H_CTMUEN15_MASK                 equ 0080h

// Register: ADCTMUEN1L
#define ADCTMUEN1L ADCTMUEN1L
ADCTMUEN1L                               equ 0E7Ch
// bitfield definitions
ADCTMUEN1L_CTMUEN_POSN                   equ 0000h
ADCTMUEN1L_CTMUEN_POSITION               equ 0000h
ADCTMUEN1L_CTMUEN_SIZE                   equ 0008h
ADCTMUEN1L_CTMUEN_LENGTH                 equ 0008h
ADCTMUEN1L_CTMUEN_MASK                   equ 00FFh
ADCTMUEN1L_CTUMEN16_POSN                 equ 0000h
ADCTMUEN1L_CTUMEN16_POSITION             equ 0000h
ADCTMUEN1L_CTUMEN16_SIZE                 equ 0001h
ADCTMUEN1L_CTUMEN16_LENGTH               equ 0001h
ADCTMUEN1L_CTUMEN16_MASK                 equ 0001h
ADCTMUEN1L_CTUMEN17_POSN                 equ 0001h
ADCTMUEN1L_CTUMEN17_POSITION             equ 0001h
ADCTMUEN1L_CTUMEN17_SIZE                 equ 0001h
ADCTMUEN1L_CTUMEN17_LENGTH               equ 0001h
ADCTMUEN1L_CTUMEN17_MASK                 equ 0002h
ADCTMUEN1L_CTUMEN18_POSN                 equ 0002h
ADCTMUEN1L_CTUMEN18_POSITION             equ 0002h
ADCTMUEN1L_CTUMEN18_SIZE                 equ 0001h
ADCTMUEN1L_CTUMEN18_LENGTH               equ 0001h
ADCTMUEN1L_CTUMEN18_MASK                 equ 0004h
ADCTMUEN1L_CTUMEN19_POSN                 equ 0003h
ADCTMUEN1L_CTUMEN19_POSITION             equ 0003h
ADCTMUEN1L_CTUMEN19_SIZE                 equ 0001h
ADCTMUEN1L_CTUMEN19_LENGTH               equ 0001h
ADCTMUEN1L_CTUMEN19_MASK                 equ 0008h
ADCTMUEN1L_CTMUEN20_POSN                 equ 0004h
ADCTMUEN1L_CTMUEN20_POSITION             equ 0004h
ADCTMUEN1L_CTMUEN20_SIZE                 equ 0001h
ADCTMUEN1L_CTMUEN20_LENGTH               equ 0001h
ADCTMUEN1L_CTMUEN20_MASK                 equ 0010h
ADCTMUEN1L_CTMUEN21_POSN                 equ 0005h
ADCTMUEN1L_CTMUEN21_POSITION             equ 0005h
ADCTMUEN1L_CTMUEN21_SIZE                 equ 0001h
ADCTMUEN1L_CTMUEN21_LENGTH               equ 0001h
ADCTMUEN1L_CTMUEN21_MASK                 equ 0020h
ADCTMUEN1L_CTMUEN22_POSN                 equ 0006h
ADCTMUEN1L_CTMUEN22_POSITION             equ 0006h
ADCTMUEN1L_CTMUEN22_SIZE                 equ 0001h
ADCTMUEN1L_CTMUEN22_LENGTH               equ 0001h
ADCTMUEN1L_CTMUEN22_MASK                 equ 0040h
ADCTMUEN1L_CTMUEN23_POSN                 equ 0007h
ADCTMUEN1L_CTMUEN23_POSITION             equ 0007h
ADCTMUEN1L_CTMUEN23_SIZE                 equ 0001h
ADCTMUEN1L_CTMUEN23_LENGTH               equ 0001h
ADCTMUEN1L_CTMUEN23_MASK                 equ 0080h

// Register: ADCTMUEN1H
#define ADCTMUEN1H ADCTMUEN1H
ADCTMUEN1H                               equ 0E7Dh
// bitfield definitions
ADCTMUEN1H_CTMUEN_POSN                   equ 0000h
ADCTMUEN1H_CTMUEN_POSITION               equ 0000h
ADCTMUEN1H_CTMUEN_SIZE                   equ 0008h
ADCTMUEN1H_CTMUEN_LENGTH                 equ 0008h
ADCTMUEN1H_CTMUEN_MASK                   equ 00FFh
ADCTMUEN1H_CTUMEN24_POSN                 equ 0000h
ADCTMUEN1H_CTUMEN24_POSITION             equ 0000h
ADCTMUEN1H_CTUMEN24_SIZE                 equ 0001h
ADCTMUEN1H_CTUMEN24_LENGTH               equ 0001h
ADCTMUEN1H_CTUMEN24_MASK                 equ 0001h
ADCTMUEN1H_CTUMEN25_POSN                 equ 0001h
ADCTMUEN1H_CTUMEN25_POSITION             equ 0001h
ADCTMUEN1H_CTUMEN25_SIZE                 equ 0001h
ADCTMUEN1H_CTUMEN25_LENGTH               equ 0001h
ADCTMUEN1H_CTUMEN25_MASK                 equ 0002h
ADCTMUEN1H_CTUMEN26_POSN                 equ 0002h
ADCTMUEN1H_CTUMEN26_POSITION             equ 0002h
ADCTMUEN1H_CTUMEN26_SIZE                 equ 0001h
ADCTMUEN1H_CTUMEN26_LENGTH               equ 0001h
ADCTMUEN1H_CTUMEN26_MASK                 equ 0004h
ADCTMUEN1H_CTUMEN27_POSN                 equ 0003h
ADCTMUEN1H_CTUMEN27_POSITION             equ 0003h
ADCTMUEN1H_CTUMEN27_SIZE                 equ 0001h
ADCTMUEN1H_CTUMEN27_LENGTH               equ 0001h
ADCTMUEN1H_CTUMEN27_MASK                 equ 0008h
ADCTMUEN1H_CTUMEN28_POSN                 equ 0004h
ADCTMUEN1H_CTUMEN28_POSITION             equ 0004h
ADCTMUEN1H_CTUMEN28_SIZE                 equ 0001h
ADCTMUEN1H_CTUMEN28_LENGTH               equ 0001h
ADCTMUEN1H_CTUMEN28_MASK                 equ 0010h
ADCTMUEN1H_CTUMEN29_POSN                 equ 0005h
ADCTMUEN1H_CTUMEN29_POSITION             equ 0005h
ADCTMUEN1H_CTUMEN29_SIZE                 equ 0001h
ADCTMUEN1H_CTUMEN29_LENGTH               equ 0001h
ADCTMUEN1H_CTUMEN29_MASK                 equ 0020h
ADCTMUEN1H_CTMUEN30_POSN                 equ 0006h
ADCTMUEN1H_CTMUEN30_POSITION             equ 0006h
ADCTMUEN1H_CTMUEN30_SIZE                 equ 0001h
ADCTMUEN1H_CTMUEN30_LENGTH               equ 0001h
ADCTMUEN1H_CTMUEN30_MASK                 equ 0040h

// Register: ADCHIT0L
#define ADCHIT0L ADCHIT0L
ADCHIT0L                                 equ 0E7Eh
// bitfield definitions
ADCHIT0L_CHH_POSN                        equ 0000h
ADCHIT0L_CHH_POSITION                    equ 0000h
ADCHIT0L_CHH_SIZE                        equ 0008h
ADCHIT0L_CHH_LENGTH                      equ 0008h
ADCHIT0L_CHH_MASK                        equ 00FFh
ADCHIT0L_CHH0_POSN                       equ 0000h
ADCHIT0L_CHH0_POSITION                   equ 0000h
ADCHIT0L_CHH0_SIZE                       equ 0001h
ADCHIT0L_CHH0_LENGTH                     equ 0001h
ADCHIT0L_CHH0_MASK                       equ 0001h
ADCHIT0L_CHH1_POSN                       equ 0001h
ADCHIT0L_CHH1_POSITION                   equ 0001h
ADCHIT0L_CHH1_SIZE                       equ 0001h
ADCHIT0L_CHH1_LENGTH                     equ 0001h
ADCHIT0L_CHH1_MASK                       equ 0002h
ADCHIT0L_CHH2_POSN                       equ 0002h
ADCHIT0L_CHH2_POSITION                   equ 0002h
ADCHIT0L_CHH2_SIZE                       equ 0001h
ADCHIT0L_CHH2_LENGTH                     equ 0001h
ADCHIT0L_CHH2_MASK                       equ 0004h
ADCHIT0L_CHH3_POSN                       equ 0003h
ADCHIT0L_CHH3_POSITION                   equ 0003h
ADCHIT0L_CHH3_SIZE                       equ 0001h
ADCHIT0L_CHH3_LENGTH                     equ 0001h
ADCHIT0L_CHH3_MASK                       equ 0008h
ADCHIT0L_CHH4_POSN                       equ 0004h
ADCHIT0L_CHH4_POSITION                   equ 0004h
ADCHIT0L_CHH4_SIZE                       equ 0001h
ADCHIT0L_CHH4_LENGTH                     equ 0001h
ADCHIT0L_CHH4_MASK                       equ 0010h
ADCHIT0L_CHH5_POSN                       equ 0005h
ADCHIT0L_CHH5_POSITION                   equ 0005h
ADCHIT0L_CHH5_SIZE                       equ 0001h
ADCHIT0L_CHH5_LENGTH                     equ 0001h
ADCHIT0L_CHH5_MASK                       equ 0020h
ADCHIT0L_CHH6_POSN                       equ 0006h
ADCHIT0L_CHH6_POSITION                   equ 0006h
ADCHIT0L_CHH6_SIZE                       equ 0001h
ADCHIT0L_CHH6_LENGTH                     equ 0001h
ADCHIT0L_CHH6_MASK                       equ 0040h
ADCHIT0L_CHH7_POSN                       equ 0007h
ADCHIT0L_CHH7_POSITION                   equ 0007h
ADCHIT0L_CHH7_SIZE                       equ 0001h
ADCHIT0L_CHH7_LENGTH                     equ 0001h
ADCHIT0L_CHH7_MASK                       equ 0080h

// Register: ADCHIT0H
#define ADCHIT0H ADCHIT0H
ADCHIT0H                                 equ 0E7Fh
// bitfield definitions
ADCHIT0H_CHH_POSN                        equ 0000h
ADCHIT0H_CHH_POSITION                    equ 0000h
ADCHIT0H_CHH_SIZE                        equ 0008h
ADCHIT0H_CHH_LENGTH                      equ 0008h
ADCHIT0H_CHH_MASK                        equ 00FFh
ADCHIT0H_CHH8_POSN                       equ 0000h
ADCHIT0H_CHH8_POSITION                   equ 0000h
ADCHIT0H_CHH8_SIZE                       equ 0001h
ADCHIT0H_CHH8_LENGTH                     equ 0001h
ADCHIT0H_CHH8_MASK                       equ 0001h
ADCHIT0H_CHH9_POSN                       equ 0001h
ADCHIT0H_CHH9_POSITION                   equ 0001h
ADCHIT0H_CHH9_SIZE                       equ 0001h
ADCHIT0H_CHH9_LENGTH                     equ 0001h
ADCHIT0H_CHH9_MASK                       equ 0002h
ADCHIT0H_CHH10_POSN                      equ 0002h
ADCHIT0H_CHH10_POSITION                  equ 0002h
ADCHIT0H_CHH10_SIZE                      equ 0001h
ADCHIT0H_CHH10_LENGTH                    equ 0001h
ADCHIT0H_CHH10_MASK                      equ 0004h
ADCHIT0H_CHH11_POSN                      equ 0003h
ADCHIT0H_CHH11_POSITION                  equ 0003h
ADCHIT0H_CHH11_SIZE                      equ 0001h
ADCHIT0H_CHH11_LENGTH                    equ 0001h
ADCHIT0H_CHH11_MASK                      equ 0008h
ADCHIT0H_CHH12_POSN                      equ 0004h
ADCHIT0H_CHH12_POSITION                  equ 0004h
ADCHIT0H_CHH12_SIZE                      equ 0001h
ADCHIT0H_CHH12_LENGTH                    equ 0001h
ADCHIT0H_CHH12_MASK                      equ 0010h
ADCHIT0H_CHH13_POSN                      equ 0005h
ADCHIT0H_CHH13_POSITION                  equ 0005h
ADCHIT0H_CHH13_SIZE                      equ 0001h
ADCHIT0H_CHH13_LENGTH                    equ 0001h
ADCHIT0H_CHH13_MASK                      equ 0020h
ADCHIT0H_CHH14_POSN                      equ 0006h
ADCHIT0H_CHH14_POSITION                  equ 0006h
ADCHIT0H_CHH14_SIZE                      equ 0001h
ADCHIT0H_CHH14_LENGTH                    equ 0001h
ADCHIT0H_CHH14_MASK                      equ 0040h
ADCHIT0H_CHH15_POSN                      equ 0007h
ADCHIT0H_CHH15_POSITION                  equ 0007h
ADCHIT0H_CHH15_SIZE                      equ 0001h
ADCHIT0H_CHH15_LENGTH                    equ 0001h
ADCHIT0H_CHH15_MASK                      equ 0080h

// Register: ADCHIT1L
#define ADCHIT1L ADCHIT1L
ADCHIT1L                                 equ 0E80h
// bitfield definitions
ADCHIT1L_CHH_POSN                        equ 0000h
ADCHIT1L_CHH_POSITION                    equ 0000h
ADCHIT1L_CHH_SIZE                        equ 0008h
ADCHIT1L_CHH_LENGTH                      equ 0008h
ADCHIT1L_CHH_MASK                        equ 00FFh
ADCHIT1L_CHH16_POSN                      equ 0000h
ADCHIT1L_CHH16_POSITION                  equ 0000h
ADCHIT1L_CHH16_SIZE                      equ 0001h
ADCHIT1L_CHH16_LENGTH                    equ 0001h
ADCHIT1L_CHH16_MASK                      equ 0001h
ADCHIT1L_CHH17_POSN                      equ 0001h
ADCHIT1L_CHH17_POSITION                  equ 0001h
ADCHIT1L_CHH17_SIZE                      equ 0001h
ADCHIT1L_CHH17_LENGTH                    equ 0001h
ADCHIT1L_CHH17_MASK                      equ 0002h
ADCHIT1L_CHH18_POSN                      equ 0002h
ADCHIT1L_CHH18_POSITION                  equ 0002h
ADCHIT1L_CHH18_SIZE                      equ 0001h
ADCHIT1L_CHH18_LENGTH                    equ 0001h
ADCHIT1L_CHH18_MASK                      equ 0004h
ADCHIT1L_CHH19_POSN                      equ 0003h
ADCHIT1L_CHH19_POSITION                  equ 0003h
ADCHIT1L_CHH19_SIZE                      equ 0001h
ADCHIT1L_CHH19_LENGTH                    equ 0001h
ADCHIT1L_CHH19_MASK                      equ 0008h
ADCHIT1L_CHH20_POSN                      equ 0004h
ADCHIT1L_CHH20_POSITION                  equ 0004h
ADCHIT1L_CHH20_SIZE                      equ 0001h
ADCHIT1L_CHH20_LENGTH                    equ 0001h
ADCHIT1L_CHH20_MASK                      equ 0010h
ADCHIT1L_CHH21_POSN                      equ 0005h
ADCHIT1L_CHH21_POSITION                  equ 0005h
ADCHIT1L_CHH21_SIZE                      equ 0001h
ADCHIT1L_CHH21_LENGTH                    equ 0001h
ADCHIT1L_CHH21_MASK                      equ 0020h
ADCHIT1L_CHH22_POSN                      equ 0006h
ADCHIT1L_CHH22_POSITION                  equ 0006h
ADCHIT1L_CHH22_SIZE                      equ 0001h
ADCHIT1L_CHH22_LENGTH                    equ 0001h
ADCHIT1L_CHH22_MASK                      equ 0040h
ADCHIT1L_CHH23_POSN                      equ 0007h
ADCHIT1L_CHH23_POSITION                  equ 0007h
ADCHIT1L_CHH23_SIZE                      equ 0001h
ADCHIT1L_CHH23_LENGTH                    equ 0001h
ADCHIT1L_CHH23_MASK                      equ 0080h

// Register: ADCHIT1H
#define ADCHIT1H ADCHIT1H
ADCHIT1H                                 equ 0E81h
// bitfield definitions
ADCHIT1H_CHH_POSN                        equ 0000h
ADCHIT1H_CHH_POSITION                    equ 0000h
ADCHIT1H_CHH_SIZE                        equ 0008h
ADCHIT1H_CHH_LENGTH                      equ 0008h
ADCHIT1H_CHH_MASK                        equ 00FFh
ADCHIT1H_CHH24_POSN                      equ 0000h
ADCHIT1H_CHH24_POSITION                  equ 0000h
ADCHIT1H_CHH24_SIZE                      equ 0001h
ADCHIT1H_CHH24_LENGTH                    equ 0001h
ADCHIT1H_CHH24_MASK                      equ 0001h
ADCHIT1H_CHH25_POSN                      equ 0001h
ADCHIT1H_CHH25_POSITION                  equ 0001h
ADCHIT1H_CHH25_SIZE                      equ 0001h
ADCHIT1H_CHH25_LENGTH                    equ 0001h
ADCHIT1H_CHH25_MASK                      equ 0002h
ADCHIT1H_CHH26_POSN                      equ 0002h
ADCHIT1H_CHH26_POSITION                  equ 0002h
ADCHIT1H_CHH26_SIZE                      equ 0001h
ADCHIT1H_CHH26_LENGTH                    equ 0001h
ADCHIT1H_CHH26_MASK                      equ 0004h
ADCHIT1H_CHH27_POSN                      equ 0003h
ADCHIT1H_CHH27_POSITION                  equ 0003h
ADCHIT1H_CHH27_SIZE                      equ 0001h
ADCHIT1H_CHH27_LENGTH                    equ 0001h
ADCHIT1H_CHH27_MASK                      equ 0008h
ADCHIT1H_CHH28_POSN                      equ 0004h
ADCHIT1H_CHH28_POSITION                  equ 0004h
ADCHIT1H_CHH28_SIZE                      equ 0001h
ADCHIT1H_CHH28_LENGTH                    equ 0001h
ADCHIT1H_CHH28_MASK                      equ 0010h
ADCHIT1H_CHH29_POSN                      equ 0005h
ADCHIT1H_CHH29_POSITION                  equ 0005h
ADCHIT1H_CHH29_SIZE                      equ 0001h
ADCHIT1H_CHH29_LENGTH                    equ 0001h
ADCHIT1H_CHH29_MASK                      equ 0020h
ADCHIT1H_CHH30_POSN                      equ 0006h
ADCHIT1H_CHH30_POSITION                  equ 0006h
ADCHIT1H_CHH30_SIZE                      equ 0001h
ADCHIT1H_CHH30_LENGTH                    equ 0001h
ADCHIT1H_CHH30_MASK                      equ 0040h

// Register: ADCSS0L
#define ADCSS0L ADCSS0L
ADCSS0L                                  equ 0E82h
// bitfield definitions
ADCSS0L_CSS_POSN                         equ 0000h
ADCSS0L_CSS_POSITION                     equ 0000h
ADCSS0L_CSS_SIZE                         equ 0008h
ADCSS0L_CSS_LENGTH                       equ 0008h
ADCSS0L_CSS_MASK                         equ 00FFh
ADCSS0L_CSS0_POSN                        equ 0000h
ADCSS0L_CSS0_POSITION                    equ 0000h
ADCSS0L_CSS0_SIZE                        equ 0001h
ADCSS0L_CSS0_LENGTH                      equ 0001h
ADCSS0L_CSS0_MASK                        equ 0001h
ADCSS0L_CSS1_POSN                        equ 0001h
ADCSS0L_CSS1_POSITION                    equ 0001h
ADCSS0L_CSS1_SIZE                        equ 0001h
ADCSS0L_CSS1_LENGTH                      equ 0001h
ADCSS0L_CSS1_MASK                        equ 0002h
ADCSS0L_CSS2_POSN                        equ 0002h
ADCSS0L_CSS2_POSITION                    equ 0002h
ADCSS0L_CSS2_SIZE                        equ 0001h
ADCSS0L_CSS2_LENGTH                      equ 0001h
ADCSS0L_CSS2_MASK                        equ 0004h
ADCSS0L_CSS3_POSN                        equ 0003h
ADCSS0L_CSS3_POSITION                    equ 0003h
ADCSS0L_CSS3_SIZE                        equ 0001h
ADCSS0L_CSS3_LENGTH                      equ 0001h
ADCSS0L_CSS3_MASK                        equ 0008h
ADCSS0L_CSS4_POSN                        equ 0004h
ADCSS0L_CSS4_POSITION                    equ 0004h
ADCSS0L_CSS4_SIZE                        equ 0001h
ADCSS0L_CSS4_LENGTH                      equ 0001h
ADCSS0L_CSS4_MASK                        equ 0010h
ADCSS0L_CSS5_POSN                        equ 0005h
ADCSS0L_CSS5_POSITION                    equ 0005h
ADCSS0L_CSS5_SIZE                        equ 0001h
ADCSS0L_CSS5_LENGTH                      equ 0001h
ADCSS0L_CSS5_MASK                        equ 0020h
ADCSS0L_CSS6_POSN                        equ 0006h
ADCSS0L_CSS6_POSITION                    equ 0006h
ADCSS0L_CSS6_SIZE                        equ 0001h
ADCSS0L_CSS6_LENGTH                      equ 0001h
ADCSS0L_CSS6_MASK                        equ 0040h
ADCSS0L_CSS7_POSN                        equ 0007h
ADCSS0L_CSS7_POSITION                    equ 0007h
ADCSS0L_CSS7_SIZE                        equ 0001h
ADCSS0L_CSS7_LENGTH                      equ 0001h
ADCSS0L_CSS7_MASK                        equ 0080h

// Register: ADCSS0H
#define ADCSS0H ADCSS0H
ADCSS0H                                  equ 0E83h
// bitfield definitions
ADCSS0H_CSS_POSN                         equ 0000h
ADCSS0H_CSS_POSITION                     equ 0000h
ADCSS0H_CSS_SIZE                         equ 0008h
ADCSS0H_CSS_LENGTH                       equ 0008h
ADCSS0H_CSS_MASK                         equ 00FFh
ADCSS0H_CSS8_POSN                        equ 0000h
ADCSS0H_CSS8_POSITION                    equ 0000h
ADCSS0H_CSS8_SIZE                        equ 0001h
ADCSS0H_CSS8_LENGTH                      equ 0001h
ADCSS0H_CSS8_MASK                        equ 0001h
ADCSS0H_CSS9_POSN                        equ 0001h
ADCSS0H_CSS9_POSITION                    equ 0001h
ADCSS0H_CSS9_SIZE                        equ 0001h
ADCSS0H_CSS9_LENGTH                      equ 0001h
ADCSS0H_CSS9_MASK                        equ 0002h
ADCSS0H_CSS10_POSN                       equ 0002h
ADCSS0H_CSS10_POSITION                   equ 0002h
ADCSS0H_CSS10_SIZE                       equ 0001h
ADCSS0H_CSS10_LENGTH                     equ 0001h
ADCSS0H_CSS10_MASK                       equ 0004h
ADCSS0H_CSS11_POSN                       equ 0003h
ADCSS0H_CSS11_POSITION                   equ 0003h
ADCSS0H_CSS11_SIZE                       equ 0001h
ADCSS0H_CSS11_LENGTH                     equ 0001h
ADCSS0H_CSS11_MASK                       equ 0008h
ADCSS0H_CSS12_POSN                       equ 0004h
ADCSS0H_CSS12_POSITION                   equ 0004h
ADCSS0H_CSS12_SIZE                       equ 0001h
ADCSS0H_CSS12_LENGTH                     equ 0001h
ADCSS0H_CSS12_MASK                       equ 0010h
ADCSS0H_CSS13_POSN                       equ 0005h
ADCSS0H_CSS13_POSITION                   equ 0005h
ADCSS0H_CSS13_SIZE                       equ 0001h
ADCSS0H_CSS13_LENGTH                     equ 0001h
ADCSS0H_CSS13_MASK                       equ 0020h
ADCSS0H_CSS14_POSN                       equ 0006h
ADCSS0H_CSS14_POSITION                   equ 0006h
ADCSS0H_CSS14_SIZE                       equ 0001h
ADCSS0H_CSS14_LENGTH                     equ 0001h
ADCSS0H_CSS14_MASK                       equ 0040h
ADCSS0H_CSS15_POSN                       equ 0007h
ADCSS0H_CSS15_POSITION                   equ 0007h
ADCSS0H_CSS15_SIZE                       equ 0001h
ADCSS0H_CSS15_LENGTH                     equ 0001h
ADCSS0H_CSS15_MASK                       equ 0080h

// Register: ADCSS1L
#define ADCSS1L ADCSS1L
ADCSS1L                                  equ 0E84h
// bitfield definitions
ADCSS1L_CSS_POSN                         equ 0000h
ADCSS1L_CSS_POSITION                     equ 0000h
ADCSS1L_CSS_SIZE                         equ 0008h
ADCSS1L_CSS_LENGTH                       equ 0008h
ADCSS1L_CSS_MASK                         equ 00FFh
ADCSS1L_CSS16_POSN                       equ 0000h
ADCSS1L_CSS16_POSITION                   equ 0000h
ADCSS1L_CSS16_SIZE                       equ 0001h
ADCSS1L_CSS16_LENGTH                     equ 0001h
ADCSS1L_CSS16_MASK                       equ 0001h
ADCSS1L_CSS17_POSN                       equ 0001h
ADCSS1L_CSS17_POSITION                   equ 0001h
ADCSS1L_CSS17_SIZE                       equ 0001h
ADCSS1L_CSS17_LENGTH                     equ 0001h
ADCSS1L_CSS17_MASK                       equ 0002h
ADCSS1L_CSS18_POSN                       equ 0002h
ADCSS1L_CSS18_POSITION                   equ 0002h
ADCSS1L_CSS18_SIZE                       equ 0001h
ADCSS1L_CSS18_LENGTH                     equ 0001h
ADCSS1L_CSS18_MASK                       equ 0004h
ADCSS1L_CSS19_POSN                       equ 0003h
ADCSS1L_CSS19_POSITION                   equ 0003h
ADCSS1L_CSS19_SIZE                       equ 0001h
ADCSS1L_CSS19_LENGTH                     equ 0001h
ADCSS1L_CSS19_MASK                       equ 0008h
ADCSS1L_CSS20_POSN                       equ 0004h
ADCSS1L_CSS20_POSITION                   equ 0004h
ADCSS1L_CSS20_SIZE                       equ 0001h
ADCSS1L_CSS20_LENGTH                     equ 0001h
ADCSS1L_CSS20_MASK                       equ 0010h
ADCSS1L_CSS21_POSN                       equ 0005h
ADCSS1L_CSS21_POSITION                   equ 0005h
ADCSS1L_CSS21_SIZE                       equ 0001h
ADCSS1L_CSS21_LENGTH                     equ 0001h
ADCSS1L_CSS21_MASK                       equ 0020h
ADCSS1L_CSS22_POSN                       equ 0006h
ADCSS1L_CSS22_POSITION                   equ 0006h
ADCSS1L_CSS22_SIZE                       equ 0001h
ADCSS1L_CSS22_LENGTH                     equ 0001h
ADCSS1L_CSS22_MASK                       equ 0040h
ADCSS1L_CSS23_POSN                       equ 0007h
ADCSS1L_CSS23_POSITION                   equ 0007h
ADCSS1L_CSS23_SIZE                       equ 0001h
ADCSS1L_CSS23_LENGTH                     equ 0001h
ADCSS1L_CSS23_MASK                       equ 0080h

// Register: ADCSS1H
#define ADCSS1H ADCSS1H
ADCSS1H                                  equ 0E85h
// bitfield definitions
ADCSS1H_CSS_POSN                         equ 0000h
ADCSS1H_CSS_POSITION                     equ 0000h
ADCSS1H_CSS_SIZE                         equ 0008h
ADCSS1H_CSS_LENGTH                       equ 0008h
ADCSS1H_CSS_MASK                         equ 00FFh
ADCSS1H_CSS24_POSN                       equ 0000h
ADCSS1H_CSS24_POSITION                   equ 0000h
ADCSS1H_CSS24_SIZE                       equ 0001h
ADCSS1H_CSS24_LENGTH                     equ 0001h
ADCSS1H_CSS24_MASK                       equ 0001h
ADCSS1H_CSS25_POSN                       equ 0001h
ADCSS1H_CSS25_POSITION                   equ 0001h
ADCSS1H_CSS25_SIZE                       equ 0001h
ADCSS1H_CSS25_LENGTH                     equ 0001h
ADCSS1H_CSS25_MASK                       equ 0002h
ADCSS1H_CSS26_POSN                       equ 0002h
ADCSS1H_CSS26_POSITION                   equ 0002h
ADCSS1H_CSS26_SIZE                       equ 0001h
ADCSS1H_CSS26_LENGTH                     equ 0001h
ADCSS1H_CSS26_MASK                       equ 0004h
ADCSS1H_CSS27_POSN                       equ 0003h
ADCSS1H_CSS27_POSITION                   equ 0003h
ADCSS1H_CSS27_SIZE                       equ 0001h
ADCSS1H_CSS27_LENGTH                     equ 0001h
ADCSS1H_CSS27_MASK                       equ 0008h
ADCSS1H_CSS28_POSN                       equ 0004h
ADCSS1H_CSS28_POSITION                   equ 0004h
ADCSS1H_CSS28_SIZE                       equ 0001h
ADCSS1H_CSS28_LENGTH                     equ 0001h
ADCSS1H_CSS28_MASK                       equ 0010h
ADCSS1H_CSS29_POSN                       equ 0005h
ADCSS1H_CSS29_POSITION                   equ 0005h
ADCSS1H_CSS29_SIZE                       equ 0001h
ADCSS1H_CSS29_LENGTH                     equ 0001h
ADCSS1H_CSS29_MASK                       equ 0020h
ADCSS1H_CSS30_POSN                       equ 0006h
ADCSS1H_CSS30_POSITION                   equ 0006h
ADCSS1H_CSS30_SIZE                       equ 0001h
ADCSS1H_CSS30_LENGTH                     equ 0001h
ADCSS1H_CSS30_MASK                       equ 0040h

// Register: ADCHS0L
#define ADCHS0L ADCHS0L
ADCHS0L                                  equ 0E86h
// bitfield definitions
ADCHS0L_CH0SA_POSN                       equ 0000h
ADCHS0L_CH0SA_POSITION                   equ 0000h
ADCHS0L_CH0SA_SIZE                       equ 0005h
ADCHS0L_CH0SA_LENGTH                     equ 0005h
ADCHS0L_CH0SA_MASK                       equ 001Fh
ADCHS0L_CH0NA_POSN                       equ 0005h
ADCHS0L_CH0NA_POSITION                   equ 0005h
ADCHS0L_CH0NA_SIZE                       equ 0003h
ADCHS0L_CH0NA_LENGTH                     equ 0003h
ADCHS0L_CH0NA_MASK                       equ 00E0h
ADCHS0L_CH0SA0_POSN                      equ 0000h
ADCHS0L_CH0SA0_POSITION                  equ 0000h
ADCHS0L_CH0SA0_SIZE                      equ 0001h
ADCHS0L_CH0SA0_LENGTH                    equ 0001h
ADCHS0L_CH0SA0_MASK                      equ 0001h
ADCHS0L_CH0SA1_POSN                      equ 0001h
ADCHS0L_CH0SA1_POSITION                  equ 0001h
ADCHS0L_CH0SA1_SIZE                      equ 0001h
ADCHS0L_CH0SA1_LENGTH                    equ 0001h
ADCHS0L_CH0SA1_MASK                      equ 0002h
ADCHS0L_CH0SA2_POSN                      equ 0002h
ADCHS0L_CH0SA2_POSITION                  equ 0002h
ADCHS0L_CH0SA2_SIZE                      equ 0001h
ADCHS0L_CH0SA2_LENGTH                    equ 0001h
ADCHS0L_CH0SA2_MASK                      equ 0004h
ADCHS0L_CH0SA3_POSN                      equ 0003h
ADCHS0L_CH0SA3_POSITION                  equ 0003h
ADCHS0L_CH0SA3_SIZE                      equ 0001h
ADCHS0L_CH0SA3_LENGTH                    equ 0001h
ADCHS0L_CH0SA3_MASK                      equ 0008h
ADCHS0L_CH0SA4_POSN                      equ 0004h
ADCHS0L_CH0SA4_POSITION                  equ 0004h
ADCHS0L_CH0SA4_SIZE                      equ 0001h
ADCHS0L_CH0SA4_LENGTH                    equ 0001h
ADCHS0L_CH0SA4_MASK                      equ 0010h
ADCHS0L_CH0NA0_POSN                      equ 0005h
ADCHS0L_CH0NA0_POSITION                  equ 0005h
ADCHS0L_CH0NA0_SIZE                      equ 0001h
ADCHS0L_CH0NA0_LENGTH                    equ 0001h
ADCHS0L_CH0NA0_MASK                      equ 0020h
ADCHS0L_CH0NA1_POSN                      equ 0006h
ADCHS0L_CH0NA1_POSITION                  equ 0006h
ADCHS0L_CH0NA1_SIZE                      equ 0001h
ADCHS0L_CH0NA1_LENGTH                    equ 0001h
ADCHS0L_CH0NA1_MASK                      equ 0040h
ADCHS0L_CH0NA2_POSN                      equ 0007h
ADCHS0L_CH0NA2_POSITION                  equ 0007h
ADCHS0L_CH0NA2_SIZE                      equ 0001h
ADCHS0L_CH0NA2_LENGTH                    equ 0001h
ADCHS0L_CH0NA2_MASK                      equ 0080h

// Register: ADCHS0H
#define ADCHS0H ADCHS0H
ADCHS0H                                  equ 0E87h
// bitfield definitions
ADCHS0H_CH0SB_POSN                       equ 0000h
ADCHS0H_CH0SB_POSITION                   equ 0000h
ADCHS0H_CH0SB_SIZE                       equ 0005h
ADCHS0H_CH0SB_LENGTH                     equ 0005h
ADCHS0H_CH0SB_MASK                       equ 001Fh
ADCHS0H_CH0NB_POSN                       equ 0005h
ADCHS0H_CH0NB_POSITION                   equ 0005h
ADCHS0H_CH0NB_SIZE                       equ 0003h
ADCHS0H_CH0NB_LENGTH                     equ 0003h
ADCHS0H_CH0NB_MASK                       equ 00E0h
ADCHS0H_CH0SB0_POSN                      equ 0000h
ADCHS0H_CH0SB0_POSITION                  equ 0000h
ADCHS0H_CH0SB0_SIZE                      equ 0001h
ADCHS0H_CH0SB0_LENGTH                    equ 0001h
ADCHS0H_CH0SB0_MASK                      equ 0001h
ADCHS0H_CH0SB1_POSN                      equ 0001h
ADCHS0H_CH0SB1_POSITION                  equ 0001h
ADCHS0H_CH0SB1_SIZE                      equ 0001h
ADCHS0H_CH0SB1_LENGTH                    equ 0001h
ADCHS0H_CH0SB1_MASK                      equ 0002h
ADCHS0H_CH0SB2_POSN                      equ 0002h
ADCHS0H_CH0SB2_POSITION                  equ 0002h
ADCHS0H_CH0SB2_SIZE                      equ 0001h
ADCHS0H_CH0SB2_LENGTH                    equ 0001h
ADCHS0H_CH0SB2_MASK                      equ 0004h
ADCHS0H_CH0SB3_POSN                      equ 0003h
ADCHS0H_CH0SB3_POSITION                  equ 0003h
ADCHS0H_CH0SB3_SIZE                      equ 0001h
ADCHS0H_CH0SB3_LENGTH                    equ 0001h
ADCHS0H_CH0SB3_MASK                      equ 0008h
ADCHS0H_CH0SB4_POSN                      equ 0004h
ADCHS0H_CH0SB4_POSITION                  equ 0004h
ADCHS0H_CH0SB4_SIZE                      equ 0001h
ADCHS0H_CH0SB4_LENGTH                    equ 0001h
ADCHS0H_CH0SB4_MASK                      equ 0010h
ADCHS0H_CH0NB0_POSN                      equ 0005h
ADCHS0H_CH0NB0_POSITION                  equ 0005h
ADCHS0H_CH0NB0_SIZE                      equ 0001h
ADCHS0H_CH0NB0_LENGTH                    equ 0001h
ADCHS0H_CH0NB0_MASK                      equ 0020h
ADCHS0H_CH0NB1_POSN                      equ 0006h
ADCHS0H_CH0NB1_POSITION                  equ 0006h
ADCHS0H_CH0NB1_SIZE                      equ 0001h
ADCHS0H_CH0NB1_LENGTH                    equ 0001h
ADCHS0H_CH0NB1_MASK                      equ 0040h
ADCHS0H_CH0NB2_POSN                      equ 0007h
ADCHS0H_CH0NB2_POSITION                  equ 0007h
ADCHS0H_CH0NB2_SIZE                      equ 0001h
ADCHS0H_CH0NB2_LENGTH                    equ 0001h
ADCHS0H_CH0NB2_MASK                      equ 0080h

// Register: ADCON5L
#define ADCON5L ADCON5L
ADCON5L                                  equ 0E88h
// bitfield definitions
ADCON5L_CM_POSN                          equ 0000h
ADCON5L_CM_POSITION                      equ 0000h
ADCON5L_CM_SIZE                          equ 0002h
ADCON5L_CM_LENGTH                        equ 0002h
ADCON5L_CM_MASK                          equ 0003h
ADCON5L_WM_POSN                          equ 0002h
ADCON5L_WM_POSITION                      equ 0002h
ADCON5L_WM_SIZE                          equ 0002h
ADCON5L_WM_LENGTH                        equ 0002h
ADCON5L_WM_MASK                          equ 000Ch
ADCON5L_CM0_POSN                         equ 0000h
ADCON5L_CM0_POSITION                     equ 0000h
ADCON5L_CM0_SIZE                         equ 0001h
ADCON5L_CM0_LENGTH                       equ 0001h
ADCON5L_CM0_MASK                         equ 0001h
ADCON5L_CM1_POSN                         equ 0001h
ADCON5L_CM1_POSITION                     equ 0001h
ADCON5L_CM1_SIZE                         equ 0001h
ADCON5L_CM1_LENGTH                       equ 0001h
ADCON5L_CM1_MASK                         equ 0002h
ADCON5L_WM0_POSN                         equ 0002h
ADCON5L_WM0_POSITION                     equ 0002h
ADCON5L_WM0_SIZE                         equ 0001h
ADCON5L_WM0_LENGTH                       equ 0001h
ADCON5L_WM0_MASK                         equ 0004h
ADCON5L_WM1_POSN                         equ 0003h
ADCON5L_WM1_POSITION                     equ 0003h
ADCON5L_WM1_SIZE                         equ 0001h
ADCON5L_WM1_LENGTH                       equ 0001h
ADCON5L_WM1_MASK                         equ 0008h

// Register: ADCON5H
#define ADCON5H ADCON5H
ADCON5H                                  equ 0E89h
// bitfield definitions
ADCON5H_ASINTMD_POSN                     equ 0000h
ADCON5H_ASINTMD_POSITION                 equ 0000h
ADCON5H_ASINTMD_SIZE                     equ 0002h
ADCON5H_ASINTMD_LENGTH                   equ 0002h
ADCON5H_ASINTMD_MASK                     equ 0003h
ADCON5H_CTMUREQ_POSN                     equ 0005h
ADCON5H_CTMUREQ_POSITION                 equ 0005h
ADCON5H_CTMUREQ_SIZE                     equ 0001h
ADCON5H_CTMUREQ_LENGTH                   equ 0001h
ADCON5H_CTMUREQ_MASK                     equ 0020h
ADCON5H_LPENA_POSN                       equ 0006h
ADCON5H_LPENA_POSITION                   equ 0006h
ADCON5H_LPENA_SIZE                       equ 0001h
ADCON5H_LPENA_LENGTH                     equ 0001h
ADCON5H_LPENA_MASK                       equ 0040h
ADCON5H_ASENA_POSN                       equ 0007h
ADCON5H_ASENA_POSITION                   equ 0007h
ADCON5H_ASENA_SIZE                       equ 0001h
ADCON5H_ASENA_LENGTH                     equ 0001h
ADCON5H_ASENA_MASK                       equ 0080h
ADCON5H_ASINTMD0_POSN                    equ 0000h
ADCON5H_ASINTMD0_POSITION                equ 0000h
ADCON5H_ASINTMD0_SIZE                    equ 0001h
ADCON5H_ASINTMD0_LENGTH                  equ 0001h
ADCON5H_ASINTMD0_MASK                    equ 0001h
ADCON5H_ASINTMD1_POSN                    equ 0001h
ADCON5H_ASINTMD1_POSITION                equ 0001h
ADCON5H_ASINTMD1_SIZE                    equ 0001h
ADCON5H_ASINTMD1_LENGTH                  equ 0001h
ADCON5H_ASINTMD1_MASK                    equ 0002h

// Register: ADCON3L
#define ADCON3L ADCON3L
ADCON3L                                  equ 0E8Ah
// bitfield definitions
ADCON3L_ADCS_POSN                        equ 0000h
ADCON3L_ADCS_POSITION                    equ 0000h
ADCON3L_ADCS_SIZE                        equ 0008h
ADCON3L_ADCS_LENGTH                      equ 0008h
ADCON3L_ADCS_MASK                        equ 00FFh
ADCON3L_ADCS0_POSN                       equ 0000h
ADCON3L_ADCS0_POSITION                   equ 0000h
ADCON3L_ADCS0_SIZE                       equ 0001h
ADCON3L_ADCS0_LENGTH                     equ 0001h
ADCON3L_ADCS0_MASK                       equ 0001h
ADCON3L_ADCS1_POSN                       equ 0001h
ADCON3L_ADCS1_POSITION                   equ 0001h
ADCON3L_ADCS1_SIZE                       equ 0001h
ADCON3L_ADCS1_LENGTH                     equ 0001h
ADCON3L_ADCS1_MASK                       equ 0002h
ADCON3L_ADCS2_POSN                       equ 0002h
ADCON3L_ADCS2_POSITION                   equ 0002h
ADCON3L_ADCS2_SIZE                       equ 0001h
ADCON3L_ADCS2_LENGTH                     equ 0001h
ADCON3L_ADCS2_MASK                       equ 0004h
ADCON3L_ADCS3_POSN                       equ 0003h
ADCON3L_ADCS3_POSITION                   equ 0003h
ADCON3L_ADCS3_SIZE                       equ 0001h
ADCON3L_ADCS3_LENGTH                     equ 0001h
ADCON3L_ADCS3_MASK                       equ 0008h
ADCON3L_ADCS4_POSN                       equ 0004h
ADCON3L_ADCS4_POSITION                   equ 0004h
ADCON3L_ADCS4_SIZE                       equ 0001h
ADCON3L_ADCS4_LENGTH                     equ 0001h
ADCON3L_ADCS4_MASK                       equ 0010h
ADCON3L_ADCS5_POSN                       equ 0005h
ADCON3L_ADCS5_POSITION                   equ 0005h
ADCON3L_ADCS5_SIZE                       equ 0001h
ADCON3L_ADCS5_LENGTH                     equ 0001h
ADCON3L_ADCS5_MASK                       equ 0020h
ADCON3L_ADCS6_POSN                       equ 0006h
ADCON3L_ADCS6_POSITION                   equ 0006h
ADCON3L_ADCS6_SIZE                       equ 0001h
ADCON3L_ADCS6_LENGTH                     equ 0001h
ADCON3L_ADCS6_MASK                       equ 0040h
ADCON3L_ADCS7_POSN                       equ 0007h
ADCON3L_ADCS7_POSITION                   equ 0007h
ADCON3L_ADCS7_SIZE                       equ 0001h
ADCON3L_ADCS7_LENGTH                     equ 0001h
ADCON3L_ADCS7_MASK                       equ 0080h

// Register: ADCON3H
#define ADCON3H ADCON3H
ADCON3H                                  equ 0E8Bh
// bitfield definitions
ADCON3H_SAMC_POSN                        equ 0000h
ADCON3H_SAMC_POSITION                    equ 0000h
ADCON3H_SAMC_SIZE                        equ 0005h
ADCON3H_SAMC_LENGTH                      equ 0005h
ADCON3H_SAMC_MASK                        equ 001Fh
ADCON3H_PUMPEN_POSN                      equ 0005h
ADCON3H_PUMPEN_POSITION                  equ 0005h
ADCON3H_PUMPEN_SIZE                      equ 0001h
ADCON3H_PUMPEN_LENGTH                    equ 0001h
ADCON3H_PUMPEN_MASK                      equ 0020h
ADCON3H_EXTSAM_POSN                      equ 0006h
ADCON3H_EXTSAM_POSITION                  equ 0006h
ADCON3H_EXTSAM_SIZE                      equ 0001h
ADCON3H_EXTSAM_LENGTH                    equ 0001h
ADCON3H_EXTSAM_MASK                      equ 0040h
ADCON3H_ADRC_POSN                        equ 0007h
ADCON3H_ADRC_POSITION                    equ 0007h
ADCON3H_ADRC_SIZE                        equ 0001h
ADCON3H_ADRC_LENGTH                      equ 0001h
ADCON3H_ADRC_MASK                        equ 0080h
ADCON3H_SAMC0_POSN                       equ 0000h
ADCON3H_SAMC0_POSITION                   equ 0000h
ADCON3H_SAMC0_SIZE                       equ 0001h
ADCON3H_SAMC0_LENGTH                     equ 0001h
ADCON3H_SAMC0_MASK                       equ 0001h
ADCON3H_SAMC1_POSN                       equ 0001h
ADCON3H_SAMC1_POSITION                   equ 0001h
ADCON3H_SAMC1_SIZE                       equ 0001h
ADCON3H_SAMC1_LENGTH                     equ 0001h
ADCON3H_SAMC1_MASK                       equ 0002h
ADCON3H_SAMC2_POSN                       equ 0002h
ADCON3H_SAMC2_POSITION                   equ 0002h
ADCON3H_SAMC2_SIZE                       equ 0001h
ADCON3H_SAMC2_LENGTH                     equ 0001h
ADCON3H_SAMC2_MASK                       equ 0004h
ADCON3H_SAMC3_POSN                       equ 0003h
ADCON3H_SAMC3_POSITION                   equ 0003h
ADCON3H_SAMC3_SIZE                       equ 0001h
ADCON3H_SAMC3_LENGTH                     equ 0001h
ADCON3H_SAMC3_MASK                       equ 0008h
ADCON3H_SAMC4_POSN                       equ 0004h
ADCON3H_SAMC4_POSITION                   equ 0004h
ADCON3H_SAMC4_SIZE                       equ 0001h
ADCON3H_SAMC4_LENGTH                     equ 0001h
ADCON3H_SAMC4_MASK                       equ 0010h

// Register: ADCON2L
#define ADCON2L ADCON2L
ADCON2L                                  equ 0E8Ch
// bitfield definitions
ADCON2L_ALTS_POSN                        equ 0000h
ADCON2L_ALTS_POSITION                    equ 0000h
ADCON2L_ALTS_SIZE                        equ 0001h
ADCON2L_ALTS_LENGTH                      equ 0001h
ADCON2L_ALTS_MASK                        equ 0001h
ADCON2L_BUFM_POSN                        equ 0001h
ADCON2L_BUFM_POSITION                    equ 0001h
ADCON2L_BUFM_SIZE                        equ 0001h
ADCON2L_BUFM_LENGTH                      equ 0001h
ADCON2L_BUFM_MASK                        equ 0002h
ADCON2L_SMPI_POSN                        equ 0002h
ADCON2L_SMPI_POSITION                    equ 0002h
ADCON2L_SMPI_SIZE                        equ 0005h
ADCON2L_SMPI_LENGTH                      equ 0005h
ADCON2L_SMPI_MASK                        equ 007Ch
ADCON2L_BUFS_POSN                        equ 0007h
ADCON2L_BUFS_POSITION                    equ 0007h
ADCON2L_BUFS_SIZE                        equ 0001h
ADCON2L_BUFS_LENGTH                      equ 0001h
ADCON2L_BUFS_MASK                        equ 0080h
ADCON2L_SMPI0_POSN                       equ 0002h
ADCON2L_SMPI0_POSITION                   equ 0002h
ADCON2L_SMPI0_SIZE                       equ 0001h
ADCON2L_SMPI0_LENGTH                     equ 0001h
ADCON2L_SMPI0_MASK                       equ 0004h
ADCON2L_SMPI1_POSN                       equ 0003h
ADCON2L_SMPI1_POSITION                   equ 0003h
ADCON2L_SMPI1_SIZE                       equ 0001h
ADCON2L_SMPI1_LENGTH                     equ 0001h
ADCON2L_SMPI1_MASK                       equ 0008h
ADCON2L_SMPI2_POSN                       equ 0004h
ADCON2L_SMPI2_POSITION                   equ 0004h
ADCON2L_SMPI2_SIZE                       equ 0001h
ADCON2L_SMPI2_LENGTH                     equ 0001h
ADCON2L_SMPI2_MASK                       equ 0010h
ADCON2L_SMPI3_POSN                       equ 0005h
ADCON2L_SMPI3_POSITION                   equ 0005h
ADCON2L_SMPI3_SIZE                       equ 0001h
ADCON2L_SMPI3_LENGTH                     equ 0001h
ADCON2L_SMPI3_MASK                       equ 0020h
ADCON2L_SMPI4_POSN                       equ 0006h
ADCON2L_SMPI4_POSITION                   equ 0006h
ADCON2L_SMPI4_SIZE                       equ 0001h
ADCON2L_SMPI4_LENGTH                     equ 0001h
ADCON2L_SMPI4_MASK                       equ 0040h

// Register: ADCON2H
#define ADCON2H ADCON2H
ADCON2H                                  equ 0E8Dh
// bitfield definitions
ADCON2H_CSCNA_POSN                       equ 0002h
ADCON2H_CSCNA_POSITION                   equ 0002h
ADCON2H_CSCNA_SIZE                       equ 0001h
ADCON2H_CSCNA_LENGTH                     equ 0001h
ADCON2H_CSCNA_MASK                       equ 0004h
ADCON2H_BUFREGEN_POSN                    equ 0003h
ADCON2H_BUFREGEN_POSITION                equ 0003h
ADCON2H_BUFREGEN_SIZE                    equ 0001h
ADCON2H_BUFREGEN_LENGTH                  equ 0001h
ADCON2H_BUFREGEN_MASK                    equ 0008h
ADCON2H_OFFCAL_POSN                      equ 0004h
ADCON2H_OFFCAL_POSITION                  equ 0004h
ADCON2H_OFFCAL_SIZE                      equ 0001h
ADCON2H_OFFCAL_LENGTH                    equ 0001h
ADCON2H_OFFCAL_MASK                      equ 0010h
ADCON2H_NVCFG0_POSN                      equ 0005h
ADCON2H_NVCFG0_POSITION                  equ 0005h
ADCON2H_NVCFG0_SIZE                      equ 0001h
ADCON2H_NVCFG0_LENGTH                    equ 0001h
ADCON2H_NVCFG0_MASK                      equ 0020h
ADCON2H_PVCFG_POSN                       equ 0006h
ADCON2H_PVCFG_POSITION                   equ 0006h
ADCON2H_PVCFG_SIZE                       equ 0002h
ADCON2H_PVCFG_LENGTH                     equ 0002h
ADCON2H_PVCFG_MASK                       equ 00C0h
ADCON2H_PVCFG0_POSN                      equ 0006h
ADCON2H_PVCFG0_POSITION                  equ 0006h
ADCON2H_PVCFG0_SIZE                      equ 0001h
ADCON2H_PVCFG0_LENGTH                    equ 0001h
ADCON2H_PVCFG0_MASK                      equ 0040h
ADCON2H_PVCFG1_POSN                      equ 0007h
ADCON2H_PVCFG1_POSITION                  equ 0007h
ADCON2H_PVCFG1_SIZE                      equ 0001h
ADCON2H_PVCFG1_LENGTH                    equ 0001h
ADCON2H_PVCFG1_MASK                      equ 0080h

// Register: LCDDATA0
#define LCDDATA0 LCDDATA0
LCDDATA0                                 equ 0E8Eh
// bitfield definitions
LCDDATA0_S00C0_POSN                      equ 0000h
LCDDATA0_S00C0_POSITION                  equ 0000h
LCDDATA0_S00C0_SIZE                      equ 0001h
LCDDATA0_S00C0_LENGTH                    equ 0001h
LCDDATA0_S00C0_MASK                      equ 0001h
LCDDATA0_S01C0_POSN                      equ 0001h
LCDDATA0_S01C0_POSITION                  equ 0001h
LCDDATA0_S01C0_SIZE                      equ 0001h
LCDDATA0_S01C0_LENGTH                    equ 0001h
LCDDATA0_S01C0_MASK                      equ 0002h
LCDDATA0_S02C0_POSN                      equ 0002h
LCDDATA0_S02C0_POSITION                  equ 0002h
LCDDATA0_S02C0_SIZE                      equ 0001h
LCDDATA0_S02C0_LENGTH                    equ 0001h
LCDDATA0_S02C0_MASK                      equ 0004h
LCDDATA0_S03C0_POSN                      equ 0003h
LCDDATA0_S03C0_POSITION                  equ 0003h
LCDDATA0_S03C0_SIZE                      equ 0001h
LCDDATA0_S03C0_LENGTH                    equ 0001h
LCDDATA0_S03C0_MASK                      equ 0008h
LCDDATA0_S04C0_POSN                      equ 0004h
LCDDATA0_S04C0_POSITION                  equ 0004h
LCDDATA0_S04C0_SIZE                      equ 0001h
LCDDATA0_S04C0_LENGTH                    equ 0001h
LCDDATA0_S04C0_MASK                      equ 0010h
LCDDATA0_S05C0_POSN                      equ 0005h
LCDDATA0_S05C0_POSITION                  equ 0005h
LCDDATA0_S05C0_SIZE                      equ 0001h
LCDDATA0_S05C0_LENGTH                    equ 0001h
LCDDATA0_S05C0_MASK                      equ 0020h
LCDDATA0_S06C0_POSN                      equ 0006h
LCDDATA0_S06C0_POSITION                  equ 0006h
LCDDATA0_S06C0_SIZE                      equ 0001h
LCDDATA0_S06C0_LENGTH                    equ 0001h
LCDDATA0_S06C0_MASK                      equ 0040h
LCDDATA0_S07C0_POSN                      equ 0007h
LCDDATA0_S07C0_POSITION                  equ 0007h
LCDDATA0_S07C0_SIZE                      equ 0001h
LCDDATA0_S07C0_LENGTH                    equ 0001h
LCDDATA0_S07C0_MASK                      equ 0080h

// Register: LCDDATA1
#define LCDDATA1 LCDDATA1
LCDDATA1                                 equ 0E8Fh
// bitfield definitions
LCDDATA1_S08C0_POSN                      equ 0000h
LCDDATA1_S08C0_POSITION                  equ 0000h
LCDDATA1_S08C0_SIZE                      equ 0001h
LCDDATA1_S08C0_LENGTH                    equ 0001h
LCDDATA1_S08C0_MASK                      equ 0001h
LCDDATA1_S09C0_POSN                      equ 0001h
LCDDATA1_S09C0_POSITION                  equ 0001h
LCDDATA1_S09C0_SIZE                      equ 0001h
LCDDATA1_S09C0_LENGTH                    equ 0001h
LCDDATA1_S09C0_MASK                      equ 0002h
LCDDATA1_S10C0_POSN                      equ 0002h
LCDDATA1_S10C0_POSITION                  equ 0002h
LCDDATA1_S10C0_SIZE                      equ 0001h
LCDDATA1_S10C0_LENGTH                    equ 0001h
LCDDATA1_S10C0_MASK                      equ 0004h
LCDDATA1_S11C0_POSN                      equ 0003h
LCDDATA1_S11C0_POSITION                  equ 0003h
LCDDATA1_S11C0_SIZE                      equ 0001h
LCDDATA1_S11C0_LENGTH                    equ 0001h
LCDDATA1_S11C0_MASK                      equ 0008h
LCDDATA1_S12C0_POSN                      equ 0004h
LCDDATA1_S12C0_POSITION                  equ 0004h
LCDDATA1_S12C0_SIZE                      equ 0001h
LCDDATA1_S12C0_LENGTH                    equ 0001h
LCDDATA1_S12C0_MASK                      equ 0010h
LCDDATA1_S13C0_POSN                      equ 0005h
LCDDATA1_S13C0_POSITION                  equ 0005h
LCDDATA1_S13C0_SIZE                      equ 0001h
LCDDATA1_S13C0_LENGTH                    equ 0001h
LCDDATA1_S13C0_MASK                      equ 0020h
LCDDATA1_S14C0_POSN                      equ 0006h
LCDDATA1_S14C0_POSITION                  equ 0006h
LCDDATA1_S14C0_SIZE                      equ 0001h
LCDDATA1_S14C0_LENGTH                    equ 0001h
LCDDATA1_S14C0_MASK                      equ 0040h
LCDDATA1_S15C0_POSN                      equ 0007h
LCDDATA1_S15C0_POSITION                  equ 0007h
LCDDATA1_S15C0_SIZE                      equ 0001h
LCDDATA1_S15C0_LENGTH                    equ 0001h
LCDDATA1_S15C0_MASK                      equ 0080h

// Register: LCDDATA2
#define LCDDATA2 LCDDATA2
LCDDATA2                                 equ 0E90h
// bitfield definitions
LCDDATA2_S16C0_POSN                      equ 0000h
LCDDATA2_S16C0_POSITION                  equ 0000h
LCDDATA2_S16C0_SIZE                      equ 0001h
LCDDATA2_S16C0_LENGTH                    equ 0001h
LCDDATA2_S16C0_MASK                      equ 0001h
LCDDATA2_S17C0_POSN                      equ 0001h
LCDDATA2_S17C0_POSITION                  equ 0001h
LCDDATA2_S17C0_SIZE                      equ 0001h
LCDDATA2_S17C0_LENGTH                    equ 0001h
LCDDATA2_S17C0_MASK                      equ 0002h
LCDDATA2_S18C0_POSN                      equ 0002h
LCDDATA2_S18C0_POSITION                  equ 0002h
LCDDATA2_S18C0_SIZE                      equ 0001h
LCDDATA2_S18C0_LENGTH                    equ 0001h
LCDDATA2_S18C0_MASK                      equ 0004h
LCDDATA2_S19C0_POSN                      equ 0003h
LCDDATA2_S19C0_POSITION                  equ 0003h
LCDDATA2_S19C0_SIZE                      equ 0001h
LCDDATA2_S19C0_LENGTH                    equ 0001h
LCDDATA2_S19C0_MASK                      equ 0008h
LCDDATA2_S20C0_POSN                      equ 0004h
LCDDATA2_S20C0_POSITION                  equ 0004h
LCDDATA2_S20C0_SIZE                      equ 0001h
LCDDATA2_S20C0_LENGTH                    equ 0001h
LCDDATA2_S20C0_MASK                      equ 0010h
LCDDATA2_S21C0_POSN                      equ 0005h
LCDDATA2_S21C0_POSITION                  equ 0005h
LCDDATA2_S21C0_SIZE                      equ 0001h
LCDDATA2_S21C0_LENGTH                    equ 0001h
LCDDATA2_S21C0_MASK                      equ 0020h
LCDDATA2_S22C0_POSN                      equ 0006h
LCDDATA2_S22C0_POSITION                  equ 0006h
LCDDATA2_S22C0_SIZE                      equ 0001h
LCDDATA2_S22C0_LENGTH                    equ 0001h
LCDDATA2_S22C0_MASK                      equ 0040h
LCDDATA2_S23C0_POSN                      equ 0007h
LCDDATA2_S23C0_POSITION                  equ 0007h
LCDDATA2_S23C0_SIZE                      equ 0001h
LCDDATA2_S23C0_LENGTH                    equ 0001h
LCDDATA2_S23C0_MASK                      equ 0080h

// Register: LCDDATA3
#define LCDDATA3 LCDDATA3
LCDDATA3                                 equ 0E91h
// bitfield definitions
LCDDATA3_S24C0_POSN                      equ 0000h
LCDDATA3_S24C0_POSITION                  equ 0000h
LCDDATA3_S24C0_SIZE                      equ 0001h
LCDDATA3_S24C0_LENGTH                    equ 0001h
LCDDATA3_S24C0_MASK                      equ 0001h
LCDDATA3_S25C0_POSN                      equ 0001h
LCDDATA3_S25C0_POSITION                  equ 0001h
LCDDATA3_S25C0_SIZE                      equ 0001h
LCDDATA3_S25C0_LENGTH                    equ 0001h
LCDDATA3_S25C0_MASK                      equ 0002h
LCDDATA3_S26C0_POSN                      equ 0002h
LCDDATA3_S26C0_POSITION                  equ 0002h
LCDDATA3_S26C0_SIZE                      equ 0001h
LCDDATA3_S26C0_LENGTH                    equ 0001h
LCDDATA3_S26C0_MASK                      equ 0004h
LCDDATA3_S27C0_POSN                      equ 0003h
LCDDATA3_S27C0_POSITION                  equ 0003h
LCDDATA3_S27C0_SIZE                      equ 0001h
LCDDATA3_S27C0_LENGTH                    equ 0001h
LCDDATA3_S27C0_MASK                      equ 0008h
LCDDATA3_S28C0_POSN                      equ 0004h
LCDDATA3_S28C0_POSITION                  equ 0004h
LCDDATA3_S28C0_SIZE                      equ 0001h
LCDDATA3_S28C0_LENGTH                    equ 0001h
LCDDATA3_S28C0_MASK                      equ 0010h
LCDDATA3_S29C0_POSN                      equ 0005h
LCDDATA3_S29C0_POSITION                  equ 0005h
LCDDATA3_S29C0_SIZE                      equ 0001h
LCDDATA3_S29C0_LENGTH                    equ 0001h
LCDDATA3_S29C0_MASK                      equ 0020h
LCDDATA3_S30C0_POSN                      equ 0006h
LCDDATA3_S30C0_POSITION                  equ 0006h
LCDDATA3_S30C0_SIZE                      equ 0001h
LCDDATA3_S30C0_LENGTH                    equ 0001h
LCDDATA3_S30C0_MASK                      equ 0040h
LCDDATA3_S31C0_POSN                      equ 0007h
LCDDATA3_S31C0_POSITION                  equ 0007h
LCDDATA3_S31C0_SIZE                      equ 0001h
LCDDATA3_S31C0_LENGTH                    equ 0001h
LCDDATA3_S31C0_MASK                      equ 0080h

// Register: LCDDATA4
#define LCDDATA4 LCDDATA4
LCDDATA4                                 equ 0E92h
// bitfield definitions
LCDDATA4_S32C0_POSN                      equ 0000h
LCDDATA4_S32C0_POSITION                  equ 0000h
LCDDATA4_S32C0_SIZE                      equ 0001h
LCDDATA4_S32C0_LENGTH                    equ 0001h
LCDDATA4_S32C0_MASK                      equ 0001h
LCDDATA4_S33C0_POSN                      equ 0001h
LCDDATA4_S33C0_POSITION                  equ 0001h
LCDDATA4_S33C0_SIZE                      equ 0001h
LCDDATA4_S33C0_LENGTH                    equ 0001h
LCDDATA4_S33C0_MASK                      equ 0002h
LCDDATA4_S34C0_POSN                      equ 0002h
LCDDATA4_S34C0_POSITION                  equ 0002h
LCDDATA4_S34C0_SIZE                      equ 0001h
LCDDATA4_S34C0_LENGTH                    equ 0001h
LCDDATA4_S34C0_MASK                      equ 0004h
LCDDATA4_S35C0_POSN                      equ 0003h
LCDDATA4_S35C0_POSITION                  equ 0003h
LCDDATA4_S35C0_SIZE                      equ 0001h
LCDDATA4_S35C0_LENGTH                    equ 0001h
LCDDATA4_S35C0_MASK                      equ 0008h
LCDDATA4_S36C0_POSN                      equ 0004h
LCDDATA4_S36C0_POSITION                  equ 0004h
LCDDATA4_S36C0_SIZE                      equ 0001h
LCDDATA4_S36C0_LENGTH                    equ 0001h
LCDDATA4_S36C0_MASK                      equ 0010h
LCDDATA4_S37C0_POSN                      equ 0005h
LCDDATA4_S37C0_POSITION                  equ 0005h
LCDDATA4_S37C0_SIZE                      equ 0001h
LCDDATA4_S37C0_LENGTH                    equ 0001h
LCDDATA4_S37C0_MASK                      equ 0020h
LCDDATA4_S38C0_POSN                      equ 0006h
LCDDATA4_S38C0_POSITION                  equ 0006h
LCDDATA4_S38C0_SIZE                      equ 0001h
LCDDATA4_S38C0_LENGTH                    equ 0001h
LCDDATA4_S38C0_MASK                      equ 0040h
LCDDATA4_S39C0_POSN                      equ 0007h
LCDDATA4_S39C0_POSITION                  equ 0007h
LCDDATA4_S39C0_SIZE                      equ 0001h
LCDDATA4_S39C0_LENGTH                    equ 0001h
LCDDATA4_S39C0_MASK                      equ 0080h

// Register: LCDDATA5
#define LCDDATA5 LCDDATA5
LCDDATA5                                 equ 0E93h
// bitfield definitions
LCDDATA5_S40C0_POSN                      equ 0000h
LCDDATA5_S40C0_POSITION                  equ 0000h
LCDDATA5_S40C0_SIZE                      equ 0001h
LCDDATA5_S40C0_LENGTH                    equ 0001h
LCDDATA5_S40C0_MASK                      equ 0001h
LCDDATA5_S41C0_POSN                      equ 0001h
LCDDATA5_S41C0_POSITION                  equ 0001h
LCDDATA5_S41C0_SIZE                      equ 0001h
LCDDATA5_S41C0_LENGTH                    equ 0001h
LCDDATA5_S41C0_MASK                      equ 0002h
LCDDATA5_S42C0_POSN                      equ 0002h
LCDDATA5_S42C0_POSITION                  equ 0002h
LCDDATA5_S42C0_SIZE                      equ 0001h
LCDDATA5_S42C0_LENGTH                    equ 0001h
LCDDATA5_S42C0_MASK                      equ 0004h
LCDDATA5_S43C0_POSN                      equ 0003h
LCDDATA5_S43C0_POSITION                  equ 0003h
LCDDATA5_S43C0_SIZE                      equ 0001h
LCDDATA5_S43C0_LENGTH                    equ 0001h
LCDDATA5_S43C0_MASK                      equ 0008h
LCDDATA5_S44C0_POSN                      equ 0004h
LCDDATA5_S44C0_POSITION                  equ 0004h
LCDDATA5_S44C0_SIZE                      equ 0001h
LCDDATA5_S44C0_LENGTH                    equ 0001h
LCDDATA5_S44C0_MASK                      equ 0010h
LCDDATA5_S45C0_POSN                      equ 0005h
LCDDATA5_S45C0_POSITION                  equ 0005h
LCDDATA5_S45C0_SIZE                      equ 0001h
LCDDATA5_S45C0_LENGTH                    equ 0001h
LCDDATA5_S45C0_MASK                      equ 0020h
LCDDATA5_S46C0_POSN                      equ 0006h
LCDDATA5_S46C0_POSITION                  equ 0006h
LCDDATA5_S46C0_SIZE                      equ 0001h
LCDDATA5_S46C0_LENGTH                    equ 0001h
LCDDATA5_S46C0_MASK                      equ 0040h
LCDDATA5_S47C0_POSN                      equ 0007h
LCDDATA5_S47C0_POSITION                  equ 0007h
LCDDATA5_S47C0_SIZE                      equ 0001h
LCDDATA5_S47C0_LENGTH                    equ 0001h
LCDDATA5_S47C0_MASK                      equ 0080h
LCDDATA5_S40C15_POSN                     equ 0000h
LCDDATA5_S40C15_POSITION                 equ 0000h
LCDDATA5_S40C15_SIZE                     equ 0001h
LCDDATA5_S40C15_LENGTH                   equ 0001h
LCDDATA5_S40C15_MASK                     equ 0001h

// Register: LCDDATA6
#define LCDDATA6 LCDDATA6
LCDDATA6                                 equ 0E94h
// bitfield definitions
LCDDATA6_S48C0_POSN                      equ 0000h
LCDDATA6_S48C0_POSITION                  equ 0000h
LCDDATA6_S48C0_SIZE                      equ 0001h
LCDDATA6_S48C0_LENGTH                    equ 0001h
LCDDATA6_S48C0_MASK                      equ 0001h
LCDDATA6_S49C0_POSN                      equ 0001h
LCDDATA6_S49C0_POSITION                  equ 0001h
LCDDATA6_S49C0_SIZE                      equ 0001h
LCDDATA6_S49C0_LENGTH                    equ 0001h
LCDDATA6_S49C0_MASK                      equ 0002h
LCDDATA6_S50C0_POSN                      equ 0002h
LCDDATA6_S50C0_POSITION                  equ 0002h
LCDDATA6_S50C0_SIZE                      equ 0001h
LCDDATA6_S50C0_LENGTH                    equ 0001h
LCDDATA6_S50C0_MASK                      equ 0004h
LCDDATA6_S51C0_POSN                      equ 0003h
LCDDATA6_S51C0_POSITION                  equ 0003h
LCDDATA6_S51C0_SIZE                      equ 0001h
LCDDATA6_S51C0_LENGTH                    equ 0001h
LCDDATA6_S51C0_MASK                      equ 0008h
LCDDATA6_S52C0_POSN                      equ 0004h
LCDDATA6_S52C0_POSITION                  equ 0004h
LCDDATA6_S52C0_SIZE                      equ 0001h
LCDDATA6_S52C0_LENGTH                    equ 0001h
LCDDATA6_S52C0_MASK                      equ 0010h
LCDDATA6_S53C0_POSN                      equ 0005h
LCDDATA6_S53C0_POSITION                  equ 0005h
LCDDATA6_S53C0_SIZE                      equ 0001h
LCDDATA6_S53C0_LENGTH                    equ 0001h
LCDDATA6_S53C0_MASK                      equ 0020h
LCDDATA6_S54C0_POSN                      equ 0006h
LCDDATA6_S54C0_POSITION                  equ 0006h
LCDDATA6_S54C0_SIZE                      equ 0001h
LCDDATA6_S54C0_LENGTH                    equ 0001h
LCDDATA6_S54C0_MASK                      equ 0040h
LCDDATA6_S55C0_POSN                      equ 0007h
LCDDATA6_S55C0_POSITION                  equ 0007h
LCDDATA6_S55C0_SIZE                      equ 0001h
LCDDATA6_S55C0_LENGTH                    equ 0001h
LCDDATA6_S55C0_MASK                      equ 0080h

// Register: LCDDATA7
#define LCDDATA7 LCDDATA7
LCDDATA7                                 equ 0E95h
// bitfield definitions
LCDDATA7_S56C0_POSN                      equ 0000h
LCDDATA7_S56C0_POSITION                  equ 0000h
LCDDATA7_S56C0_SIZE                      equ 0001h
LCDDATA7_S56C0_LENGTH                    equ 0001h
LCDDATA7_S56C0_MASK                      equ 0001h
LCDDATA7_S57C0_POSN                      equ 0001h
LCDDATA7_S57C0_POSITION                  equ 0001h
LCDDATA7_S57C0_SIZE                      equ 0001h
LCDDATA7_S57C0_LENGTH                    equ 0001h
LCDDATA7_S57C0_MASK                      equ 0002h
LCDDATA7_S58C0_POSN                      equ 0002h
LCDDATA7_S58C0_POSITION                  equ 0002h
LCDDATA7_S58C0_SIZE                      equ 0001h
LCDDATA7_S58C0_LENGTH                    equ 0001h
LCDDATA7_S58C0_MASK                      equ 0004h
LCDDATA7_S59C0_POSN                      equ 0003h
LCDDATA7_S59C0_POSITION                  equ 0003h
LCDDATA7_S59C0_SIZE                      equ 0001h
LCDDATA7_S59C0_LENGTH                    equ 0001h
LCDDATA7_S59C0_MASK                      equ 0008h
LCDDATA7_S60C0_POSN                      equ 0004h
LCDDATA7_S60C0_POSITION                  equ 0004h
LCDDATA7_S60C0_SIZE                      equ 0001h
LCDDATA7_S60C0_LENGTH                    equ 0001h
LCDDATA7_S60C0_MASK                      equ 0010h
LCDDATA7_S61C0_POSN                      equ 0005h
LCDDATA7_S61C0_POSITION                  equ 0005h
LCDDATA7_S61C0_SIZE                      equ 0001h
LCDDATA7_S61C0_LENGTH                    equ 0001h
LCDDATA7_S61C0_MASK                      equ 0020h
LCDDATA7_S62C0_POSN                      equ 0006h
LCDDATA7_S62C0_POSITION                  equ 0006h
LCDDATA7_S62C0_SIZE                      equ 0001h
LCDDATA7_S62C0_LENGTH                    equ 0001h
LCDDATA7_S62C0_MASK                      equ 0040h
LCDDATA7_S63C0_POSN                      equ 0007h
LCDDATA7_S63C0_POSITION                  equ 0007h
LCDDATA7_S63C0_SIZE                      equ 0001h
LCDDATA7_S63C0_LENGTH                    equ 0001h
LCDDATA7_S63C0_MASK                      equ 0080h

// Register: LCDDATA8
#define LCDDATA8 LCDDATA8
LCDDATA8                                 equ 0E96h
// bitfield definitions
LCDDATA8_S00C1_POSN                      equ 0000h
LCDDATA8_S00C1_POSITION                  equ 0000h
LCDDATA8_S00C1_SIZE                      equ 0001h
LCDDATA8_S00C1_LENGTH                    equ 0001h
LCDDATA8_S00C1_MASK                      equ 0001h
LCDDATA8_S01C1_POSN                      equ 0001h
LCDDATA8_S01C1_POSITION                  equ 0001h
LCDDATA8_S01C1_SIZE                      equ 0001h
LCDDATA8_S01C1_LENGTH                    equ 0001h
LCDDATA8_S01C1_MASK                      equ 0002h
LCDDATA8_S02C1_POSN                      equ 0002h
LCDDATA8_S02C1_POSITION                  equ 0002h
LCDDATA8_S02C1_SIZE                      equ 0001h
LCDDATA8_S02C1_LENGTH                    equ 0001h
LCDDATA8_S02C1_MASK                      equ 0004h
LCDDATA8_S03C1_POSN                      equ 0003h
LCDDATA8_S03C1_POSITION                  equ 0003h
LCDDATA8_S03C1_SIZE                      equ 0001h
LCDDATA8_S03C1_LENGTH                    equ 0001h
LCDDATA8_S03C1_MASK                      equ 0008h
LCDDATA8_S04C1_POSN                      equ 0004h
LCDDATA8_S04C1_POSITION                  equ 0004h
LCDDATA8_S04C1_SIZE                      equ 0001h
LCDDATA8_S04C1_LENGTH                    equ 0001h
LCDDATA8_S04C1_MASK                      equ 0010h
LCDDATA8_S05C1_POSN                      equ 0005h
LCDDATA8_S05C1_POSITION                  equ 0005h
LCDDATA8_S05C1_SIZE                      equ 0001h
LCDDATA8_S05C1_LENGTH                    equ 0001h
LCDDATA8_S05C1_MASK                      equ 0020h
LCDDATA8_S06C1_POSN                      equ 0006h
LCDDATA8_S06C1_POSITION                  equ 0006h
LCDDATA8_S06C1_SIZE                      equ 0001h
LCDDATA8_S06C1_LENGTH                    equ 0001h
LCDDATA8_S06C1_MASK                      equ 0040h
LCDDATA8_S07C1_POSN                      equ 0007h
LCDDATA8_S07C1_POSITION                  equ 0007h
LCDDATA8_S07C1_SIZE                      equ 0001h
LCDDATA8_S07C1_LENGTH                    equ 0001h
LCDDATA8_S07C1_MASK                      equ 0080h

// Register: LCDDATA9
#define LCDDATA9 LCDDATA9
LCDDATA9                                 equ 0E97h
// bitfield definitions
LCDDATA9_S08C1_POSN                      equ 0000h
LCDDATA9_S08C1_POSITION                  equ 0000h
LCDDATA9_S08C1_SIZE                      equ 0001h
LCDDATA9_S08C1_LENGTH                    equ 0001h
LCDDATA9_S08C1_MASK                      equ 0001h
LCDDATA9_S09C1_POSN                      equ 0001h
LCDDATA9_S09C1_POSITION                  equ 0001h
LCDDATA9_S09C1_SIZE                      equ 0001h
LCDDATA9_S09C1_LENGTH                    equ 0001h
LCDDATA9_S09C1_MASK                      equ 0002h
LCDDATA9_S10C1_POSN                      equ 0002h
LCDDATA9_S10C1_POSITION                  equ 0002h
LCDDATA9_S10C1_SIZE                      equ 0001h
LCDDATA9_S10C1_LENGTH                    equ 0001h
LCDDATA9_S10C1_MASK                      equ 0004h
LCDDATA9_S11C1_POSN                      equ 0003h
LCDDATA9_S11C1_POSITION                  equ 0003h
LCDDATA9_S11C1_SIZE                      equ 0001h
LCDDATA9_S11C1_LENGTH                    equ 0001h
LCDDATA9_S11C1_MASK                      equ 0008h
LCDDATA9_S12C1_POSN                      equ 0004h
LCDDATA9_S12C1_POSITION                  equ 0004h
LCDDATA9_S12C1_SIZE                      equ 0001h
LCDDATA9_S12C1_LENGTH                    equ 0001h
LCDDATA9_S12C1_MASK                      equ 0010h
LCDDATA9_S13C1_POSN                      equ 0005h
LCDDATA9_S13C1_POSITION                  equ 0005h
LCDDATA9_S13C1_SIZE                      equ 0001h
LCDDATA9_S13C1_LENGTH                    equ 0001h
LCDDATA9_S13C1_MASK                      equ 0020h
LCDDATA9_S14C1_POSN                      equ 0006h
LCDDATA9_S14C1_POSITION                  equ 0006h
LCDDATA9_S14C1_SIZE                      equ 0001h
LCDDATA9_S14C1_LENGTH                    equ 0001h
LCDDATA9_S14C1_MASK                      equ 0040h
LCDDATA9_S15C1_POSN                      equ 0007h
LCDDATA9_S15C1_POSITION                  equ 0007h
LCDDATA9_S15C1_SIZE                      equ 0001h
LCDDATA9_S15C1_LENGTH                    equ 0001h
LCDDATA9_S15C1_MASK                      equ 0080h

// Register: LCDDATA10
#define LCDDATA10 LCDDATA10
LCDDATA10                                equ 0E98h
// bitfield definitions
LCDDATA10_S16C1_POSN                     equ 0000h
LCDDATA10_S16C1_POSITION                 equ 0000h
LCDDATA10_S16C1_SIZE                     equ 0001h
LCDDATA10_S16C1_LENGTH                   equ 0001h
LCDDATA10_S16C1_MASK                     equ 0001h
LCDDATA10_S17C1_POSN                     equ 0001h
LCDDATA10_S17C1_POSITION                 equ 0001h
LCDDATA10_S17C1_SIZE                     equ 0001h
LCDDATA10_S17C1_LENGTH                   equ 0001h
LCDDATA10_S17C1_MASK                     equ 0002h
LCDDATA10_S18C1_POSN                     equ 0002h
LCDDATA10_S18C1_POSITION                 equ 0002h
LCDDATA10_S18C1_SIZE                     equ 0001h
LCDDATA10_S18C1_LENGTH                   equ 0001h
LCDDATA10_S18C1_MASK                     equ 0004h
LCDDATA10_S19C1_POSN                     equ 0003h
LCDDATA10_S19C1_POSITION                 equ 0003h
LCDDATA10_S19C1_SIZE                     equ 0001h
LCDDATA10_S19C1_LENGTH                   equ 0001h
LCDDATA10_S19C1_MASK                     equ 0008h
LCDDATA10_S20C1_POSN                     equ 0004h
LCDDATA10_S20C1_POSITION                 equ 0004h
LCDDATA10_S20C1_SIZE                     equ 0001h
LCDDATA10_S20C1_LENGTH                   equ 0001h
LCDDATA10_S20C1_MASK                     equ 0010h
LCDDATA10_S21C1_POSN                     equ 0005h
LCDDATA10_S21C1_POSITION                 equ 0005h
LCDDATA10_S21C1_SIZE                     equ 0001h
LCDDATA10_S21C1_LENGTH                   equ 0001h
LCDDATA10_S21C1_MASK                     equ 0020h
LCDDATA10_S22C1_POSN                     equ 0006h
LCDDATA10_S22C1_POSITION                 equ 0006h
LCDDATA10_S22C1_SIZE                     equ 0001h
LCDDATA10_S22C1_LENGTH                   equ 0001h
LCDDATA10_S22C1_MASK                     equ 0040h
LCDDATA10_S23C1_POSN                     equ 0007h
LCDDATA10_S23C1_POSITION                 equ 0007h
LCDDATA10_S23C1_SIZE                     equ 0001h
LCDDATA10_S23C1_LENGTH                   equ 0001h
LCDDATA10_S23C1_MASK                     equ 0080h

// Register: LCDDATA11
#define LCDDATA11 LCDDATA11
LCDDATA11                                equ 0E99h
// bitfield definitions
LCDDATA11_S24C1_POSN                     equ 0000h
LCDDATA11_S24C1_POSITION                 equ 0000h
LCDDATA11_S24C1_SIZE                     equ 0001h
LCDDATA11_S24C1_LENGTH                   equ 0001h
LCDDATA11_S24C1_MASK                     equ 0001h
LCDDATA11_S25C1_POSN                     equ 0001h
LCDDATA11_S25C1_POSITION                 equ 0001h
LCDDATA11_S25C1_SIZE                     equ 0001h
LCDDATA11_S25C1_LENGTH                   equ 0001h
LCDDATA11_S25C1_MASK                     equ 0002h
LCDDATA11_S26C1_POSN                     equ 0002h
LCDDATA11_S26C1_POSITION                 equ 0002h
LCDDATA11_S26C1_SIZE                     equ 0001h
LCDDATA11_S26C1_LENGTH                   equ 0001h
LCDDATA11_S26C1_MASK                     equ 0004h
LCDDATA11_S27C1_POSN                     equ 0003h
LCDDATA11_S27C1_POSITION                 equ 0003h
LCDDATA11_S27C1_SIZE                     equ 0001h
LCDDATA11_S27C1_LENGTH                   equ 0001h
LCDDATA11_S27C1_MASK                     equ 0008h
LCDDATA11_S28C1_POSN                     equ 0004h
LCDDATA11_S28C1_POSITION                 equ 0004h
LCDDATA11_S28C1_SIZE                     equ 0001h
LCDDATA11_S28C1_LENGTH                   equ 0001h
LCDDATA11_S28C1_MASK                     equ 0010h
LCDDATA11_S29C1_POSN                     equ 0005h
LCDDATA11_S29C1_POSITION                 equ 0005h
LCDDATA11_S29C1_SIZE                     equ 0001h
LCDDATA11_S29C1_LENGTH                   equ 0001h
LCDDATA11_S29C1_MASK                     equ 0020h
LCDDATA11_S30C1_POSN                     equ 0006h
LCDDATA11_S30C1_POSITION                 equ 0006h
LCDDATA11_S30C1_SIZE                     equ 0001h
LCDDATA11_S30C1_LENGTH                   equ 0001h
LCDDATA11_S30C1_MASK                     equ 0040h
LCDDATA11_S31C1_POSN                     equ 0007h
LCDDATA11_S31C1_POSITION                 equ 0007h
LCDDATA11_S31C1_SIZE                     equ 0001h
LCDDATA11_S31C1_LENGTH                   equ 0001h
LCDDATA11_S31C1_MASK                     equ 0080h
LCDDATA11_ADMSK1_POSN                    equ 0001h
LCDDATA11_ADMSK1_POSITION                equ 0001h
LCDDATA11_ADMSK1_SIZE                    equ 0001h
LCDDATA11_ADMSK1_LENGTH                  equ 0001h
LCDDATA11_ADMSK1_MASK                    equ 0002h
LCDDATA11_ADMSK2_POSN                    equ 0002h
LCDDATA11_ADMSK2_POSITION                equ 0002h
LCDDATA11_ADMSK2_SIZE                    equ 0001h
LCDDATA11_ADMSK2_LENGTH                  equ 0001h
LCDDATA11_ADMSK2_MASK                    equ 0004h
LCDDATA11_ADMSK3_POSN                    equ 0003h
LCDDATA11_ADMSK3_POSITION                equ 0003h
LCDDATA11_ADMSK3_SIZE                    equ 0001h
LCDDATA11_ADMSK3_LENGTH                  equ 0001h
LCDDATA11_ADMSK3_MASK                    equ 0008h
LCDDATA11_ADMSK4_POSN                    equ 0004h
LCDDATA11_ADMSK4_POSITION                equ 0004h
LCDDATA11_ADMSK4_SIZE                    equ 0001h
LCDDATA11_ADMSK4_LENGTH                  equ 0001h
LCDDATA11_ADMSK4_MASK                    equ 0010h
LCDDATA11_ADMSK5_POSN                    equ 0005h
LCDDATA11_ADMSK5_POSITION                equ 0005h
LCDDATA11_ADMSK5_SIZE                    equ 0001h
LCDDATA11_ADMSK5_LENGTH                  equ 0001h
LCDDATA11_ADMSK5_MASK                    equ 0020h

// Register: LCDDATA12
#define LCDDATA12 LCDDATA12
LCDDATA12                                equ 0E9Ah
// bitfield definitions
LCDDATA12_S32C1_POSN                     equ 0000h
LCDDATA12_S32C1_POSITION                 equ 0000h
LCDDATA12_S32C1_SIZE                     equ 0001h
LCDDATA12_S32C1_LENGTH                   equ 0001h
LCDDATA12_S32C1_MASK                     equ 0001h
LCDDATA12_S33C1_POSN                     equ 0001h
LCDDATA12_S33C1_POSITION                 equ 0001h
LCDDATA12_S33C1_SIZE                     equ 0001h
LCDDATA12_S33C1_LENGTH                   equ 0001h
LCDDATA12_S33C1_MASK                     equ 0002h
LCDDATA12_S34C1_POSN                     equ 0002h
LCDDATA12_S34C1_POSITION                 equ 0002h
LCDDATA12_S34C1_SIZE                     equ 0001h
LCDDATA12_S34C1_LENGTH                   equ 0001h
LCDDATA12_S34C1_MASK                     equ 0004h
LCDDATA12_S35C1_POSN                     equ 0003h
LCDDATA12_S35C1_POSITION                 equ 0003h
LCDDATA12_S35C1_SIZE                     equ 0001h
LCDDATA12_S35C1_LENGTH                   equ 0001h
LCDDATA12_S35C1_MASK                     equ 0008h
LCDDATA12_S36C1_POSN                     equ 0004h
LCDDATA12_S36C1_POSITION                 equ 0004h
LCDDATA12_S36C1_SIZE                     equ 0001h
LCDDATA12_S36C1_LENGTH                   equ 0001h
LCDDATA12_S36C1_MASK                     equ 0010h
LCDDATA12_S37C1_POSN                     equ 0005h
LCDDATA12_S37C1_POSITION                 equ 0005h
LCDDATA12_S37C1_SIZE                     equ 0001h
LCDDATA12_S37C1_LENGTH                   equ 0001h
LCDDATA12_S37C1_MASK                     equ 0020h
LCDDATA12_S38C1_POSN                     equ 0006h
LCDDATA12_S38C1_POSITION                 equ 0006h
LCDDATA12_S38C1_SIZE                     equ 0001h
LCDDATA12_S38C1_LENGTH                   equ 0001h
LCDDATA12_S38C1_MASK                     equ 0040h
LCDDATA12_S39C1_POSN                     equ 0007h
LCDDATA12_S39C1_POSITION                 equ 0007h
LCDDATA12_S39C1_SIZE                     equ 0001h
LCDDATA12_S39C1_LENGTH                   equ 0001h
LCDDATA12_S39C1_MASK                     equ 0080h
LCDDATA12_SSPM012_POSN                   equ 0000h
LCDDATA12_SSPM012_POSITION               equ 0000h
LCDDATA12_SSPM012_SIZE                   equ 0001h
LCDDATA12_SSPM012_LENGTH                 equ 0001h
LCDDATA12_SSPM012_MASK                   equ 0001h
LCDDATA12_SSPM112_POSN                   equ 0001h
LCDDATA12_SSPM112_POSITION               equ 0001h
LCDDATA12_SSPM112_SIZE                   equ 0001h
LCDDATA12_SSPM112_LENGTH                 equ 0001h
LCDDATA12_SSPM112_MASK                   equ 0002h
LCDDATA12_SSPM212_POSN                   equ 0002h
LCDDATA12_SSPM212_POSITION               equ 0002h
LCDDATA12_SSPM212_SIZE                   equ 0001h
LCDDATA12_SSPM212_LENGTH                 equ 0001h
LCDDATA12_SSPM212_MASK                   equ 0004h
LCDDATA12_SSPM312_POSN                   equ 0003h
LCDDATA12_SSPM312_POSITION               equ 0003h
LCDDATA12_SSPM312_SIZE                   equ 0001h
LCDDATA12_SSPM312_LENGTH                 equ 0001h
LCDDATA12_SSPM312_MASK                   equ 0008h

// Register: LCDDATA13
#define LCDDATA13 LCDDATA13
LCDDATA13                                equ 0E9Bh
// bitfield definitions
LCDDATA13_S40C1_POSN                     equ 0000h
LCDDATA13_S40C1_POSITION                 equ 0000h
LCDDATA13_S40C1_SIZE                     equ 0001h
LCDDATA13_S40C1_LENGTH                   equ 0001h
LCDDATA13_S40C1_MASK                     equ 0001h
LCDDATA13_S41C1_POSN                     equ 0001h
LCDDATA13_S41C1_POSITION                 equ 0001h
LCDDATA13_S41C1_SIZE                     equ 0001h
LCDDATA13_S41C1_LENGTH                   equ 0001h
LCDDATA13_S41C1_MASK                     equ 0002h
LCDDATA13_S42C1_POSN                     equ 0002h
LCDDATA13_S42C1_POSITION                 equ 0002h
LCDDATA13_S42C1_SIZE                     equ 0001h
LCDDATA13_S42C1_LENGTH                   equ 0001h
LCDDATA13_S42C1_MASK                     equ 0004h
LCDDATA13_S43C1_POSN                     equ 0003h
LCDDATA13_S43C1_POSITION                 equ 0003h
LCDDATA13_S43C1_SIZE                     equ 0001h
LCDDATA13_S43C1_LENGTH                   equ 0001h
LCDDATA13_S43C1_MASK                     equ 0008h
LCDDATA13_S44C1_POSN                     equ 0004h
LCDDATA13_S44C1_POSITION                 equ 0004h
LCDDATA13_S44C1_SIZE                     equ 0001h
LCDDATA13_S44C1_LENGTH                   equ 0001h
LCDDATA13_S44C1_MASK                     equ 0010h
LCDDATA13_S45C1_POSN                     equ 0005h
LCDDATA13_S45C1_POSITION                 equ 0005h
LCDDATA13_S45C1_SIZE                     equ 0001h
LCDDATA13_S45C1_LENGTH                   equ 0001h
LCDDATA13_S45C1_MASK                     equ 0020h
LCDDATA13_S46C1_POSN                     equ 0006h
LCDDATA13_S46C1_POSITION                 equ 0006h
LCDDATA13_S46C1_SIZE                     equ 0001h
LCDDATA13_S46C1_LENGTH                   equ 0001h
LCDDATA13_S46C1_MASK                     equ 0040h
LCDDATA13_S47C1_POSN                     equ 0007h
LCDDATA13_S47C1_POSITION                 equ 0007h
LCDDATA13_S47C1_SIZE                     equ 0001h
LCDDATA13_S47C1_LENGTH                   equ 0001h
LCDDATA13_S47C1_MASK                     equ 0080h

// Register: LCDDATA14
#define LCDDATA14 LCDDATA14
LCDDATA14                                equ 0E9Ch
// bitfield definitions
LCDDATA14_S48C1_POSN                     equ 0000h
LCDDATA14_S48C1_POSITION                 equ 0000h
LCDDATA14_S48C1_SIZE                     equ 0001h
LCDDATA14_S48C1_LENGTH                   equ 0001h
LCDDATA14_S48C1_MASK                     equ 0001h
LCDDATA14_S49C1_POSN                     equ 0001h
LCDDATA14_S49C1_POSITION                 equ 0001h
LCDDATA14_S49C1_SIZE                     equ 0001h
LCDDATA14_S49C1_LENGTH                   equ 0001h
LCDDATA14_S49C1_MASK                     equ 0002h
LCDDATA14_S50C1_POSN                     equ 0002h
LCDDATA14_S50C1_POSITION                 equ 0002h
LCDDATA14_S50C1_SIZE                     equ 0001h
LCDDATA14_S50C1_LENGTH                   equ 0001h
LCDDATA14_S50C1_MASK                     equ 0004h
LCDDATA14_S51C1_POSN                     equ 0003h
LCDDATA14_S51C1_POSITION                 equ 0003h
LCDDATA14_S51C1_SIZE                     equ 0001h
LCDDATA14_S51C1_LENGTH                   equ 0001h
LCDDATA14_S51C1_MASK                     equ 0008h
LCDDATA14_S52C1_POSN                     equ 0004h
LCDDATA14_S52C1_POSITION                 equ 0004h
LCDDATA14_S52C1_SIZE                     equ 0001h
LCDDATA14_S52C1_LENGTH                   equ 0001h
LCDDATA14_S52C1_MASK                     equ 0010h
LCDDATA14_S53C1_POSN                     equ 0005h
LCDDATA14_S53C1_POSITION                 equ 0005h
LCDDATA14_S53C1_SIZE                     equ 0001h
LCDDATA14_S53C1_LENGTH                   equ 0001h
LCDDATA14_S53C1_MASK                     equ 0020h
LCDDATA14_S54C1_POSN                     equ 0006h
LCDDATA14_S54C1_POSITION                 equ 0006h
LCDDATA14_S54C1_SIZE                     equ 0001h
LCDDATA14_S54C1_LENGTH                   equ 0001h
LCDDATA14_S54C1_MASK                     equ 0040h
LCDDATA14_S55C1_POSN                     equ 0007h
LCDDATA14_S55C1_POSITION                 equ 0007h
LCDDATA14_S55C1_SIZE                     equ 0001h
LCDDATA14_S55C1_LENGTH                   equ 0001h
LCDDATA14_S55C1_MASK                     equ 0080h
LCDDATA14_MSK0_POSN                      equ 0000h
LCDDATA14_MSK0_POSITION                  equ 0000h
LCDDATA14_MSK0_SIZE                      equ 0001h
LCDDATA14_MSK0_LENGTH                    equ 0001h
LCDDATA14_MSK0_MASK                      equ 0001h
LCDDATA14_MSK1_POSN                      equ 0001h
LCDDATA14_MSK1_POSITION                  equ 0001h
LCDDATA14_MSK1_SIZE                      equ 0001h
LCDDATA14_MSK1_LENGTH                    equ 0001h
LCDDATA14_MSK1_MASK                      equ 0002h
LCDDATA14_MSK2_POSN                      equ 0002h
LCDDATA14_MSK2_POSITION                  equ 0002h
LCDDATA14_MSK2_SIZE                      equ 0001h
LCDDATA14_MSK2_LENGTH                    equ 0001h
LCDDATA14_MSK2_MASK                      equ 0004h
LCDDATA14_MSK3_POSN                      equ 0003h
LCDDATA14_MSK3_POSITION                  equ 0003h
LCDDATA14_MSK3_SIZE                      equ 0001h
LCDDATA14_MSK3_LENGTH                    equ 0001h
LCDDATA14_MSK3_MASK                      equ 0008h
LCDDATA14_MSK4_POSN                      equ 0004h
LCDDATA14_MSK4_POSITION                  equ 0004h
LCDDATA14_MSK4_SIZE                      equ 0001h
LCDDATA14_MSK4_LENGTH                    equ 0001h
LCDDATA14_MSK4_MASK                      equ 0010h
LCDDATA14_MSK5_POSN                      equ 0005h
LCDDATA14_MSK5_POSITION                  equ 0005h
LCDDATA14_MSK5_SIZE                      equ 0001h
LCDDATA14_MSK5_LENGTH                    equ 0001h
LCDDATA14_MSK5_MASK                      equ 0020h
LCDDATA14_MSK6_POSN                      equ 0006h
LCDDATA14_MSK6_POSITION                  equ 0006h
LCDDATA14_MSK6_SIZE                      equ 0001h
LCDDATA14_MSK6_LENGTH                    equ 0001h
LCDDATA14_MSK6_MASK                      equ 0040h
LCDDATA14_MSK7_POSN                      equ 0007h
LCDDATA14_MSK7_POSITION                  equ 0007h
LCDDATA14_MSK7_SIZE                      equ 0001h
LCDDATA14_MSK7_LENGTH                    equ 0001h
LCDDATA14_MSK7_MASK                      equ 0080h

// Register: LCDDATA15
#define LCDDATA15 LCDDATA15
LCDDATA15                                equ 0E9Dh
// bitfield definitions
LCDDATA15_S56C1_POSN                     equ 0000h
LCDDATA15_S56C1_POSITION                 equ 0000h
LCDDATA15_S56C1_SIZE                     equ 0001h
LCDDATA15_S56C1_LENGTH                   equ 0001h
LCDDATA15_S56C1_MASK                     equ 0001h
LCDDATA15_S57C1_POSN                     equ 0001h
LCDDATA15_S57C1_POSITION                 equ 0001h
LCDDATA15_S57C1_SIZE                     equ 0001h
LCDDATA15_S57C1_LENGTH                   equ 0001h
LCDDATA15_S57C1_MASK                     equ 0002h
LCDDATA15_S58C1_POSN                     equ 0002h
LCDDATA15_S58C1_POSITION                 equ 0002h
LCDDATA15_S58C1_SIZE                     equ 0001h
LCDDATA15_S58C1_LENGTH                   equ 0001h
LCDDATA15_S58C1_MASK                     equ 0004h
LCDDATA15_S59C1_POSN                     equ 0003h
LCDDATA15_S59C1_POSITION                 equ 0003h
LCDDATA15_S59C1_SIZE                     equ 0001h
LCDDATA15_S59C1_LENGTH                   equ 0001h
LCDDATA15_S59C1_MASK                     equ 0008h
LCDDATA15_S60C1_POSN                     equ 0004h
LCDDATA15_S60C1_POSITION                 equ 0004h
LCDDATA15_S60C1_SIZE                     equ 0001h
LCDDATA15_S60C1_LENGTH                   equ 0001h
LCDDATA15_S60C1_MASK                     equ 0010h
LCDDATA15_S61C1_POSN                     equ 0005h
LCDDATA15_S61C1_POSITION                 equ 0005h
LCDDATA15_S61C1_SIZE                     equ 0001h
LCDDATA15_S61C1_LENGTH                   equ 0001h
LCDDATA15_S61C1_MASK                     equ 0020h
LCDDATA15_S62C1_POSN                     equ 0006h
LCDDATA15_S62C1_POSITION                 equ 0006h
LCDDATA15_S62C1_SIZE                     equ 0001h
LCDDATA15_S62C1_LENGTH                   equ 0001h
LCDDATA15_S62C1_MASK                     equ 0040h
LCDDATA15_S63C1_POSN                     equ 0007h
LCDDATA15_S63C1_POSITION                 equ 0007h
LCDDATA15_S63C1_SIZE                     equ 0001h
LCDDATA15_S63C1_LENGTH                   equ 0001h
LCDDATA15_S63C1_MASK                     equ 0080h

// Register: LCDDATA16
#define LCDDATA16 LCDDATA16
LCDDATA16                                equ 0E9Eh
// bitfield definitions
LCDDATA16_S00C2_POSN                     equ 0000h
LCDDATA16_S00C2_POSITION                 equ 0000h
LCDDATA16_S00C2_SIZE                     equ 0001h
LCDDATA16_S00C2_LENGTH                   equ 0001h
LCDDATA16_S00C2_MASK                     equ 0001h
LCDDATA16_S01C2_POSN                     equ 0001h
LCDDATA16_S01C2_POSITION                 equ 0001h
LCDDATA16_S01C2_SIZE                     equ 0001h
LCDDATA16_S01C2_LENGTH                   equ 0001h
LCDDATA16_S01C2_MASK                     equ 0002h
LCDDATA16_S02C2_POSN                     equ 0002h
LCDDATA16_S02C2_POSITION                 equ 0002h
LCDDATA16_S02C2_SIZE                     equ 0001h
LCDDATA16_S02C2_LENGTH                   equ 0001h
LCDDATA16_S02C2_MASK                     equ 0004h
LCDDATA16_S03C2_POSN                     equ 0003h
LCDDATA16_S03C2_POSITION                 equ 0003h
LCDDATA16_S03C2_SIZE                     equ 0001h
LCDDATA16_S03C2_LENGTH                   equ 0001h
LCDDATA16_S03C2_MASK                     equ 0008h
LCDDATA16_S04C2_POSN                     equ 0004h
LCDDATA16_S04C2_POSITION                 equ 0004h
LCDDATA16_S04C2_SIZE                     equ 0001h
LCDDATA16_S04C2_LENGTH                   equ 0001h
LCDDATA16_S04C2_MASK                     equ 0010h
LCDDATA16_S05C2_POSN                     equ 0005h
LCDDATA16_S05C2_POSITION                 equ 0005h
LCDDATA16_S05C2_SIZE                     equ 0001h
LCDDATA16_S05C2_LENGTH                   equ 0001h
LCDDATA16_S05C2_MASK                     equ 0020h
LCDDATA16_S06C2_POSN                     equ 0006h
LCDDATA16_S06C2_POSITION                 equ 0006h
LCDDATA16_S06C2_SIZE                     equ 0001h
LCDDATA16_S06C2_LENGTH                   equ 0001h
LCDDATA16_S06C2_MASK                     equ 0040h
LCDDATA16_S07C2_POSN                     equ 0007h
LCDDATA16_S07C2_POSITION                 equ 0007h
LCDDATA16_S07C2_SIZE                     equ 0001h
LCDDATA16_S07C2_LENGTH                   equ 0001h
LCDDATA16_S07C2_MASK                     equ 0080h
LCDDATA16_T4CKPS016_POSN                 equ 0000h
LCDDATA16_T4CKPS016_POSITION             equ 0000h
LCDDATA16_T4CKPS016_SIZE                 equ 0001h
LCDDATA16_T4CKPS016_LENGTH               equ 0001h
LCDDATA16_T4CKPS016_MASK                 equ 0001h
LCDDATA16_T4CKPS116_POSN                 equ 0001h
LCDDATA16_T4CKPS116_POSITION             equ 0001h
LCDDATA16_T4CKPS116_SIZE                 equ 0001h
LCDDATA16_T4CKPS116_LENGTH               equ 0001h
LCDDATA16_T4CKPS116_MASK                 equ 0002h
LCDDATA16_T4OUTPS016_POSN                equ 0003h
LCDDATA16_T4OUTPS016_POSITION            equ 0003h
LCDDATA16_T4OUTPS016_SIZE                equ 0001h
LCDDATA16_T4OUTPS016_LENGTH              equ 0001h
LCDDATA16_T4OUTPS016_MASK                equ 0008h
LCDDATA16_T4OUTPS116_POSN                equ 0004h
LCDDATA16_T4OUTPS116_POSITION            equ 0004h
LCDDATA16_T4OUTPS116_SIZE                equ 0001h
LCDDATA16_T4OUTPS116_LENGTH              equ 0001h
LCDDATA16_T4OUTPS116_MASK                equ 0010h
LCDDATA16_T4OUTPS216_POSN                equ 0005h
LCDDATA16_T4OUTPS216_POSITION            equ 0005h
LCDDATA16_T4OUTPS216_SIZE                equ 0001h
LCDDATA16_T4OUTPS216_LENGTH              equ 0001h
LCDDATA16_T4OUTPS216_MASK                equ 0020h
LCDDATA16_T4OUTPS316_POSN                equ 0006h
LCDDATA16_T4OUTPS316_POSITION            equ 0006h
LCDDATA16_T4OUTPS316_SIZE                equ 0001h
LCDDATA16_T4OUTPS316_LENGTH              equ 0001h
LCDDATA16_T4OUTPS316_MASK                equ 0040h

// Register: LCDDATA17
#define LCDDATA17 LCDDATA17
LCDDATA17                                equ 0E9Fh
// bitfield definitions
LCDDATA17_S08C2_POSN                     equ 0000h
LCDDATA17_S08C2_POSITION                 equ 0000h
LCDDATA17_S08C2_SIZE                     equ 0001h
LCDDATA17_S08C2_LENGTH                   equ 0001h
LCDDATA17_S08C2_MASK                     equ 0001h
LCDDATA17_S09C2_POSN                     equ 0001h
LCDDATA17_S09C2_POSITION                 equ 0001h
LCDDATA17_S09C2_SIZE                     equ 0001h
LCDDATA17_S09C2_LENGTH                   equ 0001h
LCDDATA17_S09C2_MASK                     equ 0002h
LCDDATA17_S10C2_POSN                     equ 0002h
LCDDATA17_S10C2_POSITION                 equ 0002h
LCDDATA17_S10C2_SIZE                     equ 0001h
LCDDATA17_S10C2_LENGTH                   equ 0001h
LCDDATA17_S10C2_MASK                     equ 0004h
LCDDATA17_S11C2_POSN                     equ 0003h
LCDDATA17_S11C2_POSITION                 equ 0003h
LCDDATA17_S11C2_SIZE                     equ 0001h
LCDDATA17_S11C2_LENGTH                   equ 0001h
LCDDATA17_S11C2_MASK                     equ 0008h
LCDDATA17_S12C2_POSN                     equ 0004h
LCDDATA17_S12C2_POSITION                 equ 0004h
LCDDATA17_S12C2_SIZE                     equ 0001h
LCDDATA17_S12C2_LENGTH                   equ 0001h
LCDDATA17_S12C2_MASK                     equ 0010h
LCDDATA17_S13C2_POSN                     equ 0005h
LCDDATA17_S13C2_POSITION                 equ 0005h
LCDDATA17_S13C2_SIZE                     equ 0001h
LCDDATA17_S13C2_LENGTH                   equ 0001h
LCDDATA17_S13C2_MASK                     equ 0020h
LCDDATA17_S14C2_POSN                     equ 0006h
LCDDATA17_S14C2_POSITION                 equ 0006h
LCDDATA17_S14C2_SIZE                     equ 0001h
LCDDATA17_S14C2_LENGTH                   equ 0001h
LCDDATA17_S14C2_MASK                     equ 0040h
LCDDATA17_S15C2_POSN                     equ 0007h
LCDDATA17_S15C2_POSITION                 equ 0007h
LCDDATA17_S15C2_SIZE                     equ 0001h
LCDDATA17_S15C2_LENGTH                   equ 0001h
LCDDATA17_S15C2_MASK                     equ 0080h

// Register: LCDDATA18
#define LCDDATA18 LCDDATA18
LCDDATA18                                equ 0EA0h
// bitfield definitions
LCDDATA18_S16C2_POSN                     equ 0000h
LCDDATA18_S16C2_POSITION                 equ 0000h
LCDDATA18_S16C2_SIZE                     equ 0001h
LCDDATA18_S16C2_LENGTH                   equ 0001h
LCDDATA18_S16C2_MASK                     equ 0001h
LCDDATA18_S17C2_POSN                     equ 0001h
LCDDATA18_S17C2_POSITION                 equ 0001h
LCDDATA18_S17C2_SIZE                     equ 0001h
LCDDATA18_S17C2_LENGTH                   equ 0001h
LCDDATA18_S17C2_MASK                     equ 0002h
LCDDATA18_S18C2_POSN                     equ 0002h
LCDDATA18_S18C2_POSITION                 equ 0002h
LCDDATA18_S18C2_SIZE                     equ 0001h
LCDDATA18_S18C2_LENGTH                   equ 0001h
LCDDATA18_S18C2_MASK                     equ 0004h
LCDDATA18_S19C2_POSN                     equ 0003h
LCDDATA18_S19C2_POSITION                 equ 0003h
LCDDATA18_S19C2_SIZE                     equ 0001h
LCDDATA18_S19C2_LENGTH                   equ 0001h
LCDDATA18_S19C2_MASK                     equ 0008h
LCDDATA18_S20C2_POSN                     equ 0004h
LCDDATA18_S20C2_POSITION                 equ 0004h
LCDDATA18_S20C2_SIZE                     equ 0001h
LCDDATA18_S20C2_LENGTH                   equ 0001h
LCDDATA18_S20C2_MASK                     equ 0010h
LCDDATA18_S21C2_POSN                     equ 0005h
LCDDATA18_S21C2_POSITION                 equ 0005h
LCDDATA18_S21C2_SIZE                     equ 0001h
LCDDATA18_S21C2_LENGTH                   equ 0001h
LCDDATA18_S21C2_MASK                     equ 0020h
LCDDATA18_S22C2_POSN                     equ 0006h
LCDDATA18_S22C2_POSITION                 equ 0006h
LCDDATA18_S22C2_SIZE                     equ 0001h
LCDDATA18_S22C2_LENGTH                   equ 0001h
LCDDATA18_S22C2_MASK                     equ 0040h
LCDDATA18_S23C2_POSN                     equ 0007h
LCDDATA18_S23C2_POSITION                 equ 0007h
LCDDATA18_S23C2_SIZE                     equ 0001h
LCDDATA18_S23C2_LENGTH                   equ 0001h
LCDDATA18_S23C2_MASK                     equ 0080h

// Register: LCDDATA19
#define LCDDATA19 LCDDATA19
LCDDATA19                                equ 0EA1h
// bitfield definitions
LCDDATA19_S24C2_POSN                     equ 0000h
LCDDATA19_S24C2_POSITION                 equ 0000h
LCDDATA19_S24C2_SIZE                     equ 0001h
LCDDATA19_S24C2_LENGTH                   equ 0001h
LCDDATA19_S24C2_MASK                     equ 0001h
LCDDATA19_S25C2_POSN                     equ 0001h
LCDDATA19_S25C2_POSITION                 equ 0001h
LCDDATA19_S25C2_SIZE                     equ 0001h
LCDDATA19_S25C2_LENGTH                   equ 0001h
LCDDATA19_S25C2_MASK                     equ 0002h
LCDDATA19_S26C2_POSN                     equ 0002h
LCDDATA19_S26C2_POSITION                 equ 0002h
LCDDATA19_S26C2_SIZE                     equ 0001h
LCDDATA19_S26C2_LENGTH                   equ 0001h
LCDDATA19_S26C2_MASK                     equ 0004h
LCDDATA19_S27C2_POSN                     equ 0003h
LCDDATA19_S27C2_POSITION                 equ 0003h
LCDDATA19_S27C2_SIZE                     equ 0001h
LCDDATA19_S27C2_LENGTH                   equ 0001h
LCDDATA19_S27C2_MASK                     equ 0008h
LCDDATA19_S28C2_POSN                     equ 0004h
LCDDATA19_S28C2_POSITION                 equ 0004h
LCDDATA19_S28C2_SIZE                     equ 0001h
LCDDATA19_S28C2_LENGTH                   equ 0001h
LCDDATA19_S28C2_MASK                     equ 0010h
LCDDATA19_S29C2_POSN                     equ 0005h
LCDDATA19_S29C2_POSITION                 equ 0005h
LCDDATA19_S29C2_SIZE                     equ 0001h
LCDDATA19_S29C2_LENGTH                   equ 0001h
LCDDATA19_S29C2_MASK                     equ 0020h
LCDDATA19_S30C2_POSN                     equ 0006h
LCDDATA19_S30C2_POSITION                 equ 0006h
LCDDATA19_S30C2_SIZE                     equ 0001h
LCDDATA19_S30C2_LENGTH                   equ 0001h
LCDDATA19_S30C2_MASK                     equ 0040h
LCDDATA19_S31C2_POSN                     equ 0007h
LCDDATA19_S31C2_POSITION                 equ 0007h
LCDDATA19_S31C2_SIZE                     equ 0001h
LCDDATA19_S31C2_LENGTH                   equ 0001h
LCDDATA19_S31C2_MASK                     equ 0080h
LCDDATA19_T3CKPS019_POSN                 equ 0004h
LCDDATA19_T3CKPS019_POSITION             equ 0004h
LCDDATA19_T3CKPS019_SIZE                 equ 0001h
LCDDATA19_T3CKPS019_LENGTH               equ 0001h
LCDDATA19_T3CKPS019_MASK                 equ 0010h
LCDDATA19_T3CKPS119_POSN                 equ 0005h
LCDDATA19_T3CKPS119_POSITION             equ 0005h
LCDDATA19_T3CKPS119_SIZE                 equ 0001h
LCDDATA19_T3CKPS119_LENGTH               equ 0001h
LCDDATA19_T3CKPS119_MASK                 equ 0020h
LCDDATA19_TMR3CS019_POSN                 equ 0006h
LCDDATA19_TMR3CS019_POSITION             equ 0006h
LCDDATA19_TMR3CS019_SIZE                 equ 0001h
LCDDATA19_TMR3CS019_LENGTH               equ 0001h
LCDDATA19_TMR3CS019_MASK                 equ 0040h
LCDDATA19_TMR3CS119_POSN                 equ 0007h
LCDDATA19_TMR3CS119_POSITION             equ 0007h
LCDDATA19_TMR3CS119_SIZE                 equ 0001h
LCDDATA19_TMR3CS119_LENGTH               equ 0001h
LCDDATA19_TMR3CS119_MASK                 equ 0080h

// Register: LCDDATA20
#define LCDDATA20 LCDDATA20
LCDDATA20                                equ 0EA2h
// bitfield definitions
LCDDATA20_S32C2_POSN                     equ 0000h
LCDDATA20_S32C2_POSITION                 equ 0000h
LCDDATA20_S32C2_SIZE                     equ 0001h
LCDDATA20_S32C2_LENGTH                   equ 0001h
LCDDATA20_S32C2_MASK                     equ 0001h
LCDDATA20_S33C2_POSN                     equ 0001h
LCDDATA20_S33C2_POSITION                 equ 0001h
LCDDATA20_S33C2_SIZE                     equ 0001h
LCDDATA20_S33C2_LENGTH                   equ 0001h
LCDDATA20_S33C2_MASK                     equ 0002h
LCDDATA20_S34C2_POSN                     equ 0002h
LCDDATA20_S34C2_POSITION                 equ 0002h
LCDDATA20_S34C2_SIZE                     equ 0001h
LCDDATA20_S34C2_LENGTH                   equ 0001h
LCDDATA20_S34C2_MASK                     equ 0004h
LCDDATA20_S35C2_POSN                     equ 0003h
LCDDATA20_S35C2_POSITION                 equ 0003h
LCDDATA20_S35C2_SIZE                     equ 0001h
LCDDATA20_S35C2_LENGTH                   equ 0001h
LCDDATA20_S35C2_MASK                     equ 0008h
LCDDATA20_S36C2_POSN                     equ 0004h
LCDDATA20_S36C2_POSITION                 equ 0004h
LCDDATA20_S36C2_SIZE                     equ 0001h
LCDDATA20_S36C2_LENGTH                   equ 0001h
LCDDATA20_S36C2_MASK                     equ 0010h
LCDDATA20_S37C2_POSN                     equ 0005h
LCDDATA20_S37C2_POSITION                 equ 0005h
LCDDATA20_S37C2_SIZE                     equ 0001h
LCDDATA20_S37C2_LENGTH                   equ 0001h
LCDDATA20_S37C2_MASK                     equ 0020h
LCDDATA20_S38C2_POSN                     equ 0006h
LCDDATA20_S38C2_POSITION                 equ 0006h
LCDDATA20_S38C2_SIZE                     equ 0001h
LCDDATA20_S38C2_LENGTH                   equ 0001h
LCDDATA20_S38C2_MASK                     equ 0040h
LCDDATA20_S39C2_POSN                     equ 0007h
LCDDATA20_S39C2_POSITION                 equ 0007h
LCDDATA20_S39C2_SIZE                     equ 0001h
LCDDATA20_S39C2_LENGTH                   equ 0001h
LCDDATA20_S39C2_MASK                     equ 0080h

// Register: LCDDATA21
#define LCDDATA21 LCDDATA21
LCDDATA21                                equ 0EA3h
// bitfield definitions
LCDDATA21_S40C2_POSN                     equ 0000h
LCDDATA21_S40C2_POSITION                 equ 0000h
LCDDATA21_S40C2_SIZE                     equ 0001h
LCDDATA21_S40C2_LENGTH                   equ 0001h
LCDDATA21_S40C2_MASK                     equ 0001h
LCDDATA21_S41C2_POSN                     equ 0001h
LCDDATA21_S41C2_POSITION                 equ 0001h
LCDDATA21_S41C2_SIZE                     equ 0001h
LCDDATA21_S41C2_LENGTH                   equ 0001h
LCDDATA21_S41C2_MASK                     equ 0002h
LCDDATA21_S42C2_POSN                     equ 0002h
LCDDATA21_S42C2_POSITION                 equ 0002h
LCDDATA21_S42C2_SIZE                     equ 0001h
LCDDATA21_S42C2_LENGTH                   equ 0001h
LCDDATA21_S42C2_MASK                     equ 0004h
LCDDATA21_S43C2_POSN                     equ 0003h
LCDDATA21_S43C2_POSITION                 equ 0003h
LCDDATA21_S43C2_SIZE                     equ 0001h
LCDDATA21_S43C2_LENGTH                   equ 0001h
LCDDATA21_S43C2_MASK                     equ 0008h
LCDDATA21_S44C2_POSN                     equ 0004h
LCDDATA21_S44C2_POSITION                 equ 0004h
LCDDATA21_S44C2_SIZE                     equ 0001h
LCDDATA21_S44C2_LENGTH                   equ 0001h
LCDDATA21_S44C2_MASK                     equ 0010h
LCDDATA21_S45C2_POSN                     equ 0005h
LCDDATA21_S45C2_POSITION                 equ 0005h
LCDDATA21_S45C2_SIZE                     equ 0001h
LCDDATA21_S45C2_LENGTH                   equ 0001h
LCDDATA21_S45C2_MASK                     equ 0020h
LCDDATA21_S46C2_POSN                     equ 0006h
LCDDATA21_S46C2_POSITION                 equ 0006h
LCDDATA21_S46C2_SIZE                     equ 0001h
LCDDATA21_S46C2_LENGTH                   equ 0001h
LCDDATA21_S46C2_MASK                     equ 0040h
LCDDATA21_S47C2_POSN                     equ 0007h
LCDDATA21_S47C2_POSITION                 equ 0007h
LCDDATA21_S47C2_SIZE                     equ 0001h
LCDDATA21_S47C2_LENGTH                   equ 0001h
LCDDATA21_S47C2_MASK                     equ 0080h

// Register: LCDDATA22
#define LCDDATA22 LCDDATA22
LCDDATA22                                equ 0EA4h
// bitfield definitions
LCDDATA22_S48C2_POSN                     equ 0000h
LCDDATA22_S48C2_POSITION                 equ 0000h
LCDDATA22_S48C2_SIZE                     equ 0001h
LCDDATA22_S48C2_LENGTH                   equ 0001h
LCDDATA22_S48C2_MASK                     equ 0001h
LCDDATA22_S49C2_POSN                     equ 0001h
LCDDATA22_S49C2_POSITION                 equ 0001h
LCDDATA22_S49C2_SIZE                     equ 0001h
LCDDATA22_S49C2_LENGTH                   equ 0001h
LCDDATA22_S49C2_MASK                     equ 0002h
LCDDATA22_S50C2_POSN                     equ 0002h
LCDDATA22_S50C2_POSITION                 equ 0002h
LCDDATA22_S50C2_SIZE                     equ 0001h
LCDDATA22_S50C2_LENGTH                   equ 0001h
LCDDATA22_S50C2_MASK                     equ 0004h
LCDDATA22_S51C2_POSN                     equ 0003h
LCDDATA22_S51C2_POSITION                 equ 0003h
LCDDATA22_S51C2_SIZE                     equ 0001h
LCDDATA22_S51C2_LENGTH                   equ 0001h
LCDDATA22_S51C2_MASK                     equ 0008h
LCDDATA22_S52C2_POSN                     equ 0004h
LCDDATA22_S52C2_POSITION                 equ 0004h
LCDDATA22_S52C2_SIZE                     equ 0001h
LCDDATA22_S52C2_LENGTH                   equ 0001h
LCDDATA22_S52C2_MASK                     equ 0010h
LCDDATA22_S53C2_POSN                     equ 0005h
LCDDATA22_S53C2_POSITION                 equ 0005h
LCDDATA22_S53C2_SIZE                     equ 0001h
LCDDATA22_S53C2_LENGTH                   equ 0001h
LCDDATA22_S53C2_MASK                     equ 0020h
LCDDATA22_S54C2_POSN                     equ 0006h
LCDDATA22_S54C2_POSITION                 equ 0006h
LCDDATA22_S54C2_SIZE                     equ 0001h
LCDDATA22_S54C2_LENGTH                   equ 0001h
LCDDATA22_S54C2_MASK                     equ 0040h
LCDDATA22_S55C2_POSN                     equ 0007h
LCDDATA22_S55C2_POSITION                 equ 0007h
LCDDATA22_S55C2_SIZE                     equ 0001h
LCDDATA22_S55C2_LENGTH                   equ 0001h
LCDDATA22_S55C2_MASK                     equ 0080h

// Register: LCDDATA23
#define LCDDATA23 LCDDATA23
LCDDATA23                                equ 0EA5h
// bitfield definitions
LCDDATA23_S56C2_POSN                     equ 0000h
LCDDATA23_S56C2_POSITION                 equ 0000h
LCDDATA23_S56C2_SIZE                     equ 0001h
LCDDATA23_S56C2_LENGTH                   equ 0001h
LCDDATA23_S56C2_MASK                     equ 0001h
LCDDATA23_S57C2_POSN                     equ 0001h
LCDDATA23_S57C2_POSITION                 equ 0001h
LCDDATA23_S57C2_SIZE                     equ 0001h
LCDDATA23_S57C2_LENGTH                   equ 0001h
LCDDATA23_S57C2_MASK                     equ 0002h
LCDDATA23_S58C2_POSN                     equ 0002h
LCDDATA23_S58C2_POSITION                 equ 0002h
LCDDATA23_S58C2_SIZE                     equ 0001h
LCDDATA23_S58C2_LENGTH                   equ 0001h
LCDDATA23_S58C2_MASK                     equ 0004h
LCDDATA23_S59C2_POSN                     equ 0003h
LCDDATA23_S59C2_POSITION                 equ 0003h
LCDDATA23_S59C2_SIZE                     equ 0001h
LCDDATA23_S59C2_LENGTH                   equ 0001h
LCDDATA23_S59C2_MASK                     equ 0008h
LCDDATA23_S60C2_POSN                     equ 0004h
LCDDATA23_S60C2_POSITION                 equ 0004h
LCDDATA23_S60C2_SIZE                     equ 0001h
LCDDATA23_S60C2_LENGTH                   equ 0001h
LCDDATA23_S60C2_MASK                     equ 0010h
LCDDATA23_S61C2_POSN                     equ 0005h
LCDDATA23_S61C2_POSITION                 equ 0005h
LCDDATA23_S61C2_SIZE                     equ 0001h
LCDDATA23_S61C2_LENGTH                   equ 0001h
LCDDATA23_S61C2_MASK                     equ 0020h
LCDDATA23_S62C2_POSN                     equ 0006h
LCDDATA23_S62C2_POSITION                 equ 0006h
LCDDATA23_S62C2_SIZE                     equ 0001h
LCDDATA23_S62C2_LENGTH                   equ 0001h
LCDDATA23_S62C2_MASK                     equ 0040h
LCDDATA23_S63C2_POSN                     equ 0007h
LCDDATA23_S63C2_POSITION                 equ 0007h
LCDDATA23_S63C2_SIZE                     equ 0001h
LCDDATA23_S63C2_LENGTH                   equ 0001h
LCDDATA23_S63C2_MASK                     equ 0080h

// Register: LCDDATA24
#define LCDDATA24 LCDDATA24
LCDDATA24                                equ 0EA6h
// bitfield definitions
LCDDATA24_S00C3_POSN                     equ 0000h
LCDDATA24_S00C3_POSITION                 equ 0000h
LCDDATA24_S00C3_SIZE                     equ 0001h
LCDDATA24_S00C3_LENGTH                   equ 0001h
LCDDATA24_S00C3_MASK                     equ 0001h
LCDDATA24_S01C3_POSN                     equ 0001h
LCDDATA24_S01C3_POSITION                 equ 0001h
LCDDATA24_S01C3_SIZE                     equ 0001h
LCDDATA24_S01C3_LENGTH                   equ 0001h
LCDDATA24_S01C3_MASK                     equ 0002h
LCDDATA24_S02C3_POSN                     equ 0002h
LCDDATA24_S02C3_POSITION                 equ 0002h
LCDDATA24_S02C3_SIZE                     equ 0001h
LCDDATA24_S02C3_LENGTH                   equ 0001h
LCDDATA24_S02C3_MASK                     equ 0004h
LCDDATA24_S03C3_POSN                     equ 0003h
LCDDATA24_S03C3_POSITION                 equ 0003h
LCDDATA24_S03C3_SIZE                     equ 0001h
LCDDATA24_S03C3_LENGTH                   equ 0001h
LCDDATA24_S03C3_MASK                     equ 0008h
LCDDATA24_S04C3_POSN                     equ 0004h
LCDDATA24_S04C3_POSITION                 equ 0004h
LCDDATA24_S04C3_SIZE                     equ 0001h
LCDDATA24_S04C3_LENGTH                   equ 0001h
LCDDATA24_S04C3_MASK                     equ 0010h
LCDDATA24_S05C3_POSN                     equ 0005h
LCDDATA24_S05C3_POSITION                 equ 0005h
LCDDATA24_S05C3_SIZE                     equ 0001h
LCDDATA24_S05C3_LENGTH                   equ 0001h
LCDDATA24_S05C3_MASK                     equ 0020h
LCDDATA24_S06C3_POSN                     equ 0006h
LCDDATA24_S06C3_POSITION                 equ 0006h
LCDDATA24_S06C3_SIZE                     equ 0001h
LCDDATA24_S06C3_LENGTH                   equ 0001h
LCDDATA24_S06C3_MASK                     equ 0040h
LCDDATA24_S07C3_POSN                     equ 0007h
LCDDATA24_S07C3_POSITION                 equ 0007h
LCDDATA24_S07C3_SIZE                     equ 0001h
LCDDATA24_S07C3_LENGTH                   equ 0001h
LCDDATA24_S07C3_MASK                     equ 0080h

// Register: LCDDATA25
#define LCDDATA25 LCDDATA25
LCDDATA25                                equ 0EA7h
// bitfield definitions
LCDDATA25_S08C3_POSN                     equ 0000h
LCDDATA25_S08C3_POSITION                 equ 0000h
LCDDATA25_S08C3_SIZE                     equ 0001h
LCDDATA25_S08C3_LENGTH                   equ 0001h
LCDDATA25_S08C3_MASK                     equ 0001h
LCDDATA25_S09C3_POSN                     equ 0001h
LCDDATA25_S09C3_POSITION                 equ 0001h
LCDDATA25_S09C3_SIZE                     equ 0001h
LCDDATA25_S09C3_LENGTH                   equ 0001h
LCDDATA25_S09C3_MASK                     equ 0002h
LCDDATA25_S10C3_POSN                     equ 0002h
LCDDATA25_S10C3_POSITION                 equ 0002h
LCDDATA25_S10C3_SIZE                     equ 0001h
LCDDATA25_S10C3_LENGTH                   equ 0001h
LCDDATA25_S10C3_MASK                     equ 0004h
LCDDATA25_S11C3_POSN                     equ 0003h
LCDDATA25_S11C3_POSITION                 equ 0003h
LCDDATA25_S11C3_SIZE                     equ 0001h
LCDDATA25_S11C3_LENGTH                   equ 0001h
LCDDATA25_S11C3_MASK                     equ 0008h
LCDDATA25_S12C3_POSN                     equ 0004h
LCDDATA25_S12C3_POSITION                 equ 0004h
LCDDATA25_S12C3_SIZE                     equ 0001h
LCDDATA25_S12C3_LENGTH                   equ 0001h
LCDDATA25_S12C3_MASK                     equ 0010h
LCDDATA25_S13C3_POSN                     equ 0005h
LCDDATA25_S13C3_POSITION                 equ 0005h
LCDDATA25_S13C3_SIZE                     equ 0001h
LCDDATA25_S13C3_LENGTH                   equ 0001h
LCDDATA25_S13C3_MASK                     equ 0020h
LCDDATA25_S14C3_POSN                     equ 0006h
LCDDATA25_S14C3_POSITION                 equ 0006h
LCDDATA25_S14C3_SIZE                     equ 0001h
LCDDATA25_S14C3_LENGTH                   equ 0001h
LCDDATA25_S14C3_MASK                     equ 0040h
LCDDATA25_S15C3_POSN                     equ 0007h
LCDDATA25_S15C3_POSITION                 equ 0007h
LCDDATA25_S15C3_SIZE                     equ 0001h
LCDDATA25_S15C3_LENGTH                   equ 0001h
LCDDATA25_S15C3_MASK                     equ 0080h

// Register: LCDDATA26
#define LCDDATA26 LCDDATA26
LCDDATA26                                equ 0EA8h
// bitfield definitions
LCDDATA26_S16C3_POSN                     equ 0000h
LCDDATA26_S16C3_POSITION                 equ 0000h
LCDDATA26_S16C3_SIZE                     equ 0001h
LCDDATA26_S16C3_LENGTH                   equ 0001h
LCDDATA26_S16C3_MASK                     equ 0001h
LCDDATA26_S17C3_POSN                     equ 0001h
LCDDATA26_S17C3_POSITION                 equ 0001h
LCDDATA26_S17C3_SIZE                     equ 0001h
LCDDATA26_S17C3_LENGTH                   equ 0001h
LCDDATA26_S17C3_MASK                     equ 0002h
LCDDATA26_S18C3_POSN                     equ 0002h
LCDDATA26_S18C3_POSITION                 equ 0002h
LCDDATA26_S18C3_SIZE                     equ 0001h
LCDDATA26_S18C3_LENGTH                   equ 0001h
LCDDATA26_S18C3_MASK                     equ 0004h
LCDDATA26_S19C3_POSN                     equ 0003h
LCDDATA26_S19C3_POSITION                 equ 0003h
LCDDATA26_S19C3_SIZE                     equ 0001h
LCDDATA26_S19C3_LENGTH                   equ 0001h
LCDDATA26_S19C3_MASK                     equ 0008h
LCDDATA26_S20C3_POSN                     equ 0004h
LCDDATA26_S20C3_POSITION                 equ 0004h
LCDDATA26_S20C3_SIZE                     equ 0001h
LCDDATA26_S20C3_LENGTH                   equ 0001h
LCDDATA26_S20C3_MASK                     equ 0010h
LCDDATA26_S21C3_POSN                     equ 0005h
LCDDATA26_S21C3_POSITION                 equ 0005h
LCDDATA26_S21C3_SIZE                     equ 0001h
LCDDATA26_S21C3_LENGTH                   equ 0001h
LCDDATA26_S21C3_MASK                     equ 0020h
LCDDATA26_S22C3_POSN                     equ 0006h
LCDDATA26_S22C3_POSITION                 equ 0006h
LCDDATA26_S22C3_SIZE                     equ 0001h
LCDDATA26_S22C3_LENGTH                   equ 0001h
LCDDATA26_S22C3_MASK                     equ 0040h
LCDDATA26_S23C3_POSN                     equ 0007h
LCDDATA26_S23C3_POSITION                 equ 0007h
LCDDATA26_S23C3_SIZE                     equ 0001h
LCDDATA26_S23C3_LENGTH                   equ 0001h
LCDDATA26_S23C3_MASK                     equ 0080h

// Register: LCDDATA27
#define LCDDATA27 LCDDATA27
LCDDATA27                                equ 0EA9h
// bitfield definitions
LCDDATA27_S24C3_POSN                     equ 0000h
LCDDATA27_S24C3_POSITION                 equ 0000h
LCDDATA27_S24C3_SIZE                     equ 0001h
LCDDATA27_S24C3_LENGTH                   equ 0001h
LCDDATA27_S24C3_MASK                     equ 0001h
LCDDATA27_S25C3_POSN                     equ 0001h
LCDDATA27_S25C3_POSITION                 equ 0001h
LCDDATA27_S25C3_SIZE                     equ 0001h
LCDDATA27_S25C3_LENGTH                   equ 0001h
LCDDATA27_S25C3_MASK                     equ 0002h
LCDDATA27_S26C3_POSN                     equ 0002h
LCDDATA27_S26C3_POSITION                 equ 0002h
LCDDATA27_S26C3_SIZE                     equ 0001h
LCDDATA27_S26C3_LENGTH                   equ 0001h
LCDDATA27_S26C3_MASK                     equ 0004h
LCDDATA27_S27C3_POSN                     equ 0003h
LCDDATA27_S27C3_POSITION                 equ 0003h
LCDDATA27_S27C3_SIZE                     equ 0001h
LCDDATA27_S27C3_LENGTH                   equ 0001h
LCDDATA27_S27C3_MASK                     equ 0008h
LCDDATA27_S28C3_POSN                     equ 0004h
LCDDATA27_S28C3_POSITION                 equ 0004h
LCDDATA27_S28C3_SIZE                     equ 0001h
LCDDATA27_S28C3_LENGTH                   equ 0001h
LCDDATA27_S28C3_MASK                     equ 0010h
LCDDATA27_S29C3_POSN                     equ 0005h
LCDDATA27_S29C3_POSITION                 equ 0005h
LCDDATA27_S29C3_SIZE                     equ 0001h
LCDDATA27_S29C3_LENGTH                   equ 0001h
LCDDATA27_S29C3_MASK                     equ 0020h
LCDDATA27_S30C3_POSN                     equ 0006h
LCDDATA27_S30C3_POSITION                 equ 0006h
LCDDATA27_S30C3_SIZE                     equ 0001h
LCDDATA27_S30C3_LENGTH                   equ 0001h
LCDDATA27_S30C3_MASK                     equ 0040h
LCDDATA27_S31C3_POSN                     equ 0007h
LCDDATA27_S31C3_POSITION                 equ 0007h
LCDDATA27_S31C3_SIZE                     equ 0001h
LCDDATA27_S31C3_LENGTH                   equ 0001h
LCDDATA27_S31C3_MASK                     equ 0080h

// Register: LCDDATA28
#define LCDDATA28 LCDDATA28
LCDDATA28                                equ 0EAAh
// bitfield definitions
LCDDATA28_S32C3_POSN                     equ 0000h
LCDDATA28_S32C3_POSITION                 equ 0000h
LCDDATA28_S32C3_SIZE                     equ 0001h
LCDDATA28_S32C3_LENGTH                   equ 0001h
LCDDATA28_S32C3_MASK                     equ 0001h
LCDDATA28_S33C3_POSN                     equ 0001h
LCDDATA28_S33C3_POSITION                 equ 0001h
LCDDATA28_S33C3_SIZE                     equ 0001h
LCDDATA28_S33C3_LENGTH                   equ 0001h
LCDDATA28_S33C3_MASK                     equ 0002h
LCDDATA28_S34C3_POSN                     equ 0002h
LCDDATA28_S34C3_POSITION                 equ 0002h
LCDDATA28_S34C3_SIZE                     equ 0001h
LCDDATA28_S34C3_LENGTH                   equ 0001h
LCDDATA28_S34C3_MASK                     equ 0004h
LCDDATA28_S35C3_POSN                     equ 0003h
LCDDATA28_S35C3_POSITION                 equ 0003h
LCDDATA28_S35C3_SIZE                     equ 0001h
LCDDATA28_S35C3_LENGTH                   equ 0001h
LCDDATA28_S35C3_MASK                     equ 0008h
LCDDATA28_S36C3_POSN                     equ 0004h
LCDDATA28_S36C3_POSITION                 equ 0004h
LCDDATA28_S36C3_SIZE                     equ 0001h
LCDDATA28_S36C3_LENGTH                   equ 0001h
LCDDATA28_S36C3_MASK                     equ 0010h
LCDDATA28_S37C3_POSN                     equ 0005h
LCDDATA28_S37C3_POSITION                 equ 0005h
LCDDATA28_S37C3_SIZE                     equ 0001h
LCDDATA28_S37C3_LENGTH                   equ 0001h
LCDDATA28_S37C3_MASK                     equ 0020h
LCDDATA28_S38C3_POSN                     equ 0006h
LCDDATA28_S38C3_POSITION                 equ 0006h
LCDDATA28_S38C3_SIZE                     equ 0001h
LCDDATA28_S38C3_LENGTH                   equ 0001h
LCDDATA28_S38C3_MASK                     equ 0040h
LCDDATA28_S39C3_POSN                     equ 0007h
LCDDATA28_S39C3_POSITION                 equ 0007h
LCDDATA28_S39C3_SIZE                     equ 0001h
LCDDATA28_S39C3_LENGTH                   equ 0001h
LCDDATA28_S39C3_MASK                     equ 0080h

// Register: LCDDATA29
#define LCDDATA29 LCDDATA29
LCDDATA29                                equ 0EABh
// bitfield definitions
LCDDATA29_S40C3_POSN                     equ 0000h
LCDDATA29_S40C3_POSITION                 equ 0000h
LCDDATA29_S40C3_SIZE                     equ 0001h
LCDDATA29_S40C3_LENGTH                   equ 0001h
LCDDATA29_S40C3_MASK                     equ 0001h
LCDDATA29_S41C3_POSN                     equ 0001h
LCDDATA29_S41C3_POSITION                 equ 0001h
LCDDATA29_S41C3_SIZE                     equ 0001h
LCDDATA29_S41C3_LENGTH                   equ 0001h
LCDDATA29_S41C3_MASK                     equ 0002h
LCDDATA29_S42C3_POSN                     equ 0002h
LCDDATA29_S42C3_POSITION                 equ 0002h
LCDDATA29_S42C3_SIZE                     equ 0001h
LCDDATA29_S42C3_LENGTH                   equ 0001h
LCDDATA29_S42C3_MASK                     equ 0004h
LCDDATA29_S43C3_POSN                     equ 0003h
LCDDATA29_S43C3_POSITION                 equ 0003h
LCDDATA29_S43C3_SIZE                     equ 0001h
LCDDATA29_S43C3_LENGTH                   equ 0001h
LCDDATA29_S43C3_MASK                     equ 0008h
LCDDATA29_S44C3_POSN                     equ 0004h
LCDDATA29_S44C3_POSITION                 equ 0004h
LCDDATA29_S44C3_SIZE                     equ 0001h
LCDDATA29_S44C3_LENGTH                   equ 0001h
LCDDATA29_S44C3_MASK                     equ 0010h
LCDDATA29_S45C3_POSN                     equ 0005h
LCDDATA29_S45C3_POSITION                 equ 0005h
LCDDATA29_S45C3_SIZE                     equ 0001h
LCDDATA29_S45C3_LENGTH                   equ 0001h
LCDDATA29_S45C3_MASK                     equ 0020h
LCDDATA29_S46C3_POSN                     equ 0006h
LCDDATA29_S46C3_POSITION                 equ 0006h
LCDDATA29_S46C3_SIZE                     equ 0001h
LCDDATA29_S46C3_LENGTH                   equ 0001h
LCDDATA29_S46C3_MASK                     equ 0040h
LCDDATA29_S47C3_POSN                     equ 0007h
LCDDATA29_S47C3_POSITION                 equ 0007h
LCDDATA29_S47C3_SIZE                     equ 0001h
LCDDATA29_S47C3_LENGTH                   equ 0001h
LCDDATA29_S47C3_MASK                     equ 0080h

// Register: LCDDATA30
#define LCDDATA30 LCDDATA30
LCDDATA30                                equ 0EACh
// bitfield definitions
LCDDATA30_S48C3_POSN                     equ 0000h
LCDDATA30_S48C3_POSITION                 equ 0000h
LCDDATA30_S48C3_SIZE                     equ 0001h
LCDDATA30_S48C3_LENGTH                   equ 0001h
LCDDATA30_S48C3_MASK                     equ 0001h
LCDDATA30_S49C3_POSN                     equ 0001h
LCDDATA30_S49C3_POSITION                 equ 0001h
LCDDATA30_S49C3_SIZE                     equ 0001h
LCDDATA30_S49C3_LENGTH                   equ 0001h
LCDDATA30_S49C3_MASK                     equ 0002h
LCDDATA30_S50C3_POSN                     equ 0002h
LCDDATA30_S50C3_POSITION                 equ 0002h
LCDDATA30_S50C3_SIZE                     equ 0001h
LCDDATA30_S50C3_LENGTH                   equ 0001h
LCDDATA30_S50C3_MASK                     equ 0004h
LCDDATA30_S51C3_POSN                     equ 0003h
LCDDATA30_S51C3_POSITION                 equ 0003h
LCDDATA30_S51C3_SIZE                     equ 0001h
LCDDATA30_S51C3_LENGTH                   equ 0001h
LCDDATA30_S51C3_MASK                     equ 0008h
LCDDATA30_S52C3_POSN                     equ 0004h
LCDDATA30_S52C3_POSITION                 equ 0004h
LCDDATA30_S52C3_SIZE                     equ 0001h
LCDDATA30_S52C3_LENGTH                   equ 0001h
LCDDATA30_S52C3_MASK                     equ 0010h
LCDDATA30_S53C3_POSN                     equ 0005h
LCDDATA30_S53C3_POSITION                 equ 0005h
LCDDATA30_S53C3_SIZE                     equ 0001h
LCDDATA30_S53C3_LENGTH                   equ 0001h
LCDDATA30_S53C3_MASK                     equ 0020h
LCDDATA30_S54C3_POSN                     equ 0006h
LCDDATA30_S54C3_POSITION                 equ 0006h
LCDDATA30_S54C3_SIZE                     equ 0001h
LCDDATA30_S54C3_LENGTH                   equ 0001h
LCDDATA30_S54C3_MASK                     equ 0040h
LCDDATA30_S55C3_POSN                     equ 0007h
LCDDATA30_S55C3_POSITION                 equ 0007h
LCDDATA30_S55C3_SIZE                     equ 0001h
LCDDATA30_S55C3_LENGTH                   equ 0001h
LCDDATA30_S55C3_MASK                     equ 0080h

// Register: LCDDATA31
#define LCDDATA31 LCDDATA31
LCDDATA31                                equ 0EADh
// bitfield definitions
LCDDATA31_S56C3_POSN                     equ 0000h
LCDDATA31_S56C3_POSITION                 equ 0000h
LCDDATA31_S56C3_SIZE                     equ 0001h
LCDDATA31_S56C3_LENGTH                   equ 0001h
LCDDATA31_S56C3_MASK                     equ 0001h
LCDDATA31_S57C3_POSN                     equ 0001h
LCDDATA31_S57C3_POSITION                 equ 0001h
LCDDATA31_S57C3_SIZE                     equ 0001h
LCDDATA31_S57C3_LENGTH                   equ 0001h
LCDDATA31_S57C3_MASK                     equ 0002h
LCDDATA31_S58C3_POSN                     equ 0002h
LCDDATA31_S58C3_POSITION                 equ 0002h
LCDDATA31_S58C3_SIZE                     equ 0001h
LCDDATA31_S58C3_LENGTH                   equ 0001h
LCDDATA31_S58C3_MASK                     equ 0004h
LCDDATA31_S59C3_POSN                     equ 0003h
LCDDATA31_S59C3_POSITION                 equ 0003h
LCDDATA31_S59C3_SIZE                     equ 0001h
LCDDATA31_S59C3_LENGTH                   equ 0001h
LCDDATA31_S59C3_MASK                     equ 0008h
LCDDATA31_S60C3_POSN                     equ 0004h
LCDDATA31_S60C3_POSITION                 equ 0004h
LCDDATA31_S60C3_SIZE                     equ 0001h
LCDDATA31_S60C3_LENGTH                   equ 0001h
LCDDATA31_S60C3_MASK                     equ 0010h
LCDDATA31_S61C3_POSN                     equ 0005h
LCDDATA31_S61C3_POSITION                 equ 0005h
LCDDATA31_S61C3_SIZE                     equ 0001h
LCDDATA31_S61C3_LENGTH                   equ 0001h
LCDDATA31_S61C3_MASK                     equ 0020h
LCDDATA31_S62C3_POSN                     equ 0006h
LCDDATA31_S62C3_POSITION                 equ 0006h
LCDDATA31_S62C3_SIZE                     equ 0001h
LCDDATA31_S62C3_LENGTH                   equ 0001h
LCDDATA31_S62C3_MASK                     equ 0040h
LCDDATA31_S63C3_POSN                     equ 0007h
LCDDATA31_S63C3_POSITION                 equ 0007h
LCDDATA31_S63C3_SIZE                     equ 0001h
LCDDATA31_S63C3_LENGTH                   equ 0001h
LCDDATA31_S63C3_MASK                     equ 0080h

// Register: LCDDATA32
#define LCDDATA32 LCDDATA32
LCDDATA32                                equ 0EAEh
// bitfield definitions
LCDDATA32_S00C4_POSN                     equ 0000h
LCDDATA32_S00C4_POSITION                 equ 0000h
LCDDATA32_S00C4_SIZE                     equ 0001h
LCDDATA32_S00C4_LENGTH                   equ 0001h
LCDDATA32_S00C4_MASK                     equ 0001h
LCDDATA32_S01C4_POSN                     equ 0001h
LCDDATA32_S01C4_POSITION                 equ 0001h
LCDDATA32_S01C4_SIZE                     equ 0001h
LCDDATA32_S01C4_LENGTH                   equ 0001h
LCDDATA32_S01C4_MASK                     equ 0002h
LCDDATA32_S02C4_POSN                     equ 0002h
LCDDATA32_S02C4_POSITION                 equ 0002h
LCDDATA32_S02C4_SIZE                     equ 0001h
LCDDATA32_S02C4_LENGTH                   equ 0001h
LCDDATA32_S02C4_MASK                     equ 0004h
LCDDATA32_S03C4_POSN                     equ 0003h
LCDDATA32_S03C4_POSITION                 equ 0003h
LCDDATA32_S03C4_SIZE                     equ 0001h
LCDDATA32_S03C4_LENGTH                   equ 0001h
LCDDATA32_S03C4_MASK                     equ 0008h
LCDDATA32_S04C4_POSN                     equ 0004h
LCDDATA32_S04C4_POSITION                 equ 0004h
LCDDATA32_S04C4_SIZE                     equ 0001h
LCDDATA32_S04C4_LENGTH                   equ 0001h
LCDDATA32_S04C4_MASK                     equ 0010h
LCDDATA32_S05C4_POSN                     equ 0005h
LCDDATA32_S05C4_POSITION                 equ 0005h
LCDDATA32_S05C4_SIZE                     equ 0001h
LCDDATA32_S05C4_LENGTH                   equ 0001h
LCDDATA32_S05C4_MASK                     equ 0020h
LCDDATA32_S06C4_POSN                     equ 0006h
LCDDATA32_S06C4_POSITION                 equ 0006h
LCDDATA32_S06C4_SIZE                     equ 0001h
LCDDATA32_S06C4_LENGTH                   equ 0001h
LCDDATA32_S06C4_MASK                     equ 0040h
LCDDATA32_S07C4_POSN                     equ 0007h
LCDDATA32_S07C4_POSITION                 equ 0007h
LCDDATA32_S07C4_SIZE                     equ 0001h
LCDDATA32_S07C4_LENGTH                   equ 0001h
LCDDATA32_S07C4_MASK                     equ 0080h

// Register: LCDDATA33
#define LCDDATA33 LCDDATA33
LCDDATA33                                equ 0EAFh
// bitfield definitions
LCDDATA33_S08C4_POSN                     equ 0000h
LCDDATA33_S08C4_POSITION                 equ 0000h
LCDDATA33_S08C4_SIZE                     equ 0001h
LCDDATA33_S08C4_LENGTH                   equ 0001h
LCDDATA33_S08C4_MASK                     equ 0001h
LCDDATA33_S09C4_POSN                     equ 0001h
LCDDATA33_S09C4_POSITION                 equ 0001h
LCDDATA33_S09C4_SIZE                     equ 0001h
LCDDATA33_S09C4_LENGTH                   equ 0001h
LCDDATA33_S09C4_MASK                     equ 0002h
LCDDATA33_S10C4_POSN                     equ 0002h
LCDDATA33_S10C4_POSITION                 equ 0002h
LCDDATA33_S10C4_SIZE                     equ 0001h
LCDDATA33_S10C4_LENGTH                   equ 0001h
LCDDATA33_S10C4_MASK                     equ 0004h
LCDDATA33_S11C4_POSN                     equ 0003h
LCDDATA33_S11C4_POSITION                 equ 0003h
LCDDATA33_S11C4_SIZE                     equ 0001h
LCDDATA33_S11C4_LENGTH                   equ 0001h
LCDDATA33_S11C4_MASK                     equ 0008h
LCDDATA33_S12C4_POSN                     equ 0004h
LCDDATA33_S12C4_POSITION                 equ 0004h
LCDDATA33_S12C4_SIZE                     equ 0001h
LCDDATA33_S12C4_LENGTH                   equ 0001h
LCDDATA33_S12C4_MASK                     equ 0010h
LCDDATA33_S13C4_POSN                     equ 0005h
LCDDATA33_S13C4_POSITION                 equ 0005h
LCDDATA33_S13C4_SIZE                     equ 0001h
LCDDATA33_S13C4_LENGTH                   equ 0001h
LCDDATA33_S13C4_MASK                     equ 0020h
LCDDATA33_S14C4_POSN                     equ 0006h
LCDDATA33_S14C4_POSITION                 equ 0006h
LCDDATA33_S14C4_SIZE                     equ 0001h
LCDDATA33_S14C4_LENGTH                   equ 0001h
LCDDATA33_S14C4_MASK                     equ 0040h
LCDDATA33_S15C4_POSN                     equ 0007h
LCDDATA33_S15C4_POSITION                 equ 0007h
LCDDATA33_S15C4_SIZE                     equ 0001h
LCDDATA33_S15C4_LENGTH                   equ 0001h
LCDDATA33_S15C4_MASK                     equ 0080h

// Register: LCDDATA34
#define LCDDATA34 LCDDATA34
LCDDATA34                                equ 0EB0h
// bitfield definitions
LCDDATA34_S16C4_POSN                     equ 0000h
LCDDATA34_S16C4_POSITION                 equ 0000h
LCDDATA34_S16C4_SIZE                     equ 0001h
LCDDATA34_S16C4_LENGTH                   equ 0001h
LCDDATA34_S16C4_MASK                     equ 0001h
LCDDATA34_S17C4_POSN                     equ 0001h
LCDDATA34_S17C4_POSITION                 equ 0001h
LCDDATA34_S17C4_SIZE                     equ 0001h
LCDDATA34_S17C4_LENGTH                   equ 0001h
LCDDATA34_S17C4_MASK                     equ 0002h
LCDDATA34_S18C4_POSN                     equ 0002h
LCDDATA34_S18C4_POSITION                 equ 0002h
LCDDATA34_S18C4_SIZE                     equ 0001h
LCDDATA34_S18C4_LENGTH                   equ 0001h
LCDDATA34_S18C4_MASK                     equ 0004h
LCDDATA34_S19C4_POSN                     equ 0003h
LCDDATA34_S19C4_POSITION                 equ 0003h
LCDDATA34_S19C4_SIZE                     equ 0001h
LCDDATA34_S19C4_LENGTH                   equ 0001h
LCDDATA34_S19C4_MASK                     equ 0008h
LCDDATA34_S20C4_POSN                     equ 0004h
LCDDATA34_S20C4_POSITION                 equ 0004h
LCDDATA34_S20C4_SIZE                     equ 0001h
LCDDATA34_S20C4_LENGTH                   equ 0001h
LCDDATA34_S20C4_MASK                     equ 0010h
LCDDATA34_S21C4_POSN                     equ 0005h
LCDDATA34_S21C4_POSITION                 equ 0005h
LCDDATA34_S21C4_SIZE                     equ 0001h
LCDDATA34_S21C4_LENGTH                   equ 0001h
LCDDATA34_S21C4_MASK                     equ 0020h
LCDDATA34_S22C4_POSN                     equ 0006h
LCDDATA34_S22C4_POSITION                 equ 0006h
LCDDATA34_S22C4_SIZE                     equ 0001h
LCDDATA34_S22C4_LENGTH                   equ 0001h
LCDDATA34_S22C4_MASK                     equ 0040h
LCDDATA34_S23C4_POSN                     equ 0007h
LCDDATA34_S23C4_POSITION                 equ 0007h
LCDDATA34_S23C4_SIZE                     equ 0001h
LCDDATA34_S23C4_LENGTH                   equ 0001h
LCDDATA34_S23C4_MASK                     equ 0080h

// Register: LCDDATA35
#define LCDDATA35 LCDDATA35
LCDDATA35                                equ 0EB1h
// bitfield definitions
LCDDATA35_S24C4_POSN                     equ 0000h
LCDDATA35_S24C4_POSITION                 equ 0000h
LCDDATA35_S24C4_SIZE                     equ 0001h
LCDDATA35_S24C4_LENGTH                   equ 0001h
LCDDATA35_S24C4_MASK                     equ 0001h
LCDDATA35_S25C4_POSN                     equ 0001h
LCDDATA35_S25C4_POSITION                 equ 0001h
LCDDATA35_S25C4_SIZE                     equ 0001h
LCDDATA35_S25C4_LENGTH                   equ 0001h
LCDDATA35_S25C4_MASK                     equ 0002h
LCDDATA35_S26C4_POSN                     equ 0002h
LCDDATA35_S26C4_POSITION                 equ 0002h
LCDDATA35_S26C4_SIZE                     equ 0001h
LCDDATA35_S26C4_LENGTH                   equ 0001h
LCDDATA35_S26C4_MASK                     equ 0004h
LCDDATA35_S27C4_POSN                     equ 0003h
LCDDATA35_S27C4_POSITION                 equ 0003h
LCDDATA35_S27C4_SIZE                     equ 0001h
LCDDATA35_S27C4_LENGTH                   equ 0001h
LCDDATA35_S27C4_MASK                     equ 0008h
LCDDATA35_S28C4_POSN                     equ 0004h
LCDDATA35_S28C4_POSITION                 equ 0004h
LCDDATA35_S28C4_SIZE                     equ 0001h
LCDDATA35_S28C4_LENGTH                   equ 0001h
LCDDATA35_S28C4_MASK                     equ 0010h
LCDDATA35_S29C4_POSN                     equ 0005h
LCDDATA35_S29C4_POSITION                 equ 0005h
LCDDATA35_S29C4_SIZE                     equ 0001h
LCDDATA35_S29C4_LENGTH                   equ 0001h
LCDDATA35_S29C4_MASK                     equ 0020h
LCDDATA35_S30C4_POSN                     equ 0006h
LCDDATA35_S30C4_POSITION                 equ 0006h
LCDDATA35_S30C4_SIZE                     equ 0001h
LCDDATA35_S30C4_LENGTH                   equ 0001h
LCDDATA35_S30C4_MASK                     equ 0040h
LCDDATA35_S31C4_POSN                     equ 0007h
LCDDATA35_S31C4_POSITION                 equ 0007h
LCDDATA35_S31C4_SIZE                     equ 0001h
LCDDATA35_S31C4_LENGTH                   equ 0001h
LCDDATA35_S31C4_MASK                     equ 0080h

// Register: LCDDATA36
#define LCDDATA36 LCDDATA36
LCDDATA36                                equ 0EB2h
// bitfield definitions
LCDDATA36_S32C4_POSN                     equ 0000h
LCDDATA36_S32C4_POSITION                 equ 0000h
LCDDATA36_S32C4_SIZE                     equ 0001h
LCDDATA36_S32C4_LENGTH                   equ 0001h
LCDDATA36_S32C4_MASK                     equ 0001h
LCDDATA36_S33C4_POSN                     equ 0001h
LCDDATA36_S33C4_POSITION                 equ 0001h
LCDDATA36_S33C4_SIZE                     equ 0001h
LCDDATA36_S33C4_LENGTH                   equ 0001h
LCDDATA36_S33C4_MASK                     equ 0002h
LCDDATA36_S34C4_POSN                     equ 0002h
LCDDATA36_S34C4_POSITION                 equ 0002h
LCDDATA36_S34C4_SIZE                     equ 0001h
LCDDATA36_S34C4_LENGTH                   equ 0001h
LCDDATA36_S34C4_MASK                     equ 0004h
LCDDATA36_S35C4_POSN                     equ 0003h
LCDDATA36_S35C4_POSITION                 equ 0003h
LCDDATA36_S35C4_SIZE                     equ 0001h
LCDDATA36_S35C4_LENGTH                   equ 0001h
LCDDATA36_S35C4_MASK                     equ 0008h
LCDDATA36_S36C4_POSN                     equ 0004h
LCDDATA36_S36C4_POSITION                 equ 0004h
LCDDATA36_S36C4_SIZE                     equ 0001h
LCDDATA36_S36C4_LENGTH                   equ 0001h
LCDDATA36_S36C4_MASK                     equ 0010h
LCDDATA36_S37C4_POSN                     equ 0005h
LCDDATA36_S37C4_POSITION                 equ 0005h
LCDDATA36_S37C4_SIZE                     equ 0001h
LCDDATA36_S37C4_LENGTH                   equ 0001h
LCDDATA36_S37C4_MASK                     equ 0020h
LCDDATA36_S38C4_POSN                     equ 0006h
LCDDATA36_S38C4_POSITION                 equ 0006h
LCDDATA36_S38C4_SIZE                     equ 0001h
LCDDATA36_S38C4_LENGTH                   equ 0001h
LCDDATA36_S38C4_MASK                     equ 0040h
LCDDATA36_S39C4_POSN                     equ 0007h
LCDDATA36_S39C4_POSITION                 equ 0007h
LCDDATA36_S39C4_SIZE                     equ 0001h
LCDDATA36_S39C4_LENGTH                   equ 0001h
LCDDATA36_S39C4_MASK                     equ 0080h

// Register: LCDDATA37
#define LCDDATA37 LCDDATA37
LCDDATA37                                equ 0EB3h
// bitfield definitions
LCDDATA37_S40C4_POSN                     equ 0000h
LCDDATA37_S40C4_POSITION                 equ 0000h
LCDDATA37_S40C4_SIZE                     equ 0001h
LCDDATA37_S40C4_LENGTH                   equ 0001h
LCDDATA37_S40C4_MASK                     equ 0001h
LCDDATA37_S41C4_POSN                     equ 0001h
LCDDATA37_S41C4_POSITION                 equ 0001h
LCDDATA37_S41C4_SIZE                     equ 0001h
LCDDATA37_S41C4_LENGTH                   equ 0001h
LCDDATA37_S41C4_MASK                     equ 0002h
LCDDATA37_S42C4_POSN                     equ 0002h
LCDDATA37_S42C4_POSITION                 equ 0002h
LCDDATA37_S42C4_SIZE                     equ 0001h
LCDDATA37_S42C4_LENGTH                   equ 0001h
LCDDATA37_S42C4_MASK                     equ 0004h
LCDDATA37_S43C4_POSN                     equ 0003h
LCDDATA37_S43C4_POSITION                 equ 0003h
LCDDATA37_S43C4_SIZE                     equ 0001h
LCDDATA37_S43C4_LENGTH                   equ 0001h
LCDDATA37_S43C4_MASK                     equ 0008h
LCDDATA37_S44C4_POSN                     equ 0004h
LCDDATA37_S44C4_POSITION                 equ 0004h
LCDDATA37_S44C4_SIZE                     equ 0001h
LCDDATA37_S44C4_LENGTH                   equ 0001h
LCDDATA37_S44C4_MASK                     equ 0010h
LCDDATA37_S45C4_POSN                     equ 0005h
LCDDATA37_S45C4_POSITION                 equ 0005h
LCDDATA37_S45C4_SIZE                     equ 0001h
LCDDATA37_S45C4_LENGTH                   equ 0001h
LCDDATA37_S45C4_MASK                     equ 0020h
LCDDATA37_S46C4_POSN                     equ 0006h
LCDDATA37_S46C4_POSITION                 equ 0006h
LCDDATA37_S46C4_SIZE                     equ 0001h
LCDDATA37_S46C4_LENGTH                   equ 0001h
LCDDATA37_S46C4_MASK                     equ 0040h
LCDDATA37_S47C4_POSN                     equ 0007h
LCDDATA37_S47C4_POSITION                 equ 0007h
LCDDATA37_S47C4_SIZE                     equ 0001h
LCDDATA37_S47C4_LENGTH                   equ 0001h
LCDDATA37_S47C4_MASK                     equ 0080h

// Register: LCDDATA38
#define LCDDATA38 LCDDATA38
LCDDATA38                                equ 0EB4h
// bitfield definitions
LCDDATA38_S48C4_POSN                     equ 0000h
LCDDATA38_S48C4_POSITION                 equ 0000h
LCDDATA38_S48C4_SIZE                     equ 0001h
LCDDATA38_S48C4_LENGTH                   equ 0001h
LCDDATA38_S48C4_MASK                     equ 0001h
LCDDATA38_S49C4_POSN                     equ 0001h
LCDDATA38_S49C4_POSITION                 equ 0001h
LCDDATA38_S49C4_SIZE                     equ 0001h
LCDDATA38_S49C4_LENGTH                   equ 0001h
LCDDATA38_S49C4_MASK                     equ 0002h
LCDDATA38_S50C4_POSN                     equ 0002h
LCDDATA38_S50C4_POSITION                 equ 0002h
LCDDATA38_S50C4_SIZE                     equ 0001h
LCDDATA38_S50C4_LENGTH                   equ 0001h
LCDDATA38_S50C4_MASK                     equ 0004h
LCDDATA38_S51C4_POSN                     equ 0003h
LCDDATA38_S51C4_POSITION                 equ 0003h
LCDDATA38_S51C4_SIZE                     equ 0001h
LCDDATA38_S51C4_LENGTH                   equ 0001h
LCDDATA38_S51C4_MASK                     equ 0008h
LCDDATA38_S52C4_POSN                     equ 0004h
LCDDATA38_S52C4_POSITION                 equ 0004h
LCDDATA38_S52C4_SIZE                     equ 0001h
LCDDATA38_S52C4_LENGTH                   equ 0001h
LCDDATA38_S52C4_MASK                     equ 0010h
LCDDATA38_S53C4_POSN                     equ 0005h
LCDDATA38_S53C4_POSITION                 equ 0005h
LCDDATA38_S53C4_SIZE                     equ 0001h
LCDDATA38_S53C4_LENGTH                   equ 0001h
LCDDATA38_S53C4_MASK                     equ 0020h
LCDDATA38_S54C4_POSN                     equ 0006h
LCDDATA38_S54C4_POSITION                 equ 0006h
LCDDATA38_S54C4_SIZE                     equ 0001h
LCDDATA38_S54C4_LENGTH                   equ 0001h
LCDDATA38_S54C4_MASK                     equ 0040h
LCDDATA38_S55C4_POSN                     equ 0007h
LCDDATA38_S55C4_POSITION                 equ 0007h
LCDDATA38_S55C4_SIZE                     equ 0001h
LCDDATA38_S55C4_LENGTH                   equ 0001h
LCDDATA38_S55C4_MASK                     equ 0080h

// Register: LCDDATA39
#define LCDDATA39 LCDDATA39
LCDDATA39                                equ 0EB5h
// bitfield definitions
LCDDATA39_S56C4_POSN                     equ 0000h
LCDDATA39_S56C4_POSITION                 equ 0000h
LCDDATA39_S56C4_SIZE                     equ 0001h
LCDDATA39_S56C4_LENGTH                   equ 0001h
LCDDATA39_S56C4_MASK                     equ 0001h
LCDDATA39_S57C4_POSN                     equ 0001h
LCDDATA39_S57C4_POSITION                 equ 0001h
LCDDATA39_S57C4_SIZE                     equ 0001h
LCDDATA39_S57C4_LENGTH                   equ 0001h
LCDDATA39_S57C4_MASK                     equ 0002h
LCDDATA39_S58C4_POSN                     equ 0002h
LCDDATA39_S58C4_POSITION                 equ 0002h
LCDDATA39_S58C4_SIZE                     equ 0001h
LCDDATA39_S58C4_LENGTH                   equ 0001h
LCDDATA39_S58C4_MASK                     equ 0004h
LCDDATA39_S59C4_POSN                     equ 0003h
LCDDATA39_S59C4_POSITION                 equ 0003h
LCDDATA39_S59C4_SIZE                     equ 0001h
LCDDATA39_S59C4_LENGTH                   equ 0001h
LCDDATA39_S59C4_MASK                     equ 0008h
LCDDATA39_S60C4_POSN                     equ 0004h
LCDDATA39_S60C4_POSITION                 equ 0004h
LCDDATA39_S60C4_SIZE                     equ 0001h
LCDDATA39_S60C4_LENGTH                   equ 0001h
LCDDATA39_S60C4_MASK                     equ 0010h
LCDDATA39_S61C4_POSN                     equ 0005h
LCDDATA39_S61C4_POSITION                 equ 0005h
LCDDATA39_S61C4_SIZE                     equ 0001h
LCDDATA39_S61C4_LENGTH                   equ 0001h
LCDDATA39_S61C4_MASK                     equ 0020h
LCDDATA39_S62C4_POSN                     equ 0006h
LCDDATA39_S62C4_POSITION                 equ 0006h
LCDDATA39_S62C4_SIZE                     equ 0001h
LCDDATA39_S62C4_LENGTH                   equ 0001h
LCDDATA39_S62C4_MASK                     equ 0040h
LCDDATA39_S63C4_POSN                     equ 0007h
LCDDATA39_S63C4_POSITION                 equ 0007h
LCDDATA39_S63C4_SIZE                     equ 0001h
LCDDATA39_S63C4_LENGTH                   equ 0001h
LCDDATA39_S63C4_MASK                     equ 0080h

// Register: LCDDATA40
#define LCDDATA40 LCDDATA40
LCDDATA40                                equ 0EB6h
// bitfield definitions
LCDDATA40_S00C5_POSN                     equ 0000h
LCDDATA40_S00C5_POSITION                 equ 0000h
LCDDATA40_S00C5_SIZE                     equ 0001h
LCDDATA40_S00C5_LENGTH                   equ 0001h
LCDDATA40_S00C5_MASK                     equ 0001h
LCDDATA40_S01C5_POSN                     equ 0001h
LCDDATA40_S01C5_POSITION                 equ 0001h
LCDDATA40_S01C5_SIZE                     equ 0001h
LCDDATA40_S01C5_LENGTH                   equ 0001h
LCDDATA40_S01C5_MASK                     equ 0002h
LCDDATA40_S02C5_POSN                     equ 0002h
LCDDATA40_S02C5_POSITION                 equ 0002h
LCDDATA40_S02C5_SIZE                     equ 0001h
LCDDATA40_S02C5_LENGTH                   equ 0001h
LCDDATA40_S02C5_MASK                     equ 0004h
LCDDATA40_S03C5_POSN                     equ 0003h
LCDDATA40_S03C5_POSITION                 equ 0003h
LCDDATA40_S03C5_SIZE                     equ 0001h
LCDDATA40_S03C5_LENGTH                   equ 0001h
LCDDATA40_S03C5_MASK                     equ 0008h
LCDDATA40_S04C5_POSN                     equ 0004h
LCDDATA40_S04C5_POSITION                 equ 0004h
LCDDATA40_S04C5_SIZE                     equ 0001h
LCDDATA40_S04C5_LENGTH                   equ 0001h
LCDDATA40_S04C5_MASK                     equ 0010h
LCDDATA40_S05C5_POSN                     equ 0005h
LCDDATA40_S05C5_POSITION                 equ 0005h
LCDDATA40_S05C5_SIZE                     equ 0001h
LCDDATA40_S05C5_LENGTH                   equ 0001h
LCDDATA40_S05C5_MASK                     equ 0020h
LCDDATA40_S06C5_POSN                     equ 0006h
LCDDATA40_S06C5_POSITION                 equ 0006h
LCDDATA40_S06C5_SIZE                     equ 0001h
LCDDATA40_S06C5_LENGTH                   equ 0001h
LCDDATA40_S06C5_MASK                     equ 0040h
LCDDATA40_S07C5_POSN                     equ 0007h
LCDDATA40_S07C5_POSITION                 equ 0007h
LCDDATA40_S07C5_SIZE                     equ 0001h
LCDDATA40_S07C5_LENGTH                   equ 0001h
LCDDATA40_S07C5_MASK                     equ 0080h

// Register: LCDDATA41
#define LCDDATA41 LCDDATA41
LCDDATA41                                equ 0EB7h
// bitfield definitions
LCDDATA41_S08C5_POSN                     equ 0000h
LCDDATA41_S08C5_POSITION                 equ 0000h
LCDDATA41_S08C5_SIZE                     equ 0001h
LCDDATA41_S08C5_LENGTH                   equ 0001h
LCDDATA41_S08C5_MASK                     equ 0001h
LCDDATA41_S09C5_POSN                     equ 0001h
LCDDATA41_S09C5_POSITION                 equ 0001h
LCDDATA41_S09C5_SIZE                     equ 0001h
LCDDATA41_S09C5_LENGTH                   equ 0001h
LCDDATA41_S09C5_MASK                     equ 0002h
LCDDATA41_S10C5_POSN                     equ 0002h
LCDDATA41_S10C5_POSITION                 equ 0002h
LCDDATA41_S10C5_SIZE                     equ 0001h
LCDDATA41_S10C5_LENGTH                   equ 0001h
LCDDATA41_S10C5_MASK                     equ 0004h
LCDDATA41_S11C5_POSN                     equ 0003h
LCDDATA41_S11C5_POSITION                 equ 0003h
LCDDATA41_S11C5_SIZE                     equ 0001h
LCDDATA41_S11C5_LENGTH                   equ 0001h
LCDDATA41_S11C5_MASK                     equ 0008h
LCDDATA41_S12C5_POSN                     equ 0004h
LCDDATA41_S12C5_POSITION                 equ 0004h
LCDDATA41_S12C5_SIZE                     equ 0001h
LCDDATA41_S12C5_LENGTH                   equ 0001h
LCDDATA41_S12C5_MASK                     equ 0010h
LCDDATA41_S13C5_POSN                     equ 0005h
LCDDATA41_S13C5_POSITION                 equ 0005h
LCDDATA41_S13C5_SIZE                     equ 0001h
LCDDATA41_S13C5_LENGTH                   equ 0001h
LCDDATA41_S13C5_MASK                     equ 0020h
LCDDATA41_S14C5_POSN                     equ 0006h
LCDDATA41_S14C5_POSITION                 equ 0006h
LCDDATA41_S14C5_SIZE                     equ 0001h
LCDDATA41_S14C5_LENGTH                   equ 0001h
LCDDATA41_S14C5_MASK                     equ 0040h
LCDDATA41_S15C5_POSN                     equ 0007h
LCDDATA41_S15C5_POSITION                 equ 0007h
LCDDATA41_S15C5_SIZE                     equ 0001h
LCDDATA41_S15C5_LENGTH                   equ 0001h
LCDDATA41_S15C5_MASK                     equ 0080h

// Register: LCDDATA42
#define LCDDATA42 LCDDATA42
LCDDATA42                                equ 0EB8h
// bitfield definitions
LCDDATA42_S16C5_POSN                     equ 0000h
LCDDATA42_S16C5_POSITION                 equ 0000h
LCDDATA42_S16C5_SIZE                     equ 0001h
LCDDATA42_S16C5_LENGTH                   equ 0001h
LCDDATA42_S16C5_MASK                     equ 0001h
LCDDATA42_S17C5_POSN                     equ 0001h
LCDDATA42_S17C5_POSITION                 equ 0001h
LCDDATA42_S17C5_SIZE                     equ 0001h
LCDDATA42_S17C5_LENGTH                   equ 0001h
LCDDATA42_S17C5_MASK                     equ 0002h
LCDDATA42_S18C5_POSN                     equ 0002h
LCDDATA42_S18C5_POSITION                 equ 0002h
LCDDATA42_S18C5_SIZE                     equ 0001h
LCDDATA42_S18C5_LENGTH                   equ 0001h
LCDDATA42_S18C5_MASK                     equ 0004h
LCDDATA42_S19C5_POSN                     equ 0003h
LCDDATA42_S19C5_POSITION                 equ 0003h
LCDDATA42_S19C5_SIZE                     equ 0001h
LCDDATA42_S19C5_LENGTH                   equ 0001h
LCDDATA42_S19C5_MASK                     equ 0008h
LCDDATA42_S20C5_POSN                     equ 0004h
LCDDATA42_S20C5_POSITION                 equ 0004h
LCDDATA42_S20C5_SIZE                     equ 0001h
LCDDATA42_S20C5_LENGTH                   equ 0001h
LCDDATA42_S20C5_MASK                     equ 0010h
LCDDATA42_S21C5_POSN                     equ 0005h
LCDDATA42_S21C5_POSITION                 equ 0005h
LCDDATA42_S21C5_SIZE                     equ 0001h
LCDDATA42_S21C5_LENGTH                   equ 0001h
LCDDATA42_S21C5_MASK                     equ 0020h
LCDDATA42_S22C5_POSN                     equ 0006h
LCDDATA42_S22C5_POSITION                 equ 0006h
LCDDATA42_S22C5_SIZE                     equ 0001h
LCDDATA42_S22C5_LENGTH                   equ 0001h
LCDDATA42_S22C5_MASK                     equ 0040h
LCDDATA42_S23C5_POSN                     equ 0007h
LCDDATA42_S23C5_POSITION                 equ 0007h
LCDDATA42_S23C5_SIZE                     equ 0001h
LCDDATA42_S23C5_LENGTH                   equ 0001h
LCDDATA42_S23C5_MASK                     equ 0080h

// Register: LCDDATA43
#define LCDDATA43 LCDDATA43
LCDDATA43                                equ 0EB9h
// bitfield definitions
LCDDATA43_S24C5_POSN                     equ 0000h
LCDDATA43_S24C5_POSITION                 equ 0000h
LCDDATA43_S24C5_SIZE                     equ 0001h
LCDDATA43_S24C5_LENGTH                   equ 0001h
LCDDATA43_S24C5_MASK                     equ 0001h
LCDDATA43_S25C5_POSN                     equ 0001h
LCDDATA43_S25C5_POSITION                 equ 0001h
LCDDATA43_S25C5_SIZE                     equ 0001h
LCDDATA43_S25C5_LENGTH                   equ 0001h
LCDDATA43_S25C5_MASK                     equ 0002h
LCDDATA43_S26C5_POSN                     equ 0002h
LCDDATA43_S26C5_POSITION                 equ 0002h
LCDDATA43_S26C5_SIZE                     equ 0001h
LCDDATA43_S26C5_LENGTH                   equ 0001h
LCDDATA43_S26C5_MASK                     equ 0004h
LCDDATA43_S27C5_POSN                     equ 0003h
LCDDATA43_S27C5_POSITION                 equ 0003h
LCDDATA43_S27C5_SIZE                     equ 0001h
LCDDATA43_S27C5_LENGTH                   equ 0001h
LCDDATA43_S27C5_MASK                     equ 0008h
LCDDATA43_S28C5_POSN                     equ 0004h
LCDDATA43_S28C5_POSITION                 equ 0004h
LCDDATA43_S28C5_SIZE                     equ 0001h
LCDDATA43_S28C5_LENGTH                   equ 0001h
LCDDATA43_S28C5_MASK                     equ 0010h
LCDDATA43_S29C5_POSN                     equ 0005h
LCDDATA43_S29C5_POSITION                 equ 0005h
LCDDATA43_S29C5_SIZE                     equ 0001h
LCDDATA43_S29C5_LENGTH                   equ 0001h
LCDDATA43_S29C5_MASK                     equ 0020h
LCDDATA43_S30C5_POSN                     equ 0006h
LCDDATA43_S30C5_POSITION                 equ 0006h
LCDDATA43_S30C5_SIZE                     equ 0001h
LCDDATA43_S30C5_LENGTH                   equ 0001h
LCDDATA43_S30C5_MASK                     equ 0040h
LCDDATA43_S31C5_POSN                     equ 0007h
LCDDATA43_S31C5_POSITION                 equ 0007h
LCDDATA43_S31C5_SIZE                     equ 0001h
LCDDATA43_S31C5_LENGTH                   equ 0001h
LCDDATA43_S31C5_MASK                     equ 0080h

// Register: LCDDATA44
#define LCDDATA44 LCDDATA44
LCDDATA44                                equ 0EBAh
// bitfield definitions
LCDDATA44_S32C5_POSN                     equ 0000h
LCDDATA44_S32C5_POSITION                 equ 0000h
LCDDATA44_S32C5_SIZE                     equ 0001h
LCDDATA44_S32C5_LENGTH                   equ 0001h
LCDDATA44_S32C5_MASK                     equ 0001h
LCDDATA44_S33C5_POSN                     equ 0001h
LCDDATA44_S33C5_POSITION                 equ 0001h
LCDDATA44_S33C5_SIZE                     equ 0001h
LCDDATA44_S33C5_LENGTH                   equ 0001h
LCDDATA44_S33C5_MASK                     equ 0002h
LCDDATA44_S34C5_POSN                     equ 0002h
LCDDATA44_S34C5_POSITION                 equ 0002h
LCDDATA44_S34C5_SIZE                     equ 0001h
LCDDATA44_S34C5_LENGTH                   equ 0001h
LCDDATA44_S34C5_MASK                     equ 0004h
LCDDATA44_S35C5_POSN                     equ 0003h
LCDDATA44_S35C5_POSITION                 equ 0003h
LCDDATA44_S35C5_SIZE                     equ 0001h
LCDDATA44_S35C5_LENGTH                   equ 0001h
LCDDATA44_S35C5_MASK                     equ 0008h
LCDDATA44_S36C5_POSN                     equ 0004h
LCDDATA44_S36C5_POSITION                 equ 0004h
LCDDATA44_S36C5_SIZE                     equ 0001h
LCDDATA44_S36C5_LENGTH                   equ 0001h
LCDDATA44_S36C5_MASK                     equ 0010h
LCDDATA44_S37C5_POSN                     equ 0005h
LCDDATA44_S37C5_POSITION                 equ 0005h
LCDDATA44_S37C5_SIZE                     equ 0001h
LCDDATA44_S37C5_LENGTH                   equ 0001h
LCDDATA44_S37C5_MASK                     equ 0020h
LCDDATA44_S38C5_POSN                     equ 0006h
LCDDATA44_S38C5_POSITION                 equ 0006h
LCDDATA44_S38C5_SIZE                     equ 0001h
LCDDATA44_S38C5_LENGTH                   equ 0001h
LCDDATA44_S38C5_MASK                     equ 0040h
LCDDATA44_S39C5_POSN                     equ 0007h
LCDDATA44_S39C5_POSITION                 equ 0007h
LCDDATA44_S39C5_SIZE                     equ 0001h
LCDDATA44_S39C5_LENGTH                   equ 0001h
LCDDATA44_S39C5_MASK                     equ 0080h

// Register: LCDDATA45
#define LCDDATA45 LCDDATA45
LCDDATA45                                equ 0EBBh
// bitfield definitions
LCDDATA45_S40C5_POSN                     equ 0000h
LCDDATA45_S40C5_POSITION                 equ 0000h
LCDDATA45_S40C5_SIZE                     equ 0001h
LCDDATA45_S40C5_LENGTH                   equ 0001h
LCDDATA45_S40C5_MASK                     equ 0001h
LCDDATA45_S41C5_POSN                     equ 0001h
LCDDATA45_S41C5_POSITION                 equ 0001h
LCDDATA45_S41C5_SIZE                     equ 0001h
LCDDATA45_S41C5_LENGTH                   equ 0001h
LCDDATA45_S41C5_MASK                     equ 0002h
LCDDATA45_S42C5_POSN                     equ 0002h
LCDDATA45_S42C5_POSITION                 equ 0002h
LCDDATA45_S42C5_SIZE                     equ 0001h
LCDDATA45_S42C5_LENGTH                   equ 0001h
LCDDATA45_S42C5_MASK                     equ 0004h
LCDDATA45_S43C5_POSN                     equ 0003h
LCDDATA45_S43C5_POSITION                 equ 0003h
LCDDATA45_S43C5_SIZE                     equ 0001h
LCDDATA45_S43C5_LENGTH                   equ 0001h
LCDDATA45_S43C5_MASK                     equ 0008h
LCDDATA45_S44C5_POSN                     equ 0004h
LCDDATA45_S44C5_POSITION                 equ 0004h
LCDDATA45_S44C5_SIZE                     equ 0001h
LCDDATA45_S44C5_LENGTH                   equ 0001h
LCDDATA45_S44C5_MASK                     equ 0010h
LCDDATA45_S45C5_POSN                     equ 0005h
LCDDATA45_S45C5_POSITION                 equ 0005h
LCDDATA45_S45C5_SIZE                     equ 0001h
LCDDATA45_S45C5_LENGTH                   equ 0001h
LCDDATA45_S45C5_MASK                     equ 0020h
LCDDATA45_S46C5_POSN                     equ 0006h
LCDDATA45_S46C5_POSITION                 equ 0006h
LCDDATA45_S46C5_SIZE                     equ 0001h
LCDDATA45_S46C5_LENGTH                   equ 0001h
LCDDATA45_S46C5_MASK                     equ 0040h
LCDDATA45_S47C5_POSN                     equ 0007h
LCDDATA45_S47C5_POSITION                 equ 0007h
LCDDATA45_S47C5_SIZE                     equ 0001h
LCDDATA45_S47C5_LENGTH                   equ 0001h
LCDDATA45_S47C5_MASK                     equ 0080h

// Register: LCDDATA46
#define LCDDATA46 LCDDATA46
LCDDATA46                                equ 0EBCh
// bitfield definitions
LCDDATA46_S48C5_POSN                     equ 0000h
LCDDATA46_S48C5_POSITION                 equ 0000h
LCDDATA46_S48C5_SIZE                     equ 0001h
LCDDATA46_S48C5_LENGTH                   equ 0001h
LCDDATA46_S48C5_MASK                     equ 0001h
LCDDATA46_S49C5_POSN                     equ 0001h
LCDDATA46_S49C5_POSITION                 equ 0001h
LCDDATA46_S49C5_SIZE                     equ 0001h
LCDDATA46_S49C5_LENGTH                   equ 0001h
LCDDATA46_S49C5_MASK                     equ 0002h
LCDDATA46_S50C5_POSN                     equ 0002h
LCDDATA46_S50C5_POSITION                 equ 0002h
LCDDATA46_S50C5_SIZE                     equ 0001h
LCDDATA46_S50C5_LENGTH                   equ 0001h
LCDDATA46_S50C5_MASK                     equ 0004h
LCDDATA46_S51C5_POSN                     equ 0003h
LCDDATA46_S51C5_POSITION                 equ 0003h
LCDDATA46_S51C5_SIZE                     equ 0001h
LCDDATA46_S51C5_LENGTH                   equ 0001h
LCDDATA46_S51C5_MASK                     equ 0008h
LCDDATA46_S52C5_POSN                     equ 0004h
LCDDATA46_S52C5_POSITION                 equ 0004h
LCDDATA46_S52C5_SIZE                     equ 0001h
LCDDATA46_S52C5_LENGTH                   equ 0001h
LCDDATA46_S52C5_MASK                     equ 0010h
LCDDATA46_S53C5_POSN                     equ 0005h
LCDDATA46_S53C5_POSITION                 equ 0005h
LCDDATA46_S53C5_SIZE                     equ 0001h
LCDDATA46_S53C5_LENGTH                   equ 0001h
LCDDATA46_S53C5_MASK                     equ 0020h
LCDDATA46_S54C5_POSN                     equ 0006h
LCDDATA46_S54C5_POSITION                 equ 0006h
LCDDATA46_S54C5_SIZE                     equ 0001h
LCDDATA46_S54C5_LENGTH                   equ 0001h
LCDDATA46_S54C5_MASK                     equ 0040h
LCDDATA46_S55C5_POSN                     equ 0007h
LCDDATA46_S55C5_POSITION                 equ 0007h
LCDDATA46_S55C5_SIZE                     equ 0001h
LCDDATA46_S55C5_LENGTH                   equ 0001h
LCDDATA46_S55C5_MASK                     equ 0080h

// Register: LCDDATA47
#define LCDDATA47 LCDDATA47
LCDDATA47                                equ 0EBDh
// bitfield definitions
LCDDATA47_S56C5_POSN                     equ 0000h
LCDDATA47_S56C5_POSITION                 equ 0000h
LCDDATA47_S56C5_SIZE                     equ 0001h
LCDDATA47_S56C5_LENGTH                   equ 0001h
LCDDATA47_S56C5_MASK                     equ 0001h
LCDDATA47_S57C5_POSN                     equ 0001h
LCDDATA47_S57C5_POSITION                 equ 0001h
LCDDATA47_S57C5_SIZE                     equ 0001h
LCDDATA47_S57C5_LENGTH                   equ 0001h
LCDDATA47_S57C5_MASK                     equ 0002h
LCDDATA47_S58C5_POSN                     equ 0002h
LCDDATA47_S58C5_POSITION                 equ 0002h
LCDDATA47_S58C5_SIZE                     equ 0001h
LCDDATA47_S58C5_LENGTH                   equ 0001h
LCDDATA47_S58C5_MASK                     equ 0004h
LCDDATA47_S59C5_POSN                     equ 0003h
LCDDATA47_S59C5_POSITION                 equ 0003h
LCDDATA47_S59C5_SIZE                     equ 0001h
LCDDATA47_S59C5_LENGTH                   equ 0001h
LCDDATA47_S59C5_MASK                     equ 0008h
LCDDATA47_S60C5_POSN                     equ 0004h
LCDDATA47_S60C5_POSITION                 equ 0004h
LCDDATA47_S60C5_SIZE                     equ 0001h
LCDDATA47_S60C5_LENGTH                   equ 0001h
LCDDATA47_S60C5_MASK                     equ 0010h
LCDDATA47_S61C5_POSN                     equ 0005h
LCDDATA47_S61C5_POSITION                 equ 0005h
LCDDATA47_S61C5_SIZE                     equ 0001h
LCDDATA47_S61C5_LENGTH                   equ 0001h
LCDDATA47_S61C5_MASK                     equ 0020h
LCDDATA47_S62C5_POSN                     equ 0006h
LCDDATA47_S62C5_POSITION                 equ 0006h
LCDDATA47_S62C5_SIZE                     equ 0001h
LCDDATA47_S62C5_LENGTH                   equ 0001h
LCDDATA47_S62C5_MASK                     equ 0040h
LCDDATA47_S63C5_POSN                     equ 0007h
LCDDATA47_S63C5_POSITION                 equ 0007h
LCDDATA47_S63C5_SIZE                     equ 0001h
LCDDATA47_S63C5_LENGTH                   equ 0001h
LCDDATA47_S63C5_MASK                     equ 0080h

// Register: LCDDATA48
#define LCDDATA48 LCDDATA48
LCDDATA48                                equ 0EBEh
// bitfield definitions
LCDDATA48_S00C6_POSN                     equ 0000h
LCDDATA48_S00C6_POSITION                 equ 0000h
LCDDATA48_S00C6_SIZE                     equ 0001h
LCDDATA48_S00C6_LENGTH                   equ 0001h
LCDDATA48_S00C6_MASK                     equ 0001h
LCDDATA48_S01C6_POSN                     equ 0001h
LCDDATA48_S01C6_POSITION                 equ 0001h
LCDDATA48_S01C6_SIZE                     equ 0001h
LCDDATA48_S01C6_LENGTH                   equ 0001h
LCDDATA48_S01C6_MASK                     equ 0002h
LCDDATA48_S02C6_POSN                     equ 0002h
LCDDATA48_S02C6_POSITION                 equ 0002h
LCDDATA48_S02C6_SIZE                     equ 0001h
LCDDATA48_S02C6_LENGTH                   equ 0001h
LCDDATA48_S02C6_MASK                     equ 0004h
LCDDATA48_S03C6_POSN                     equ 0003h
LCDDATA48_S03C6_POSITION                 equ 0003h
LCDDATA48_S03C6_SIZE                     equ 0001h
LCDDATA48_S03C6_LENGTH                   equ 0001h
LCDDATA48_S03C6_MASK                     equ 0008h
LCDDATA48_S04C6_POSN                     equ 0004h
LCDDATA48_S04C6_POSITION                 equ 0004h
LCDDATA48_S04C6_SIZE                     equ 0001h
LCDDATA48_S04C6_LENGTH                   equ 0001h
LCDDATA48_S04C6_MASK                     equ 0010h
LCDDATA48_S05C6_POSN                     equ 0005h
LCDDATA48_S05C6_POSITION                 equ 0005h
LCDDATA48_S05C6_SIZE                     equ 0001h
LCDDATA48_S05C6_LENGTH                   equ 0001h
LCDDATA48_S05C6_MASK                     equ 0020h
LCDDATA48_S06C6_POSN                     equ 0006h
LCDDATA48_S06C6_POSITION                 equ 0006h
LCDDATA48_S06C6_SIZE                     equ 0001h
LCDDATA48_S06C6_LENGTH                   equ 0001h
LCDDATA48_S06C6_MASK                     equ 0040h
LCDDATA48_S07C6_POSN                     equ 0007h
LCDDATA48_S07C6_POSITION                 equ 0007h
LCDDATA48_S07C6_SIZE                     equ 0001h
LCDDATA48_S07C6_LENGTH                   equ 0001h
LCDDATA48_S07C6_MASK                     equ 0080h

// Register: LCDDATA49
#define LCDDATA49 LCDDATA49
LCDDATA49                                equ 0EBFh
// bitfield definitions
LCDDATA49_S08C6_POSN                     equ 0000h
LCDDATA49_S08C6_POSITION                 equ 0000h
LCDDATA49_S08C6_SIZE                     equ 0001h
LCDDATA49_S08C6_LENGTH                   equ 0001h
LCDDATA49_S08C6_MASK                     equ 0001h
LCDDATA49_S09C6_POSN                     equ 0001h
LCDDATA49_S09C6_POSITION                 equ 0001h
LCDDATA49_S09C6_SIZE                     equ 0001h
LCDDATA49_S09C6_LENGTH                   equ 0001h
LCDDATA49_S09C6_MASK                     equ 0002h
LCDDATA49_S10C6_POSN                     equ 0002h
LCDDATA49_S10C6_POSITION                 equ 0002h
LCDDATA49_S10C6_SIZE                     equ 0001h
LCDDATA49_S10C6_LENGTH                   equ 0001h
LCDDATA49_S10C6_MASK                     equ 0004h
LCDDATA49_S11C6_POSN                     equ 0003h
LCDDATA49_S11C6_POSITION                 equ 0003h
LCDDATA49_S11C6_SIZE                     equ 0001h
LCDDATA49_S11C6_LENGTH                   equ 0001h
LCDDATA49_S11C6_MASK                     equ 0008h
LCDDATA49_S12C6_POSN                     equ 0004h
LCDDATA49_S12C6_POSITION                 equ 0004h
LCDDATA49_S12C6_SIZE                     equ 0001h
LCDDATA49_S12C6_LENGTH                   equ 0001h
LCDDATA49_S12C6_MASK                     equ 0010h
LCDDATA49_S13C6_POSN                     equ 0005h
LCDDATA49_S13C6_POSITION                 equ 0005h
LCDDATA49_S13C6_SIZE                     equ 0001h
LCDDATA49_S13C6_LENGTH                   equ 0001h
LCDDATA49_S13C6_MASK                     equ 0020h
LCDDATA49_S14C6_POSN                     equ 0006h
LCDDATA49_S14C6_POSITION                 equ 0006h
LCDDATA49_S14C6_SIZE                     equ 0001h
LCDDATA49_S14C6_LENGTH                   equ 0001h
LCDDATA49_S14C6_MASK                     equ 0040h
LCDDATA49_S15C6_POSN                     equ 0007h
LCDDATA49_S15C6_POSITION                 equ 0007h
LCDDATA49_S15C6_SIZE                     equ 0001h
LCDDATA49_S15C6_LENGTH                   equ 0001h
LCDDATA49_S15C6_MASK                     equ 0080h

// Register: LCDDATA50
#define LCDDATA50 LCDDATA50
LCDDATA50                                equ 0EC0h
// bitfield definitions
LCDDATA50_S16C6_POSN                     equ 0000h
LCDDATA50_S16C6_POSITION                 equ 0000h
LCDDATA50_S16C6_SIZE                     equ 0001h
LCDDATA50_S16C6_LENGTH                   equ 0001h
LCDDATA50_S16C6_MASK                     equ 0001h
LCDDATA50_S17C6_POSN                     equ 0001h
LCDDATA50_S17C6_POSITION                 equ 0001h
LCDDATA50_S17C6_SIZE                     equ 0001h
LCDDATA50_S17C6_LENGTH                   equ 0001h
LCDDATA50_S17C6_MASK                     equ 0002h
LCDDATA50_S18C6_POSN                     equ 0002h
LCDDATA50_S18C6_POSITION                 equ 0002h
LCDDATA50_S18C6_SIZE                     equ 0001h
LCDDATA50_S18C6_LENGTH                   equ 0001h
LCDDATA50_S18C6_MASK                     equ 0004h
LCDDATA50_S19C6_POSN                     equ 0003h
LCDDATA50_S19C6_POSITION                 equ 0003h
LCDDATA50_S19C6_SIZE                     equ 0001h
LCDDATA50_S19C6_LENGTH                   equ 0001h
LCDDATA50_S19C6_MASK                     equ 0008h
LCDDATA50_S20C6_POSN                     equ 0004h
LCDDATA50_S20C6_POSITION                 equ 0004h
LCDDATA50_S20C6_SIZE                     equ 0001h
LCDDATA50_S20C6_LENGTH                   equ 0001h
LCDDATA50_S20C6_MASK                     equ 0010h
LCDDATA50_S21C6_POSN                     equ 0005h
LCDDATA50_S21C6_POSITION                 equ 0005h
LCDDATA50_S21C6_SIZE                     equ 0001h
LCDDATA50_S21C6_LENGTH                   equ 0001h
LCDDATA50_S21C6_MASK                     equ 0020h
LCDDATA50_S22C6_POSN                     equ 0006h
LCDDATA50_S22C6_POSITION                 equ 0006h
LCDDATA50_S22C6_SIZE                     equ 0001h
LCDDATA50_S22C6_LENGTH                   equ 0001h
LCDDATA50_S22C6_MASK                     equ 0040h
LCDDATA50_S23C6_POSN                     equ 0007h
LCDDATA50_S23C6_POSITION                 equ 0007h
LCDDATA50_S23C6_SIZE                     equ 0001h
LCDDATA50_S23C6_LENGTH                   equ 0001h
LCDDATA50_S23C6_MASK                     equ 0080h

// Register: LCDDATA51
#define LCDDATA51 LCDDATA51
LCDDATA51                                equ 0EC1h
// bitfield definitions
LCDDATA51_S24C6_POSN                     equ 0000h
LCDDATA51_S24C6_POSITION                 equ 0000h
LCDDATA51_S24C6_SIZE                     equ 0001h
LCDDATA51_S24C6_LENGTH                   equ 0001h
LCDDATA51_S24C6_MASK                     equ 0001h
LCDDATA51_S25C6_POSN                     equ 0001h
LCDDATA51_S25C6_POSITION                 equ 0001h
LCDDATA51_S25C6_SIZE                     equ 0001h
LCDDATA51_S25C6_LENGTH                   equ 0001h
LCDDATA51_S25C6_MASK                     equ 0002h
LCDDATA51_S26C6_POSN                     equ 0002h
LCDDATA51_S26C6_POSITION                 equ 0002h
LCDDATA51_S26C6_SIZE                     equ 0001h
LCDDATA51_S26C6_LENGTH                   equ 0001h
LCDDATA51_S26C6_MASK                     equ 0004h
LCDDATA51_S27C6_POSN                     equ 0003h
LCDDATA51_S27C6_POSITION                 equ 0003h
LCDDATA51_S27C6_SIZE                     equ 0001h
LCDDATA51_S27C6_LENGTH                   equ 0001h
LCDDATA51_S27C6_MASK                     equ 0008h
LCDDATA51_S28C6_POSN                     equ 0004h
LCDDATA51_S28C6_POSITION                 equ 0004h
LCDDATA51_S28C6_SIZE                     equ 0001h
LCDDATA51_S28C6_LENGTH                   equ 0001h
LCDDATA51_S28C6_MASK                     equ 0010h
LCDDATA51_S29C6_POSN                     equ 0005h
LCDDATA51_S29C6_POSITION                 equ 0005h
LCDDATA51_S29C6_SIZE                     equ 0001h
LCDDATA51_S29C6_LENGTH                   equ 0001h
LCDDATA51_S29C6_MASK                     equ 0020h
LCDDATA51_S30C6_POSN                     equ 0006h
LCDDATA51_S30C6_POSITION                 equ 0006h
LCDDATA51_S30C6_SIZE                     equ 0001h
LCDDATA51_S30C6_LENGTH                   equ 0001h
LCDDATA51_S30C6_MASK                     equ 0040h
LCDDATA51_S31C6_POSN                     equ 0007h
LCDDATA51_S31C6_POSITION                 equ 0007h
LCDDATA51_S31C6_SIZE                     equ 0001h
LCDDATA51_S31C6_LENGTH                   equ 0001h
LCDDATA51_S31C6_MASK                     equ 0080h

// Register: LCDDATA52
#define LCDDATA52 LCDDATA52
LCDDATA52                                equ 0EC2h
// bitfield definitions
LCDDATA52_S32C6_POSN                     equ 0000h
LCDDATA52_S32C6_POSITION                 equ 0000h
LCDDATA52_S32C6_SIZE                     equ 0001h
LCDDATA52_S32C6_LENGTH                   equ 0001h
LCDDATA52_S32C6_MASK                     equ 0001h
LCDDATA52_S33C6_POSN                     equ 0001h
LCDDATA52_S33C6_POSITION                 equ 0001h
LCDDATA52_S33C6_SIZE                     equ 0001h
LCDDATA52_S33C6_LENGTH                   equ 0001h
LCDDATA52_S33C6_MASK                     equ 0002h
LCDDATA52_S34C6_POSN                     equ 0002h
LCDDATA52_S34C6_POSITION                 equ 0002h
LCDDATA52_S34C6_SIZE                     equ 0001h
LCDDATA52_S34C6_LENGTH                   equ 0001h
LCDDATA52_S34C6_MASK                     equ 0004h
LCDDATA52_S35C6_POSN                     equ 0003h
LCDDATA52_S35C6_POSITION                 equ 0003h
LCDDATA52_S35C6_SIZE                     equ 0001h
LCDDATA52_S35C6_LENGTH                   equ 0001h
LCDDATA52_S35C6_MASK                     equ 0008h
LCDDATA52_S36C6_POSN                     equ 0004h
LCDDATA52_S36C6_POSITION                 equ 0004h
LCDDATA52_S36C6_SIZE                     equ 0001h
LCDDATA52_S36C6_LENGTH                   equ 0001h
LCDDATA52_S36C6_MASK                     equ 0010h
LCDDATA52_S37C6_POSN                     equ 0005h
LCDDATA52_S37C6_POSITION                 equ 0005h
LCDDATA52_S37C6_SIZE                     equ 0001h
LCDDATA52_S37C6_LENGTH                   equ 0001h
LCDDATA52_S37C6_MASK                     equ 0020h
LCDDATA52_S38C6_POSN                     equ 0006h
LCDDATA52_S38C6_POSITION                 equ 0006h
LCDDATA52_S38C6_SIZE                     equ 0001h
LCDDATA52_S38C6_LENGTH                   equ 0001h
LCDDATA52_S38C6_MASK                     equ 0040h
LCDDATA52_S39C6_POSN                     equ 0007h
LCDDATA52_S39C6_POSITION                 equ 0007h
LCDDATA52_S39C6_SIZE                     equ 0001h
LCDDATA52_S39C6_LENGTH                   equ 0001h
LCDDATA52_S39C6_MASK                     equ 0080h

// Register: LCDDATA53
#define LCDDATA53 LCDDATA53
LCDDATA53                                equ 0EC3h
// bitfield definitions
LCDDATA53_S40C6_POSN                     equ 0000h
LCDDATA53_S40C6_POSITION                 equ 0000h
LCDDATA53_S40C6_SIZE                     equ 0001h
LCDDATA53_S40C6_LENGTH                   equ 0001h
LCDDATA53_S40C6_MASK                     equ 0001h
LCDDATA53_S41C6_POSN                     equ 0001h
LCDDATA53_S41C6_POSITION                 equ 0001h
LCDDATA53_S41C6_SIZE                     equ 0001h
LCDDATA53_S41C6_LENGTH                   equ 0001h
LCDDATA53_S41C6_MASK                     equ 0002h
LCDDATA53_S42C6_POSN                     equ 0002h
LCDDATA53_S42C6_POSITION                 equ 0002h
LCDDATA53_S42C6_SIZE                     equ 0001h
LCDDATA53_S42C6_LENGTH                   equ 0001h
LCDDATA53_S42C6_MASK                     equ 0004h
LCDDATA53_S43C6_POSN                     equ 0003h
LCDDATA53_S43C6_POSITION                 equ 0003h
LCDDATA53_S43C6_SIZE                     equ 0001h
LCDDATA53_S43C6_LENGTH                   equ 0001h
LCDDATA53_S43C6_MASK                     equ 0008h
LCDDATA53_S44C6_POSN                     equ 0004h
LCDDATA53_S44C6_POSITION                 equ 0004h
LCDDATA53_S44C6_SIZE                     equ 0001h
LCDDATA53_S44C6_LENGTH                   equ 0001h
LCDDATA53_S44C6_MASK                     equ 0010h
LCDDATA53_S45C6_POSN                     equ 0005h
LCDDATA53_S45C6_POSITION                 equ 0005h
LCDDATA53_S45C6_SIZE                     equ 0001h
LCDDATA53_S45C6_LENGTH                   equ 0001h
LCDDATA53_S45C6_MASK                     equ 0020h
LCDDATA53_S46C6_POSN                     equ 0006h
LCDDATA53_S46C6_POSITION                 equ 0006h
LCDDATA53_S46C6_SIZE                     equ 0001h
LCDDATA53_S46C6_LENGTH                   equ 0001h
LCDDATA53_S46C6_MASK                     equ 0040h
LCDDATA53_S47C6_POSN                     equ 0007h
LCDDATA53_S47C6_POSITION                 equ 0007h
LCDDATA53_S47C6_SIZE                     equ 0001h
LCDDATA53_S47C6_LENGTH                   equ 0001h
LCDDATA53_S47C6_MASK                     equ 0080h

// Register: LCDDATA54
#define LCDDATA54 LCDDATA54
LCDDATA54                                equ 0EC4h
// bitfield definitions
LCDDATA54_S48C6_POSN                     equ 0000h
LCDDATA54_S48C6_POSITION                 equ 0000h
LCDDATA54_S48C6_SIZE                     equ 0001h
LCDDATA54_S48C6_LENGTH                   equ 0001h
LCDDATA54_S48C6_MASK                     equ 0001h
LCDDATA54_S49C6_POSN                     equ 0001h
LCDDATA54_S49C6_POSITION                 equ 0001h
LCDDATA54_S49C6_SIZE                     equ 0001h
LCDDATA54_S49C6_LENGTH                   equ 0001h
LCDDATA54_S49C6_MASK                     equ 0002h
LCDDATA54_S50C6_POSN                     equ 0002h
LCDDATA54_S50C6_POSITION                 equ 0002h
LCDDATA54_S50C6_SIZE                     equ 0001h
LCDDATA54_S50C6_LENGTH                   equ 0001h
LCDDATA54_S50C6_MASK                     equ 0004h
LCDDATA54_S51C6_POSN                     equ 0003h
LCDDATA54_S51C6_POSITION                 equ 0003h
LCDDATA54_S51C6_SIZE                     equ 0001h
LCDDATA54_S51C6_LENGTH                   equ 0001h
LCDDATA54_S51C6_MASK                     equ 0008h
LCDDATA54_S52C6_POSN                     equ 0004h
LCDDATA54_S52C6_POSITION                 equ 0004h
LCDDATA54_S52C6_SIZE                     equ 0001h
LCDDATA54_S52C6_LENGTH                   equ 0001h
LCDDATA54_S52C6_MASK                     equ 0010h
LCDDATA54_S53C6_POSN                     equ 0005h
LCDDATA54_S53C6_POSITION                 equ 0005h
LCDDATA54_S53C6_SIZE                     equ 0001h
LCDDATA54_S53C6_LENGTH                   equ 0001h
LCDDATA54_S53C6_MASK                     equ 0020h
LCDDATA54_S54C6_POSN                     equ 0006h
LCDDATA54_S54C6_POSITION                 equ 0006h
LCDDATA54_S54C6_SIZE                     equ 0001h
LCDDATA54_S54C6_LENGTH                   equ 0001h
LCDDATA54_S54C6_MASK                     equ 0040h
LCDDATA54_S55C6_POSN                     equ 0007h
LCDDATA54_S55C6_POSITION                 equ 0007h
LCDDATA54_S55C6_SIZE                     equ 0001h
LCDDATA54_S55C6_LENGTH                   equ 0001h
LCDDATA54_S55C6_MASK                     equ 0080h

// Register: LCDDATA55
#define LCDDATA55 LCDDATA55
LCDDATA55                                equ 0EC5h
// bitfield definitions
LCDDATA55_S56C6_POSN                     equ 0000h
LCDDATA55_S56C6_POSITION                 equ 0000h
LCDDATA55_S56C6_SIZE                     equ 0001h
LCDDATA55_S56C6_LENGTH                   equ 0001h
LCDDATA55_S56C6_MASK                     equ 0001h
LCDDATA55_S57C6_POSN                     equ 0001h
LCDDATA55_S57C6_POSITION                 equ 0001h
LCDDATA55_S57C6_SIZE                     equ 0001h
LCDDATA55_S57C6_LENGTH                   equ 0001h
LCDDATA55_S57C6_MASK                     equ 0002h
LCDDATA55_S58C6_POSN                     equ 0002h
LCDDATA55_S58C6_POSITION                 equ 0002h
LCDDATA55_S58C6_SIZE                     equ 0001h
LCDDATA55_S58C6_LENGTH                   equ 0001h
LCDDATA55_S58C6_MASK                     equ 0004h
LCDDATA55_S59C6_POSN                     equ 0003h
LCDDATA55_S59C6_POSITION                 equ 0003h
LCDDATA55_S59C6_SIZE                     equ 0001h
LCDDATA55_S59C6_LENGTH                   equ 0001h
LCDDATA55_S59C6_MASK                     equ 0008h
LCDDATA55_S60C6_POSN                     equ 0004h
LCDDATA55_S60C6_POSITION                 equ 0004h
LCDDATA55_S60C6_SIZE                     equ 0001h
LCDDATA55_S60C6_LENGTH                   equ 0001h
LCDDATA55_S60C6_MASK                     equ 0010h
LCDDATA55_S61C6_POSN                     equ 0005h
LCDDATA55_S61C6_POSITION                 equ 0005h
LCDDATA55_S61C6_SIZE                     equ 0001h
LCDDATA55_S61C6_LENGTH                   equ 0001h
LCDDATA55_S61C6_MASK                     equ 0020h
LCDDATA55_S62C6_POSN                     equ 0006h
LCDDATA55_S62C6_POSITION                 equ 0006h
LCDDATA55_S62C6_SIZE                     equ 0001h
LCDDATA55_S62C6_LENGTH                   equ 0001h
LCDDATA55_S62C6_MASK                     equ 0040h
LCDDATA55_S63C6_POSN                     equ 0007h
LCDDATA55_S63C6_POSITION                 equ 0007h
LCDDATA55_S63C6_SIZE                     equ 0001h
LCDDATA55_S63C6_LENGTH                   equ 0001h
LCDDATA55_S63C6_MASK                     equ 0080h

// Register: LCDDATA56
#define LCDDATA56 LCDDATA56
LCDDATA56                                equ 0EC6h
// bitfield definitions
LCDDATA56_S00C7_POSN                     equ 0000h
LCDDATA56_S00C7_POSITION                 equ 0000h
LCDDATA56_S00C7_SIZE                     equ 0001h
LCDDATA56_S00C7_LENGTH                   equ 0001h
LCDDATA56_S00C7_MASK                     equ 0001h
LCDDATA56_S01C7_POSN                     equ 0001h
LCDDATA56_S01C7_POSITION                 equ 0001h
LCDDATA56_S01C7_SIZE                     equ 0001h
LCDDATA56_S01C7_LENGTH                   equ 0001h
LCDDATA56_S01C7_MASK                     equ 0002h
LCDDATA56_S02C7_POSN                     equ 0002h
LCDDATA56_S02C7_POSITION                 equ 0002h
LCDDATA56_S02C7_SIZE                     equ 0001h
LCDDATA56_S02C7_LENGTH                   equ 0001h
LCDDATA56_S02C7_MASK                     equ 0004h
LCDDATA56_S03C7_POSN                     equ 0003h
LCDDATA56_S03C7_POSITION                 equ 0003h
LCDDATA56_S03C7_SIZE                     equ 0001h
LCDDATA56_S03C7_LENGTH                   equ 0001h
LCDDATA56_S03C7_MASK                     equ 0008h
LCDDATA56_S04C7_POSN                     equ 0004h
LCDDATA56_S04C7_POSITION                 equ 0004h
LCDDATA56_S04C7_SIZE                     equ 0001h
LCDDATA56_S04C7_LENGTH                   equ 0001h
LCDDATA56_S04C7_MASK                     equ 0010h
LCDDATA56_S05C7_POSN                     equ 0005h
LCDDATA56_S05C7_POSITION                 equ 0005h
LCDDATA56_S05C7_SIZE                     equ 0001h
LCDDATA56_S05C7_LENGTH                   equ 0001h
LCDDATA56_S05C7_MASK                     equ 0020h
LCDDATA56_S06C7_POSN                     equ 0006h
LCDDATA56_S06C7_POSITION                 equ 0006h
LCDDATA56_S06C7_SIZE                     equ 0001h
LCDDATA56_S06C7_LENGTH                   equ 0001h
LCDDATA56_S06C7_MASK                     equ 0040h
LCDDATA56_S07C7_POSN                     equ 0007h
LCDDATA56_S07C7_POSITION                 equ 0007h
LCDDATA56_S07C7_SIZE                     equ 0001h
LCDDATA56_S07C7_LENGTH                   equ 0001h
LCDDATA56_S07C7_MASK                     equ 0080h

// Register: LCDDATA57
#define LCDDATA57 LCDDATA57
LCDDATA57                                equ 0EC7h
// bitfield definitions
LCDDATA57_S08C7_POSN                     equ 0000h
LCDDATA57_S08C7_POSITION                 equ 0000h
LCDDATA57_S08C7_SIZE                     equ 0001h
LCDDATA57_S08C7_LENGTH                   equ 0001h
LCDDATA57_S08C7_MASK                     equ 0001h
LCDDATA57_S09C7_POSN                     equ 0001h
LCDDATA57_S09C7_POSITION                 equ 0001h
LCDDATA57_S09C7_SIZE                     equ 0001h
LCDDATA57_S09C7_LENGTH                   equ 0001h
LCDDATA57_S09C7_MASK                     equ 0002h
LCDDATA57_S10C7_POSN                     equ 0002h
LCDDATA57_S10C7_POSITION                 equ 0002h
LCDDATA57_S10C7_SIZE                     equ 0001h
LCDDATA57_S10C7_LENGTH                   equ 0001h
LCDDATA57_S10C7_MASK                     equ 0004h
LCDDATA57_S11C7_POSN                     equ 0003h
LCDDATA57_S11C7_POSITION                 equ 0003h
LCDDATA57_S11C7_SIZE                     equ 0001h
LCDDATA57_S11C7_LENGTH                   equ 0001h
LCDDATA57_S11C7_MASK                     equ 0008h
LCDDATA57_S12C7_POSN                     equ 0004h
LCDDATA57_S12C7_POSITION                 equ 0004h
LCDDATA57_S12C7_SIZE                     equ 0001h
LCDDATA57_S12C7_LENGTH                   equ 0001h
LCDDATA57_S12C7_MASK                     equ 0010h
LCDDATA57_S13C7_POSN                     equ 0005h
LCDDATA57_S13C7_POSITION                 equ 0005h
LCDDATA57_S13C7_SIZE                     equ 0001h
LCDDATA57_S13C7_LENGTH                   equ 0001h
LCDDATA57_S13C7_MASK                     equ 0020h
LCDDATA57_S14C7_POSN                     equ 0006h
LCDDATA57_S14C7_POSITION                 equ 0006h
LCDDATA57_S14C7_SIZE                     equ 0001h
LCDDATA57_S14C7_LENGTH                   equ 0001h
LCDDATA57_S14C7_MASK                     equ 0040h
LCDDATA57_S15C7_POSN                     equ 0007h
LCDDATA57_S15C7_POSITION                 equ 0007h
LCDDATA57_S15C7_SIZE                     equ 0001h
LCDDATA57_S15C7_LENGTH                   equ 0001h
LCDDATA57_S15C7_MASK                     equ 0080h

// Register: LCDDATA58
#define LCDDATA58 LCDDATA58
LCDDATA58                                equ 0EC8h
// bitfield definitions
LCDDATA58_S16C7_POSN                     equ 0000h
LCDDATA58_S16C7_POSITION                 equ 0000h
LCDDATA58_S16C7_SIZE                     equ 0001h
LCDDATA58_S16C7_LENGTH                   equ 0001h
LCDDATA58_S16C7_MASK                     equ 0001h
LCDDATA58_S17C7_POSN                     equ 0001h
LCDDATA58_S17C7_POSITION                 equ 0001h
LCDDATA58_S17C7_SIZE                     equ 0001h
LCDDATA58_S17C7_LENGTH                   equ 0001h
LCDDATA58_S17C7_MASK                     equ 0002h
LCDDATA58_S18C7_POSN                     equ 0002h
LCDDATA58_S18C7_POSITION                 equ 0002h
LCDDATA58_S18C7_SIZE                     equ 0001h
LCDDATA58_S18C7_LENGTH                   equ 0001h
LCDDATA58_S18C7_MASK                     equ 0004h
LCDDATA58_S19C7_POSN                     equ 0003h
LCDDATA58_S19C7_POSITION                 equ 0003h
LCDDATA58_S19C7_SIZE                     equ 0001h
LCDDATA58_S19C7_LENGTH                   equ 0001h
LCDDATA58_S19C7_MASK                     equ 0008h
LCDDATA58_S20C7_POSN                     equ 0004h
LCDDATA58_S20C7_POSITION                 equ 0004h
LCDDATA58_S20C7_SIZE                     equ 0001h
LCDDATA58_S20C7_LENGTH                   equ 0001h
LCDDATA58_S20C7_MASK                     equ 0010h
LCDDATA58_S21C7_POSN                     equ 0005h
LCDDATA58_S21C7_POSITION                 equ 0005h
LCDDATA58_S21C7_SIZE                     equ 0001h
LCDDATA58_S21C7_LENGTH                   equ 0001h
LCDDATA58_S21C7_MASK                     equ 0020h
LCDDATA58_S22C7_POSN                     equ 0006h
LCDDATA58_S22C7_POSITION                 equ 0006h
LCDDATA58_S22C7_SIZE                     equ 0001h
LCDDATA58_S22C7_LENGTH                   equ 0001h
LCDDATA58_S22C7_MASK                     equ 0040h
LCDDATA58_S23C7_POSN                     equ 0007h
LCDDATA58_S23C7_POSITION                 equ 0007h
LCDDATA58_S23C7_SIZE                     equ 0001h
LCDDATA58_S23C7_LENGTH                   equ 0001h
LCDDATA58_S23C7_MASK                     equ 0080h

// Register: LCDDATA59
#define LCDDATA59 LCDDATA59
LCDDATA59                                equ 0EC9h
// bitfield definitions
LCDDATA59_S24C7_POSN                     equ 0000h
LCDDATA59_S24C7_POSITION                 equ 0000h
LCDDATA59_S24C7_SIZE                     equ 0001h
LCDDATA59_S24C7_LENGTH                   equ 0001h
LCDDATA59_S24C7_MASK                     equ 0001h
LCDDATA59_S25C7_POSN                     equ 0001h
LCDDATA59_S25C7_POSITION                 equ 0001h
LCDDATA59_S25C7_SIZE                     equ 0001h
LCDDATA59_S25C7_LENGTH                   equ 0001h
LCDDATA59_S25C7_MASK                     equ 0002h
LCDDATA59_S26C7_POSN                     equ 0002h
LCDDATA59_S26C7_POSITION                 equ 0002h
LCDDATA59_S26C7_SIZE                     equ 0001h
LCDDATA59_S26C7_LENGTH                   equ 0001h
LCDDATA59_S26C7_MASK                     equ 0004h
LCDDATA59_S27C7_POSN                     equ 0003h
LCDDATA59_S27C7_POSITION                 equ 0003h
LCDDATA59_S27C7_SIZE                     equ 0001h
LCDDATA59_S27C7_LENGTH                   equ 0001h
LCDDATA59_S27C7_MASK                     equ 0008h
LCDDATA59_S28C7_POSN                     equ 0004h
LCDDATA59_S28C7_POSITION                 equ 0004h
LCDDATA59_S28C7_SIZE                     equ 0001h
LCDDATA59_S28C7_LENGTH                   equ 0001h
LCDDATA59_S28C7_MASK                     equ 0010h
LCDDATA59_S29C7_POSN                     equ 0005h
LCDDATA59_S29C7_POSITION                 equ 0005h
LCDDATA59_S29C7_SIZE                     equ 0001h
LCDDATA59_S29C7_LENGTH                   equ 0001h
LCDDATA59_S29C7_MASK                     equ 0020h
LCDDATA59_S30C7_POSN                     equ 0006h
LCDDATA59_S30C7_POSITION                 equ 0006h
LCDDATA59_S30C7_SIZE                     equ 0001h
LCDDATA59_S30C7_LENGTH                   equ 0001h
LCDDATA59_S30C7_MASK                     equ 0040h
LCDDATA59_S31C7_POSN                     equ 0007h
LCDDATA59_S31C7_POSITION                 equ 0007h
LCDDATA59_S31C7_SIZE                     equ 0001h
LCDDATA59_S31C7_LENGTH                   equ 0001h
LCDDATA59_S31C7_MASK                     equ 0080h

// Register: LCDDATA60
#define LCDDATA60 LCDDATA60
LCDDATA60                                equ 0ECAh
// bitfield definitions
LCDDATA60_S32C7_POSN                     equ 0000h
LCDDATA60_S32C7_POSITION                 equ 0000h
LCDDATA60_S32C7_SIZE                     equ 0001h
LCDDATA60_S32C7_LENGTH                   equ 0001h
LCDDATA60_S32C7_MASK                     equ 0001h
LCDDATA60_S33C7_POSN                     equ 0001h
LCDDATA60_S33C7_POSITION                 equ 0001h
LCDDATA60_S33C7_SIZE                     equ 0001h
LCDDATA60_S33C7_LENGTH                   equ 0001h
LCDDATA60_S33C7_MASK                     equ 0002h
LCDDATA60_S34C7_POSN                     equ 0002h
LCDDATA60_S34C7_POSITION                 equ 0002h
LCDDATA60_S34C7_SIZE                     equ 0001h
LCDDATA60_S34C7_LENGTH                   equ 0001h
LCDDATA60_S34C7_MASK                     equ 0004h
LCDDATA60_S35C7_POSN                     equ 0003h
LCDDATA60_S35C7_POSITION                 equ 0003h
LCDDATA60_S35C7_SIZE                     equ 0001h
LCDDATA60_S35C7_LENGTH                   equ 0001h
LCDDATA60_S35C7_MASK                     equ 0008h
LCDDATA60_S36C7_POSN                     equ 0004h
LCDDATA60_S36C7_POSITION                 equ 0004h
LCDDATA60_S36C7_SIZE                     equ 0001h
LCDDATA60_S36C7_LENGTH                   equ 0001h
LCDDATA60_S36C7_MASK                     equ 0010h
LCDDATA60_S37C7_POSN                     equ 0005h
LCDDATA60_S37C7_POSITION                 equ 0005h
LCDDATA60_S37C7_SIZE                     equ 0001h
LCDDATA60_S37C7_LENGTH                   equ 0001h
LCDDATA60_S37C7_MASK                     equ 0020h
LCDDATA60_S38C7_POSN                     equ 0006h
LCDDATA60_S38C7_POSITION                 equ 0006h
LCDDATA60_S38C7_SIZE                     equ 0001h
LCDDATA60_S38C7_LENGTH                   equ 0001h
LCDDATA60_S38C7_MASK                     equ 0040h
LCDDATA60_S39C7_POSN                     equ 0007h
LCDDATA60_S39C7_POSITION                 equ 0007h
LCDDATA60_S39C7_SIZE                     equ 0001h
LCDDATA60_S39C7_LENGTH                   equ 0001h
LCDDATA60_S39C7_MASK                     equ 0080h

// Register: LCDDATA61
#define LCDDATA61 LCDDATA61
LCDDATA61                                equ 0ECBh
// bitfield definitions
LCDDATA61_S40C7_POSN                     equ 0000h
LCDDATA61_S40C7_POSITION                 equ 0000h
LCDDATA61_S40C7_SIZE                     equ 0001h
LCDDATA61_S40C7_LENGTH                   equ 0001h
LCDDATA61_S40C7_MASK                     equ 0001h
LCDDATA61_S41C7_POSN                     equ 0001h
LCDDATA61_S41C7_POSITION                 equ 0001h
LCDDATA61_S41C7_SIZE                     equ 0001h
LCDDATA61_S41C7_LENGTH                   equ 0001h
LCDDATA61_S41C7_MASK                     equ 0002h
LCDDATA61_S42C7_POSN                     equ 0002h
LCDDATA61_S42C7_POSITION                 equ 0002h
LCDDATA61_S42C7_SIZE                     equ 0001h
LCDDATA61_S42C7_LENGTH                   equ 0001h
LCDDATA61_S42C7_MASK                     equ 0004h
LCDDATA61_S43C7_POSN                     equ 0003h
LCDDATA61_S43C7_POSITION                 equ 0003h
LCDDATA61_S43C7_SIZE                     equ 0001h
LCDDATA61_S43C7_LENGTH                   equ 0001h
LCDDATA61_S43C7_MASK                     equ 0008h
LCDDATA61_S44C7_POSN                     equ 0004h
LCDDATA61_S44C7_POSITION                 equ 0004h
LCDDATA61_S44C7_SIZE                     equ 0001h
LCDDATA61_S44C7_LENGTH                   equ 0001h
LCDDATA61_S44C7_MASK                     equ 0010h
LCDDATA61_S45C7_POSN                     equ 0005h
LCDDATA61_S45C7_POSITION                 equ 0005h
LCDDATA61_S45C7_SIZE                     equ 0001h
LCDDATA61_S45C7_LENGTH                   equ 0001h
LCDDATA61_S45C7_MASK                     equ 0020h
LCDDATA61_S46C7_POSN                     equ 0006h
LCDDATA61_S46C7_POSITION                 equ 0006h
LCDDATA61_S46C7_SIZE                     equ 0001h
LCDDATA61_S46C7_LENGTH                   equ 0001h
LCDDATA61_S46C7_MASK                     equ 0040h
LCDDATA61_S47C7_POSN                     equ 0007h
LCDDATA61_S47C7_POSITION                 equ 0007h
LCDDATA61_S47C7_SIZE                     equ 0001h
LCDDATA61_S47C7_LENGTH                   equ 0001h
LCDDATA61_S47C7_MASK                     equ 0080h

// Register: LCDDATA62
#define LCDDATA62 LCDDATA62
LCDDATA62                                equ 0ECCh
// bitfield definitions
LCDDATA62_S48C7_POSN                     equ 0000h
LCDDATA62_S48C7_POSITION                 equ 0000h
LCDDATA62_S48C7_SIZE                     equ 0001h
LCDDATA62_S48C7_LENGTH                   equ 0001h
LCDDATA62_S48C7_MASK                     equ 0001h
LCDDATA62_S49C7_POSN                     equ 0001h
LCDDATA62_S49C7_POSITION                 equ 0001h
LCDDATA62_S49C7_SIZE                     equ 0001h
LCDDATA62_S49C7_LENGTH                   equ 0001h
LCDDATA62_S49C7_MASK                     equ 0002h
LCDDATA62_S50C7_POSN                     equ 0002h
LCDDATA62_S50C7_POSITION                 equ 0002h
LCDDATA62_S50C7_SIZE                     equ 0001h
LCDDATA62_S50C7_LENGTH                   equ 0001h
LCDDATA62_S50C7_MASK                     equ 0004h
LCDDATA62_S51C7_POSN                     equ 0003h
LCDDATA62_S51C7_POSITION                 equ 0003h
LCDDATA62_S51C7_SIZE                     equ 0001h
LCDDATA62_S51C7_LENGTH                   equ 0001h
LCDDATA62_S51C7_MASK                     equ 0008h
LCDDATA62_S52C7_POSN                     equ 0004h
LCDDATA62_S52C7_POSITION                 equ 0004h
LCDDATA62_S52C7_SIZE                     equ 0001h
LCDDATA62_S52C7_LENGTH                   equ 0001h
LCDDATA62_S52C7_MASK                     equ 0010h
LCDDATA62_S53C7_POSN                     equ 0005h
LCDDATA62_S53C7_POSITION                 equ 0005h
LCDDATA62_S53C7_SIZE                     equ 0001h
LCDDATA62_S53C7_LENGTH                   equ 0001h
LCDDATA62_S53C7_MASK                     equ 0020h
LCDDATA62_S54C7_POSN                     equ 0006h
LCDDATA62_S54C7_POSITION                 equ 0006h
LCDDATA62_S54C7_SIZE                     equ 0001h
LCDDATA62_S54C7_LENGTH                   equ 0001h
LCDDATA62_S54C7_MASK                     equ 0040h
LCDDATA62_S55C7_POSN                     equ 0007h
LCDDATA62_S55C7_POSITION                 equ 0007h
LCDDATA62_S55C7_SIZE                     equ 0001h
LCDDATA62_S55C7_LENGTH                   equ 0001h
LCDDATA62_S55C7_MASK                     equ 0080h

// Register: LCDDATA63
#define LCDDATA63 LCDDATA63
LCDDATA63                                equ 0ECDh
// bitfield definitions
LCDDATA63_S56C7_POSN                     equ 0000h
LCDDATA63_S56C7_POSITION                 equ 0000h
LCDDATA63_S56C7_SIZE                     equ 0001h
LCDDATA63_S56C7_LENGTH                   equ 0001h
LCDDATA63_S56C7_MASK                     equ 0001h
LCDDATA63_S57C7_POSN                     equ 0001h
LCDDATA63_S57C7_POSITION                 equ 0001h
LCDDATA63_S57C7_SIZE                     equ 0001h
LCDDATA63_S57C7_LENGTH                   equ 0001h
LCDDATA63_S57C7_MASK                     equ 0002h
LCDDATA63_S58C7_POSN                     equ 0002h
LCDDATA63_S58C7_POSITION                 equ 0002h
LCDDATA63_S58C7_SIZE                     equ 0001h
LCDDATA63_S58C7_LENGTH                   equ 0001h
LCDDATA63_S58C7_MASK                     equ 0004h
LCDDATA63_S59C7_POSN                     equ 0003h
LCDDATA63_S59C7_POSITION                 equ 0003h
LCDDATA63_S59C7_SIZE                     equ 0001h
LCDDATA63_S59C7_LENGTH                   equ 0001h
LCDDATA63_S59C7_MASK                     equ 0008h
LCDDATA63_S60C7_POSN                     equ 0004h
LCDDATA63_S60C7_POSITION                 equ 0004h
LCDDATA63_S60C7_SIZE                     equ 0001h
LCDDATA63_S60C7_LENGTH                   equ 0001h
LCDDATA63_S60C7_MASK                     equ 0010h
LCDDATA63_S61C7_POSN                     equ 0005h
LCDDATA63_S61C7_POSITION                 equ 0005h
LCDDATA63_S61C7_SIZE                     equ 0001h
LCDDATA63_S61C7_LENGTH                   equ 0001h
LCDDATA63_S61C7_MASK                     equ 0020h
LCDDATA63_S62C7_POSN                     equ 0006h
LCDDATA63_S62C7_POSITION                 equ 0006h
LCDDATA63_S62C7_SIZE                     equ 0001h
LCDDATA63_S62C7_LENGTH                   equ 0001h
LCDDATA63_S62C7_MASK                     equ 0040h
LCDDATA63_S63C7_POSN                     equ 0007h
LCDDATA63_S63C7_POSITION                 equ 0007h
LCDDATA63_S63C7_SIZE                     equ 0001h
LCDDATA63_S63C7_LENGTH                   equ 0001h
LCDDATA63_S63C7_MASK                     equ 0080h

// Register: LCDSE0
#define LCDSE0 LCDSE0
LCDSE0                                   equ 0ECEh
// bitfield definitions
LCDSE0_SE00_POSN                         equ 0000h
LCDSE0_SE00_POSITION                     equ 0000h
LCDSE0_SE00_SIZE                         equ 0001h
LCDSE0_SE00_LENGTH                       equ 0001h
LCDSE0_SE00_MASK                         equ 0001h
LCDSE0_SE01_POSN                         equ 0001h
LCDSE0_SE01_POSITION                     equ 0001h
LCDSE0_SE01_SIZE                         equ 0001h
LCDSE0_SE01_LENGTH                       equ 0001h
LCDSE0_SE01_MASK                         equ 0002h
LCDSE0_SE02_POSN                         equ 0002h
LCDSE0_SE02_POSITION                     equ 0002h
LCDSE0_SE02_SIZE                         equ 0001h
LCDSE0_SE02_LENGTH                       equ 0001h
LCDSE0_SE02_MASK                         equ 0004h
LCDSE0_SE03_POSN                         equ 0003h
LCDSE0_SE03_POSITION                     equ 0003h
LCDSE0_SE03_SIZE                         equ 0001h
LCDSE0_SE03_LENGTH                       equ 0001h
LCDSE0_SE03_MASK                         equ 0008h
LCDSE0_SE04_POSN                         equ 0004h
LCDSE0_SE04_POSITION                     equ 0004h
LCDSE0_SE04_SIZE                         equ 0001h
LCDSE0_SE04_LENGTH                       equ 0001h
LCDSE0_SE04_MASK                         equ 0010h
LCDSE0_SE05_POSN                         equ 0005h
LCDSE0_SE05_POSITION                     equ 0005h
LCDSE0_SE05_SIZE                         equ 0001h
LCDSE0_SE05_LENGTH                       equ 0001h
LCDSE0_SE05_MASK                         equ 0020h
LCDSE0_SE06_POSN                         equ 0006h
LCDSE0_SE06_POSITION                     equ 0006h
LCDSE0_SE06_SIZE                         equ 0001h
LCDSE0_SE06_LENGTH                       equ 0001h
LCDSE0_SE06_MASK                         equ 0040h
LCDSE0_SE07_POSN                         equ 0007h
LCDSE0_SE07_POSITION                     equ 0007h
LCDSE0_SE07_SIZE                         equ 0001h
LCDSE0_SE07_LENGTH                       equ 0001h
LCDSE0_SE07_MASK                         equ 0080h

// Register: LCDSE1
#define LCDSE1 LCDSE1
LCDSE1                                   equ 0ECFh
// bitfield definitions
LCDSE1_SE08_POSN                         equ 0000h
LCDSE1_SE08_POSITION                     equ 0000h
LCDSE1_SE08_SIZE                         equ 0001h
LCDSE1_SE08_LENGTH                       equ 0001h
LCDSE1_SE08_MASK                         equ 0001h
LCDSE1_SE09_POSN                         equ 0001h
LCDSE1_SE09_POSITION                     equ 0001h
LCDSE1_SE09_SIZE                         equ 0001h
LCDSE1_SE09_LENGTH                       equ 0001h
LCDSE1_SE09_MASK                         equ 0002h
LCDSE1_SE10_POSN                         equ 0002h
LCDSE1_SE10_POSITION                     equ 0002h
LCDSE1_SE10_SIZE                         equ 0001h
LCDSE1_SE10_LENGTH                       equ 0001h
LCDSE1_SE10_MASK                         equ 0004h
LCDSE1_SE11_POSN                         equ 0003h
LCDSE1_SE11_POSITION                     equ 0003h
LCDSE1_SE11_SIZE                         equ 0001h
LCDSE1_SE11_LENGTH                       equ 0001h
LCDSE1_SE11_MASK                         equ 0008h
LCDSE1_SE12_POSN                         equ 0004h
LCDSE1_SE12_POSITION                     equ 0004h
LCDSE1_SE12_SIZE                         equ 0001h
LCDSE1_SE12_LENGTH                       equ 0001h
LCDSE1_SE12_MASK                         equ 0010h
LCDSE1_SE13_POSN                         equ 0005h
LCDSE1_SE13_POSITION                     equ 0005h
LCDSE1_SE13_SIZE                         equ 0001h
LCDSE1_SE13_LENGTH                       equ 0001h
LCDSE1_SE13_MASK                         equ 0020h
LCDSE1_SE14_POSN                         equ 0006h
LCDSE1_SE14_POSITION                     equ 0006h
LCDSE1_SE14_SIZE                         equ 0001h
LCDSE1_SE14_LENGTH                       equ 0001h
LCDSE1_SE14_MASK                         equ 0040h
LCDSE1_SE15_POSN                         equ 0007h
LCDSE1_SE15_POSITION                     equ 0007h
LCDSE1_SE15_SIZE                         equ 0001h
LCDSE1_SE15_LENGTH                       equ 0001h
LCDSE1_SE15_MASK                         equ 0080h

// Register: LCDSE2
#define LCDSE2 LCDSE2
LCDSE2                                   equ 0ED0h
// bitfield definitions
LCDSE2_SE16_POSN                         equ 0000h
LCDSE2_SE16_POSITION                     equ 0000h
LCDSE2_SE16_SIZE                         equ 0001h
LCDSE2_SE16_LENGTH                       equ 0001h
LCDSE2_SE16_MASK                         equ 0001h
LCDSE2_SE17_POSN                         equ 0001h
LCDSE2_SE17_POSITION                     equ 0001h
LCDSE2_SE17_SIZE                         equ 0001h
LCDSE2_SE17_LENGTH                       equ 0001h
LCDSE2_SE17_MASK                         equ 0002h
LCDSE2_SE18_POSN                         equ 0002h
LCDSE2_SE18_POSITION                     equ 0002h
LCDSE2_SE18_SIZE                         equ 0001h
LCDSE2_SE18_LENGTH                       equ 0001h
LCDSE2_SE18_MASK                         equ 0004h
LCDSE2_SE19_POSN                         equ 0003h
LCDSE2_SE19_POSITION                     equ 0003h
LCDSE2_SE19_SIZE                         equ 0001h
LCDSE2_SE19_LENGTH                       equ 0001h
LCDSE2_SE19_MASK                         equ 0008h
LCDSE2_SE20_POSN                         equ 0004h
LCDSE2_SE20_POSITION                     equ 0004h
LCDSE2_SE20_SIZE                         equ 0001h
LCDSE2_SE20_LENGTH                       equ 0001h
LCDSE2_SE20_MASK                         equ 0010h
LCDSE2_SE21_POSN                         equ 0005h
LCDSE2_SE21_POSITION                     equ 0005h
LCDSE2_SE21_SIZE                         equ 0001h
LCDSE2_SE21_LENGTH                       equ 0001h
LCDSE2_SE21_MASK                         equ 0020h
LCDSE2_SE22_POSN                         equ 0006h
LCDSE2_SE22_POSITION                     equ 0006h
LCDSE2_SE22_SIZE                         equ 0001h
LCDSE2_SE22_LENGTH                       equ 0001h
LCDSE2_SE22_MASK                         equ 0040h
LCDSE2_SE23_POSN                         equ 0007h
LCDSE2_SE23_POSITION                     equ 0007h
LCDSE2_SE23_SIZE                         equ 0001h
LCDSE2_SE23_LENGTH                       equ 0001h
LCDSE2_SE23_MASK                         equ 0080h

// Register: LCDSE3
#define LCDSE3 LCDSE3
LCDSE3                                   equ 0ED1h
// bitfield definitions
LCDSE3_SE24_POSN                         equ 0000h
LCDSE3_SE24_POSITION                     equ 0000h
LCDSE3_SE24_SIZE                         equ 0001h
LCDSE3_SE24_LENGTH                       equ 0001h
LCDSE3_SE24_MASK                         equ 0001h
LCDSE3_SE25_POSN                         equ 0001h
LCDSE3_SE25_POSITION                     equ 0001h
LCDSE3_SE25_SIZE                         equ 0001h
LCDSE3_SE25_LENGTH                       equ 0001h
LCDSE3_SE25_MASK                         equ 0002h
LCDSE3_SE26_POSN                         equ 0002h
LCDSE3_SE26_POSITION                     equ 0002h
LCDSE3_SE26_SIZE                         equ 0001h
LCDSE3_SE26_LENGTH                       equ 0001h
LCDSE3_SE26_MASK                         equ 0004h
LCDSE3_SE27_POSN                         equ 0003h
LCDSE3_SE27_POSITION                     equ 0003h
LCDSE3_SE27_SIZE                         equ 0001h
LCDSE3_SE27_LENGTH                       equ 0001h
LCDSE3_SE27_MASK                         equ 0008h
LCDSE3_SE28_POSN                         equ 0004h
LCDSE3_SE28_POSITION                     equ 0004h
LCDSE3_SE28_SIZE                         equ 0001h
LCDSE3_SE28_LENGTH                       equ 0001h
LCDSE3_SE28_MASK                         equ 0010h
LCDSE3_SE29_POSN                         equ 0005h
LCDSE3_SE29_POSITION                     equ 0005h
LCDSE3_SE29_SIZE                         equ 0001h
LCDSE3_SE29_LENGTH                       equ 0001h
LCDSE3_SE29_MASK                         equ 0020h
LCDSE3_SE30_POSN                         equ 0006h
LCDSE3_SE30_POSITION                     equ 0006h
LCDSE3_SE30_SIZE                         equ 0001h
LCDSE3_SE30_LENGTH                       equ 0001h
LCDSE3_SE30_MASK                         equ 0040h
LCDSE3_SE31_POSN                         equ 0007h
LCDSE3_SE31_POSITION                     equ 0007h
LCDSE3_SE31_SIZE                         equ 0001h
LCDSE3_SE31_LENGTH                       equ 0001h
LCDSE3_SE31_MASK                         equ 0080h

// Register: LCDSE4
#define LCDSE4 LCDSE4
LCDSE4                                   equ 0ED2h
// bitfield definitions
LCDSE4_SE32_POSN                         equ 0000h
LCDSE4_SE32_POSITION                     equ 0000h
LCDSE4_SE32_SIZE                         equ 0001h
LCDSE4_SE32_LENGTH                       equ 0001h
LCDSE4_SE32_MASK                         equ 0001h
LCDSE4_SE33_POSN                         equ 0001h
LCDSE4_SE33_POSITION                     equ 0001h
LCDSE4_SE33_SIZE                         equ 0001h
LCDSE4_SE33_LENGTH                       equ 0001h
LCDSE4_SE33_MASK                         equ 0002h
LCDSE4_SE34_POSN                         equ 0002h
LCDSE4_SE34_POSITION                     equ 0002h
LCDSE4_SE34_SIZE                         equ 0001h
LCDSE4_SE34_LENGTH                       equ 0001h
LCDSE4_SE34_MASK                         equ 0004h
LCDSE4_SE35_POSN                         equ 0003h
LCDSE4_SE35_POSITION                     equ 0003h
LCDSE4_SE35_SIZE                         equ 0001h
LCDSE4_SE35_LENGTH                       equ 0001h
LCDSE4_SE35_MASK                         equ 0008h
LCDSE4_SE36_POSN                         equ 0004h
LCDSE4_SE36_POSITION                     equ 0004h
LCDSE4_SE36_SIZE                         equ 0001h
LCDSE4_SE36_LENGTH                       equ 0001h
LCDSE4_SE36_MASK                         equ 0010h
LCDSE4_SE37_POSN                         equ 0005h
LCDSE4_SE37_POSITION                     equ 0005h
LCDSE4_SE37_SIZE                         equ 0001h
LCDSE4_SE37_LENGTH                       equ 0001h
LCDSE4_SE37_MASK                         equ 0020h
LCDSE4_SE38_POSN                         equ 0006h
LCDSE4_SE38_POSITION                     equ 0006h
LCDSE4_SE38_SIZE                         equ 0001h
LCDSE4_SE38_LENGTH                       equ 0001h
LCDSE4_SE38_MASK                         equ 0040h
LCDSE4_SE39_POSN                         equ 0007h
LCDSE4_SE39_POSITION                     equ 0007h
LCDSE4_SE39_SIZE                         equ 0001h
LCDSE4_SE39_LENGTH                       equ 0001h
LCDSE4_SE39_MASK                         equ 0080h

// Register: LCDSE5
#define LCDSE5 LCDSE5
LCDSE5                                   equ 0ED3h
// bitfield definitions
LCDSE5_SE40_POSN                         equ 0000h
LCDSE5_SE40_POSITION                     equ 0000h
LCDSE5_SE40_SIZE                         equ 0001h
LCDSE5_SE40_LENGTH                       equ 0001h
LCDSE5_SE40_MASK                         equ 0001h
LCDSE5_SE41_POSN                         equ 0001h
LCDSE5_SE41_POSITION                     equ 0001h
LCDSE5_SE41_SIZE                         equ 0001h
LCDSE5_SE41_LENGTH                       equ 0001h
LCDSE5_SE41_MASK                         equ 0002h
LCDSE5_SE42_POSN                         equ 0002h
LCDSE5_SE42_POSITION                     equ 0002h
LCDSE5_SE42_SIZE                         equ 0001h
LCDSE5_SE42_LENGTH                       equ 0001h
LCDSE5_SE42_MASK                         equ 0004h
LCDSE5_SE43_POSN                         equ 0003h
LCDSE5_SE43_POSITION                     equ 0003h
LCDSE5_SE43_SIZE                         equ 0001h
LCDSE5_SE43_LENGTH                       equ 0001h
LCDSE5_SE43_MASK                         equ 0008h
LCDSE5_SE44_POSN                         equ 0004h
LCDSE5_SE44_POSITION                     equ 0004h
LCDSE5_SE44_SIZE                         equ 0001h
LCDSE5_SE44_LENGTH                       equ 0001h
LCDSE5_SE44_MASK                         equ 0010h
LCDSE5_SE45_POSN                         equ 0005h
LCDSE5_SE45_POSITION                     equ 0005h
LCDSE5_SE45_SIZE                         equ 0001h
LCDSE5_SE45_LENGTH                       equ 0001h
LCDSE5_SE45_MASK                         equ 0020h
LCDSE5_SE46_POSN                         equ 0006h
LCDSE5_SE46_POSITION                     equ 0006h
LCDSE5_SE46_SIZE                         equ 0001h
LCDSE5_SE46_LENGTH                       equ 0001h
LCDSE5_SE46_MASK                         equ 0040h
LCDSE5_SE47_POSN                         equ 0007h
LCDSE5_SE47_POSITION                     equ 0007h
LCDSE5_SE47_SIZE                         equ 0001h
LCDSE5_SE47_LENGTH                       equ 0001h
LCDSE5_SE47_MASK                         equ 0080h

// Register: LCDSE6
#define LCDSE6 LCDSE6
LCDSE6                                   equ 0ED4h
// bitfield definitions
LCDSE6_SE48_POSN                         equ 0000h
LCDSE6_SE48_POSITION                     equ 0000h
LCDSE6_SE48_SIZE                         equ 0001h
LCDSE6_SE48_LENGTH                       equ 0001h
LCDSE6_SE48_MASK                         equ 0001h
LCDSE6_SE49_POSN                         equ 0001h
LCDSE6_SE49_POSITION                     equ 0001h
LCDSE6_SE49_SIZE                         equ 0001h
LCDSE6_SE49_LENGTH                       equ 0001h
LCDSE6_SE49_MASK                         equ 0002h
LCDSE6_SE50_POSN                         equ 0002h
LCDSE6_SE50_POSITION                     equ 0002h
LCDSE6_SE50_SIZE                         equ 0001h
LCDSE6_SE50_LENGTH                       equ 0001h
LCDSE6_SE50_MASK                         equ 0004h
LCDSE6_SE51_POSN                         equ 0003h
LCDSE6_SE51_POSITION                     equ 0003h
LCDSE6_SE51_SIZE                         equ 0001h
LCDSE6_SE51_LENGTH                       equ 0001h
LCDSE6_SE51_MASK                         equ 0008h
LCDSE6_SE52_POSN                         equ 0004h
LCDSE6_SE52_POSITION                     equ 0004h
LCDSE6_SE52_SIZE                         equ 0001h
LCDSE6_SE52_LENGTH                       equ 0001h
LCDSE6_SE52_MASK                         equ 0010h
LCDSE6_SE53_POSN                         equ 0005h
LCDSE6_SE53_POSITION                     equ 0005h
LCDSE6_SE53_SIZE                         equ 0001h
LCDSE6_SE53_LENGTH                       equ 0001h
LCDSE6_SE53_MASK                         equ 0020h
LCDSE6_SE54_POSN                         equ 0006h
LCDSE6_SE54_POSITION                     equ 0006h
LCDSE6_SE54_SIZE                         equ 0001h
LCDSE6_SE54_LENGTH                       equ 0001h
LCDSE6_SE54_MASK                         equ 0040h
LCDSE6_SE55_POSN                         equ 0007h
LCDSE6_SE55_POSITION                     equ 0007h
LCDSE6_SE55_SIZE                         equ 0001h
LCDSE6_SE55_LENGTH                       equ 0001h
LCDSE6_SE55_MASK                         equ 0080h

// Register: LCDSE7
#define LCDSE7 LCDSE7
LCDSE7                                   equ 0ED5h
// bitfield definitions
LCDSE7_SE56_POSN                         equ 0000h
LCDSE7_SE56_POSITION                     equ 0000h
LCDSE7_SE56_SIZE                         equ 0001h
LCDSE7_SE56_LENGTH                       equ 0001h
LCDSE7_SE56_MASK                         equ 0001h
LCDSE7_SE57_POSN                         equ 0001h
LCDSE7_SE57_POSITION                     equ 0001h
LCDSE7_SE57_SIZE                         equ 0001h
LCDSE7_SE57_LENGTH                       equ 0001h
LCDSE7_SE57_MASK                         equ 0002h
LCDSE7_SE58_POSN                         equ 0002h
LCDSE7_SE58_POSITION                     equ 0002h
LCDSE7_SE58_SIZE                         equ 0001h
LCDSE7_SE58_LENGTH                       equ 0001h
LCDSE7_SE58_MASK                         equ 0004h
LCDSE7_SE59_POSN                         equ 0003h
LCDSE7_SE59_POSITION                     equ 0003h
LCDSE7_SE59_SIZE                         equ 0001h
LCDSE7_SE59_LENGTH                       equ 0001h
LCDSE7_SE59_MASK                         equ 0008h
LCDSE7_SE60_POSN                         equ 0004h
LCDSE7_SE60_POSITION                     equ 0004h
LCDSE7_SE60_SIZE                         equ 0001h
LCDSE7_SE60_LENGTH                       equ 0001h
LCDSE7_SE60_MASK                         equ 0010h
LCDSE7_SE61_POSN                         equ 0005h
LCDSE7_SE61_POSITION                     equ 0005h
LCDSE7_SE61_SIZE                         equ 0001h
LCDSE7_SE61_LENGTH                       equ 0001h
LCDSE7_SE61_MASK                         equ 0020h
LCDSE7_SE62_POSN                         equ 0006h
LCDSE7_SE62_POSITION                     equ 0006h
LCDSE7_SE62_SIZE                         equ 0001h
LCDSE7_SE62_LENGTH                       equ 0001h
LCDSE7_SE62_MASK                         equ 0040h
LCDSE7_SE63_POSN                         equ 0007h
LCDSE7_SE63_POSITION                     equ 0007h
LCDSE7_SE63_SIZE                         equ 0001h
LCDSE7_SE63_LENGTH                       equ 0001h
LCDSE7_SE63_MASK                         equ 0080h

// Register: LCDRL
#define LCDRL LCDRL
LCDRL                                    equ 0ED6h
// bitfield definitions
LCDRL_LRLAT_POSN                         equ 0000h
LCDRL_LRLAT_POSITION                     equ 0000h
LCDRL_LRLAT_SIZE                         equ 0003h
LCDRL_LRLAT_LENGTH                       equ 0003h
LCDRL_LRLAT_MASK                         equ 0007h
LCDRL_LRLBP_POSN                         equ 0004h
LCDRL_LRLBP_POSITION                     equ 0004h
LCDRL_LRLBP_SIZE                         equ 0002h
LCDRL_LRLBP_LENGTH                       equ 0002h
LCDRL_LRLBP_MASK                         equ 0030h
LCDRL_LRLAP_POSN                         equ 0006h
LCDRL_LRLAP_POSITION                     equ 0006h
LCDRL_LRLAP_SIZE                         equ 0002h
LCDRL_LRLAP_LENGTH                       equ 0002h
LCDRL_LRLAP_MASK                         equ 00C0h
LCDRL_LRLAT0_POSN                        equ 0000h
LCDRL_LRLAT0_POSITION                    equ 0000h
LCDRL_LRLAT0_SIZE                        equ 0001h
LCDRL_LRLAT0_LENGTH                      equ 0001h
LCDRL_LRLAT0_MASK                        equ 0001h
LCDRL_LRLAT1_POSN                        equ 0001h
LCDRL_LRLAT1_POSITION                    equ 0001h
LCDRL_LRLAT1_SIZE                        equ 0001h
LCDRL_LRLAT1_LENGTH                      equ 0001h
LCDRL_LRLAT1_MASK                        equ 0002h
LCDRL_LRLAT2_POSN                        equ 0002h
LCDRL_LRLAT2_POSITION                    equ 0002h
LCDRL_LRLAT2_SIZE                        equ 0001h
LCDRL_LRLAT2_LENGTH                      equ 0001h
LCDRL_LRLAT2_MASK                        equ 0004h
LCDRL_LRLBP0_POSN                        equ 0004h
LCDRL_LRLBP0_POSITION                    equ 0004h
LCDRL_LRLBP0_SIZE                        equ 0001h
LCDRL_LRLBP0_LENGTH                      equ 0001h
LCDRL_LRLBP0_MASK                        equ 0010h
LCDRL_LRLBP1_POSN                        equ 0005h
LCDRL_LRLBP1_POSITION                    equ 0005h
LCDRL_LRLBP1_SIZE                        equ 0001h
LCDRL_LRLBP1_LENGTH                      equ 0001h
LCDRL_LRLBP1_MASK                        equ 0020h
LCDRL_LRLAP0_POSN                        equ 0006h
LCDRL_LRLAP0_POSITION                    equ 0006h
LCDRL_LRLAP0_SIZE                        equ 0001h
LCDRL_LRLAP0_LENGTH                      equ 0001h
LCDRL_LRLAP0_MASK                        equ 0040h
LCDRL_LRLAP1_POSN                        equ 0007h
LCDRL_LRLAP1_POSITION                    equ 0007h
LCDRL_LRLAP1_SIZE                        equ 0001h
LCDRL_LRLAP1_LENGTH                      equ 0001h
LCDRL_LRLAP1_MASK                        equ 0080h

// Register: LCDREF
#define LCDREF LCDREF
LCDREF                                   equ 0ED7h
// bitfield definitions
LCDREF_VLCD1PE_POSN                      equ 0000h
LCDREF_VLCD1PE_POSITION                  equ 0000h
LCDREF_VLCD1PE_SIZE                      equ 0001h
LCDREF_VLCD1PE_LENGTH                    equ 0001h
LCDREF_VLCD1PE_MASK                      equ 0001h
LCDREF_VLCD2PE_POSN                      equ 0001h
LCDREF_VLCD2PE_POSITION                  equ 0001h
LCDREF_VLCD2PE_SIZE                      equ 0001h
LCDREF_VLCD2PE_LENGTH                    equ 0001h
LCDREF_VLCD2PE_MASK                      equ 0002h
LCDREF_VLCD3PE_POSN                      equ 0002h
LCDREF_VLCD3PE_POSITION                  equ 0002h
LCDREF_VLCD3PE_SIZE                      equ 0001h
LCDREF_VLCD3PE_LENGTH                    equ 0001h
LCDREF_VLCD3PE_MASK                      equ 0004h
LCDREF_LCDCST_POSN                       equ 0003h
LCDREF_LCDCST_POSITION                   equ 0003h
LCDREF_LCDCST_SIZE                       equ 0003h
LCDREF_LCDCST_LENGTH                     equ 0003h
LCDREF_LCDCST_MASK                       equ 0038h
LCDREF_LCDIRE_POSN                       equ 0007h
LCDREF_LCDIRE_POSITION                   equ 0007h
LCDREF_LCDIRE_SIZE                       equ 0001h
LCDREF_LCDIRE_LENGTH                     equ 0001h
LCDREF_LCDIRE_MASK                       equ 0080h
LCDREF_LCDCST0_POSN                      equ 0003h
LCDREF_LCDCST0_POSITION                  equ 0003h
LCDREF_LCDCST0_SIZE                      equ 0001h
LCDREF_LCDCST0_LENGTH                    equ 0001h
LCDREF_LCDCST0_MASK                      equ 0008h
LCDREF_LCDCST1_POSN                      equ 0004h
LCDREF_LCDCST1_POSITION                  equ 0004h
LCDREF_LCDCST1_SIZE                      equ 0001h
LCDREF_LCDCST1_LENGTH                    equ 0001h
LCDREF_LCDCST1_MASK                      equ 0010h
LCDREF_LCDCST2_POSN                      equ 0005h
LCDREF_LCDCST2_POSITION                  equ 0005h
LCDREF_LCDCST2_SIZE                      equ 0001h
LCDREF_LCDCST2_LENGTH                    equ 0001h
LCDREF_LCDCST2_MASK                      equ 0020h

// Register: LCDREG
#define LCDREG LCDREG
LCDREG                                   equ 0ED8h
// bitfield definitions
LCDREG_CLKSEL_POSN                       equ 0000h
LCDREG_CLKSEL_POSITION                   equ 0000h
LCDREG_CLKSEL_SIZE                       equ 0002h
LCDREG_CLKSEL_LENGTH                     equ 0002h
LCDREG_CLKSEL_MASK                       equ 0003h
LCDREG_MODE13_POSN                       equ 0002h
LCDREG_MODE13_POSITION                   equ 0002h
LCDREG_MODE13_SIZE                       equ 0001h
LCDREG_MODE13_LENGTH                     equ 0001h
LCDREG_MODE13_MASK                       equ 0004h
LCDREG_BIAS_POSN                         equ 0003h
LCDREG_BIAS_POSITION                     equ 0003h
LCDREG_BIAS_SIZE                         equ 0003h
LCDREG_BIAS_LENGTH                       equ 0003h
LCDREG_BIAS_MASK                         equ 0038h
LCDREG_CPEN_POSN                         equ 0007h
LCDREG_CPEN_POSITION                     equ 0007h
LCDREG_CPEN_SIZE                         equ 0001h
LCDREG_CPEN_LENGTH                       equ 0001h
LCDREG_CPEN_MASK                         equ 0080h
LCDREG_CLKSEL0_POSN                      equ 0000h
LCDREG_CLKSEL0_POSITION                  equ 0000h
LCDREG_CLKSEL0_SIZE                      equ 0001h
LCDREG_CLKSEL0_LENGTH                    equ 0001h
LCDREG_CLKSEL0_MASK                      equ 0001h
LCDREG_CLKSEL1_POSN                      equ 0001h
LCDREG_CLKSEL1_POSITION                  equ 0001h
LCDREG_CLKSEL1_SIZE                      equ 0001h
LCDREG_CLKSEL1_LENGTH                    equ 0001h
LCDREG_CLKSEL1_MASK                      equ 0002h
LCDREG_BIAS0_POSN                        equ 0003h
LCDREG_BIAS0_POSITION                    equ 0003h
LCDREG_BIAS0_SIZE                        equ 0001h
LCDREG_BIAS0_LENGTH                      equ 0001h
LCDREG_BIAS0_MASK                        equ 0008h
LCDREG_BIAS1_POSN                        equ 0004h
LCDREG_BIAS1_POSITION                    equ 0004h
LCDREG_BIAS1_SIZE                        equ 0001h
LCDREG_BIAS1_LENGTH                      equ 0001h
LCDREG_BIAS1_MASK                        equ 0010h
LCDREG_BIAS2_POSN                        equ 0005h
LCDREG_BIAS2_POSITION                    equ 0005h
LCDREG_BIAS2_SIZE                        equ 0001h
LCDREG_BIAS2_LENGTH                      equ 0001h
LCDREG_BIAS2_MASK                        equ 0020h

// Register: LCDCON
#define LCDCON LCDCON
LCDCON                                   equ 0ED9h
// bitfield definitions
LCDCON_LMUX_POSN                         equ 0000h
LCDCON_LMUX_POSITION                     equ 0000h
LCDCON_LMUX_SIZE                         equ 0003h
LCDCON_LMUX_LENGTH                       equ 0003h
LCDCON_LMUX_MASK                         equ 0007h
LCDCON_CS_POSN                           equ 0003h
LCDCON_CS_POSITION                       equ 0003h
LCDCON_CS_SIZE                           equ 0002h
LCDCON_CS_LENGTH                         equ 0002h
LCDCON_CS_MASK                           equ 0018h
LCDCON_WERR_POSN                         equ 0005h
LCDCON_WERR_POSITION                     equ 0005h
LCDCON_WERR_SIZE                         equ 0001h
LCDCON_WERR_LENGTH                       equ 0001h
LCDCON_WERR_MASK                         equ 0020h
LCDCON_SLPEN_POSN                        equ 0006h
LCDCON_SLPEN_POSITION                    equ 0006h
LCDCON_SLPEN_SIZE                        equ 0001h
LCDCON_SLPEN_LENGTH                      equ 0001h
LCDCON_SLPEN_MASK                        equ 0040h
LCDCON_LCDEN_POSN                        equ 0007h
LCDCON_LCDEN_POSITION                    equ 0007h
LCDCON_LCDEN_SIZE                        equ 0001h
LCDCON_LCDEN_LENGTH                      equ 0001h
LCDCON_LCDEN_MASK                        equ 0080h
LCDCON_LMUX0_POSN                        equ 0000h
LCDCON_LMUX0_POSITION                    equ 0000h
LCDCON_LMUX0_SIZE                        equ 0001h
LCDCON_LMUX0_LENGTH                      equ 0001h
LCDCON_LMUX0_MASK                        equ 0001h
LCDCON_LMUX1_POSN                        equ 0001h
LCDCON_LMUX1_POSITION                    equ 0001h
LCDCON_LMUX1_SIZE                        equ 0001h
LCDCON_LMUX1_LENGTH                      equ 0001h
LCDCON_LMUX1_MASK                        equ 0002h
LCDCON_LMUX2_POSN                        equ 0002h
LCDCON_LMUX2_POSITION                    equ 0002h
LCDCON_LMUX2_SIZE                        equ 0001h
LCDCON_LMUX2_LENGTH                      equ 0001h
LCDCON_LMUX2_MASK                        equ 0004h
LCDCON_CS0_POSN                          equ 0003h
LCDCON_CS0_POSITION                      equ 0003h
LCDCON_CS0_SIZE                          equ 0001h
LCDCON_CS0_LENGTH                        equ 0001h
LCDCON_CS0_MASK                          equ 0008h
LCDCON_CS1_POSN                          equ 0004h
LCDCON_CS1_POSITION                      equ 0004h
LCDCON_CS1_SIZE                          equ 0001h
LCDCON_CS1_LENGTH                        equ 0001h
LCDCON_CS1_MASK                          equ 0010h

// Register: LCDPS
#define LCDPS LCDPS
LCDPS                                    equ 0EDAh
// bitfield definitions
LCDPS_LP_POSN                            equ 0000h
LCDPS_LP_POSITION                        equ 0000h
LCDPS_LP_SIZE                            equ 0004h
LCDPS_LP_LENGTH                          equ 0004h
LCDPS_LP_MASK                            equ 000Fh
LCDPS_WA_POSN                            equ 0004h
LCDPS_WA_POSITION                        equ 0004h
LCDPS_WA_SIZE                            equ 0001h
LCDPS_WA_LENGTH                          equ 0001h
LCDPS_WA_MASK                            equ 0010h
LCDPS_LCDA_POSN                          equ 0005h
LCDPS_LCDA_POSITION                      equ 0005h
LCDPS_LCDA_SIZE                          equ 0001h
LCDPS_LCDA_LENGTH                        equ 0001h
LCDPS_LCDA_MASK                          equ 0020h
LCDPS_BIASMD_POSN                        equ 0006h
LCDPS_BIASMD_POSITION                    equ 0006h
LCDPS_BIASMD_SIZE                        equ 0001h
LCDPS_BIASMD_LENGTH                      equ 0001h
LCDPS_BIASMD_MASK                        equ 0040h
LCDPS_WFT_POSN                           equ 0007h
LCDPS_WFT_POSITION                       equ 0007h
LCDPS_WFT_SIZE                           equ 0001h
LCDPS_WFT_LENGTH                         equ 0001h
LCDPS_WFT_MASK                           equ 0080h
LCDPS_LP0_POSN                           equ 0000h
LCDPS_LP0_POSITION                       equ 0000h
LCDPS_LP0_SIZE                           equ 0001h
LCDPS_LP0_LENGTH                         equ 0001h
LCDPS_LP0_MASK                           equ 0001h
LCDPS_LP1_POSN                           equ 0001h
LCDPS_LP1_POSITION                       equ 0001h
LCDPS_LP1_SIZE                           equ 0001h
LCDPS_LP1_LENGTH                         equ 0001h
LCDPS_LP1_MASK                           equ 0002h
LCDPS_LP2_POSN                           equ 0002h
LCDPS_LP2_POSITION                       equ 0002h
LCDPS_LP2_SIZE                           equ 0001h
LCDPS_LP2_LENGTH                         equ 0001h
LCDPS_LP2_MASK                           equ 0004h
LCDPS_LP3_POSN                           equ 0003h
LCDPS_LP3_POSITION                       equ 0003h
LCDPS_LP3_SIZE                           equ 0001h
LCDPS_LP3_LENGTH                         equ 0001h
LCDPS_LP3_MASK                           equ 0008h

// Register: REFO2CON3
#define REFO2CON3 REFO2CON3
REFO2CON3                                equ 0EDBh
// bitfield definitions
REFO2CON3_RODIV_POSN                     equ 0000h
REFO2CON3_RODIV_POSITION                 equ 0000h
REFO2CON3_RODIV_SIZE                     equ 0007h
REFO2CON3_RODIV_LENGTH                   equ 0007h
REFO2CON3_RODIV_MASK                     equ 007Fh
REFO2CON3_RODIV8_POSN                    equ 0000h
REFO2CON3_RODIV8_POSITION                equ 0000h
REFO2CON3_RODIV8_SIZE                    equ 0001h
REFO2CON3_RODIV8_LENGTH                  equ 0001h
REFO2CON3_RODIV8_MASK                    equ 0001h
REFO2CON3_RODIV9_POSN                    equ 0001h
REFO2CON3_RODIV9_POSITION                equ 0001h
REFO2CON3_RODIV9_SIZE                    equ 0001h
REFO2CON3_RODIV9_LENGTH                  equ 0001h
REFO2CON3_RODIV9_MASK                    equ 0002h
REFO2CON3_RODIV10_POSN                   equ 0002h
REFO2CON3_RODIV10_POSITION               equ 0002h
REFO2CON3_RODIV10_SIZE                   equ 0001h
REFO2CON3_RODIV10_LENGTH                 equ 0001h
REFO2CON3_RODIV10_MASK                   equ 0004h
REFO2CON3_RODIV11_POSN                   equ 0003h
REFO2CON3_RODIV11_POSITION               equ 0003h
REFO2CON3_RODIV11_SIZE                   equ 0001h
REFO2CON3_RODIV11_LENGTH                 equ 0001h
REFO2CON3_RODIV11_MASK                   equ 0008h
REFO2CON3_RODIV12_POSN                   equ 0004h
REFO2CON3_RODIV12_POSITION               equ 0004h
REFO2CON3_RODIV12_SIZE                   equ 0001h
REFO2CON3_RODIV12_LENGTH                 equ 0001h
REFO2CON3_RODIV12_MASK                   equ 0010h
REFO2CON3_RODIV13_POSN                   equ 0005h
REFO2CON3_RODIV13_POSITION               equ 0005h
REFO2CON3_RODIV13_SIZE                   equ 0001h
REFO2CON3_RODIV13_LENGTH                 equ 0001h
REFO2CON3_RODIV13_MASK                   equ 0020h
REFO2CON3_RODIV14_POSN                   equ 0006h
REFO2CON3_RODIV14_POSITION               equ 0006h
REFO2CON3_RODIV14_SIZE                   equ 0001h
REFO2CON3_RODIV14_LENGTH                 equ 0001h
REFO2CON3_RODIV14_MASK                   equ 0040h

// Register: REFO2CON2
#define REFO2CON2 REFO2CON2
REFO2CON2                                equ 0EDCh
// bitfield definitions
REFO2CON2_RODIV_POSN                     equ 0000h
REFO2CON2_RODIV_POSITION                 equ 0000h
REFO2CON2_RODIV_SIZE                     equ 0008h
REFO2CON2_RODIV_LENGTH                   equ 0008h
REFO2CON2_RODIV_MASK                     equ 00FFh
REFO2CON2_RODIV0_POSN                    equ 0000h
REFO2CON2_RODIV0_POSITION                equ 0000h
REFO2CON2_RODIV0_SIZE                    equ 0001h
REFO2CON2_RODIV0_LENGTH                  equ 0001h
REFO2CON2_RODIV0_MASK                    equ 0001h
REFO2CON2_RODIV1_POSN                    equ 0001h
REFO2CON2_RODIV1_POSITION                equ 0001h
REFO2CON2_RODIV1_SIZE                    equ 0001h
REFO2CON2_RODIV1_LENGTH                  equ 0001h
REFO2CON2_RODIV1_MASK                    equ 0002h
REFO2CON2_RODIV2_POSN                    equ 0002h
REFO2CON2_RODIV2_POSITION                equ 0002h
REFO2CON2_RODIV2_SIZE                    equ 0001h
REFO2CON2_RODIV2_LENGTH                  equ 0001h
REFO2CON2_RODIV2_MASK                    equ 0004h
REFO2CON2_RODIV3_POSN                    equ 0003h
REFO2CON2_RODIV3_POSITION                equ 0003h
REFO2CON2_RODIV3_SIZE                    equ 0001h
REFO2CON2_RODIV3_LENGTH                  equ 0001h
REFO2CON2_RODIV3_MASK                    equ 0008h
REFO2CON2_RODIV4_POSN                    equ 0004h
REFO2CON2_RODIV4_POSITION                equ 0004h
REFO2CON2_RODIV4_SIZE                    equ 0001h
REFO2CON2_RODIV4_LENGTH                  equ 0001h
REFO2CON2_RODIV4_MASK                    equ 0010h
REFO2CON2_RODIV5_POSN                    equ 0005h
REFO2CON2_RODIV5_POSITION                equ 0005h
REFO2CON2_RODIV5_SIZE                    equ 0001h
REFO2CON2_RODIV5_LENGTH                  equ 0001h
REFO2CON2_RODIV5_MASK                    equ 0020h
REFO2CON2_RODIV6_POSN                    equ 0006h
REFO2CON2_RODIV6_POSITION                equ 0006h
REFO2CON2_RODIV6_SIZE                    equ 0001h
REFO2CON2_RODIV6_LENGTH                  equ 0001h
REFO2CON2_RODIV6_MASK                    equ 0040h
REFO2CON2_RODIV7_POSN                    equ 0007h
REFO2CON2_RODIV7_POSITION                equ 0007h
REFO2CON2_RODIV7_SIZE                    equ 0001h
REFO2CON2_RODIV7_LENGTH                  equ 0001h
REFO2CON2_RODIV7_MASK                    equ 0080h

// Register: REFO2CON1
#define REFO2CON1 REFO2CON1
REFO2CON1                                equ 0EDDh
// bitfield definitions
REFO2CON1_ROSEL_POSN                     equ 0000h
REFO2CON1_ROSEL_POSITION                 equ 0000h
REFO2CON1_ROSEL_SIZE                     equ 0004h
REFO2CON1_ROSEL_LENGTH                   equ 0004h
REFO2CON1_ROSEL_MASK                     equ 000Fh
REFO2CON1_ROSEL0_POSN                    equ 0000h
REFO2CON1_ROSEL0_POSITION                equ 0000h
REFO2CON1_ROSEL0_SIZE                    equ 0001h
REFO2CON1_ROSEL0_LENGTH                  equ 0001h
REFO2CON1_ROSEL0_MASK                    equ 0001h
REFO2CON1_ROSEL1_POSN                    equ 0001h
REFO2CON1_ROSEL1_POSITION                equ 0001h
REFO2CON1_ROSEL1_SIZE                    equ 0001h
REFO2CON1_ROSEL1_LENGTH                  equ 0001h
REFO2CON1_ROSEL1_MASK                    equ 0002h
REFO2CON1_ROSEL2_POSN                    equ 0002h
REFO2CON1_ROSEL2_POSITION                equ 0002h
REFO2CON1_ROSEL2_SIZE                    equ 0001h
REFO2CON1_ROSEL2_LENGTH                  equ 0001h
REFO2CON1_ROSEL2_MASK                    equ 0004h
REFO2CON1_ROSEL3_POSN                    equ 0003h
REFO2CON1_ROSEL3_POSITION                equ 0003h
REFO2CON1_ROSEL3_SIZE                    equ 0001h
REFO2CON1_ROSEL3_LENGTH                  equ 0001h
REFO2CON1_ROSEL3_MASK                    equ 0008h

// Register: REFO2CON
#define REFO2CON REFO2CON
REFO2CON                                 equ 0EDEh
// bitfield definitions
REFO2CON_ACTIVE_POSN                     equ 0000h
REFO2CON_ACTIVE_POSITION                 equ 0000h
REFO2CON_ACTIVE_SIZE                     equ 0001h
REFO2CON_ACTIVE_LENGTH                   equ 0001h
REFO2CON_ACTIVE_MASK                     equ 0001h
REFO2CON_DIVSWEN_POSN                    equ 0001h
REFO2CON_DIVSWEN_POSITION                equ 0001h
REFO2CON_DIVSWEN_SIZE                    equ 0001h
REFO2CON_DIVSWEN_LENGTH                  equ 0001h
REFO2CON_DIVSWEN_MASK                    equ 0002h
REFO2CON_ROSSLP_POSN                     equ 0003h
REFO2CON_ROSSLP_POSITION                 equ 0003h
REFO2CON_ROSSLP_SIZE                     equ 0001h
REFO2CON_ROSSLP_LENGTH                   equ 0001h
REFO2CON_ROSSLP_MASK                     equ 0008h
REFO2CON_ROOE_POSN                       equ 0004h
REFO2CON_ROOE_POSITION                   equ 0004h
REFO2CON_ROOE_SIZE                       equ 0001h
REFO2CON_ROOE_LENGTH                     equ 0001h
REFO2CON_ROOE_MASK                       equ 0010h
REFO2CON_ROSIDL_POSN                     equ 0005h
REFO2CON_ROSIDL_POSITION                 equ 0005h
REFO2CON_ROSIDL_SIZE                     equ 0001h
REFO2CON_ROSIDL_LENGTH                   equ 0001h
REFO2CON_ROSIDL_MASK                     equ 0020h
REFO2CON_ROON_POSN                       equ 0007h
REFO2CON_ROON_POSITION                   equ 0007h
REFO2CON_ROON_SIZE                       equ 0001h
REFO2CON_ROON_LENGTH                     equ 0001h
REFO2CON_ROON_MASK                       equ 0080h

// Register: REFO1CON3
#define REFO1CON3 REFO1CON3
REFO1CON3                                equ 0EDFh
// bitfield definitions
REFO1CON3_RODIV_POSN                     equ 0000h
REFO1CON3_RODIV_POSITION                 equ 0000h
REFO1CON3_RODIV_SIZE                     equ 0007h
REFO1CON3_RODIV_LENGTH                   equ 0007h
REFO1CON3_RODIV_MASK                     equ 007Fh
REFO1CON3_RODIV8_POSN                    equ 0000h
REFO1CON3_RODIV8_POSITION                equ 0000h
REFO1CON3_RODIV8_SIZE                    equ 0001h
REFO1CON3_RODIV8_LENGTH                  equ 0001h
REFO1CON3_RODIV8_MASK                    equ 0001h
REFO1CON3_RODIV9_POSN                    equ 0001h
REFO1CON3_RODIV9_POSITION                equ 0001h
REFO1CON3_RODIV9_SIZE                    equ 0001h
REFO1CON3_RODIV9_LENGTH                  equ 0001h
REFO1CON3_RODIV9_MASK                    equ 0002h
REFO1CON3_RODIV10_POSN                   equ 0002h
REFO1CON3_RODIV10_POSITION               equ 0002h
REFO1CON3_RODIV10_SIZE                   equ 0001h
REFO1CON3_RODIV10_LENGTH                 equ 0001h
REFO1CON3_RODIV10_MASK                   equ 0004h
REFO1CON3_RODIV11_POSN                   equ 0003h
REFO1CON3_RODIV11_POSITION               equ 0003h
REFO1CON3_RODIV11_SIZE                   equ 0001h
REFO1CON3_RODIV11_LENGTH                 equ 0001h
REFO1CON3_RODIV11_MASK                   equ 0008h
REFO1CON3_RODIV12_POSN                   equ 0004h
REFO1CON3_RODIV12_POSITION               equ 0004h
REFO1CON3_RODIV12_SIZE                   equ 0001h
REFO1CON3_RODIV12_LENGTH                 equ 0001h
REFO1CON3_RODIV12_MASK                   equ 0010h
REFO1CON3_RODIV13_POSN                   equ 0005h
REFO1CON3_RODIV13_POSITION               equ 0005h
REFO1CON3_RODIV13_SIZE                   equ 0001h
REFO1CON3_RODIV13_LENGTH                 equ 0001h
REFO1CON3_RODIV13_MASK                   equ 0020h
REFO1CON3_RODIV14_POSN                   equ 0006h
REFO1CON3_RODIV14_POSITION               equ 0006h
REFO1CON3_RODIV14_SIZE                   equ 0001h
REFO1CON3_RODIV14_LENGTH                 equ 0001h
REFO1CON3_RODIV14_MASK                   equ 0040h

// Register: REFO1CON2
#define REFO1CON2 REFO1CON2
REFO1CON2                                equ 0EE0h
// bitfield definitions
REFO1CON2_RODIV_POSN                     equ 0000h
REFO1CON2_RODIV_POSITION                 equ 0000h
REFO1CON2_RODIV_SIZE                     equ 0008h
REFO1CON2_RODIV_LENGTH                   equ 0008h
REFO1CON2_RODIV_MASK                     equ 00FFh
REFO1CON2_RODIV0_POSN                    equ 0000h
REFO1CON2_RODIV0_POSITION                equ 0000h
REFO1CON2_RODIV0_SIZE                    equ 0001h
REFO1CON2_RODIV0_LENGTH                  equ 0001h
REFO1CON2_RODIV0_MASK                    equ 0001h
REFO1CON2_RODIV1_POSN                    equ 0001h
REFO1CON2_RODIV1_POSITION                equ 0001h
REFO1CON2_RODIV1_SIZE                    equ 0001h
REFO1CON2_RODIV1_LENGTH                  equ 0001h
REFO1CON2_RODIV1_MASK                    equ 0002h
REFO1CON2_RODIV2_POSN                    equ 0002h
REFO1CON2_RODIV2_POSITION                equ 0002h
REFO1CON2_RODIV2_SIZE                    equ 0001h
REFO1CON2_RODIV2_LENGTH                  equ 0001h
REFO1CON2_RODIV2_MASK                    equ 0004h
REFO1CON2_RODIV3_POSN                    equ 0003h
REFO1CON2_RODIV3_POSITION                equ 0003h
REFO1CON2_RODIV3_SIZE                    equ 0001h
REFO1CON2_RODIV3_LENGTH                  equ 0001h
REFO1CON2_RODIV3_MASK                    equ 0008h
REFO1CON2_RODIV4_POSN                    equ 0004h
REFO1CON2_RODIV4_POSITION                equ 0004h
REFO1CON2_RODIV4_SIZE                    equ 0001h
REFO1CON2_RODIV4_LENGTH                  equ 0001h
REFO1CON2_RODIV4_MASK                    equ 0010h
REFO1CON2_RODIV5_POSN                    equ 0005h
REFO1CON2_RODIV5_POSITION                equ 0005h
REFO1CON2_RODIV5_SIZE                    equ 0001h
REFO1CON2_RODIV5_LENGTH                  equ 0001h
REFO1CON2_RODIV5_MASK                    equ 0020h
REFO1CON2_RODIV6_POSN                    equ 0006h
REFO1CON2_RODIV6_POSITION                equ 0006h
REFO1CON2_RODIV6_SIZE                    equ 0001h
REFO1CON2_RODIV6_LENGTH                  equ 0001h
REFO1CON2_RODIV6_MASK                    equ 0040h
REFO1CON2_RODIV7_POSN                    equ 0007h
REFO1CON2_RODIV7_POSITION                equ 0007h
REFO1CON2_RODIV7_SIZE                    equ 0001h
REFO1CON2_RODIV7_LENGTH                  equ 0001h
REFO1CON2_RODIV7_MASK                    equ 0080h

// Register: REFO1CON1
#define REFO1CON1 REFO1CON1
REFO1CON1                                equ 0EE1h
// bitfield definitions
REFO1CON1_ROSEL_POSN                     equ 0000h
REFO1CON1_ROSEL_POSITION                 equ 0000h
REFO1CON1_ROSEL_SIZE                     equ 0004h
REFO1CON1_ROSEL_LENGTH                   equ 0004h
REFO1CON1_ROSEL_MASK                     equ 000Fh
REFO1CON1_ROSEL0_POSN                    equ 0000h
REFO1CON1_ROSEL0_POSITION                equ 0000h
REFO1CON1_ROSEL0_SIZE                    equ 0001h
REFO1CON1_ROSEL0_LENGTH                  equ 0001h
REFO1CON1_ROSEL0_MASK                    equ 0001h
REFO1CON1_ROSEL1_POSN                    equ 0001h
REFO1CON1_ROSEL1_POSITION                equ 0001h
REFO1CON1_ROSEL1_SIZE                    equ 0001h
REFO1CON1_ROSEL1_LENGTH                  equ 0001h
REFO1CON1_ROSEL1_MASK                    equ 0002h
REFO1CON1_ROSEL2_POSN                    equ 0002h
REFO1CON1_ROSEL2_POSITION                equ 0002h
REFO1CON1_ROSEL2_SIZE                    equ 0001h
REFO1CON1_ROSEL2_LENGTH                  equ 0001h
REFO1CON1_ROSEL2_MASK                    equ 0004h
REFO1CON1_ROSEL3_POSN                    equ 0003h
REFO1CON1_ROSEL3_POSITION                equ 0003h
REFO1CON1_ROSEL3_SIZE                    equ 0001h
REFO1CON1_ROSEL3_LENGTH                  equ 0001h
REFO1CON1_ROSEL3_MASK                    equ 0008h

// Register: REFO1CON
#define REFO1CON REFO1CON
REFO1CON                                 equ 0EE2h
// bitfield definitions
REFO1CON_ACTIVE_POSN                     equ 0000h
REFO1CON_ACTIVE_POSITION                 equ 0000h
REFO1CON_ACTIVE_SIZE                     equ 0001h
REFO1CON_ACTIVE_LENGTH                   equ 0001h
REFO1CON_ACTIVE_MASK                     equ 0001h
REFO1CON_DIVSWEN_POSN                    equ 0001h
REFO1CON_DIVSWEN_POSITION                equ 0001h
REFO1CON_DIVSWEN_SIZE                    equ 0001h
REFO1CON_DIVSWEN_LENGTH                  equ 0001h
REFO1CON_DIVSWEN_MASK                    equ 0002h
REFO1CON_ROSSLP_POSN                     equ 0003h
REFO1CON_ROSSLP_POSITION                 equ 0003h
REFO1CON_ROSSLP_SIZE                     equ 0001h
REFO1CON_ROSSLP_LENGTH                   equ 0001h
REFO1CON_ROSSLP_MASK                     equ 0008h
REFO1CON_ROOE_POSN                       equ 0004h
REFO1CON_ROOE_POSITION                   equ 0004h
REFO1CON_ROOE_SIZE                       equ 0001h
REFO1CON_ROOE_LENGTH                     equ 0001h
REFO1CON_ROOE_MASK                       equ 0010h
REFO1CON_ROSIDL_POSN                     equ 0005h
REFO1CON_ROSIDL_POSITION                 equ 0005h
REFO1CON_ROSIDL_SIZE                     equ 0001h
REFO1CON_ROSIDL_LENGTH                   equ 0001h
REFO1CON_ROSIDL_MASK                     equ 0020h
REFO1CON_ROON_POSN                       equ 0007h
REFO1CON_ROON_POSITION                   equ 0007h
REFO1CON_ROON_SIZE                       equ 0001h
REFO1CON_ROON_LENGTH                     equ 0001h
REFO1CON_ROON_MASK                       equ 0080h

// Register: ODCON2
#define ODCON2 ODCON2
ODCON2                                   equ 0EEAh
// bitfield definitions
ODCON2_ECCP3OD_POSN                      equ 0000h
ODCON2_ECCP3OD_POSITION                  equ 0000h
ODCON2_ECCP3OD_SIZE                      equ 0001h
ODCON2_ECCP3OD_LENGTH                    equ 0001h
ODCON2_ECCP3OD_MASK                      equ 0001h
ODCON2_CCP4OD_POSN                       equ 0001h
ODCON2_CCP4OD_POSITION                   equ 0001h
ODCON2_CCP4OD_SIZE                       equ 0001h
ODCON2_CCP4OD_LENGTH                     equ 0001h
ODCON2_CCP4OD_MASK                       equ 0002h
ODCON2_CCP5OD_POSN                       equ 0002h
ODCON2_CCP5OD_POSITION                   equ 0002h
ODCON2_CCP5OD_SIZE                       equ 0001h
ODCON2_CCP5OD_LENGTH                     equ 0001h
ODCON2_CCP5OD_MASK                       equ 0004h
ODCON2_CCP6OD_POSN                       equ 0003h
ODCON2_CCP6OD_POSITION                   equ 0003h
ODCON2_CCP6OD_SIZE                       equ 0001h
ODCON2_CCP6OD_LENGTH                     equ 0001h
ODCON2_CCP6OD_MASK                       equ 0008h
ODCON2_CCP7OD_POSN                       equ 0004h
ODCON2_CCP7OD_POSITION                   equ 0004h
ODCON2_CCP7OD_SIZE                       equ 0001h
ODCON2_CCP7OD_LENGTH                     equ 0001h
ODCON2_CCP7OD_MASK                       equ 0010h
ODCON2_CCP8OD_POSN                       equ 0005h
ODCON2_CCP8OD_POSITION                   equ 0005h
ODCON2_CCP8OD_SIZE                       equ 0001h
ODCON2_CCP8OD_LENGTH                     equ 0001h
ODCON2_CCP8OD_MASK                       equ 0020h
ODCON2_CCP9OD_POSN                       equ 0006h
ODCON2_CCP9OD_POSITION                   equ 0006h
ODCON2_CCP9OD_SIZE                       equ 0001h
ODCON2_CCP9OD_LENGTH                     equ 0001h
ODCON2_CCP9OD_MASK                       equ 0040h
ODCON2_CCP10OD_POSN                      equ 0007h
ODCON2_CCP10OD_POSITION                  equ 0007h
ODCON2_CCP10OD_SIZE                      equ 0001h
ODCON2_CCP10OD_LENGTH                    equ 0001h
ODCON2_CCP10OD_MASK                      equ 0080h

// Register: ODCON1
#define ODCON1 ODCON1
ODCON1                                   equ 0EEBh
// bitfield definitions
ODCON1_SSP1OD_POSN                       equ 0000h
ODCON1_SSP1OD_POSITION                   equ 0000h
ODCON1_SSP1OD_SIZE                       equ 0001h
ODCON1_SSP1OD_LENGTH                     equ 0001h
ODCON1_SSP1OD_MASK                       equ 0001h
ODCON1_SSP2OD_POSN                       equ 0001h
ODCON1_SSP2OD_POSITION                   equ 0001h
ODCON1_SSP2OD_SIZE                       equ 0001h
ODCON1_SSP2OD_LENGTH                     equ 0001h
ODCON1_SSP2OD_MASK                       equ 0002h
ODCON1_USART1OD_POSN                     equ 0002h
ODCON1_USART1OD_POSITION                 equ 0002h
ODCON1_USART1OD_SIZE                     equ 0001h
ODCON1_USART1OD_LENGTH                   equ 0001h
ODCON1_USART1OD_MASK                     equ 0004h
ODCON1_USART2OD_POSN                     equ 0003h
ODCON1_USART2OD_POSITION                 equ 0003h
ODCON1_USART2OD_SIZE                     equ 0001h
ODCON1_USART2OD_LENGTH                   equ 0001h
ODCON1_USART2OD_MASK                     equ 0008h
ODCON1_USART3OD_POSN                     equ 0004h
ODCON1_USART3OD_POSITION                 equ 0004h
ODCON1_USART3OD_SIZE                     equ 0001h
ODCON1_USART3OD_LENGTH                   equ 0001h
ODCON1_USART3OD_MASK                     equ 0010h
ODCON1_USART4OD_POSN                     equ 0005h
ODCON1_USART4OD_POSITION                 equ 0005h
ODCON1_USART4OD_SIZE                     equ 0001h
ODCON1_USART4OD_LENGTH                   equ 0001h
ODCON1_USART4OD_MASK                     equ 0020h
ODCON1_ECCP1OD_POSN                      equ 0006h
ODCON1_ECCP1OD_POSITION                  equ 0006h
ODCON1_ECCP1OD_SIZE                      equ 0001h
ODCON1_ECCP1OD_LENGTH                    equ 0001h
ODCON1_ECCP1OD_MASK                      equ 0040h
ODCON1_ECCP2OD_POSN                      equ 0007h
ODCON1_ECCP2OD_POSITION                  equ 0007h
ODCON1_ECCP2OD_SIZE                      equ 0001h
ODCON1_ECCP2OD_LENGTH                    equ 0001h
ODCON1_ECCP2OD_MASK                      equ 0080h

// Register: MDCARL
#define MDCARL MDCARL
MDCARL                                   equ 0EECh
// bitfield definitions
MDCARL_MDCL_POSN                         equ 0000h
MDCARL_MDCL_POSITION                     equ 0000h
MDCARL_MDCL_SIZE                         equ 0004h
MDCARL_MDCL_LENGTH                       equ 0004h
MDCARL_MDCL_MASK                         equ 000Fh
MDCARL_MDCLSYNC_POSN                     equ 0005h
MDCARL_MDCLSYNC_POSITION                 equ 0005h
MDCARL_MDCLSYNC_SIZE                     equ 0001h
MDCARL_MDCLSYNC_LENGTH                   equ 0001h
MDCARL_MDCLSYNC_MASK                     equ 0020h
MDCARL_MDCLPOL_POSN                      equ 0006h
MDCARL_MDCLPOL_POSITION                  equ 0006h
MDCARL_MDCLPOL_SIZE                      equ 0001h
MDCARL_MDCLPOL_LENGTH                    equ 0001h
MDCARL_MDCLPOL_MASK                      equ 0040h
MDCARL_MDCLODIS_POSN                     equ 0007h
MDCARL_MDCLODIS_POSITION                 equ 0007h
MDCARL_MDCLODIS_SIZE                     equ 0001h
MDCARL_MDCLODIS_LENGTH                   equ 0001h
MDCARL_MDCLODIS_MASK                     equ 0080h
MDCARL_MDCL0_POSN                        equ 0000h
MDCARL_MDCL0_POSITION                    equ 0000h
MDCARL_MDCL0_SIZE                        equ 0001h
MDCARL_MDCL0_LENGTH                      equ 0001h
MDCARL_MDCL0_MASK                        equ 0001h
MDCARL_MDCL1_POSN                        equ 0001h
MDCARL_MDCL1_POSITION                    equ 0001h
MDCARL_MDCL1_SIZE                        equ 0001h
MDCARL_MDCL1_LENGTH                      equ 0001h
MDCARL_MDCL1_MASK                        equ 0002h
MDCARL_MDCL2_POSN                        equ 0002h
MDCARL_MDCL2_POSITION                    equ 0002h
MDCARL_MDCL2_SIZE                        equ 0001h
MDCARL_MDCL2_LENGTH                      equ 0001h
MDCARL_MDCL2_MASK                        equ 0004h
MDCARL_MDCL3_POSN                        equ 0003h
MDCARL_MDCL3_POSITION                    equ 0003h
MDCARL_MDCL3_SIZE                        equ 0001h
MDCARL_MDCL3_LENGTH                      equ 0001h
MDCARL_MDCL3_MASK                        equ 0008h

// Register: MDCARH
#define MDCARH MDCARH
MDCARH                                   equ 0EEDh
// bitfield definitions
MDCARH_MDCH_POSN                         equ 0000h
MDCARH_MDCH_POSITION                     equ 0000h
MDCARH_MDCH_SIZE                         equ 0004h
MDCARH_MDCH_LENGTH                       equ 0004h
MDCARH_MDCH_MASK                         equ 000Fh
MDCARH_MDCHSYNC_POSN                     equ 0005h
MDCARH_MDCHSYNC_POSITION                 equ 0005h
MDCARH_MDCHSYNC_SIZE                     equ 0001h
MDCARH_MDCHSYNC_LENGTH                   equ 0001h
MDCARH_MDCHSYNC_MASK                     equ 0020h
MDCARH_MDCHPOL_POSN                      equ 0006h
MDCARH_MDCHPOL_POSITION                  equ 0006h
MDCARH_MDCHPOL_SIZE                      equ 0001h
MDCARH_MDCHPOL_LENGTH                    equ 0001h
MDCARH_MDCHPOL_MASK                      equ 0040h
MDCARH_MDCHODIS_POSN                     equ 0007h
MDCARH_MDCHODIS_POSITION                 equ 0007h
MDCARH_MDCHODIS_SIZE                     equ 0001h
MDCARH_MDCHODIS_LENGTH                   equ 0001h
MDCARH_MDCHODIS_MASK                     equ 0080h
MDCARH_MDCH0_POSN                        equ 0000h
MDCARH_MDCH0_POSITION                    equ 0000h
MDCARH_MDCH0_SIZE                        equ 0001h
MDCARH_MDCH0_LENGTH                      equ 0001h
MDCARH_MDCH0_MASK                        equ 0001h
MDCARH_MDCH1_POSN                        equ 0001h
MDCARH_MDCH1_POSITION                    equ 0001h
MDCARH_MDCH1_SIZE                        equ 0001h
MDCARH_MDCH1_LENGTH                      equ 0001h
MDCARH_MDCH1_MASK                        equ 0002h
MDCARH_MDCH2_POSN                        equ 0002h
MDCARH_MDCH2_POSITION                    equ 0002h
MDCARH_MDCH2_SIZE                        equ 0001h
MDCARH_MDCH2_LENGTH                      equ 0001h
MDCARH_MDCH2_MASK                        equ 0004h
MDCARH_MDCH3_POSN                        equ 0003h
MDCARH_MDCH3_POSITION                    equ 0003h
MDCARH_MDCH3_SIZE                        equ 0001h
MDCARH_MDCH3_LENGTH                      equ 0001h
MDCARH_MDCH3_MASK                        equ 0008h

// Register: MDSRC
#define MDSRC MDSRC
MDSRC                                    equ 0EEEh
// bitfield definitions
MDSRC_MDSRC_POSN                         equ 0000h
MDSRC_MDSRC_POSITION                     equ 0000h
MDSRC_MDSRC_SIZE                         equ 0004h
MDSRC_MDSRC_LENGTH                       equ 0004h
MDSRC_MDSRC_MASK                         equ 000Fh
MDSRC_MDSODIS_POSN                       equ 0007h
MDSRC_MDSODIS_POSITION                   equ 0007h
MDSRC_MDSODIS_SIZE                       equ 0001h
MDSRC_MDSODIS_LENGTH                     equ 0001h
MDSRC_MDSODIS_MASK                       equ 0080h
MDSRC_MDSRC0_POSN                        equ 0000h
MDSRC_MDSRC0_POSITION                    equ 0000h
MDSRC_MDSRC0_SIZE                        equ 0001h
MDSRC_MDSRC0_LENGTH                      equ 0001h
MDSRC_MDSRC0_MASK                        equ 0001h
MDSRC_MDSRC1_POSN                        equ 0001h
MDSRC_MDSRC1_POSITION                    equ 0001h
MDSRC_MDSRC1_SIZE                        equ 0001h
MDSRC_MDSRC1_LENGTH                      equ 0001h
MDSRC_MDSRC1_MASK                        equ 0002h
MDSRC_MDSRC2_POSN                        equ 0002h
MDSRC_MDSRC2_POSITION                    equ 0002h
MDSRC_MDSRC2_SIZE                        equ 0001h
MDSRC_MDSRC2_LENGTH                      equ 0001h
MDSRC_MDSRC2_MASK                        equ 0004h
MDSRC_MDSRC3_POSN                        equ 0003h
MDSRC_MDSRC3_POSITION                    equ 0003h
MDSRC_MDSRC3_SIZE                        equ 0001h
MDSRC_MDSRC3_LENGTH                      equ 0001h
MDSRC_MDSRC3_MASK                        equ 0008h

// Register: MDCON
#define MDCON MDCON
MDCON                                    equ 0EEFh
// bitfield definitions
MDCON_MDBIT_POSN                         equ 0000h
MDCON_MDBIT_POSITION                     equ 0000h
MDCON_MDBIT_SIZE                         equ 0001h
MDCON_MDBIT_LENGTH                       equ 0001h
MDCON_MDBIT_MASK                         equ 0001h
MDCON_MDO_POSN                           equ 0003h
MDCON_MDO_POSITION                       equ 0003h
MDCON_MDO_SIZE                           equ 0001h
MDCON_MDO_LENGTH                         equ 0001h
MDCON_MDO_MASK                           equ 0008h
MDCON_MDOPOL_POSN                        equ 0004h
MDCON_MDOPOL_POSITION                    equ 0004h
MDCON_MDOPOL_SIZE                        equ 0001h
MDCON_MDOPOL_LENGTH                      equ 0001h
MDCON_MDOPOL_MASK                        equ 0010h
MDCON_MDSLR_POSN                         equ 0005h
MDCON_MDSLR_POSITION                     equ 0005h
MDCON_MDSLR_SIZE                         equ 0001h
MDCON_MDSLR_LENGTH                       equ 0001h
MDCON_MDSLR_MASK                         equ 0020h
MDCON_MDOE_POSN                          equ 0006h
MDCON_MDOE_POSITION                      equ 0006h
MDCON_MDOE_SIZE                          equ 0001h
MDCON_MDOE_LENGTH                        equ 0001h
MDCON_MDOE_MASK                          equ 0040h
MDCON_MDEN_POSN                          equ 0007h
MDCON_MDEN_POSITION                      equ 0007h
MDCON_MDEN_SIZE                          equ 0001h
MDCON_MDEN_LENGTH                        equ 0001h
MDCON_MDEN_MASK                          equ 0080h

// Register: PMD4
#define PMD4 PMD4
PMD4                                     equ 0EF0h
// bitfield definitions
PMD4_EMBMD_POSN                          equ 0000h
PMD4_EMBMD_POSITION                      equ 0000h
PMD4_EMBMD_SIZE                          equ 0001h
PMD4_EMBMD_LENGTH                        equ 0001h
PMD4_EMBMD_MASK                          equ 0001h
PMD4_LVDMD_POSN                          equ 0002h
PMD4_LVDMD_POSITION                      equ 0002h
PMD4_LVDMD_SIZE                          equ 0001h
PMD4_LVDMD_LENGTH                        equ 0001h
PMD4_LVDMD_MASK                          equ 0004h
PMD4_IOCMD_POSN                          equ 0003h
PMD4_IOCMD_POSITION                      equ 0003h
PMD4_IOCMD_SIZE                          equ 0001h
PMD4_IOCMD_LENGTH                        equ 0001h
PMD4_IOCMD_MASK                          equ 0008h
PMD4_USBMD_POSN                          equ 0004h
PMD4_USBMD_POSITION                      equ 0004h
PMD4_USBMD_SIZE                          equ 0001h
PMD4_USBMD_LENGTH                        equ 0001h
PMD4_USBMD_MASK                          equ 0010h
PMD4_CMP3MD_POSN                         equ 0005h
PMD4_CMP3MD_POSITION                     equ 0005h
PMD4_CMP3MD_SIZE                         equ 0001h
PMD4_CMP3MD_LENGTH                       equ 0001h
PMD4_CMP3MD_MASK                         equ 0020h
PMD4_CMP2MD_POSN                         equ 0006h
PMD4_CMP2MD_POSITION                     equ 0006h
PMD4_CMP2MD_SIZE                         equ 0001h
PMD4_CMP2MD_LENGTH                       equ 0001h
PMD4_CMP2MD_MASK                         equ 0040h
PMD4_CMP1MD_POSN                         equ 0007h
PMD4_CMP1MD_POSITION                     equ 0007h
PMD4_CMP1MD_SIZE                         equ 0001h
PMD4_CMP1MD_LENGTH                       equ 0001h
PMD4_CMP1MD_MASK                         equ 0080h

// Register: PMD3
#define PMD3 PMD3
PMD3                                     equ 0EF1h
// bitfield definitions
PMD3_REFO2MD_POSN                        equ 0000h
PMD3_REFO2MD_POSITION                    equ 0000h
PMD3_REFO2MD_SIZE                        equ 0001h
PMD3_REFO2MD_LENGTH                      equ 0001h
PMD3_REFO2MD_MASK                        equ 0001h
PMD3_REFO1MD_POSN                        equ 0001h
PMD3_REFO1MD_POSITION                    equ 0001h
PMD3_REFO1MD_SIZE                        equ 0001h
PMD3_REFO1MD_LENGTH                      equ 0001h
PMD3_REFO1MD_MASK                        equ 0002h
PMD3_PSPMD_POSN                          equ 0002h
PMD3_PSPMD_POSITION                      equ 0002h
PMD3_PSPMD_SIZE                          equ 0001h
PMD3_PSPMD_LENGTH                        equ 0001h
PMD3_PSPMD_MASK                          equ 0004h
PMD3_LCDMD_POSN                          equ 0003h
PMD3_LCDMD_POSITION                      equ 0003h
PMD3_LCDMD_SIZE                          equ 0001h
PMD3_LCDMD_LENGTH                        equ 0001h
PMD3_LCDMD_MASK                          equ 0008h
PMD3_RTCCMD_POSN                         equ 0004h
PMD3_RTCCMD_POSITION                     equ 0004h
PMD3_RTCCMD_SIZE                         equ 0001h
PMD3_RTCCMD_LENGTH                       equ 0001h
PMD3_RTCCMD_MASK                         equ 0010h
PMD3_ADCMD_POSN                          equ 0005h
PMD3_ADCMD_POSITION                      equ 0005h
PMD3_ADCMD_SIZE                          equ 0001h
PMD3_ADCMD_LENGTH                        equ 0001h
PMD3_ADCMD_MASK                          equ 0020h
PMD3_CTMUMD_POSN                         equ 0006h
PMD3_CTMUMD_POSITION                     equ 0006h
PMD3_CTMUMD_SIZE                         equ 0001h
PMD3_CTMUMD_LENGTH                       equ 0001h
PMD3_CTMUMD_MASK                         equ 0040h
PMD3_MODMD_POSN                          equ 0007h
PMD3_MODMD_POSITION                      equ 0007h
PMD3_MODMD_SIZE                          equ 0001h
PMD3_MODMD_LENGTH                        equ 0001h
PMD3_MODMD_MASK                          equ 0080h
PMD3_TXMMD_POSN                          equ 0007h
PMD3_TXMMD_POSITION                      equ 0007h
PMD3_TXMMD_SIZE                          equ 0001h
PMD3_TXMMD_LENGTH                        equ 0001h
PMD3_TXMMD_MASK                          equ 0080h

// Register: PMD2
#define PMD2 PMD2
PMD2                                     equ 0EF2h
// bitfield definitions
PMD2_TMR0MD_POSN                         equ 0000h
PMD2_TMR0MD_POSITION                     equ 0000h
PMD2_TMR0MD_SIZE                         equ 0001h
PMD2_TMR0MD_LENGTH                       equ 0001h
PMD2_TMR0MD_MASK                         equ 0001h
PMD2_TMR1MD_POSN                         equ 0001h
PMD2_TMR1MD_POSITION                     equ 0001h
PMD2_TMR1MD_SIZE                         equ 0001h
PMD2_TMR1MD_LENGTH                       equ 0001h
PMD2_TMR1MD_MASK                         equ 0002h
PMD2_TMR2MD_POSN                         equ 0002h
PMD2_TMR2MD_POSITION                     equ 0002h
PMD2_TMR2MD_SIZE                         equ 0001h
PMD2_TMR2MD_LENGTH                       equ 0001h
PMD2_TMR2MD_MASK                         equ 0004h
PMD2_TMR3MD_POSN                         equ 0003h
PMD2_TMR3MD_POSITION                     equ 0003h
PMD2_TMR3MD_SIZE                         equ 0001h
PMD2_TMR3MD_LENGTH                       equ 0001h
PMD2_TMR3MD_MASK                         equ 0008h
PMD2_TMR4MD_POSN                         equ 0004h
PMD2_TMR4MD_POSITION                     equ 0004h
PMD2_TMR4MD_SIZE                         equ 0001h
PMD2_TMR4MD_LENGTH                       equ 0001h
PMD2_TMR4MD_MASK                         equ 0010h
PMD2_TMR5MD_POSN                         equ 0005h
PMD2_TMR5MD_POSITION                     equ 0005h
PMD2_TMR5MD_SIZE                         equ 0001h
PMD2_TMR5MD_LENGTH                       equ 0001h
PMD2_TMR5MD_MASK                         equ 0020h
PMD2_TMR6MD_POSN                         equ 0006h
PMD2_TMR6MD_POSITION                     equ 0006h
PMD2_TMR6MD_SIZE                         equ 0001h
PMD2_TMR6MD_LENGTH                       equ 0001h
PMD2_TMR6MD_MASK                         equ 0040h
PMD2_TMR8MD_POSN                         equ 0007h
PMD2_TMR8MD_POSITION                     equ 0007h
PMD2_TMR8MD_SIZE                         equ 0001h
PMD2_TMR8MD_LENGTH                       equ 0001h
PMD2_TMR8MD_MASK                         equ 0080h

// Register: PMD1
#define PMD1 PMD1
PMD1                                     equ 0EF3h
// bitfield definitions
PMD1_SSP1MD_POSN                         equ 0000h
PMD1_SSP1MD_POSITION                     equ 0000h
PMD1_SSP1MD_SIZE                         equ 0001h
PMD1_SSP1MD_LENGTH                       equ 0001h
PMD1_SSP1MD_MASK                         equ 0001h
PMD1_SSP2MD_POSN                         equ 0001h
PMD1_SSP2MD_POSITION                     equ 0001h
PMD1_SSP2MD_SIZE                         equ 0001h
PMD1_SSP2MD_LENGTH                       equ 0001h
PMD1_SSP2MD_MASK                         equ 0002h
PMD1_UART1MD_POSN                        equ 0002h
PMD1_UART1MD_POSITION                    equ 0002h
PMD1_UART1MD_SIZE                        equ 0001h
PMD1_UART1MD_LENGTH                      equ 0001h
PMD1_UART1MD_MASK                        equ 0004h
PMD1_UART2MD_POSN                        equ 0003h
PMD1_UART2MD_POSITION                    equ 0003h
PMD1_UART2MD_SIZE                        equ 0001h
PMD1_UART2MD_LENGTH                      equ 0001h
PMD1_UART2MD_MASK                        equ 0008h
PMD1_UART3MD_POSN                        equ 0004h
PMD1_UART3MD_POSITION                    equ 0004h
PMD1_UART3MD_SIZE                        equ 0001h
PMD1_UART3MD_LENGTH                      equ 0001h
PMD1_UART3MD_MASK                        equ 0010h
PMD1_UART4MD_POSN                        equ 0005h
PMD1_UART4MD_POSITION                    equ 0005h
PMD1_UART4MD_SIZE                        equ 0001h
PMD1_UART4MD_LENGTH                      equ 0001h
PMD1_UART4MD_MASK                        equ 0020h
PMD1_ECCP1MD_POSN                        equ 0006h
PMD1_ECCP1MD_POSITION                    equ 0006h
PMD1_ECCP1MD_SIZE                        equ 0001h
PMD1_ECCP1MD_LENGTH                      equ 0001h
PMD1_ECCP1MD_MASK                        equ 0040h
PMD1_ECCP2MD_POSN                        equ 0007h
PMD1_ECCP2MD_POSITION                    equ 0007h
PMD1_ECCP2MD_SIZE                        equ 0001h
PMD1_ECCP2MD_LENGTH                      equ 0001h
PMD1_ECCP2MD_MASK                        equ 0080h
PMD1_EMBMD_POSN                          equ 0000h
PMD1_EMBMD_POSITION                      equ 0000h
PMD1_EMBMD_SIZE                          equ 0001h
PMD1_EMBMD_LENGTH                        equ 0001h
PMD1_EMBMD_MASK                          equ 0001h

// Register: PMD0
#define PMD0 PMD0
PMD0                                     equ 0EF4h
// bitfield definitions
PMD0_ECCP3MD_POSN                        equ 0000h
PMD0_ECCP3MD_POSITION                    equ 0000h
PMD0_ECCP3MD_SIZE                        equ 0001h
PMD0_ECCP3MD_LENGTH                      equ 0001h
PMD0_ECCP3MD_MASK                        equ 0001h
PMD0_CCP4MD_POSN                         equ 0001h
PMD0_CCP4MD_POSITION                     equ 0001h
PMD0_CCP4MD_SIZE                         equ 0001h
PMD0_CCP4MD_LENGTH                       equ 0001h
PMD0_CCP4MD_MASK                         equ 0002h
PMD0_CCP5MD_POSN                         equ 0002h
PMD0_CCP5MD_POSITION                     equ 0002h
PMD0_CCP5MD_SIZE                         equ 0001h
PMD0_CCP5MD_LENGTH                       equ 0001h
PMD0_CCP5MD_MASK                         equ 0004h
PMD0_CCP6MD_POSN                         equ 0003h
PMD0_CCP6MD_POSITION                     equ 0003h
PMD0_CCP6MD_SIZE                         equ 0001h
PMD0_CCP6MD_LENGTH                       equ 0001h
PMD0_CCP6MD_MASK                         equ 0008h
PMD0_CCP7MD_POSN                         equ 0004h
PMD0_CCP7MD_POSITION                     equ 0004h
PMD0_CCP7MD_SIZE                         equ 0001h
PMD0_CCP7MD_LENGTH                       equ 0001h
PMD0_CCP7MD_MASK                         equ 0010h
PMD0_CCP8MD_POSN                         equ 0005h
PMD0_CCP8MD_POSITION                     equ 0005h
PMD0_CCP8MD_SIZE                         equ 0001h
PMD0_CCP8MD_LENGTH                       equ 0001h
PMD0_CCP8MD_MASK                         equ 0020h
PMD0_CCP9MD_POSN                         equ 0006h
PMD0_CCP9MD_POSITION                     equ 0006h
PMD0_CCP9MD_SIZE                         equ 0001h
PMD0_CCP9MD_LENGTH                       equ 0001h
PMD0_CCP9MD_MASK                         equ 0040h
PMD0_CCP10MD_POSN                        equ 0007h
PMD0_CCP10MD_POSITION                    equ 0007h
PMD0_CCP10MD_SIZE                        equ 0001h
PMD0_CCP10MD_LENGTH                      equ 0001h
PMD0_CCP10MD_MASK                        equ 0080h
PMD0_SPI1MD_POSN                         equ 0001h
PMD0_SPI1MD_POSITION                     equ 0001h
PMD0_SPI1MD_SIZE                         equ 0001h
PMD0_SPI1MD_LENGTH                       equ 0001h
PMD0_SPI1MD_MASK                         equ 0002h
PMD0_SPI2MD_POSN                         equ 0002h
PMD0_SPI2MD_POSITION                     equ 0002h
PMD0_SPI2MD_SIZE                         equ 0001h
PMD0_SPI2MD_LENGTH                       equ 0001h
PMD0_SPI2MD_MASK                         equ 0004h

// Register: CTMUCON4
#define CTMUCON4 CTMUCON4
CTMUCON4                                 equ 0EF5h
// bitfield definitions
CTMUCON4_EDG1STAT_POSN                   equ 0000h
CTMUCON4_EDG1STAT_POSITION               equ 0000h
CTMUCON4_EDG1STAT_SIZE                   equ 0001h
CTMUCON4_EDG1STAT_LENGTH                 equ 0001h
CTMUCON4_EDG1STAT_MASK                   equ 0001h
CTMUCON4_EDG2STAT_POSN                   equ 0001h
CTMUCON4_EDG2STAT_POSITION               equ 0001h
CTMUCON4_EDG2STAT_SIZE                   equ 0001h
CTMUCON4_EDG2STAT_LENGTH                 equ 0001h
CTMUCON4_EDG2STAT_MASK                   equ 0002h
CTMUCON4_EDG1SEL_POSN                    equ 0002h
CTMUCON4_EDG1SEL_POSITION                equ 0002h
CTMUCON4_EDG1SEL_SIZE                    equ 0004h
CTMUCON4_EDG1SEL_LENGTH                  equ 0004h
CTMUCON4_EDG1SEL_MASK                    equ 003Ch
CTMUCON4_EDG1POL_POSN                    equ 0006h
CTMUCON4_EDG1POL_POSITION                equ 0006h
CTMUCON4_EDG1POL_SIZE                    equ 0001h
CTMUCON4_EDG1POL_LENGTH                  equ 0001h
CTMUCON4_EDG1POL_MASK                    equ 0040h
CTMUCON4_EDG1EN_POSN                     equ 0007h
CTMUCON4_EDG1EN_POSITION                 equ 0007h
CTMUCON4_EDG1EN_SIZE                     equ 0001h
CTMUCON4_EDG1EN_LENGTH                   equ 0001h
CTMUCON4_EDG1EN_MASK                     equ 0080h
CTMUCON4_EDG1SEL0_POSN                   equ 0002h
CTMUCON4_EDG1SEL0_POSITION               equ 0002h
CTMUCON4_EDG1SEL0_SIZE                   equ 0001h
CTMUCON4_EDG1SEL0_LENGTH                 equ 0001h
CTMUCON4_EDG1SEL0_MASK                   equ 0004h
CTMUCON4_EDG1SEL1_POSN                   equ 0003h
CTMUCON4_EDG1SEL1_POSITION               equ 0003h
CTMUCON4_EDG1SEL1_SIZE                   equ 0001h
CTMUCON4_EDG1SEL1_LENGTH                 equ 0001h
CTMUCON4_EDG1SEL1_MASK                   equ 0008h
CTMUCON4_EDG1SEL2_POSN                   equ 0004h
CTMUCON4_EDG1SEL2_POSITION               equ 0004h
CTMUCON4_EDG1SEL2_SIZE                   equ 0001h
CTMUCON4_EDG1SEL2_LENGTH                 equ 0001h
CTMUCON4_EDG1SEL2_MASK                   equ 0010h
CTMUCON4_EDG1SEL3_POSN                   equ 0005h
CTMUCON4_EDG1SEL3_POSITION               equ 0005h
CTMUCON4_EDG1SEL3_SIZE                   equ 0001h
CTMUCON4_EDG1SEL3_LENGTH                 equ 0001h
CTMUCON4_EDG1SEL3_MASK                   equ 0020h

// Register: CTMUCON3
#define CTMUCON3 CTMUCON3
CTMUCON3                                 equ 0EF6h
// bitfield definitions
CTMUCON3_EDG2SEL_POSN                    equ 0002h
CTMUCON3_EDG2SEL_POSITION                equ 0002h
CTMUCON3_EDG2SEL_SIZE                    equ 0004h
CTMUCON3_EDG2SEL_LENGTH                  equ 0004h
CTMUCON3_EDG2SEL_MASK                    equ 003Ch
CTMUCON3_EDG2POL_POSN                    equ 0006h
CTMUCON3_EDG2POL_POSITION                equ 0006h
CTMUCON3_EDG2POL_SIZE                    equ 0001h
CTMUCON3_EDG2POL_LENGTH                  equ 0001h
CTMUCON3_EDG2POL_MASK                    equ 0040h
CTMUCON3_EDG2EN_POSN                     equ 0007h
CTMUCON3_EDG2EN_POSITION                 equ 0007h
CTMUCON3_EDG2EN_SIZE                     equ 0001h
CTMUCON3_EDG2EN_LENGTH                   equ 0001h
CTMUCON3_EDG2EN_MASK                     equ 0080h
CTMUCON3_EDG2SEL0_POSN                   equ 0002h
CTMUCON3_EDG2SEL0_POSITION               equ 0002h
CTMUCON3_EDG2SEL0_SIZE                   equ 0001h
CTMUCON3_EDG2SEL0_LENGTH                 equ 0001h
CTMUCON3_EDG2SEL0_MASK                   equ 0004h
CTMUCON3_EDG2SEL1_POSN                   equ 0003h
CTMUCON3_EDG2SEL1_POSITION               equ 0003h
CTMUCON3_EDG2SEL1_SIZE                   equ 0001h
CTMUCON3_EDG2SEL1_LENGTH                 equ 0001h
CTMUCON3_EDG2SEL1_MASK                   equ 0008h
CTMUCON3_EDG2SEL2_POSN                   equ 0004h
CTMUCON3_EDG2SEL2_POSITION               equ 0004h
CTMUCON3_EDG2SEL2_SIZE                   equ 0001h
CTMUCON3_EDG2SEL2_LENGTH                 equ 0001h
CTMUCON3_EDG2SEL2_MASK                   equ 0010h
CTMUCON3_EDG2SEL3_POSN                   equ 0005h
CTMUCON3_EDG2SEL3_POSITION               equ 0005h
CTMUCON3_EDG2SEL3_SIZE                   equ 0001h
CTMUCON3_EDG2SEL3_LENGTH                 equ 0001h
CTMUCON3_EDG2SEL3_MASK                   equ 0020h

// Register: CTMUCON2
#define CTMUCON2 CTMUCON2
CTMUCON2                                 equ 0EF7h
// bitfield definitions
CTMUCON2_IRNG_POSN                       equ 0000h
CTMUCON2_IRNG_POSITION                   equ 0000h
CTMUCON2_IRNG_SIZE                       equ 0002h
CTMUCON2_IRNG_LENGTH                     equ 0002h
CTMUCON2_IRNG_MASK                       equ 0003h
CTMUCON2_ITRIM_POSN                      equ 0002h
CTMUCON2_ITRIM_POSITION                  equ 0002h
CTMUCON2_ITRIM_SIZE                      equ 0006h
CTMUCON2_ITRIM_LENGTH                    equ 0006h
CTMUCON2_ITRIM_MASK                      equ 00FCh
CTMUCON2_IRNG0_POSN                      equ 0000h
CTMUCON2_IRNG0_POSITION                  equ 0000h
CTMUCON2_IRNG0_SIZE                      equ 0001h
CTMUCON2_IRNG0_LENGTH                    equ 0001h
CTMUCON2_IRNG0_MASK                      equ 0001h
CTMUCON2_IRNG1_POSN                      equ 0001h
CTMUCON2_IRNG1_POSITION                  equ 0001h
CTMUCON2_IRNG1_SIZE                      equ 0001h
CTMUCON2_IRNG1_LENGTH                    equ 0001h
CTMUCON2_IRNG1_MASK                      equ 0002h
CTMUCON2_ITRIM0_POSN                     equ 0002h
CTMUCON2_ITRIM0_POSITION                 equ 0002h
CTMUCON2_ITRIM0_SIZE                     equ 0001h
CTMUCON2_ITRIM0_LENGTH                   equ 0001h
CTMUCON2_ITRIM0_MASK                     equ 0004h
CTMUCON2_ITRIM1_POSN                     equ 0003h
CTMUCON2_ITRIM1_POSITION                 equ 0003h
CTMUCON2_ITRIM1_SIZE                     equ 0001h
CTMUCON2_ITRIM1_LENGTH                   equ 0001h
CTMUCON2_ITRIM1_MASK                     equ 0008h
CTMUCON2_ITRIM2_POSN                     equ 0004h
CTMUCON2_ITRIM2_POSITION                 equ 0004h
CTMUCON2_ITRIM2_SIZE                     equ 0001h
CTMUCON2_ITRIM2_LENGTH                   equ 0001h
CTMUCON2_ITRIM2_MASK                     equ 0010h
CTMUCON2_ITRIM3_POSN                     equ 0005h
CTMUCON2_ITRIM3_POSITION                 equ 0005h
CTMUCON2_ITRIM3_SIZE                     equ 0001h
CTMUCON2_ITRIM3_LENGTH                   equ 0001h
CTMUCON2_ITRIM3_MASK                     equ 0020h
CTMUCON2_ITRIM4_POSN                     equ 0006h
CTMUCON2_ITRIM4_POSITION                 equ 0006h
CTMUCON2_ITRIM4_SIZE                     equ 0001h
CTMUCON2_ITRIM4_LENGTH                   equ 0001h
CTMUCON2_ITRIM4_MASK                     equ 0040h
CTMUCON2_ITRIM5_POSN                     equ 0007h
CTMUCON2_ITRIM5_POSITION                 equ 0007h
CTMUCON2_ITRIM5_SIZE                     equ 0001h
CTMUCON2_ITRIM5_LENGTH                   equ 0001h
CTMUCON2_ITRIM5_MASK                     equ 0080h

// Register: CTMUCON1
#define CTMUCON1 CTMUCON1
CTMUCON1                                 equ 0EF8h
// bitfield definitions
CTMUCON1_CTTRIG_POSN                     equ 0000h
CTMUCON1_CTTRIG_POSITION                 equ 0000h
CTMUCON1_CTTRIG_SIZE                     equ 0001h
CTMUCON1_CTTRIG_LENGTH                   equ 0001h
CTMUCON1_CTTRIG_MASK                     equ 0001h
CTMUCON1_IDISSEN_POSN                    equ 0001h
CTMUCON1_IDISSEN_POSITION                equ 0001h
CTMUCON1_IDISSEN_SIZE                    equ 0001h
CTMUCON1_IDISSEN_LENGTH                  equ 0001h
CTMUCON1_IDISSEN_MASK                    equ 0002h
CTMUCON1_EDGSEQEN_POSN                   equ 0002h
CTMUCON1_EDGSEQEN_POSITION               equ 0002h
CTMUCON1_EDGSEQEN_SIZE                   equ 0001h
CTMUCON1_EDGSEQEN_LENGTH                 equ 0001h
CTMUCON1_EDGSEQEN_MASK                   equ 0004h
CTMUCON1_EDGEN_POSN                      equ 0003h
CTMUCON1_EDGEN_POSITION                  equ 0003h
CTMUCON1_EDGEN_SIZE                      equ 0001h
CTMUCON1_EDGEN_LENGTH                    equ 0001h
CTMUCON1_EDGEN_MASK                      equ 0008h
CTMUCON1_TGEN_POSN                       equ 0004h
CTMUCON1_TGEN_POSITION                   equ 0004h
CTMUCON1_TGEN_SIZE                       equ 0001h
CTMUCON1_TGEN_LENGTH                     equ 0001h
CTMUCON1_TGEN_MASK                       equ 0010h
CTMUCON1_CTMUSIDL_POSN                   equ 0005h
CTMUCON1_CTMUSIDL_POSITION               equ 0005h
CTMUCON1_CTMUSIDL_SIZE                   equ 0001h
CTMUCON1_CTMUSIDL_LENGTH                 equ 0001h
CTMUCON1_CTMUSIDL_MASK                   equ 0020h
CTMUCON1_CTMUEN_POSN                     equ 0007h
CTMUCON1_CTMUEN_POSITION                 equ 0007h
CTMUCON1_CTMUEN_SIZE                     equ 0001h
CTMUCON1_CTMUEN_LENGTH                   equ 0001h
CTMUCON1_CTMUEN_MASK                     equ 0080h

// Register: TXREG4
#define TXREG4 TXREG4
TXREG4                                   equ 0EF9h
// bitfield definitions
TXREG4_TXREG4_POSN                       equ 0000h
TXREG4_TXREG4_POSITION                   equ 0000h
TXREG4_TXREG4_SIZE                       equ 0008h
TXREG4_TXREG4_LENGTH                     equ 0008h
TXREG4_TXREG4_MASK                       equ 00FFh

// Register: RCREG4
#define RCREG4 RCREG4
RCREG4                                   equ 0EFAh
// bitfield definitions
RCREG4_RCREG4_POSN                       equ 0000h
RCREG4_RCREG4_POSITION                   equ 0000h
RCREG4_RCREG4_SIZE                       equ 0008h
RCREG4_RCREG4_LENGTH                     equ 0008h
RCREG4_RCREG4_MASK                       equ 00FFh

// Register: SPBRG4
#define SPBRG4 SPBRG4
SPBRG4                                   equ 0EFBh
// bitfield definitions
SPBRG4_SPBRG4_POSN                       equ 0000h
SPBRG4_SPBRG4_POSITION                   equ 0000h
SPBRG4_SPBRG4_SIZE                       equ 0008h
SPBRG4_SPBRG4_LENGTH                     equ 0008h
SPBRG4_SPBRG4_MASK                       equ 00FFh
SPBRG4_BRG0_POSN                         equ 0000h
SPBRG4_BRG0_POSITION                     equ 0000h
SPBRG4_BRG0_SIZE                         equ 0001h
SPBRG4_BRG0_LENGTH                       equ 0001h
SPBRG4_BRG0_MASK                         equ 0001h
SPBRG4_BRG1_POSN                         equ 0001h
SPBRG4_BRG1_POSITION                     equ 0001h
SPBRG4_BRG1_SIZE                         equ 0001h
SPBRG4_BRG1_LENGTH                       equ 0001h
SPBRG4_BRG1_MASK                         equ 0002h
SPBRG4_BRG2_POSN                         equ 0002h
SPBRG4_BRG2_POSITION                     equ 0002h
SPBRG4_BRG2_SIZE                         equ 0001h
SPBRG4_BRG2_LENGTH                       equ 0001h
SPBRG4_BRG2_MASK                         equ 0004h
SPBRG4_BRG3_POSN                         equ 0003h
SPBRG4_BRG3_POSITION                     equ 0003h
SPBRG4_BRG3_SIZE                         equ 0001h
SPBRG4_BRG3_LENGTH                       equ 0001h
SPBRG4_BRG3_MASK                         equ 0008h
SPBRG4_BRG4_POSN                         equ 0004h
SPBRG4_BRG4_POSITION                     equ 0004h
SPBRG4_BRG4_SIZE                         equ 0001h
SPBRG4_BRG4_LENGTH                       equ 0001h
SPBRG4_BRG4_MASK                         equ 0010h
SPBRG4_BRG5_POSN                         equ 0005h
SPBRG4_BRG5_POSITION                     equ 0005h
SPBRG4_BRG5_SIZE                         equ 0001h
SPBRG4_BRG5_LENGTH                       equ 0001h
SPBRG4_BRG5_MASK                         equ 0020h
SPBRG4_BRG6_POSN                         equ 0006h
SPBRG4_BRG6_POSITION                     equ 0006h
SPBRG4_BRG6_SIZE                         equ 0001h
SPBRG4_BRG6_LENGTH                       equ 0001h
SPBRG4_BRG6_MASK                         equ 0040h
SPBRG4_BRG7_POSN                         equ 0007h
SPBRG4_BRG7_POSITION                     equ 0007h
SPBRG4_BRG7_SIZE                         equ 0001h
SPBRG4_BRG7_LENGTH                       equ 0001h
SPBRG4_BRG7_MASK                         equ 0080h

// Register: SPBRGH4
#define SPBRGH4 SPBRGH4
SPBRGH4                                  equ 0EFCh
// bitfield definitions
SPBRGH4_SPBRGH4_POSN                     equ 0000h
SPBRGH4_SPBRGH4_POSITION                 equ 0000h
SPBRGH4_SPBRGH4_SIZE                     equ 0008h
SPBRGH4_SPBRGH4_LENGTH                   equ 0008h
SPBRGH4_SPBRGH4_MASK                     equ 00FFh
SPBRGH4_BRG8_POSN                        equ 0000h
SPBRGH4_BRG8_POSITION                    equ 0000h
SPBRGH4_BRG8_SIZE                        equ 0001h
SPBRGH4_BRG8_LENGTH                      equ 0001h
SPBRGH4_BRG8_MASK                        equ 0001h
SPBRGH4_BRG9_POSN                        equ 0001h
SPBRGH4_BRG9_POSITION                    equ 0001h
SPBRGH4_BRG9_SIZE                        equ 0001h
SPBRGH4_BRG9_LENGTH                      equ 0001h
SPBRGH4_BRG9_MASK                        equ 0002h
SPBRGH4_BRG10_POSN                       equ 0002h
SPBRGH4_BRG10_POSITION                   equ 0002h
SPBRGH4_BRG10_SIZE                       equ 0001h
SPBRGH4_BRG10_LENGTH                     equ 0001h
SPBRGH4_BRG10_MASK                       equ 0004h
SPBRGH4_BRG11_POSN                       equ 0003h
SPBRGH4_BRG11_POSITION                   equ 0003h
SPBRGH4_BRG11_SIZE                       equ 0001h
SPBRGH4_BRG11_LENGTH                     equ 0001h
SPBRGH4_BRG11_MASK                       equ 0008h
SPBRGH4_BRG12_POSN                       equ 0004h
SPBRGH4_BRG12_POSITION                   equ 0004h
SPBRGH4_BRG12_SIZE                       equ 0001h
SPBRGH4_BRG12_LENGTH                     equ 0001h
SPBRGH4_BRG12_MASK                       equ 0010h
SPBRGH4_BRG13_POSN                       equ 0005h
SPBRGH4_BRG13_POSITION                   equ 0005h
SPBRGH4_BRG13_SIZE                       equ 0001h
SPBRGH4_BRG13_LENGTH                     equ 0001h
SPBRGH4_BRG13_MASK                       equ 0020h
SPBRGH4_BRG14_POSN                       equ 0006h
SPBRGH4_BRG14_POSITION                   equ 0006h
SPBRGH4_BRG14_SIZE                       equ 0001h
SPBRGH4_BRG14_LENGTH                     equ 0001h
SPBRGH4_BRG14_MASK                       equ 0040h
SPBRGH4_BRG15_POSN                       equ 0007h
SPBRGH4_BRG15_POSITION                   equ 0007h
SPBRGH4_BRG15_SIZE                       equ 0001h
SPBRGH4_BRG15_LENGTH                     equ 0001h
SPBRGH4_BRG15_MASK                       equ 0080h

// Register: BAUDCON4
#define BAUDCON4 BAUDCON4
BAUDCON4                                 equ 0EFDh
// bitfield definitions
BAUDCON4_ABDEN_POSN                      equ 0000h
BAUDCON4_ABDEN_POSITION                  equ 0000h
BAUDCON4_ABDEN_SIZE                      equ 0001h
BAUDCON4_ABDEN_LENGTH                    equ 0001h
BAUDCON4_ABDEN_MASK                      equ 0001h
BAUDCON4_WUE_POSN                        equ 0001h
BAUDCON4_WUE_POSITION                    equ 0001h
BAUDCON4_WUE_SIZE                        equ 0001h
BAUDCON4_WUE_LENGTH                      equ 0001h
BAUDCON4_WUE_MASK                        equ 0002h
BAUDCON4_IREN_POSN                       equ 0002h
BAUDCON4_IREN_POSITION                   equ 0002h
BAUDCON4_IREN_SIZE                       equ 0001h
BAUDCON4_IREN_LENGTH                     equ 0001h
BAUDCON4_IREN_MASK                       equ 0004h
BAUDCON4_BRG16_POSN                      equ 0003h
BAUDCON4_BRG16_POSITION                  equ 0003h
BAUDCON4_BRG16_SIZE                      equ 0001h
BAUDCON4_BRG16_LENGTH                    equ 0001h
BAUDCON4_BRG16_MASK                      equ 0008h
BAUDCON4_TXCKP_POSN                      equ 0004h
BAUDCON4_TXCKP_POSITION                  equ 0004h
BAUDCON4_TXCKP_SIZE                      equ 0001h
BAUDCON4_TXCKP_LENGTH                    equ 0001h
BAUDCON4_TXCKP_MASK                      equ 0010h
BAUDCON4_RXDTP_POSN                      equ 0005h
BAUDCON4_RXDTP_POSITION                  equ 0005h
BAUDCON4_RXDTP_SIZE                      equ 0001h
BAUDCON4_RXDTP_LENGTH                    equ 0001h
BAUDCON4_RXDTP_MASK                      equ 0020h
BAUDCON4_RCIDL_POSN                      equ 0006h
BAUDCON4_RCIDL_POSITION                  equ 0006h
BAUDCON4_RCIDL_SIZE                      equ 0001h
BAUDCON4_RCIDL_LENGTH                    equ 0001h
BAUDCON4_RCIDL_MASK                      equ 0040h
BAUDCON4_ABDOVF_POSN                     equ 0007h
BAUDCON4_ABDOVF_POSITION                 equ 0007h
BAUDCON4_ABDOVF_SIZE                     equ 0001h
BAUDCON4_ABDOVF_LENGTH                   equ 0001h
BAUDCON4_ABDOVF_MASK                     equ 0080h
BAUDCON4_ABDEN4_POSN                     equ 0000h
BAUDCON4_ABDEN4_POSITION                 equ 0000h
BAUDCON4_ABDEN4_SIZE                     equ 0001h
BAUDCON4_ABDEN4_LENGTH                   equ 0001h
BAUDCON4_ABDEN4_MASK                     equ 0001h
BAUDCON4_WUE4_POSN                       equ 0001h
BAUDCON4_WUE4_POSITION                   equ 0001h
BAUDCON4_WUE4_SIZE                       equ 0001h
BAUDCON4_WUE4_LENGTH                     equ 0001h
BAUDCON4_WUE4_MASK                       equ 0002h
BAUDCON4_BRG164_POSN                     equ 0003h
BAUDCON4_BRG164_POSITION                 equ 0003h
BAUDCON4_BRG164_SIZE                     equ 0001h
BAUDCON4_BRG164_LENGTH                   equ 0001h
BAUDCON4_BRG164_MASK                     equ 0008h
BAUDCON4_SCKP4_POSN                      equ 0004h
BAUDCON4_SCKP4_POSITION                  equ 0004h
BAUDCON4_SCKP4_SIZE                      equ 0001h
BAUDCON4_SCKP4_LENGTH                    equ 0001h
BAUDCON4_SCKP4_MASK                      equ 0010h
BAUDCON4_DTRXP4_POSN                     equ 0005h
BAUDCON4_DTRXP4_POSITION                 equ 0005h
BAUDCON4_DTRXP4_SIZE                     equ 0001h
BAUDCON4_DTRXP4_LENGTH                   equ 0001h
BAUDCON4_DTRXP4_MASK                     equ 0020h
BAUDCON4_RCIDL4_POSN                     equ 0006h
BAUDCON4_RCIDL4_POSITION                 equ 0006h
BAUDCON4_RCIDL4_SIZE                     equ 0001h
BAUDCON4_RCIDL4_LENGTH                   equ 0001h
BAUDCON4_RCIDL4_MASK                     equ 0040h
BAUDCON4_ABDOVF4_POSN                    equ 0007h
BAUDCON4_ABDOVF4_POSITION                equ 0007h
BAUDCON4_ABDOVF4_SIZE                    equ 0001h
BAUDCON4_ABDOVF4_LENGTH                  equ 0001h
BAUDCON4_ABDOVF4_MASK                    equ 0080h
BAUDCON4_TXCKP4_POSN                     equ 0004h
BAUDCON4_TXCKP4_POSITION                 equ 0004h
BAUDCON4_TXCKP4_SIZE                     equ 0001h
BAUDCON4_TXCKP4_LENGTH                   equ 0001h
BAUDCON4_TXCKP4_MASK                     equ 0010h
BAUDCON4_RXDTP4_POSN                     equ 0005h
BAUDCON4_RXDTP4_POSITION                 equ 0005h
BAUDCON4_RXDTP4_SIZE                     equ 0001h
BAUDCON4_RXDTP4_LENGTH                   equ 0001h
BAUDCON4_RXDTP4_MASK                     equ 0020h
BAUDCON4_RCMT4_POSN                      equ 0006h
BAUDCON4_RCMT4_POSITION                  equ 0006h
BAUDCON4_RCMT4_SIZE                      equ 0001h
BAUDCON4_RCMT4_LENGTH                    equ 0001h
BAUDCON4_RCMT4_MASK                      equ 0040h

// Register: TXSTA4
#define TXSTA4 TXSTA4
TXSTA4                                   equ 0EFEh
// bitfield definitions
TXSTA4_TX9D_POSN                         equ 0000h
TXSTA4_TX9D_POSITION                     equ 0000h
TXSTA4_TX9D_SIZE                         equ 0001h
TXSTA4_TX9D_LENGTH                       equ 0001h
TXSTA4_TX9D_MASK                         equ 0001h
TXSTA4_TRMT_POSN                         equ 0001h
TXSTA4_TRMT_POSITION                     equ 0001h
TXSTA4_TRMT_SIZE                         equ 0001h
TXSTA4_TRMT_LENGTH                       equ 0001h
TXSTA4_TRMT_MASK                         equ 0002h
TXSTA4_BRGH_POSN                         equ 0002h
TXSTA4_BRGH_POSITION                     equ 0002h
TXSTA4_BRGH_SIZE                         equ 0001h
TXSTA4_BRGH_LENGTH                       equ 0001h
TXSTA4_BRGH_MASK                         equ 0004h
TXSTA4_SENDB_POSN                        equ 0003h
TXSTA4_SENDB_POSITION                    equ 0003h
TXSTA4_SENDB_SIZE                        equ 0001h
TXSTA4_SENDB_LENGTH                      equ 0001h
TXSTA4_SENDB_MASK                        equ 0008h
TXSTA4_SYNC_POSN                         equ 0004h
TXSTA4_SYNC_POSITION                     equ 0004h
TXSTA4_SYNC_SIZE                         equ 0001h
TXSTA4_SYNC_LENGTH                       equ 0001h
TXSTA4_SYNC_MASK                         equ 0010h
TXSTA4_TXEN_POSN                         equ 0005h
TXSTA4_TXEN_POSITION                     equ 0005h
TXSTA4_TXEN_SIZE                         equ 0001h
TXSTA4_TXEN_LENGTH                       equ 0001h
TXSTA4_TXEN_MASK                         equ 0020h
TXSTA4_TX9_POSN                          equ 0006h
TXSTA4_TX9_POSITION                      equ 0006h
TXSTA4_TX9_SIZE                          equ 0001h
TXSTA4_TX9_LENGTH                        equ 0001h
TXSTA4_TX9_MASK                          equ 0040h
TXSTA4_CSRC_POSN                         equ 0007h
TXSTA4_CSRC_POSITION                     equ 0007h
TXSTA4_CSRC_SIZE                         equ 0001h
TXSTA4_CSRC_LENGTH                       equ 0001h
TXSTA4_CSRC_MASK                         equ 0080h
TXSTA4_TXD84_POSN                        equ 0000h
TXSTA4_TXD84_POSITION                    equ 0000h
TXSTA4_TXD84_SIZE                        equ 0001h
TXSTA4_TXD84_LENGTH                      equ 0001h
TXSTA4_TXD84_MASK                        equ 0001h
TXSTA4_TX8_94_POSN                       equ 0006h
TXSTA4_TX8_94_POSITION                   equ 0006h
TXSTA4_TX8_94_SIZE                       equ 0001h
TXSTA4_TX8_94_LENGTH                     equ 0001h
TXSTA4_TX8_94_MASK                       equ 0040h

// Register: RCSTA4
#define RCSTA4 RCSTA4
RCSTA4                                   equ 0EFFh
// bitfield definitions
RCSTA4_RX9D_POSN                         equ 0000h
RCSTA4_RX9D_POSITION                     equ 0000h
RCSTA4_RX9D_SIZE                         equ 0001h
RCSTA4_RX9D_LENGTH                       equ 0001h
RCSTA4_RX9D_MASK                         equ 0001h
RCSTA4_OERR_POSN                         equ 0001h
RCSTA4_OERR_POSITION                     equ 0001h
RCSTA4_OERR_SIZE                         equ 0001h
RCSTA4_OERR_LENGTH                       equ 0001h
RCSTA4_OERR_MASK                         equ 0002h
RCSTA4_FERR_POSN                         equ 0002h
RCSTA4_FERR_POSITION                     equ 0002h
RCSTA4_FERR_SIZE                         equ 0001h
RCSTA4_FERR_LENGTH                       equ 0001h
RCSTA4_FERR_MASK                         equ 0004h
RCSTA4_ADDEN_POSN                        equ 0003h
RCSTA4_ADDEN_POSITION                    equ 0003h
RCSTA4_ADDEN_SIZE                        equ 0001h
RCSTA4_ADDEN_LENGTH                      equ 0001h
RCSTA4_ADDEN_MASK                        equ 0008h
RCSTA4_CREN_POSN                         equ 0004h
RCSTA4_CREN_POSITION                     equ 0004h
RCSTA4_CREN_SIZE                         equ 0001h
RCSTA4_CREN_LENGTH                       equ 0001h
RCSTA4_CREN_MASK                         equ 0010h
RCSTA4_SREN_POSN                         equ 0005h
RCSTA4_SREN_POSITION                     equ 0005h
RCSTA4_SREN_SIZE                         equ 0001h
RCSTA4_SREN_LENGTH                       equ 0001h
RCSTA4_SREN_MASK                         equ 0020h
RCSTA4_RX9_POSN                          equ 0006h
RCSTA4_RX9_POSITION                      equ 0006h
RCSTA4_RX9_SIZE                          equ 0001h
RCSTA4_RX9_LENGTH                        equ 0001h
RCSTA4_RX9_MASK                          equ 0040h
RCSTA4_SPEN_POSN                         equ 0007h
RCSTA4_SPEN_POSITION                     equ 0007h
RCSTA4_SPEN_SIZE                         equ 0001h
RCSTA4_SPEN_LENGTH                       equ 0001h
RCSTA4_SPEN_MASK                         equ 0080h
RCSTA4_RCD84_POSN                        equ 0000h
RCSTA4_RCD84_POSITION                    equ 0000h
RCSTA4_RCD84_SIZE                        equ 0001h
RCSTA4_RCD84_LENGTH                      equ 0001h
RCSTA4_RCD84_MASK                        equ 0001h
RCSTA4_RC8_92_POSN                       equ 0006h
RCSTA4_RC8_92_POSITION                   equ 0006h
RCSTA4_RC8_92_SIZE                       equ 0001h
RCSTA4_RC8_92_LENGTH                     equ 0001h
RCSTA4_RC8_92_MASK                       equ 0040h
RCSTA4_RC94_POSN                         equ 0006h
RCSTA4_RC94_POSITION                     equ 0006h
RCSTA4_RC94_SIZE                         equ 0001h
RCSTA4_RC94_LENGTH                       equ 0001h
RCSTA4_RC94_MASK                         equ 0040h

// Register: DMACON2
#define DMACON2 DMACON2
DMACON2                                  equ 0F00h
// bitfield definitions
DMACON2_INTLVL_POSN                      equ 0000h
DMACON2_INTLVL_POSITION                  equ 0000h
DMACON2_INTLVL_SIZE                      equ 0004h
DMACON2_INTLVL_LENGTH                    equ 0004h
DMACON2_INTLVL_MASK                      equ 000Fh
DMACON2_DLYCYC_POSN                      equ 0004h
DMACON2_DLYCYC_POSITION                  equ 0004h
DMACON2_DLYCYC_SIZE                      equ 0004h
DMACON2_DLYCYC_LENGTH                    equ 0004h
DMACON2_DLYCYC_MASK                      equ 00F0h
DMACON2_INTLVL0_POSN                     equ 0000h
DMACON2_INTLVL0_POSITION                 equ 0000h
DMACON2_INTLVL0_SIZE                     equ 0001h
DMACON2_INTLVL0_LENGTH                   equ 0001h
DMACON2_INTLVL0_MASK                     equ 0001h
DMACON2_INTLVL1_POSN                     equ 0001h
DMACON2_INTLVL1_POSITION                 equ 0001h
DMACON2_INTLVL1_SIZE                     equ 0001h
DMACON2_INTLVL1_LENGTH                   equ 0001h
DMACON2_INTLVL1_MASK                     equ 0002h
DMACON2_INTLVL2_POSN                     equ 0002h
DMACON2_INTLVL2_POSITION                 equ 0002h
DMACON2_INTLVL2_SIZE                     equ 0001h
DMACON2_INTLVL2_LENGTH                   equ 0001h
DMACON2_INTLVL2_MASK                     equ 0004h
DMACON2_INTLVL3_POSN                     equ 0003h
DMACON2_INTLVL3_POSITION                 equ 0003h
DMACON2_INTLVL3_SIZE                     equ 0001h
DMACON2_INTLVL3_LENGTH                   equ 0001h
DMACON2_INTLVL3_MASK                     equ 0008h
DMACON2_DLYCYC0_POSN                     equ 0004h
DMACON2_DLYCYC0_POSITION                 equ 0004h
DMACON2_DLYCYC0_SIZE                     equ 0001h
DMACON2_DLYCYC0_LENGTH                   equ 0001h
DMACON2_DLYCYC0_MASK                     equ 0010h
DMACON2_DLYCYC1_POSN                     equ 0005h
DMACON2_DLYCYC1_POSITION                 equ 0005h
DMACON2_DLYCYC1_SIZE                     equ 0001h
DMACON2_DLYCYC1_LENGTH                   equ 0001h
DMACON2_DLYCYC1_MASK                     equ 0020h
DMACON2_DLYCYC2_POSN                     equ 0006h
DMACON2_DLYCYC2_POSITION                 equ 0006h
DMACON2_DLYCYC2_SIZE                     equ 0001h
DMACON2_DLYCYC2_LENGTH                   equ 0001h
DMACON2_DLYCYC2_MASK                     equ 0040h
DMACON2_DLYCYC3_POSN                     equ 0007h
DMACON2_DLYCYC3_POSITION                 equ 0007h
DMACON2_DLYCYC3_SIZE                     equ 0001h
DMACON2_DLYCYC3_LENGTH                   equ 0001h
DMACON2_DLYCYC3_MASK                     equ 0080h

// Register: ANCFG
#define ANCFG ANCFG
ANCFG                                    equ 0F01h
// bitfield definitions
ANCFG_VBGEN_POSN                         equ 0000h
ANCFG_VBGEN_POSITION                     equ 0000h
ANCFG_VBGEN_SIZE                         equ 0001h
ANCFG_VBGEN_LENGTH                       equ 0001h
ANCFG_VBGEN_MASK                         equ 0001h
ANCFG_VBG2EN_POSN                        equ 0001h
ANCFG_VBG2EN_POSITION                    equ 0001h
ANCFG_VBG2EN_SIZE                        equ 0001h
ANCFG_VBG2EN_LENGTH                      equ 0001h
ANCFG_VBG2EN_MASK                        equ 0002h
ANCFG_VBG6EN_POSN                        equ 0002h
ANCFG_VBG6EN_POSITION                    equ 0002h
ANCFG_VBG6EN_SIZE                        equ 0001h
ANCFG_VBG6EN_LENGTH                      equ 0001h
ANCFG_VBG6EN_MASK                        equ 0004h

// Register: SSP2ADD
#define SSP2ADD SSP2ADD
SSP2ADD                                  equ 0F02h
// bitfield definitions
SSP2ADD_SSPADD_POSN                      equ 0000h
SSP2ADD_SSPADD_POSITION                  equ 0000h
SSP2ADD_SSPADD_SIZE                      equ 0008h
SSP2ADD_SSPADD_LENGTH                    equ 0008h
SSP2ADD_SSPADD_MASK                      equ 00FFh
SSP2ADD_MSK02_POSN                       equ 0000h
SSP2ADD_MSK02_POSITION                   equ 0000h
SSP2ADD_MSK02_SIZE                       equ 0001h
SSP2ADD_MSK02_LENGTH                     equ 0001h
SSP2ADD_MSK02_MASK                       equ 0001h
SSP2ADD_MSK12_POSN                       equ 0001h
SSP2ADD_MSK12_POSITION                   equ 0001h
SSP2ADD_MSK12_SIZE                       equ 0001h
SSP2ADD_MSK12_LENGTH                     equ 0001h
SSP2ADD_MSK12_MASK                       equ 0002h
SSP2ADD_MSK22_POSN                       equ 0002h
SSP2ADD_MSK22_POSITION                   equ 0002h
SSP2ADD_MSK22_SIZE                       equ 0001h
SSP2ADD_MSK22_LENGTH                     equ 0001h
SSP2ADD_MSK22_MASK                       equ 0004h
SSP2ADD_MSK32_POSN                       equ 0003h
SSP2ADD_MSK32_POSITION                   equ 0003h
SSP2ADD_MSK32_SIZE                       equ 0001h
SSP2ADD_MSK32_LENGTH                     equ 0001h
SSP2ADD_MSK32_MASK                       equ 0008h
SSP2ADD_MSK42_POSN                       equ 0004h
SSP2ADD_MSK42_POSITION                   equ 0004h
SSP2ADD_MSK42_SIZE                       equ 0001h
SSP2ADD_MSK42_LENGTH                     equ 0001h
SSP2ADD_MSK42_MASK                       equ 0010h
SSP2ADD_MSK52_POSN                       equ 0005h
SSP2ADD_MSK52_POSITION                   equ 0005h
SSP2ADD_MSK52_SIZE                       equ 0001h
SSP2ADD_MSK52_LENGTH                     equ 0001h
SSP2ADD_MSK52_MASK                       equ 0020h
SSP2ADD_MSK62_POSN                       equ 0006h
SSP2ADD_MSK62_POSITION                   equ 0006h
SSP2ADD_MSK62_SIZE                       equ 0001h
SSP2ADD_MSK62_LENGTH                     equ 0001h
SSP2ADD_MSK62_MASK                       equ 0040h
SSP2ADD_MSK72_POSN                       equ 0007h
SSP2ADD_MSK72_POSITION                   equ 0007h
SSP2ADD_MSK72_SIZE                       equ 0001h
SSP2ADD_MSK72_LENGTH                     equ 0001h
SSP2ADD_MSK72_MASK                       equ 0080h
SSP2ADD_MSK0_POSN                        equ 0000h
SSP2ADD_MSK0_POSITION                    equ 0000h
SSP2ADD_MSK0_SIZE                        equ 0001h
SSP2ADD_MSK0_LENGTH                      equ 0001h
SSP2ADD_MSK0_MASK                        equ 0001h
SSP2ADD_MSK1_POSN                        equ 0001h
SSP2ADD_MSK1_POSITION                    equ 0001h
SSP2ADD_MSK1_SIZE                        equ 0001h
SSP2ADD_MSK1_LENGTH                      equ 0001h
SSP2ADD_MSK1_MASK                        equ 0002h
SSP2ADD_MSK2_POSN                        equ 0002h
SSP2ADD_MSK2_POSITION                    equ 0002h
SSP2ADD_MSK2_SIZE                        equ 0001h
SSP2ADD_MSK2_LENGTH                      equ 0001h
SSP2ADD_MSK2_MASK                        equ 0004h
SSP2ADD_MSK3_POSN                        equ 0003h
SSP2ADD_MSK3_POSITION                    equ 0003h
SSP2ADD_MSK3_SIZE                        equ 0001h
SSP2ADD_MSK3_LENGTH                      equ 0001h
SSP2ADD_MSK3_MASK                        equ 0008h
SSP2ADD_MSK4_POSN                        equ 0004h
SSP2ADD_MSK4_POSITION                    equ 0004h
SSP2ADD_MSK4_SIZE                        equ 0001h
SSP2ADD_MSK4_LENGTH                      equ 0001h
SSP2ADD_MSK4_MASK                        equ 0010h
SSP2ADD_MSK5_POSN                        equ 0005h
SSP2ADD_MSK5_POSITION                    equ 0005h
SSP2ADD_MSK5_SIZE                        equ 0001h
SSP2ADD_MSK5_LENGTH                      equ 0001h
SSP2ADD_MSK5_MASK                        equ 0020h
SSP2ADD_MSK6_POSN                        equ 0006h
SSP2ADD_MSK6_POSITION                    equ 0006h
SSP2ADD_MSK6_SIZE                        equ 0001h
SSP2ADD_MSK6_LENGTH                      equ 0001h
SSP2ADD_MSK6_MASK                        equ 0040h
SSP2ADD_MSK7_POSN                        equ 0007h
SSP2ADD_MSK7_POSITION                    equ 0007h
SSP2ADD_MSK7_SIZE                        equ 0001h
SSP2ADD_MSK7_LENGTH                      equ 0001h
SSP2ADD_MSK7_MASK                        equ 0080h

// Register: SSP2BUF
#define SSP2BUF SSP2BUF
SSP2BUF                                  equ 0F03h
// bitfield definitions
SSP2BUF_SSPBUF_POSN                      equ 0000h
SSP2BUF_SSPBUF_POSITION                  equ 0000h
SSP2BUF_SSPBUF_SIZE                      equ 0008h
SSP2BUF_SSPBUF_LENGTH                    equ 0008h
SSP2BUF_SSPBUF_MASK                      equ 00FFh

// Register: T4CON
#define T4CON T4CON
T4CON                                    equ 0F04h
// bitfield definitions
T4CON_T4CKPS_POSN                        equ 0000h
T4CON_T4CKPS_POSITION                    equ 0000h
T4CON_T4CKPS_SIZE                        equ 0002h
T4CON_T4CKPS_LENGTH                      equ 0002h
T4CON_T4CKPS_MASK                        equ 0003h
T4CON_TMR4ON_POSN                        equ 0002h
T4CON_TMR4ON_POSITION                    equ 0002h
T4CON_TMR4ON_SIZE                        equ 0001h
T4CON_TMR4ON_LENGTH                      equ 0001h
T4CON_TMR4ON_MASK                        equ 0004h
T4CON_T4OUTPS_POSN                       equ 0003h
T4CON_T4OUTPS_POSITION                   equ 0003h
T4CON_T4OUTPS_SIZE                       equ 0004h
T4CON_T4OUTPS_LENGTH                     equ 0004h
T4CON_T4OUTPS_MASK                       equ 0078h
T4CON_T4CKPS0_POSN                       equ 0000h
T4CON_T4CKPS0_POSITION                   equ 0000h
T4CON_T4CKPS0_SIZE                       equ 0001h
T4CON_T4CKPS0_LENGTH                     equ 0001h
T4CON_T4CKPS0_MASK                       equ 0001h
T4CON_T4CKPS1_POSN                       equ 0001h
T4CON_T4CKPS1_POSITION                   equ 0001h
T4CON_T4CKPS1_SIZE                       equ 0001h
T4CON_T4CKPS1_LENGTH                     equ 0001h
T4CON_T4CKPS1_MASK                       equ 0002h
T4CON_T4OUTPS0_POSN                      equ 0003h
T4CON_T4OUTPS0_POSITION                  equ 0003h
T4CON_T4OUTPS0_SIZE                      equ 0001h
T4CON_T4OUTPS0_LENGTH                    equ 0001h
T4CON_T4OUTPS0_MASK                      equ 0008h
T4CON_T4OUTPS1_POSN                      equ 0004h
T4CON_T4OUTPS1_POSITION                  equ 0004h
T4CON_T4OUTPS1_SIZE                      equ 0001h
T4CON_T4OUTPS1_LENGTH                    equ 0001h
T4CON_T4OUTPS1_MASK                      equ 0010h
T4CON_T4OUTPS2_POSN                      equ 0005h
T4CON_T4OUTPS2_POSITION                  equ 0005h
T4CON_T4OUTPS2_SIZE                      equ 0001h
T4CON_T4OUTPS2_LENGTH                    equ 0001h
T4CON_T4OUTPS2_MASK                      equ 0020h
T4CON_T4OUTPS3_POSN                      equ 0006h
T4CON_T4OUTPS3_POSITION                  equ 0006h
T4CON_T4OUTPS3_SIZE                      equ 0001h
T4CON_T4OUTPS3_LENGTH                    equ 0001h
T4CON_T4OUTPS3_MASK                      equ 0040h

// Register: PR4
#define PR4 PR4
PR4                                      equ 0F05h
// bitfield definitions
PR4_PR4_POSN                             equ 0000h
PR4_PR4_POSITION                         equ 0000h
PR4_PR4_SIZE                             equ 0008h
PR4_PR4_LENGTH                           equ 0008h
PR4_PR4_MASK                             equ 00FFh

// Register: TMR4
#define TMR4 TMR4
TMR4                                     equ 0F06h
// bitfield definitions
TMR4_TMR4_POSN                           equ 0000h
TMR4_TMR4_POSITION                       equ 0000h
TMR4_TMR4_SIZE                           equ 0008h
TMR4_TMR4_LENGTH                         equ 0008h
TMR4_TMR4_MASK                           equ 00FFh

// Register: CCP7CON
#define CCP7CON CCP7CON
CCP7CON                                  equ 0F07h
// bitfield definitions
CCP7CON_CCP7M_POSN                       equ 0000h
CCP7CON_CCP7M_POSITION                   equ 0000h
CCP7CON_CCP7M_SIZE                       equ 0004h
CCP7CON_CCP7M_LENGTH                     equ 0004h
CCP7CON_CCP7M_MASK                       equ 000Fh
CCP7CON_DC7B_POSN                        equ 0004h
CCP7CON_DC7B_POSITION                    equ 0004h
CCP7CON_DC7B_SIZE                        equ 0002h
CCP7CON_DC7B_LENGTH                      equ 0002h
CCP7CON_DC7B_MASK                        equ 0030h
CCP7CON_CCP7M0_POSN                      equ 0000h
CCP7CON_CCP7M0_POSITION                  equ 0000h
CCP7CON_CCP7M0_SIZE                      equ 0001h
CCP7CON_CCP7M0_LENGTH                    equ 0001h
CCP7CON_CCP7M0_MASK                      equ 0001h
CCP7CON_CCP7M1_POSN                      equ 0001h
CCP7CON_CCP7M1_POSITION                  equ 0001h
CCP7CON_CCP7M1_SIZE                      equ 0001h
CCP7CON_CCP7M1_LENGTH                    equ 0001h
CCP7CON_CCP7M1_MASK                      equ 0002h
CCP7CON_CCP7M2_POSN                      equ 0002h
CCP7CON_CCP7M2_POSITION                  equ 0002h
CCP7CON_CCP7M2_SIZE                      equ 0001h
CCP7CON_CCP7M2_LENGTH                    equ 0001h
CCP7CON_CCP7M2_MASK                      equ 0004h
CCP7CON_CCP7M3_POSN                      equ 0003h
CCP7CON_CCP7M3_POSITION                  equ 0003h
CCP7CON_CCP7M3_SIZE                      equ 0001h
CCP7CON_CCP7M3_LENGTH                    equ 0001h
CCP7CON_CCP7M3_MASK                      equ 0008h
CCP7CON_DC7B0_POSN                       equ 0004h
CCP7CON_DC7B0_POSITION                   equ 0004h
CCP7CON_DC7B0_SIZE                       equ 0001h
CCP7CON_DC7B0_LENGTH                     equ 0001h
CCP7CON_DC7B0_MASK                       equ 0010h
CCP7CON_DC7B1_POSN                       equ 0005h
CCP7CON_DC7B1_POSITION                   equ 0005h
CCP7CON_DC7B1_SIZE                       equ 0001h
CCP7CON_DC7B1_LENGTH                     equ 0001h
CCP7CON_DC7B1_MASK                       equ 0020h
CCP7CON_CCP7Y_POSN                       equ 0004h
CCP7CON_CCP7Y_POSITION                   equ 0004h
CCP7CON_CCP7Y_SIZE                       equ 0001h
CCP7CON_CCP7Y_LENGTH                     equ 0001h
CCP7CON_CCP7Y_MASK                       equ 0010h
CCP7CON_CCP7X_POSN                       equ 0005h
CCP7CON_CCP7X_POSITION                   equ 0005h
CCP7CON_CCP7X_SIZE                       equ 0001h
CCP7CON_CCP7X_LENGTH                     equ 0001h
CCP7CON_CCP7X_MASK                       equ 0020h

// Register: CCPR7
#define CCPR7 CCPR7
CCPR7                                    equ 0F08h

// Register: CCPR7L
#define CCPR7L CCPR7L
CCPR7L                                   equ 0F08h
// bitfield definitions
CCPR7L_CCPR7L_POSN                       equ 0000h
CCPR7L_CCPR7L_POSITION                   equ 0000h
CCPR7L_CCPR7L_SIZE                       equ 0008h
CCPR7L_CCPR7L_LENGTH                     equ 0008h
CCPR7L_CCPR7L_MASK                       equ 00FFh

// Register: CCPR7H
#define CCPR7H CCPR7H
CCPR7H                                   equ 0F09h
// bitfield definitions
CCPR7H_CCPR7H_POSN                       equ 0000h
CCPR7H_CCPR7H_POSITION                   equ 0000h
CCPR7H_CCPR7H_SIZE                       equ 0008h
CCPR7H_CCPR7H_LENGTH                     equ 0008h
CCPR7H_CCPR7H_MASK                       equ 00FFh

// Register: CCP6CON
#define CCP6CON CCP6CON
CCP6CON                                  equ 0F0Ah
// bitfield definitions
CCP6CON_CCP6M_POSN                       equ 0000h
CCP6CON_CCP6M_POSITION                   equ 0000h
CCP6CON_CCP6M_SIZE                       equ 0004h
CCP6CON_CCP6M_LENGTH                     equ 0004h
CCP6CON_CCP6M_MASK                       equ 000Fh
CCP6CON_DC6B_POSN                        equ 0004h
CCP6CON_DC6B_POSITION                    equ 0004h
CCP6CON_DC6B_SIZE                        equ 0002h
CCP6CON_DC6B_LENGTH                      equ 0002h
CCP6CON_DC6B_MASK                        equ 0030h
CCP6CON_CCP6M0_POSN                      equ 0000h
CCP6CON_CCP6M0_POSITION                  equ 0000h
CCP6CON_CCP6M0_SIZE                      equ 0001h
CCP6CON_CCP6M0_LENGTH                    equ 0001h
CCP6CON_CCP6M0_MASK                      equ 0001h
CCP6CON_CCP6M1_POSN                      equ 0001h
CCP6CON_CCP6M1_POSITION                  equ 0001h
CCP6CON_CCP6M1_SIZE                      equ 0001h
CCP6CON_CCP6M1_LENGTH                    equ 0001h
CCP6CON_CCP6M1_MASK                      equ 0002h
CCP6CON_CCP6M2_POSN                      equ 0002h
CCP6CON_CCP6M2_POSITION                  equ 0002h
CCP6CON_CCP6M2_SIZE                      equ 0001h
CCP6CON_CCP6M2_LENGTH                    equ 0001h
CCP6CON_CCP6M2_MASK                      equ 0004h
CCP6CON_CCP6M3_POSN                      equ 0003h
CCP6CON_CCP6M3_POSITION                  equ 0003h
CCP6CON_CCP6M3_SIZE                      equ 0001h
CCP6CON_CCP6M3_LENGTH                    equ 0001h
CCP6CON_CCP6M3_MASK                      equ 0008h
CCP6CON_DC6B0_POSN                       equ 0004h
CCP6CON_DC6B0_POSITION                   equ 0004h
CCP6CON_DC6B0_SIZE                       equ 0001h
CCP6CON_DC6B0_LENGTH                     equ 0001h
CCP6CON_DC6B0_MASK                       equ 0010h
CCP6CON_DC6B1_POSN                       equ 0005h
CCP6CON_DC6B1_POSITION                   equ 0005h
CCP6CON_DC6B1_SIZE                       equ 0001h
CCP6CON_DC6B1_LENGTH                     equ 0001h
CCP6CON_DC6B1_MASK                       equ 0020h
CCP6CON_CCP6Y_POSN                       equ 0004h
CCP6CON_CCP6Y_POSITION                   equ 0004h
CCP6CON_CCP6Y_SIZE                       equ 0001h
CCP6CON_CCP6Y_LENGTH                     equ 0001h
CCP6CON_CCP6Y_MASK                       equ 0010h
CCP6CON_CCP6X_POSN                       equ 0005h
CCP6CON_CCP6X_POSITION                   equ 0005h
CCP6CON_CCP6X_SIZE                       equ 0001h
CCP6CON_CCP6X_LENGTH                     equ 0001h
CCP6CON_CCP6X_MASK                       equ 0020h

// Register: CCPR6
#define CCPR6 CCPR6
CCPR6                                    equ 0F0Bh

// Register: CCPR6L
#define CCPR6L CCPR6L
CCPR6L                                   equ 0F0Bh
// bitfield definitions
CCPR6L_CCPR6L_POSN                       equ 0000h
CCPR6L_CCPR6L_POSITION                   equ 0000h
CCPR6L_CCPR6L_SIZE                       equ 0008h
CCPR6L_CCPR6L_LENGTH                     equ 0008h
CCPR6L_CCPR6L_MASK                       equ 00FFh

// Register: CCPR6H
#define CCPR6H CCPR6H
CCPR6H                                   equ 0F0Ch
// bitfield definitions
CCPR6H_CCPR6H_POSN                       equ 0000h
CCPR6H_CCPR6H_POSITION                   equ 0000h
CCPR6H_CCPR6H_SIZE                       equ 0008h
CCPR6H_CCPR6H_LENGTH                     equ 0008h
CCPR6H_CCPR6H_MASK                       equ 00FFh

// Register: CCP5CON
#define CCP5CON CCP5CON
CCP5CON                                  equ 0F0Dh
// bitfield definitions
CCP5CON_CCP5M_POSN                       equ 0000h
CCP5CON_CCP5M_POSITION                   equ 0000h
CCP5CON_CCP5M_SIZE                       equ 0004h
CCP5CON_CCP5M_LENGTH                     equ 0004h
CCP5CON_CCP5M_MASK                       equ 000Fh
CCP5CON_DC5B_POSN                        equ 0004h
CCP5CON_DC5B_POSITION                    equ 0004h
CCP5CON_DC5B_SIZE                        equ 0002h
CCP5CON_DC5B_LENGTH                      equ 0002h
CCP5CON_DC5B_MASK                        equ 0030h
CCP5CON_CCP5M0_POSN                      equ 0000h
CCP5CON_CCP5M0_POSITION                  equ 0000h
CCP5CON_CCP5M0_SIZE                      equ 0001h
CCP5CON_CCP5M0_LENGTH                    equ 0001h
CCP5CON_CCP5M0_MASK                      equ 0001h
CCP5CON_CCP5M1_POSN                      equ 0001h
CCP5CON_CCP5M1_POSITION                  equ 0001h
CCP5CON_CCP5M1_SIZE                      equ 0001h
CCP5CON_CCP5M1_LENGTH                    equ 0001h
CCP5CON_CCP5M1_MASK                      equ 0002h
CCP5CON_CCP5M2_POSN                      equ 0002h
CCP5CON_CCP5M2_POSITION                  equ 0002h
CCP5CON_CCP5M2_SIZE                      equ 0001h
CCP5CON_CCP5M2_LENGTH                    equ 0001h
CCP5CON_CCP5M2_MASK                      equ 0004h
CCP5CON_CCP5M3_POSN                      equ 0003h
CCP5CON_CCP5M3_POSITION                  equ 0003h
CCP5CON_CCP5M3_SIZE                      equ 0001h
CCP5CON_CCP5M3_LENGTH                    equ 0001h
CCP5CON_CCP5M3_MASK                      equ 0008h
CCP5CON_DC5B0_POSN                       equ 0004h
CCP5CON_DC5B0_POSITION                   equ 0004h
CCP5CON_DC5B0_SIZE                       equ 0001h
CCP5CON_DC5B0_LENGTH                     equ 0001h
CCP5CON_DC5B0_MASK                       equ 0010h
CCP5CON_DC5B1_POSN                       equ 0005h
CCP5CON_DC5B1_POSITION                   equ 0005h
CCP5CON_DC5B1_SIZE                       equ 0001h
CCP5CON_DC5B1_LENGTH                     equ 0001h
CCP5CON_DC5B1_MASK                       equ 0020h
CCP5CON_CCP5Y_POSN                       equ 0004h
CCP5CON_CCP5Y_POSITION                   equ 0004h
CCP5CON_CCP5Y_SIZE                       equ 0001h
CCP5CON_CCP5Y_LENGTH                     equ 0001h
CCP5CON_CCP5Y_MASK                       equ 0010h
CCP5CON_CCP5X_POSN                       equ 0005h
CCP5CON_CCP5X_POSITION                   equ 0005h
CCP5CON_CCP5X_SIZE                       equ 0001h
CCP5CON_CCP5X_LENGTH                     equ 0001h
CCP5CON_CCP5X_MASK                       equ 0020h

// Register: CCPR5
#define CCPR5 CCPR5
CCPR5                                    equ 0F0Eh

// Register: CCPR5L
#define CCPR5L CCPR5L
CCPR5L                                   equ 0F0Eh
// bitfield definitions
CCPR5L_CCPR5L_POSN                       equ 0000h
CCPR5L_CCPR5L_POSITION                   equ 0000h
CCPR5L_CCPR5L_SIZE                       equ 0008h
CCPR5L_CCPR5L_LENGTH                     equ 0008h
CCPR5L_CCPR5L_MASK                       equ 00FFh

// Register: CCPR5H
#define CCPR5H CCPR5H
CCPR5H                                   equ 0F0Fh
// bitfield definitions
CCPR5H_CCPR5H_POSN                       equ 0000h
CCPR5H_CCPR5H_POSITION                   equ 0000h
CCPR5H_CCPR5H_SIZE                       equ 0008h
CCPR5H_CCPR5H_LENGTH                     equ 0008h
CCPR5H_CCPR5H_MASK                       equ 00FFh

// Register: CCP4CON
#define CCP4CON CCP4CON
CCP4CON                                  equ 0F10h
// bitfield definitions
CCP4CON_CCP4M_POSN                       equ 0000h
CCP4CON_CCP4M_POSITION                   equ 0000h
CCP4CON_CCP4M_SIZE                       equ 0004h
CCP4CON_CCP4M_LENGTH                     equ 0004h
CCP4CON_CCP4M_MASK                       equ 000Fh
CCP4CON_DC4B_POSN                        equ 0004h
CCP4CON_DC4B_POSITION                    equ 0004h
CCP4CON_DC4B_SIZE                        equ 0002h
CCP4CON_DC4B_LENGTH                      equ 0002h
CCP4CON_DC4B_MASK                        equ 0030h
CCP4CON_CCP4M0_POSN                      equ 0000h
CCP4CON_CCP4M0_POSITION                  equ 0000h
CCP4CON_CCP4M0_SIZE                      equ 0001h
CCP4CON_CCP4M0_LENGTH                    equ 0001h
CCP4CON_CCP4M0_MASK                      equ 0001h
CCP4CON_CCP4M1_POSN                      equ 0001h
CCP4CON_CCP4M1_POSITION                  equ 0001h
CCP4CON_CCP4M1_SIZE                      equ 0001h
CCP4CON_CCP4M1_LENGTH                    equ 0001h
CCP4CON_CCP4M1_MASK                      equ 0002h
CCP4CON_CCP4M2_POSN                      equ 0002h
CCP4CON_CCP4M2_POSITION                  equ 0002h
CCP4CON_CCP4M2_SIZE                      equ 0001h
CCP4CON_CCP4M2_LENGTH                    equ 0001h
CCP4CON_CCP4M2_MASK                      equ 0004h
CCP4CON_CCP4M3_POSN                      equ 0003h
CCP4CON_CCP4M3_POSITION                  equ 0003h
CCP4CON_CCP4M3_SIZE                      equ 0001h
CCP4CON_CCP4M3_LENGTH                    equ 0001h
CCP4CON_CCP4M3_MASK                      equ 0008h
CCP4CON_DC4B0_POSN                       equ 0004h
CCP4CON_DC4B0_POSITION                   equ 0004h
CCP4CON_DC4B0_SIZE                       equ 0001h
CCP4CON_DC4B0_LENGTH                     equ 0001h
CCP4CON_DC4B0_MASK                       equ 0010h
CCP4CON_DC4B1_POSN                       equ 0005h
CCP4CON_DC4B1_POSITION                   equ 0005h
CCP4CON_DC4B1_SIZE                       equ 0001h
CCP4CON_DC4B1_LENGTH                     equ 0001h
CCP4CON_DC4B1_MASK                       equ 0020h
CCP4CON_CCP4Y_POSN                       equ 0004h
CCP4CON_CCP4Y_POSITION                   equ 0004h
CCP4CON_CCP4Y_SIZE                       equ 0001h
CCP4CON_CCP4Y_LENGTH                     equ 0001h
CCP4CON_CCP4Y_MASK                       equ 0010h
CCP4CON_CCP4X_POSN                       equ 0005h
CCP4CON_CCP4X_POSITION                   equ 0005h
CCP4CON_CCP4X_SIZE                       equ 0001h
CCP4CON_CCP4X_LENGTH                     equ 0001h
CCP4CON_CCP4X_MASK                       equ 0020h

// Register: CCPR4
#define CCPR4 CCPR4
CCPR4                                    equ 0F11h

// Register: CCPR4L
#define CCPR4L CCPR4L
CCPR4L                                   equ 0F11h
// bitfield definitions
CCPR4L_CCPR4L_POSN                       equ 0000h
CCPR4L_CCPR4L_POSITION                   equ 0000h
CCPR4L_CCPR4L_SIZE                       equ 0008h
CCPR4L_CCPR4L_LENGTH                     equ 0008h
CCPR4L_CCPR4L_MASK                       equ 00FFh

// Register: CCPR4H
#define CCPR4H CCPR4H
CCPR4H                                   equ 0F12h
// bitfield definitions
CCPR4H_CCPR4H_POSN                       equ 0000h
CCPR4H_CCPR4H_POSITION                   equ 0000h
CCPR4H_CCPR4H_SIZE                       equ 0008h
CCPR4H_CCPR4H_LENGTH                     equ 0008h
CCPR4H_CCPR4H_MASK                       equ 00FFh

// Register: T5GCON
#define T5GCON T5GCON
T5GCON                                   equ 0F13h
// bitfield definitions
T5GCON_T5GGO_NOT_T5DONE_POSN             equ 0003h
T5GCON_T5GGO_NOT_T5DONE_POSITION         equ 0003h
T5GCON_T5GGO_NOT_T5DONE_SIZE             equ 0001h
T5GCON_T5GGO_NOT_T5DONE_LENGTH           equ 0001h
T5GCON_T5GGO_NOT_T5DONE_MASK             equ 0008h
T5GCON_T5GSS_POSN                        equ 0000h
T5GCON_T5GSS_POSITION                    equ 0000h
T5GCON_T5GSS_SIZE                        equ 0002h
T5GCON_T5GSS_LENGTH                      equ 0002h
T5GCON_T5GSS_MASK                        equ 0003h
T5GCON_T5GVAL_POSN                       equ 0002h
T5GCON_T5GVAL_POSITION                   equ 0002h
T5GCON_T5GVAL_SIZE                       equ 0001h
T5GCON_T5GVAL_LENGTH                     equ 0001h
T5GCON_T5GVAL_MASK                       equ 0004h
T5GCON_T5GGO_nT5DONE_POSN                equ 0003h
T5GCON_T5GGO_nT5DONE_POSITION            equ 0003h
T5GCON_T5GGO_nT5DONE_SIZE                equ 0001h
T5GCON_T5GGO_nT5DONE_LENGTH              equ 0001h
T5GCON_T5GGO_nT5DONE_MASK                equ 0008h
T5GCON_T5GSPM_POSN                       equ 0004h
T5GCON_T5GSPM_POSITION                   equ 0004h
T5GCON_T5GSPM_SIZE                       equ 0001h
T5GCON_T5GSPM_LENGTH                     equ 0001h
T5GCON_T5GSPM_MASK                       equ 0010h
T5GCON_T5GTM_POSN                        equ 0005h
T5GCON_T5GTM_POSITION                    equ 0005h
T5GCON_T5GTM_SIZE                        equ 0001h
T5GCON_T5GTM_LENGTH                      equ 0001h
T5GCON_T5GTM_MASK                        equ 0020h
T5GCON_T5GPOL_POSN                       equ 0006h
T5GCON_T5GPOL_POSITION                   equ 0006h
T5GCON_T5GPOL_SIZE                       equ 0001h
T5GCON_T5GPOL_LENGTH                     equ 0001h
T5GCON_T5GPOL_MASK                       equ 0040h
T5GCON_TMR5GE_POSN                       equ 0007h
T5GCON_TMR5GE_POSITION                   equ 0007h
T5GCON_TMR5GE_SIZE                       equ 0001h
T5GCON_TMR5GE_LENGTH                     equ 0001h
T5GCON_TMR5GE_MASK                       equ 0080h
T5GCON_T5GSS0_POSN                       equ 0000h
T5GCON_T5GSS0_POSITION                   equ 0000h
T5GCON_T5GSS0_SIZE                       equ 0001h
T5GCON_T5GSS0_LENGTH                     equ 0001h
T5GCON_T5GSS0_MASK                       equ 0001h
T5GCON_T5GSS1_POSN                       equ 0001h
T5GCON_T5GSS1_POSITION                   equ 0001h
T5GCON_T5GSS1_SIZE                       equ 0001h
T5GCON_T5GSS1_LENGTH                     equ 0001h
T5GCON_T5GSS1_MASK                       equ 0002h
T5GCON_T5GGO_POSN                        equ 0003h
T5GCON_T5GGO_POSITION                    equ 0003h
T5GCON_T5GGO_SIZE                        equ 0001h
T5GCON_T5GGO_LENGTH                      equ 0001h
T5GCON_T5GGO_MASK                        equ 0008h
T5GCON_NOT_T5DONE_POSN                   equ 0003h
T5GCON_NOT_T5DONE_POSITION               equ 0003h
T5GCON_NOT_T5DONE_SIZE                   equ 0001h
T5GCON_NOT_T5DONE_LENGTH                 equ 0001h
T5GCON_NOT_T5DONE_MASK                   equ 0008h
T5GCON_nT5DONE_POSN                      equ 0003h
T5GCON_nT5DONE_POSITION                  equ 0003h
T5GCON_nT5DONE_SIZE                      equ 0001h
T5GCON_nT5DONE_LENGTH                    equ 0001h
T5GCON_nT5DONE_MASK                      equ 0008h

// Register: T5CON
#define T5CON T5CON
T5CON                                    equ 0F14h
// bitfield definitions
T5CON_NOT_T5SYNC_POSN                    equ 0002h
T5CON_NOT_T5SYNC_POSITION                equ 0002h
T5CON_NOT_T5SYNC_SIZE                    equ 0001h
T5CON_NOT_T5SYNC_LENGTH                  equ 0001h
T5CON_NOT_T5SYNC_MASK                    equ 0004h
T5CON_TMR5ON_POSN                        equ 0000h
T5CON_TMR5ON_POSITION                    equ 0000h
T5CON_TMR5ON_SIZE                        equ 0001h
T5CON_TMR5ON_LENGTH                      equ 0001h
T5CON_TMR5ON_MASK                        equ 0001h
T5CON_RD16_POSN                          equ 0001h
T5CON_RD16_POSITION                      equ 0001h
T5CON_RD16_SIZE                          equ 0001h
T5CON_RD16_LENGTH                        equ 0001h
T5CON_RD16_MASK                          equ 0002h
T5CON_nT5SYNC_POSN                       equ 0002h
T5CON_nT5SYNC_POSITION                   equ 0002h
T5CON_nT5SYNC_SIZE                       equ 0001h
T5CON_nT5SYNC_LENGTH                     equ 0001h
T5CON_nT5SYNC_MASK                       equ 0004h
T5CON_SOSCEN_POSN                        equ 0003h
T5CON_SOSCEN_POSITION                    equ 0003h
T5CON_SOSCEN_SIZE                        equ 0001h
T5CON_SOSCEN_LENGTH                      equ 0001h
T5CON_SOSCEN_MASK                        equ 0008h
T5CON_TCKPS_POSN                         equ 0004h
T5CON_TCKPS_POSITION                     equ 0004h
T5CON_TCKPS_SIZE                         equ 0002h
T5CON_TCKPS_LENGTH                       equ 0002h
T5CON_TCKPS_MASK                         equ 0030h
T5CON_TMR5CS_POSN                        equ 0006h
T5CON_TMR5CS_POSITION                    equ 0006h
T5CON_TMR5CS_SIZE                        equ 0002h
T5CON_TMR5CS_LENGTH                      equ 0002h
T5CON_TMR5CS_MASK                        equ 00C0h
T5CON_T5CKPS0_POSN                       equ 0004h
T5CON_T5CKPS0_POSITION                   equ 0004h
T5CON_T5CKPS0_SIZE                       equ 0001h
T5CON_T5CKPS0_LENGTH                     equ 0001h
T5CON_T5CKPS0_MASK                       equ 0010h
T5CON_T5CKPS1_POSN                       equ 0005h
T5CON_T5CKPS1_POSITION                   equ 0005h
T5CON_T5CKPS1_SIZE                       equ 0001h
T5CON_T5CKPS1_LENGTH                     equ 0001h
T5CON_T5CKPS1_MASK                       equ 0020h
T5CON_TMR5CS0_POSN                       equ 0006h
T5CON_TMR5CS0_POSITION                   equ 0006h
T5CON_TMR5CS0_SIZE                       equ 0001h
T5CON_TMR5CS0_LENGTH                     equ 0001h
T5CON_TMR5CS0_MASK                       equ 0040h
T5CON_TMR5CS1_POSN                       equ 0007h
T5CON_TMR5CS1_POSITION                   equ 0007h
T5CON_TMR5CS1_SIZE                       equ 0001h
T5CON_TMR5CS1_LENGTH                     equ 0001h
T5CON_TMR5CS1_MASK                       equ 0080h
T5CON_RD165_POSN                         equ 0001h
T5CON_RD165_POSITION                     equ 0001h
T5CON_RD165_SIZE                         equ 0001h
T5CON_RD165_LENGTH                       equ 0001h
T5CON_RD165_MASK                         equ 0002h
T5CON_SOSCEN5_POSN                       equ 0003h
T5CON_SOSCEN5_POSITION                   equ 0003h
T5CON_SOSCEN5_SIZE                       equ 0001h
T5CON_SOSCEN5_LENGTH                     equ 0001h
T5CON_SOSCEN5_MASK                       equ 0008h
T5CON_T5RD16_POSN                        equ 0007h
T5CON_T5RD16_POSITION                    equ 0007h
T5CON_T5RD16_SIZE                        equ 0001h
T5CON_T5RD16_LENGTH                      equ 0001h
T5CON_T5RD16_MASK                        equ 0080h
T5CON_T5OSCEN_POSN                       equ 0003h
T5CON_T5OSCEN_POSITION                   equ 0003h
T5CON_T5OSCEN_SIZE                       equ 0001h
T5CON_T5OSCEN_LENGTH                     equ 0001h
T5CON_T5OSCEN_MASK                       equ 0008h

// Register: TMR5
#define TMR5 TMR5
TMR5                                     equ 0F15h

// Register: TMR5L
#define TMR5L TMR5L
TMR5L                                    equ 0F15h
// bitfield definitions
TMR5L_TMR5L_POSN                         equ 0000h
TMR5L_TMR5L_POSITION                     equ 0000h
TMR5L_TMR5L_SIZE                         equ 0008h
TMR5L_TMR5L_LENGTH                       equ 0008h
TMR5L_TMR5L_MASK                         equ 00FFh

// Register: TMR5H
#define TMR5H TMR5H
TMR5H                                    equ 0F16h
// bitfield definitions
TMR5H_TMR5H_POSN                         equ 0000h
TMR5H_TMR5H_POSITION                     equ 0000h
TMR5H_TMR5H_SIZE                         equ 0008h
TMR5H_TMR5H_LENGTH                       equ 0008h
TMR5H_TMR5H_MASK                         equ 00FFh

// Register: SSP2MSK
#define SSP2MSK SSP2MSK
SSP2MSK                                  equ 0F17h
// bitfield definitions
SSP2MSK_SSPMSK_POSN                      equ 0000h
SSP2MSK_SSPMSK_POSITION                  equ 0000h
SSP2MSK_SSPMSK_SIZE                      equ 0008h
SSP2MSK_SSPMSK_LENGTH                    equ 0008h
SSP2MSK_SSPMSK_MASK                      equ 00FFh
SSP2MSK_MSK0_POSN                        equ 0000h
SSP2MSK_MSK0_POSITION                    equ 0000h
SSP2MSK_MSK0_SIZE                        equ 0001h
SSP2MSK_MSK0_LENGTH                      equ 0001h
SSP2MSK_MSK0_MASK                        equ 0001h
SSP2MSK_MSK1_POSN                        equ 0001h
SSP2MSK_MSK1_POSITION                    equ 0001h
SSP2MSK_MSK1_SIZE                        equ 0001h
SSP2MSK_MSK1_LENGTH                      equ 0001h
SSP2MSK_MSK1_MASK                        equ 0002h
SSP2MSK_MSK2_POSN                        equ 0002h
SSP2MSK_MSK2_POSITION                    equ 0002h
SSP2MSK_MSK2_SIZE                        equ 0001h
SSP2MSK_MSK2_LENGTH                      equ 0001h
SSP2MSK_MSK2_MASK                        equ 0004h
SSP2MSK_MSK3_POSN                        equ 0003h
SSP2MSK_MSK3_POSITION                    equ 0003h
SSP2MSK_MSK3_SIZE                        equ 0001h
SSP2MSK_MSK3_LENGTH                      equ 0001h
SSP2MSK_MSK3_MASK                        equ 0008h
SSP2MSK_MSK4_POSN                        equ 0004h
SSP2MSK_MSK4_POSITION                    equ 0004h
SSP2MSK_MSK4_SIZE                        equ 0001h
SSP2MSK_MSK4_LENGTH                      equ 0001h
SSP2MSK_MSK4_MASK                        equ 0010h
SSP2MSK_MSK5_POSN                        equ 0005h
SSP2MSK_MSK5_POSITION                    equ 0005h
SSP2MSK_MSK5_SIZE                        equ 0001h
SSP2MSK_MSK5_LENGTH                      equ 0001h
SSP2MSK_MSK5_MASK                        equ 0020h
SSP2MSK_MSK6_POSN                        equ 0006h
SSP2MSK_MSK6_POSITION                    equ 0006h
SSP2MSK_MSK6_SIZE                        equ 0001h
SSP2MSK_MSK6_LENGTH                      equ 0001h
SSP2MSK_MSK6_MASK                        equ 0040h
SSP2MSK_MSK7_POSN                        equ 0007h
SSP2MSK_MSK7_POSITION                    equ 0007h
SSP2MSK_MSK7_SIZE                        equ 0001h
SSP2MSK_MSK7_LENGTH                      equ 0001h
SSP2MSK_MSK7_MASK                        equ 0080h

// Register: SSP2CON2
#define SSP2CON2 SSP2CON2
SSP2CON2                                 equ 0F18h
// bitfield definitions
SSP2CON2_SEN_POSN                        equ 0000h
SSP2CON2_SEN_POSITION                    equ 0000h
SSP2CON2_SEN_SIZE                        equ 0001h
SSP2CON2_SEN_LENGTH                      equ 0001h
SSP2CON2_SEN_MASK                        equ 0001h
SSP2CON2_RSEN_POSN                       equ 0001h
SSP2CON2_RSEN_POSITION                   equ 0001h
SSP2CON2_RSEN_SIZE                       equ 0001h
SSP2CON2_RSEN_LENGTH                     equ 0001h
SSP2CON2_RSEN_MASK                       equ 0002h
SSP2CON2_PEN_POSN                        equ 0002h
SSP2CON2_PEN_POSITION                    equ 0002h
SSP2CON2_PEN_SIZE                        equ 0001h
SSP2CON2_PEN_LENGTH                      equ 0001h
SSP2CON2_PEN_MASK                        equ 0004h
SSP2CON2_RCEN_POSN                       equ 0003h
SSP2CON2_RCEN_POSITION                   equ 0003h
SSP2CON2_RCEN_SIZE                       equ 0001h
SSP2CON2_RCEN_LENGTH                     equ 0001h
SSP2CON2_RCEN_MASK                       equ 0008h
SSP2CON2_ACKEN_POSN                      equ 0004h
SSP2CON2_ACKEN_POSITION                  equ 0004h
SSP2CON2_ACKEN_SIZE                      equ 0001h
SSP2CON2_ACKEN_LENGTH                    equ 0001h
SSP2CON2_ACKEN_MASK                      equ 0010h
SSP2CON2_ACKDT_POSN                      equ 0005h
SSP2CON2_ACKDT_POSITION                  equ 0005h
SSP2CON2_ACKDT_SIZE                      equ 0001h
SSP2CON2_ACKDT_LENGTH                    equ 0001h
SSP2CON2_ACKDT_MASK                      equ 0020h
SSP2CON2_ACKSTAT_POSN                    equ 0006h
SSP2CON2_ACKSTAT_POSITION                equ 0006h
SSP2CON2_ACKSTAT_SIZE                    equ 0001h
SSP2CON2_ACKSTAT_LENGTH                  equ 0001h
SSP2CON2_ACKSTAT_MASK                    equ 0040h
SSP2CON2_GCEN_POSN                       equ 0007h
SSP2CON2_GCEN_POSITION                   equ 0007h
SSP2CON2_GCEN_SIZE                       equ 0001h
SSP2CON2_GCEN_LENGTH                     equ 0001h
SSP2CON2_GCEN_MASK                       equ 0080h
SSP2CON2_ADMSK_POSN                      equ 0001h
SSP2CON2_ADMSK_POSITION                  equ 0001h
SSP2CON2_ADMSK_SIZE                      equ 0005h
SSP2CON2_ADMSK_LENGTH                    equ 0005h
SSP2CON2_ADMSK_MASK                      equ 003Eh
SSP2CON2_ADMSK1_POSN                     equ 0001h
SSP2CON2_ADMSK1_POSITION                 equ 0001h
SSP2CON2_ADMSK1_SIZE                     equ 0001h
SSP2CON2_ADMSK1_LENGTH                   equ 0001h
SSP2CON2_ADMSK1_MASK                     equ 0002h
SSP2CON2_ADMSK2_POSN                     equ 0002h
SSP2CON2_ADMSK2_POSITION                 equ 0002h
SSP2CON2_ADMSK2_SIZE                     equ 0001h
SSP2CON2_ADMSK2_LENGTH                   equ 0001h
SSP2CON2_ADMSK2_MASK                     equ 0004h
SSP2CON2_ADMSK3_POSN                     equ 0003h
SSP2CON2_ADMSK3_POSITION                 equ 0003h
SSP2CON2_ADMSK3_SIZE                     equ 0001h
SSP2CON2_ADMSK3_LENGTH                   equ 0001h
SSP2CON2_ADMSK3_MASK                     equ 0008h
SSP2CON2_ADMSK4_POSN                     equ 0004h
SSP2CON2_ADMSK4_POSITION                 equ 0004h
SSP2CON2_ADMSK4_SIZE                     equ 0001h
SSP2CON2_ADMSK4_LENGTH                   equ 0001h
SSP2CON2_ADMSK4_MASK                     equ 0010h
SSP2CON2_ADMSK5_POSN                     equ 0005h
SSP2CON2_ADMSK5_POSITION                 equ 0005h
SSP2CON2_ADMSK5_SIZE                     equ 0001h
SSP2CON2_ADMSK5_LENGTH                   equ 0001h
SSP2CON2_ADMSK5_MASK                     equ 0020h
SSP2CON2_SEN2_POSN                       equ 0000h
SSP2CON2_SEN2_POSITION                   equ 0000h
SSP2CON2_SEN2_SIZE                       equ 0001h
SSP2CON2_SEN2_LENGTH                     equ 0001h
SSP2CON2_SEN2_MASK                       equ 0001h
SSP2CON2_ADMSK12_POSN                    equ 0001h
SSP2CON2_ADMSK12_POSITION                equ 0001h
SSP2CON2_ADMSK12_SIZE                    equ 0001h
SSP2CON2_ADMSK12_LENGTH                  equ 0001h
SSP2CON2_ADMSK12_MASK                    equ 0002h
SSP2CON2_ADMSK22_POSN                    equ 0002h
SSP2CON2_ADMSK22_POSITION                equ 0002h
SSP2CON2_ADMSK22_SIZE                    equ 0001h
SSP2CON2_ADMSK22_LENGTH                  equ 0001h
SSP2CON2_ADMSK22_MASK                    equ 0004h
SSP2CON2_ADMSK32_POSN                    equ 0003h
SSP2CON2_ADMSK32_POSITION                equ 0003h
SSP2CON2_ADMSK32_SIZE                    equ 0001h
SSP2CON2_ADMSK32_LENGTH                  equ 0001h
SSP2CON2_ADMSK32_MASK                    equ 0008h
SSP2CON2_ACKEN2_POSN                     equ 0004h
SSP2CON2_ACKEN2_POSITION                 equ 0004h
SSP2CON2_ACKEN2_SIZE                     equ 0001h
SSP2CON2_ACKEN2_LENGTH                   equ 0001h
SSP2CON2_ACKEN2_MASK                     equ 0010h
SSP2CON2_ACKDT2_POSN                     equ 0005h
SSP2CON2_ACKDT2_POSITION                 equ 0005h
SSP2CON2_ACKDT2_SIZE                     equ 0001h
SSP2CON2_ACKDT2_LENGTH                   equ 0001h
SSP2CON2_ACKDT2_MASK                     equ 0020h
SSP2CON2_ACKSTAT2_POSN                   equ 0006h
SSP2CON2_ACKSTAT2_POSITION               equ 0006h
SSP2CON2_ACKSTAT2_SIZE                   equ 0001h
SSP2CON2_ACKSTAT2_LENGTH                 equ 0001h
SSP2CON2_ACKSTAT2_MASK                   equ 0040h
SSP2CON2_GCEN2_POSN                      equ 0007h
SSP2CON2_GCEN2_POSITION                  equ 0007h
SSP2CON2_GCEN2_SIZE                      equ 0001h
SSP2CON2_GCEN2_LENGTH                    equ 0001h
SSP2CON2_GCEN2_MASK                      equ 0080h
SSP2CON2_RSEN2_POSN                      equ 0001h
SSP2CON2_RSEN2_POSITION                  equ 0001h
SSP2CON2_RSEN2_SIZE                      equ 0001h
SSP2CON2_RSEN2_LENGTH                    equ 0001h
SSP2CON2_RSEN2_MASK                      equ 0002h
SSP2CON2_PEN2_POSN                       equ 0002h
SSP2CON2_PEN2_POSITION                   equ 0002h
SSP2CON2_PEN2_SIZE                       equ 0001h
SSP2CON2_PEN2_LENGTH                     equ 0001h
SSP2CON2_PEN2_MASK                       equ 0004h
SSP2CON2_RCEN2_POSN                      equ 0003h
SSP2CON2_RCEN2_POSITION                  equ 0003h
SSP2CON2_RCEN2_SIZE                      equ 0001h
SSP2CON2_RCEN2_LENGTH                    equ 0001h
SSP2CON2_RCEN2_MASK                      equ 0008h
SSP2CON2_ADMSK42_POSN                    equ 0004h
SSP2CON2_ADMSK42_POSITION                equ 0004h
SSP2CON2_ADMSK42_SIZE                    equ 0001h
SSP2CON2_ADMSK42_LENGTH                  equ 0001h
SSP2CON2_ADMSK42_MASK                    equ 0010h
SSP2CON2_ADMSK52_POSN                    equ 0005h
SSP2CON2_ADMSK52_POSITION                equ 0005h
SSP2CON2_ADMSK52_SIZE                    equ 0001h
SSP2CON2_ADMSK52_LENGTH                  equ 0001h
SSP2CON2_ADMSK52_MASK                    equ 0020h

// Register: SSP2CON1
#define SSP2CON1 SSP2CON1
SSP2CON1                                 equ 0F19h
// bitfield definitions
SSP2CON1_SSPM_POSN                       equ 0000h
SSP2CON1_SSPM_POSITION                   equ 0000h
SSP2CON1_SSPM_SIZE                       equ 0004h
SSP2CON1_SSPM_LENGTH                     equ 0004h
SSP2CON1_SSPM_MASK                       equ 000Fh
SSP2CON1_CKP_POSN                        equ 0004h
SSP2CON1_CKP_POSITION                    equ 0004h
SSP2CON1_CKP_SIZE                        equ 0001h
SSP2CON1_CKP_LENGTH                      equ 0001h
SSP2CON1_CKP_MASK                        equ 0010h
SSP2CON1_SSPEN_POSN                      equ 0005h
SSP2CON1_SSPEN_POSITION                  equ 0005h
SSP2CON1_SSPEN_SIZE                      equ 0001h
SSP2CON1_SSPEN_LENGTH                    equ 0001h
SSP2CON1_SSPEN_MASK                      equ 0020h
SSP2CON1_SSPOV_POSN                      equ 0006h
SSP2CON1_SSPOV_POSITION                  equ 0006h
SSP2CON1_SSPOV_SIZE                      equ 0001h
SSP2CON1_SSPOV_LENGTH                    equ 0001h
SSP2CON1_SSPOV_MASK                      equ 0040h
SSP2CON1_WCOL_POSN                       equ 0007h
SSP2CON1_WCOL_POSITION                   equ 0007h
SSP2CON1_WCOL_SIZE                       equ 0001h
SSP2CON1_WCOL_LENGTH                     equ 0001h
SSP2CON1_WCOL_MASK                       equ 0080h
SSP2CON1_SSPM0_POSN                      equ 0000h
SSP2CON1_SSPM0_POSITION                  equ 0000h
SSP2CON1_SSPM0_SIZE                      equ 0001h
SSP2CON1_SSPM0_LENGTH                    equ 0001h
SSP2CON1_SSPM0_MASK                      equ 0001h
SSP2CON1_SSPM1_POSN                      equ 0001h
SSP2CON1_SSPM1_POSITION                  equ 0001h
SSP2CON1_SSPM1_SIZE                      equ 0001h
SSP2CON1_SSPM1_LENGTH                    equ 0001h
SSP2CON1_SSPM1_MASK                      equ 0002h
SSP2CON1_SSPM2_POSN                      equ 0002h
SSP2CON1_SSPM2_POSITION                  equ 0002h
SSP2CON1_SSPM2_SIZE                      equ 0001h
SSP2CON1_SSPM2_LENGTH                    equ 0001h
SSP2CON1_SSPM2_MASK                      equ 0004h
SSP2CON1_SSPM3_POSN                      equ 0003h
SSP2CON1_SSPM3_POSITION                  equ 0003h
SSP2CON1_SSPM3_SIZE                      equ 0001h
SSP2CON1_SSPM3_LENGTH                    equ 0001h
SSP2CON1_SSPM3_MASK                      equ 0008h
SSP2CON1_SSPM02_POSN                     equ 0000h
SSP2CON1_SSPM02_POSITION                 equ 0000h
SSP2CON1_SSPM02_SIZE                     equ 0001h
SSP2CON1_SSPM02_LENGTH                   equ 0001h
SSP2CON1_SSPM02_MASK                     equ 0001h
SSP2CON1_SSPM12_POSN                     equ 0001h
SSP2CON1_SSPM12_POSITION                 equ 0001h
SSP2CON1_SSPM12_SIZE                     equ 0001h
SSP2CON1_SSPM12_LENGTH                   equ 0001h
SSP2CON1_SSPM12_MASK                     equ 0002h
SSP2CON1_SSPM22_POSN                     equ 0002h
SSP2CON1_SSPM22_POSITION                 equ 0002h
SSP2CON1_SSPM22_SIZE                     equ 0001h
SSP2CON1_SSPM22_LENGTH                   equ 0001h
SSP2CON1_SSPM22_MASK                     equ 0004h
SSP2CON1_SSPM32_POSN                     equ 0003h
SSP2CON1_SSPM32_POSITION                 equ 0003h
SSP2CON1_SSPM32_SIZE                     equ 0001h
SSP2CON1_SSPM32_LENGTH                   equ 0001h
SSP2CON1_SSPM32_MASK                     equ 0008h
SSP2CON1_CKP2_POSN                       equ 0004h
SSP2CON1_CKP2_POSITION                   equ 0004h
SSP2CON1_CKP2_SIZE                       equ 0001h
SSP2CON1_CKP2_LENGTH                     equ 0001h
SSP2CON1_CKP2_MASK                       equ 0010h
SSP2CON1_SSPEN2_POSN                     equ 0005h
SSP2CON1_SSPEN2_POSITION                 equ 0005h
SSP2CON1_SSPEN2_SIZE                     equ 0001h
SSP2CON1_SSPEN2_LENGTH                   equ 0001h
SSP2CON1_SSPEN2_MASK                     equ 0020h
SSP2CON1_SSPOV2_POSN                     equ 0006h
SSP2CON1_SSPOV2_POSITION                 equ 0006h
SSP2CON1_SSPOV2_SIZE                     equ 0001h
SSP2CON1_SSPOV2_LENGTH                   equ 0001h
SSP2CON1_SSPOV2_MASK                     equ 0040h
SSP2CON1_WCOL2_POSN                      equ 0007h
SSP2CON1_WCOL2_POSITION                  equ 0007h
SSP2CON1_WCOL2_SIZE                      equ 0001h
SSP2CON1_WCOL2_LENGTH                    equ 0001h
SSP2CON1_WCOL2_MASK                      equ 0080h

// Register: SSP2STAT
#define SSP2STAT SSP2STAT
SSP2STAT                                 equ 0F1Ah
// bitfield definitions
SSP2STAT_R_NOT_W_POSN                    equ 0002h
SSP2STAT_R_NOT_W_POSITION                equ 0002h
SSP2STAT_R_NOT_W_SIZE                    equ 0001h
SSP2STAT_R_NOT_W_LENGTH                  equ 0001h
SSP2STAT_R_NOT_W_MASK                    equ 0004h
SSP2STAT_D_NOT_A_POSN                    equ 0005h
SSP2STAT_D_NOT_A_POSITION                equ 0005h
SSP2STAT_D_NOT_A_SIZE                    equ 0001h
SSP2STAT_D_NOT_A_LENGTH                  equ 0001h
SSP2STAT_D_NOT_A_MASK                    equ 0020h
SSP2STAT_BF_POSN                         equ 0000h
SSP2STAT_BF_POSITION                     equ 0000h
SSP2STAT_BF_SIZE                         equ 0001h
SSP2STAT_BF_LENGTH                       equ 0001h
SSP2STAT_BF_MASK                         equ 0001h
SSP2STAT_UA_POSN                         equ 0001h
SSP2STAT_UA_POSITION                     equ 0001h
SSP2STAT_UA_SIZE                         equ 0001h
SSP2STAT_UA_LENGTH                       equ 0001h
SSP2STAT_UA_MASK                         equ 0002h
SSP2STAT_R_nW_POSN                       equ 0002h
SSP2STAT_R_nW_POSITION                   equ 0002h
SSP2STAT_R_nW_SIZE                       equ 0001h
SSP2STAT_R_nW_LENGTH                     equ 0001h
SSP2STAT_R_nW_MASK                       equ 0004h
SSP2STAT_S_POSN                          equ 0003h
SSP2STAT_S_POSITION                      equ 0003h
SSP2STAT_S_SIZE                          equ 0001h
SSP2STAT_S_LENGTH                        equ 0001h
SSP2STAT_S_MASK                          equ 0008h
SSP2STAT_P_POSN                          equ 0004h
SSP2STAT_P_POSITION                      equ 0004h
SSP2STAT_P_SIZE                          equ 0001h
SSP2STAT_P_LENGTH                        equ 0001h
SSP2STAT_P_MASK                          equ 0010h
SSP2STAT_D_nA_POSN                       equ 0005h
SSP2STAT_D_nA_POSITION                   equ 0005h
SSP2STAT_D_nA_SIZE                       equ 0001h
SSP2STAT_D_nA_LENGTH                     equ 0001h
SSP2STAT_D_nA_MASK                       equ 0020h
SSP2STAT_CKE_POSN                        equ 0006h
SSP2STAT_CKE_POSITION                    equ 0006h
SSP2STAT_CKE_SIZE                        equ 0001h
SSP2STAT_CKE_LENGTH                      equ 0001h
SSP2STAT_CKE_MASK                        equ 0040h
SSP2STAT_SMP_POSN                        equ 0007h
SSP2STAT_SMP_POSITION                    equ 0007h
SSP2STAT_SMP_SIZE                        equ 0001h
SSP2STAT_SMP_LENGTH                      equ 0001h
SSP2STAT_SMP_MASK                        equ 0080h
SSP2STAT_R_W_POSN                        equ 0002h
SSP2STAT_R_W_POSITION                    equ 0002h
SSP2STAT_R_W_SIZE                        equ 0001h
SSP2STAT_R_W_LENGTH                      equ 0001h
SSP2STAT_R_W_MASK                        equ 0004h
SSP2STAT_D_A_POSN                        equ 0005h
SSP2STAT_D_A_POSITION                    equ 0005h
SSP2STAT_D_A_SIZE                        equ 0001h
SSP2STAT_D_A_LENGTH                      equ 0001h
SSP2STAT_D_A_MASK                        equ 0020h
SSP2STAT_nW_POSN                         equ 0002h
SSP2STAT_nW_POSITION                     equ 0002h
SSP2STAT_nW_SIZE                         equ 0001h
SSP2STAT_nW_LENGTH                       equ 0001h
SSP2STAT_nW_MASK                         equ 0004h
SSP2STAT_nA_POSN                         equ 0005h
SSP2STAT_nA_POSITION                     equ 0005h
SSP2STAT_nA_SIZE                         equ 0001h
SSP2STAT_nA_LENGTH                       equ 0001h
SSP2STAT_nA_MASK                         equ 0020h
SSP2STAT_NOT_WRITE_POSN                  equ 0002h
SSP2STAT_NOT_WRITE_POSITION              equ 0002h
SSP2STAT_NOT_WRITE_SIZE                  equ 0001h
SSP2STAT_NOT_WRITE_LENGTH                equ 0001h
SSP2STAT_NOT_WRITE_MASK                  equ 0004h
SSP2STAT_NOT_ADDRESS_POSN                equ 0005h
SSP2STAT_NOT_ADDRESS_POSITION            equ 0005h
SSP2STAT_NOT_ADDRESS_SIZE                equ 0001h
SSP2STAT_NOT_ADDRESS_LENGTH              equ 0001h
SSP2STAT_NOT_ADDRESS_MASK                equ 0020h
SSP2STAT_nWRITE_POSN                     equ 0002h
SSP2STAT_nWRITE_POSITION                 equ 0002h
SSP2STAT_nWRITE_SIZE                     equ 0001h
SSP2STAT_nWRITE_LENGTH                   equ 0001h
SSP2STAT_nWRITE_MASK                     equ 0004h
SSP2STAT_nADDRESS_POSN                   equ 0005h
SSP2STAT_nADDRESS_POSITION               equ 0005h
SSP2STAT_nADDRESS_SIZE                   equ 0001h
SSP2STAT_nADDRESS_LENGTH                 equ 0001h
SSP2STAT_nADDRESS_MASK                   equ 0020h
SSP2STAT_READ_WRITE_POSN                 equ 0002h
SSP2STAT_READ_WRITE_POSITION             equ 0002h
SSP2STAT_READ_WRITE_SIZE                 equ 0001h
SSP2STAT_READ_WRITE_LENGTH               equ 0001h
SSP2STAT_READ_WRITE_MASK                 equ 0004h
SSP2STAT_DATA_ADDRESS_POSN               equ 0005h
SSP2STAT_DATA_ADDRESS_POSITION           equ 0005h
SSP2STAT_DATA_ADDRESS_SIZE               equ 0001h
SSP2STAT_DATA_ADDRESS_LENGTH             equ 0001h
SSP2STAT_DATA_ADDRESS_MASK               equ 0020h
SSP2STAT_I2C_READ_POSN                   equ 0002h
SSP2STAT_I2C_READ_POSITION               equ 0002h
SSP2STAT_I2C_READ_SIZE                   equ 0001h
SSP2STAT_I2C_READ_LENGTH                 equ 0001h
SSP2STAT_I2C_READ_MASK                   equ 0004h
SSP2STAT_I2C_START_POSN                  equ 0003h
SSP2STAT_I2C_START_POSITION              equ 0003h
SSP2STAT_I2C_START_SIZE                  equ 0001h
SSP2STAT_I2C_START_LENGTH                equ 0001h
SSP2STAT_I2C_START_MASK                  equ 0008h
SSP2STAT_I2C_STOP_POSN                   equ 0004h
SSP2STAT_I2C_STOP_POSITION               equ 0004h
SSP2STAT_I2C_STOP_SIZE                   equ 0001h
SSP2STAT_I2C_STOP_LENGTH                 equ 0001h
SSP2STAT_I2C_STOP_MASK                   equ 0010h
SSP2STAT_I2C_DAT_POSN                    equ 0005h
SSP2STAT_I2C_DAT_POSITION                equ 0005h
SSP2STAT_I2C_DAT_SIZE                    equ 0001h
SSP2STAT_I2C_DAT_LENGTH                  equ 0001h
SSP2STAT_I2C_DAT_MASK                    equ 0020h
SSP2STAT_BF2_POSN                        equ 0000h
SSP2STAT_BF2_POSITION                    equ 0000h
SSP2STAT_BF2_SIZE                        equ 0001h
SSP2STAT_BF2_LENGTH                      equ 0001h
SSP2STAT_BF2_MASK                        equ 0001h
SSP2STAT_UA2_POSN                        equ 0001h
SSP2STAT_UA2_POSITION                    equ 0001h
SSP2STAT_UA2_SIZE                        equ 0001h
SSP2STAT_UA2_LENGTH                      equ 0001h
SSP2STAT_UA2_MASK                        equ 0002h
SSP2STAT_I2C_READ2_POSN                  equ 0002h
SSP2STAT_I2C_READ2_POSITION              equ 0002h
SSP2STAT_I2C_READ2_SIZE                  equ 0001h
SSP2STAT_I2C_READ2_LENGTH                equ 0001h
SSP2STAT_I2C_READ2_MASK                  equ 0004h
SSP2STAT_I2C_START2_POSN                 equ 0003h
SSP2STAT_I2C_START2_POSITION             equ 0003h
SSP2STAT_I2C_START2_SIZE                 equ 0001h
SSP2STAT_I2C_START2_LENGTH               equ 0001h
SSP2STAT_I2C_START2_MASK                 equ 0008h
SSP2STAT_I2C_STOP2_POSN                  equ 0004h
SSP2STAT_I2C_STOP2_POSITION              equ 0004h
SSP2STAT_I2C_STOP2_SIZE                  equ 0001h
SSP2STAT_I2C_STOP2_LENGTH                equ 0001h
SSP2STAT_I2C_STOP2_MASK                  equ 0010h
SSP2STAT_DA2_POSN                        equ 0005h
SSP2STAT_DA2_POSITION                    equ 0005h
SSP2STAT_DA2_SIZE                        equ 0001h
SSP2STAT_DA2_LENGTH                      equ 0001h
SSP2STAT_DA2_MASK                        equ 0020h
SSP2STAT_CKE2_POSN                       equ 0006h
SSP2STAT_CKE2_POSITION                   equ 0006h
SSP2STAT_CKE2_SIZE                       equ 0001h
SSP2STAT_CKE2_LENGTH                     equ 0001h
SSP2STAT_CKE2_MASK                       equ 0040h
SSP2STAT_SMP2_POSN                       equ 0007h
SSP2STAT_SMP2_POSITION                   equ 0007h
SSP2STAT_SMP2_SIZE                       equ 0001h
SSP2STAT_SMP2_LENGTH                     equ 0001h
SSP2STAT_SMP2_MASK                       equ 0080h
SSP2STAT_READ_WRITE2_POSN                equ 0002h
SSP2STAT_READ_WRITE2_POSITION            equ 0002h
SSP2STAT_READ_WRITE2_SIZE                equ 0001h
SSP2STAT_READ_WRITE2_LENGTH              equ 0001h
SSP2STAT_READ_WRITE2_MASK                equ 0004h
SSP2STAT_S2_POSN                         equ 0003h
SSP2STAT_S2_POSITION                     equ 0003h
SSP2STAT_S2_SIZE                         equ 0001h
SSP2STAT_S2_LENGTH                       equ 0001h
SSP2STAT_S2_MASK                         equ 0008h
SSP2STAT_P2_POSN                         equ 0004h
SSP2STAT_P2_POSITION                     equ 0004h
SSP2STAT_P2_SIZE                         equ 0001h
SSP2STAT_P2_LENGTH                       equ 0001h
SSP2STAT_P2_MASK                         equ 0010h
SSP2STAT_DATA_ADDRESS2_POSN              equ 0005h
SSP2STAT_DATA_ADDRESS2_POSITION          equ 0005h
SSP2STAT_DATA_ADDRESS2_SIZE              equ 0001h
SSP2STAT_DATA_ADDRESS2_LENGTH            equ 0001h
SSP2STAT_DATA_ADDRESS2_MASK              equ 0020h
SSP2STAT_RW2_POSN                        equ 0002h
SSP2STAT_RW2_POSITION                    equ 0002h
SSP2STAT_RW2_SIZE                        equ 0001h
SSP2STAT_RW2_LENGTH                      equ 0001h
SSP2STAT_RW2_MASK                        equ 0004h
SSP2STAT_START2_POSN                     equ 0003h
SSP2STAT_START2_POSITION                 equ 0003h
SSP2STAT_START2_SIZE                     equ 0001h
SSP2STAT_START2_LENGTH                   equ 0001h
SSP2STAT_START2_MASK                     equ 0008h
SSP2STAT_STOP2_POSN                      equ 0004h
SSP2STAT_STOP2_POSITION                  equ 0004h
SSP2STAT_STOP2_SIZE                      equ 0001h
SSP2STAT_STOP2_LENGTH                    equ 0001h
SSP2STAT_STOP2_MASK                      equ 0010h
SSP2STAT_D_A2_POSN                       equ 0005h
SSP2STAT_D_A2_POSITION                   equ 0005h
SSP2STAT_D_A2_SIZE                       equ 0001h
SSP2STAT_D_A2_LENGTH                     equ 0001h
SSP2STAT_D_A2_MASK                       equ 0020h
SSP2STAT_D_NOT_A2_POSN                   equ 0005h
SSP2STAT_D_NOT_A2_POSITION               equ 0005h
SSP2STAT_D_NOT_A2_SIZE                   equ 0001h
SSP2STAT_D_NOT_A2_LENGTH                 equ 0001h
SSP2STAT_D_NOT_A2_MASK                   equ 0020h
SSP2STAT_R_W2_POSN                       equ 0002h
SSP2STAT_R_W2_POSITION                   equ 0002h
SSP2STAT_R_W2_SIZE                       equ 0001h
SSP2STAT_R_W2_LENGTH                     equ 0001h
SSP2STAT_R_W2_MASK                       equ 0004h
SSP2STAT_START_POSN                      equ 0003h
SSP2STAT_START_POSITION                  equ 0003h
SSP2STAT_START_SIZE                      equ 0001h
SSP2STAT_START_LENGTH                    equ 0001h
SSP2STAT_START_MASK                      equ 0008h
SSP2STAT_STOP_POSN                       equ 0004h
SSP2STAT_STOP_POSITION                   equ 0004h
SSP2STAT_STOP_SIZE                       equ 0001h
SSP2STAT_STOP_LENGTH                     equ 0001h
SSP2STAT_STOP_MASK                       equ 0010h
SSP2STAT_D_nA2_POSN                      equ 0005h
SSP2STAT_D_nA2_POSITION                  equ 0005h
SSP2STAT_D_nA2_SIZE                      equ 0001h
SSP2STAT_D_nA2_LENGTH                    equ 0001h
SSP2STAT_D_nA2_MASK                      equ 0020h
SSP2STAT_R_NOT_W2_POSN                   equ 0002h
SSP2STAT_R_NOT_W2_POSITION               equ 0002h
SSP2STAT_R_NOT_W2_SIZE                   equ 0001h
SSP2STAT_R_NOT_W2_LENGTH                 equ 0001h
SSP2STAT_R_NOT_W2_MASK                   equ 0004h
SSP2STAT_R_nW2_POSN                      equ 0002h
SSP2STAT_R_nW2_POSITION                  equ 0002h
SSP2STAT_R_nW2_SIZE                      equ 0001h
SSP2STAT_R_nW2_LENGTH                    equ 0001h
SSP2STAT_R_nW2_MASK                      equ 0004h
SSP2STAT_I2C_DAT2_POSN                   equ 0005h
SSP2STAT_I2C_DAT2_POSITION               equ 0005h
SSP2STAT_I2C_DAT2_SIZE                   equ 0001h
SSP2STAT_I2C_DAT2_LENGTH                 equ 0001h
SSP2STAT_I2C_DAT2_MASK                   equ 0020h
SSP2STAT_NOT_W2_POSN                     equ 0002h
SSP2STAT_NOT_W2_POSITION                 equ 0002h
SSP2STAT_NOT_W2_SIZE                     equ 0001h
SSP2STAT_NOT_W2_LENGTH                   equ 0001h
SSP2STAT_NOT_W2_MASK                     equ 0004h
SSP2STAT_NOT_A2_POSN                     equ 0005h
SSP2STAT_NOT_A2_POSITION                 equ 0005h
SSP2STAT_NOT_A2_SIZE                     equ 0001h
SSP2STAT_NOT_A2_LENGTH                   equ 0001h
SSP2STAT_NOT_A2_MASK                     equ 0020h
SSP2STAT_nW2_POSN                        equ 0002h
SSP2STAT_nW2_POSITION                    equ 0002h
SSP2STAT_nW2_SIZE                        equ 0001h
SSP2STAT_nW2_LENGTH                      equ 0001h
SSP2STAT_nW2_MASK                        equ 0004h
SSP2STAT_nA2_POSN                        equ 0005h
SSP2STAT_nA2_POSITION                    equ 0005h
SSP2STAT_nA2_SIZE                        equ 0001h
SSP2STAT_nA2_LENGTH                      equ 0001h
SSP2STAT_nA2_MASK                        equ 0020h
SSP2STAT_NOT_WRITE2_POSN                 equ 0002h
SSP2STAT_NOT_WRITE2_POSITION             equ 0002h
SSP2STAT_NOT_WRITE2_SIZE                 equ 0001h
SSP2STAT_NOT_WRITE2_LENGTH               equ 0001h
SSP2STAT_NOT_WRITE2_MASK                 equ 0004h
SSP2STAT_NOT_ADDRESS2_POSN               equ 0005h
SSP2STAT_NOT_ADDRESS2_POSITION           equ 0005h
SSP2STAT_NOT_ADDRESS2_SIZE               equ 0001h
SSP2STAT_NOT_ADDRESS2_LENGTH             equ 0001h
SSP2STAT_NOT_ADDRESS2_MASK               equ 0020h
SSP2STAT_nWRITE2_POSN                    equ 0002h
SSP2STAT_nWRITE2_POSITION                equ 0002h
SSP2STAT_nWRITE2_SIZE                    equ 0001h
SSP2STAT_nWRITE2_LENGTH                  equ 0001h
SSP2STAT_nWRITE2_MASK                    equ 0004h
SSP2STAT_nADDRESS2_POSN                  equ 0005h
SSP2STAT_nADDRESS2_POSITION              equ 0005h
SSP2STAT_nADDRESS2_SIZE                  equ 0001h
SSP2STAT_nADDRESS2_LENGTH                equ 0001h
SSP2STAT_nADDRESS2_MASK                  equ 0020h
SSP2STAT_R_POSN                          equ 0002h
SSP2STAT_R_POSITION                      equ 0002h
SSP2STAT_R_SIZE                          equ 0001h
SSP2STAT_R_LENGTH                        equ 0001h
SSP2STAT_R_MASK                          equ 0004h
SSP2STAT_D_POSN                          equ 0005h
SSP2STAT_D_POSITION                      equ 0005h
SSP2STAT_D_SIZE                          equ 0001h
SSP2STAT_D_LENGTH                        equ 0001h
SSP2STAT_D_MASK                          equ 0020h
SSP2STAT_RW_POSN                         equ 0002h
SSP2STAT_RW_POSITION                     equ 0002h
SSP2STAT_RW_SIZE                         equ 0001h
SSP2STAT_RW_LENGTH                       equ 0001h
SSP2STAT_RW_MASK                         equ 0004h
SSP2STAT_DA_POSN                         equ 0005h
SSP2STAT_DA_POSITION                     equ 0005h
SSP2STAT_DA_SIZE                         equ 0001h
SSP2STAT_DA_LENGTH                       equ 0001h
SSP2STAT_DA_MASK                         equ 0020h

// Register: PSTR3CON
#define PSTR3CON PSTR3CON
PSTR3CON                                 equ 0F1Bh
// bitfield definitions
PSTR3CON_STRA_POSN                       equ 0000h
PSTR3CON_STRA_POSITION                   equ 0000h
PSTR3CON_STRA_SIZE                       equ 0001h
PSTR3CON_STRA_LENGTH                     equ 0001h
PSTR3CON_STRA_MASK                       equ 0001h
PSTR3CON_STRB_POSN                       equ 0001h
PSTR3CON_STRB_POSITION                   equ 0001h
PSTR3CON_STRB_SIZE                       equ 0001h
PSTR3CON_STRB_LENGTH                     equ 0001h
PSTR3CON_STRB_MASK                       equ 0002h
PSTR3CON_STRC_POSN                       equ 0002h
PSTR3CON_STRC_POSITION                   equ 0002h
PSTR3CON_STRC_SIZE                       equ 0001h
PSTR3CON_STRC_LENGTH                     equ 0001h
PSTR3CON_STRC_MASK                       equ 0004h
PSTR3CON_STRD_POSN                       equ 0003h
PSTR3CON_STRD_POSITION                   equ 0003h
PSTR3CON_STRD_SIZE                       equ 0001h
PSTR3CON_STRD_LENGTH                     equ 0001h
PSTR3CON_STRD_MASK                       equ 0008h
PSTR3CON_STRSYNC_POSN                    equ 0004h
PSTR3CON_STRSYNC_POSITION                equ 0004h
PSTR3CON_STRSYNC_SIZE                    equ 0001h
PSTR3CON_STRSYNC_LENGTH                  equ 0001h
PSTR3CON_STRSYNC_MASK                    equ 0010h
PSTR3CON_CMPL_POSN                       equ 0006h
PSTR3CON_CMPL_POSITION                   equ 0006h
PSTR3CON_CMPL_SIZE                       equ 0002h
PSTR3CON_CMPL_LENGTH                     equ 0002h
PSTR3CON_CMPL_MASK                       equ 00C0h
PSTR3CON_CMPL0_POSN                      equ 0006h
PSTR3CON_CMPL0_POSITION                  equ 0006h
PSTR3CON_CMPL0_SIZE                      equ 0001h
PSTR3CON_CMPL0_LENGTH                    equ 0001h
PSTR3CON_CMPL0_MASK                      equ 0040h
PSTR3CON_CMPL1_POSN                      equ 0007h
PSTR3CON_CMPL1_POSITION                  equ 0007h
PSTR3CON_CMPL1_SIZE                      equ 0001h
PSTR3CON_CMPL1_LENGTH                    equ 0001h
PSTR3CON_CMPL1_MASK                      equ 0080h
PSTR3CON_STRA3_POSN                      equ 0000h
PSTR3CON_STRA3_POSITION                  equ 0000h
PSTR3CON_STRA3_SIZE                      equ 0001h
PSTR3CON_STRA3_LENGTH                    equ 0001h
PSTR3CON_STRA3_MASK                      equ 0001h
PSTR3CON_STRB3_POSN                      equ 0001h
PSTR3CON_STRB3_POSITION                  equ 0001h
PSTR3CON_STRB3_SIZE                      equ 0001h
PSTR3CON_STRB3_LENGTH                    equ 0001h
PSTR3CON_STRB3_MASK                      equ 0002h
PSTR3CON_STRC3_POSN                      equ 0002h
PSTR3CON_STRC3_POSITION                  equ 0002h
PSTR3CON_STRC3_SIZE                      equ 0001h
PSTR3CON_STRC3_LENGTH                    equ 0001h
PSTR3CON_STRC3_MASK                      equ 0004h
PSTR3CON_STRD3_POSN                      equ 0003h
PSTR3CON_STRD3_POSITION                  equ 0003h
PSTR3CON_STRD3_SIZE                      equ 0001h
PSTR3CON_STRD3_LENGTH                    equ 0001h
PSTR3CON_STRD3_MASK                      equ 0008h
PSTR3CON_STRSYNC3_POSN                   equ 0004h
PSTR3CON_STRSYNC3_POSITION               equ 0004h
PSTR3CON_STRSYNC3_SIZE                   equ 0001h
PSTR3CON_STRSYNC3_LENGTH                 equ 0001h
PSTR3CON_STRSYNC3_MASK                   equ 0010h
PSTR3CON_CMPL03_POSN                     equ 0006h
PSTR3CON_CMPL03_POSITION                 equ 0006h
PSTR3CON_CMPL03_SIZE                     equ 0001h
PSTR3CON_CMPL03_LENGTH                   equ 0001h
PSTR3CON_CMPL03_MASK                     equ 0040h
PSTR3CON_CMPL13_POSN                     equ 0007h
PSTR3CON_CMPL13_POSITION                 equ 0007h
PSTR3CON_CMPL13_SIZE                     equ 0001h
PSTR3CON_CMPL13_LENGTH                   equ 0001h
PSTR3CON_CMPL13_MASK                     equ 0080h
PSTR3CON_P3DC02_POSN                     equ 0000h
PSTR3CON_P3DC02_POSITION                 equ 0000h
PSTR3CON_P3DC02_SIZE                     equ 0001h
PSTR3CON_P3DC02_LENGTH                   equ 0001h
PSTR3CON_P3DC02_MASK                     equ 0001h
PSTR3CON_P3DC12_POSN                     equ 0001h
PSTR3CON_P3DC12_POSITION                 equ 0001h
PSTR3CON_P3DC12_SIZE                     equ 0001h
PSTR3CON_P3DC12_LENGTH                   equ 0001h
PSTR3CON_P3DC12_MASK                     equ 0002h
PSTR3CON_P3DC22_POSN                     equ 0002h
PSTR3CON_P3DC22_POSITION                 equ 0002h
PSTR3CON_P3DC22_SIZE                     equ 0001h
PSTR3CON_P3DC22_LENGTH                   equ 0001h
PSTR3CON_P3DC22_MASK                     equ 0004h
PSTR3CON_P3DC32_POSN                     equ 0003h
PSTR3CON_P3DC32_POSITION                 equ 0003h
PSTR3CON_P3DC32_SIZE                     equ 0001h
PSTR3CON_P3DC32_LENGTH                   equ 0001h
PSTR3CON_P3DC32_MASK                     equ 0008h
PSTR3CON_P3DC42_POSN                     equ 0004h
PSTR3CON_P3DC42_POSITION                 equ 0004h
PSTR3CON_P3DC42_SIZE                     equ 0001h
PSTR3CON_P3DC42_LENGTH                   equ 0001h
PSTR3CON_P3DC42_MASK                     equ 0010h
PSTR3CON_P3DC62_POSN                     equ 0006h
PSTR3CON_P3DC62_POSITION                 equ 0006h
PSTR3CON_P3DC62_SIZE                     equ 0001h
PSTR3CON_P3DC62_LENGTH                   equ 0001h
PSTR3CON_P3DC62_MASK                     equ 0040h
PSTR3CON_P3DC0CON_POSN                   equ 0000h
PSTR3CON_P3DC0CON_POSITION               equ 0000h
PSTR3CON_P3DC0CON_SIZE                   equ 0001h
PSTR3CON_P3DC0CON_LENGTH                 equ 0001h
PSTR3CON_P3DC0CON_MASK                   equ 0001h
PSTR3CON_P3DC1CON_POSN                   equ 0001h
PSTR3CON_P3DC1CON_POSITION               equ 0001h
PSTR3CON_P3DC1CON_SIZE                   equ 0001h
PSTR3CON_P3DC1CON_LENGTH                 equ 0001h
PSTR3CON_P3DC1CON_MASK                   equ 0002h
PSTR3CON_P3DC2CON_POSN                   equ 0002h
PSTR3CON_P3DC2CON_POSITION               equ 0002h
PSTR3CON_P3DC2CON_SIZE                   equ 0001h
PSTR3CON_P3DC2CON_LENGTH                 equ 0001h
PSTR3CON_P3DC2CON_MASK                   equ 0004h
PSTR3CON_P3DC3CON_POSN                   equ 0003h
PSTR3CON_P3DC3CON_POSITION               equ 0003h
PSTR3CON_P3DC3CON_SIZE                   equ 0001h
PSTR3CON_P3DC3CON_LENGTH                 equ 0001h
PSTR3CON_P3DC3CON_MASK                   equ 0008h
PSTR3CON_P3DC4CON_POSN                   equ 0004h
PSTR3CON_P3DC4CON_POSITION               equ 0004h
PSTR3CON_P3DC4CON_SIZE                   equ 0001h
PSTR3CON_P3DC4CON_LENGTH                 equ 0001h
PSTR3CON_P3DC4CON_MASK                   equ 0010h
PSTR3CON_P3DC6CON_POSN                   equ 0006h
PSTR3CON_P3DC6CON_POSITION               equ 0006h
PSTR3CON_P3DC6CON_SIZE                   equ 0001h
PSTR3CON_P3DC6CON_LENGTH                 equ 0001h
PSTR3CON_P3DC6CON_MASK                   equ 0040h

// Register: PSTR2CON
#define PSTR2CON PSTR2CON
PSTR2CON                                 equ 0F1Ch
// bitfield definitions
PSTR2CON_STRA_POSN                       equ 0000h
PSTR2CON_STRA_POSITION                   equ 0000h
PSTR2CON_STRA_SIZE                       equ 0001h
PSTR2CON_STRA_LENGTH                     equ 0001h
PSTR2CON_STRA_MASK                       equ 0001h
PSTR2CON_STRB_POSN                       equ 0001h
PSTR2CON_STRB_POSITION                   equ 0001h
PSTR2CON_STRB_SIZE                       equ 0001h
PSTR2CON_STRB_LENGTH                     equ 0001h
PSTR2CON_STRB_MASK                       equ 0002h
PSTR2CON_STRC_POSN                       equ 0002h
PSTR2CON_STRC_POSITION                   equ 0002h
PSTR2CON_STRC_SIZE                       equ 0001h
PSTR2CON_STRC_LENGTH                     equ 0001h
PSTR2CON_STRC_MASK                       equ 0004h
PSTR2CON_STRD_POSN                       equ 0003h
PSTR2CON_STRD_POSITION                   equ 0003h
PSTR2CON_STRD_SIZE                       equ 0001h
PSTR2CON_STRD_LENGTH                     equ 0001h
PSTR2CON_STRD_MASK                       equ 0008h
PSTR2CON_STRSYNC_POSN                    equ 0004h
PSTR2CON_STRSYNC_POSITION                equ 0004h
PSTR2CON_STRSYNC_SIZE                    equ 0001h
PSTR2CON_STRSYNC_LENGTH                  equ 0001h
PSTR2CON_STRSYNC_MASK                    equ 0010h
PSTR2CON_CMPL_POSN                       equ 0006h
PSTR2CON_CMPL_POSITION                   equ 0006h
PSTR2CON_CMPL_SIZE                       equ 0002h
PSTR2CON_CMPL_LENGTH                     equ 0002h
PSTR2CON_CMPL_MASK                       equ 00C0h
PSTR2CON_CMPL0_POSN                      equ 0006h
PSTR2CON_CMPL0_POSITION                  equ 0006h
PSTR2CON_CMPL0_SIZE                      equ 0001h
PSTR2CON_CMPL0_LENGTH                    equ 0001h
PSTR2CON_CMPL0_MASK                      equ 0040h
PSTR2CON_CMPL1_POSN                      equ 0007h
PSTR2CON_CMPL1_POSITION                  equ 0007h
PSTR2CON_CMPL1_SIZE                      equ 0001h
PSTR2CON_CMPL1_LENGTH                    equ 0001h
PSTR2CON_CMPL1_MASK                      equ 0080h
PSTR2CON_STRA2_POSN                      equ 0000h
PSTR2CON_STRA2_POSITION                  equ 0000h
PSTR2CON_STRA2_SIZE                      equ 0001h
PSTR2CON_STRA2_LENGTH                    equ 0001h
PSTR2CON_STRA2_MASK                      equ 0001h
PSTR2CON_STRB2_POSN                      equ 0001h
PSTR2CON_STRB2_POSITION                  equ 0001h
PSTR2CON_STRB2_SIZE                      equ 0001h
PSTR2CON_STRB2_LENGTH                    equ 0001h
PSTR2CON_STRB2_MASK                      equ 0002h
PSTR2CON_STRC2_POSN                      equ 0002h
PSTR2CON_STRC2_POSITION                  equ 0002h
PSTR2CON_STRC2_SIZE                      equ 0001h
PSTR2CON_STRC2_LENGTH                    equ 0001h
PSTR2CON_STRC2_MASK                      equ 0004h
PSTR2CON_STRD2_POSN                      equ 0003h
PSTR2CON_STRD2_POSITION                  equ 0003h
PSTR2CON_STRD2_SIZE                      equ 0001h
PSTR2CON_STRD2_LENGTH                    equ 0001h
PSTR2CON_STRD2_MASK                      equ 0008h
PSTR2CON_STRSYNC2_POSN                   equ 0004h
PSTR2CON_STRSYNC2_POSITION               equ 0004h
PSTR2CON_STRSYNC2_SIZE                   equ 0001h
PSTR2CON_STRSYNC2_LENGTH                 equ 0001h
PSTR2CON_STRSYNC2_MASK                   equ 0010h
PSTR2CON_CMPL02_POSN                     equ 0006h
PSTR2CON_CMPL02_POSITION                 equ 0006h
PSTR2CON_CMPL02_SIZE                     equ 0001h
PSTR2CON_CMPL02_LENGTH                   equ 0001h
PSTR2CON_CMPL02_MASK                     equ 0040h
PSTR2CON_CMPL12_POSN                     equ 0007h
PSTR2CON_CMPL12_POSITION                 equ 0007h
PSTR2CON_CMPL12_SIZE                     equ 0001h
PSTR2CON_CMPL12_LENGTH                   equ 0001h
PSTR2CON_CMPL12_MASK                     equ 0080h
PSTR2CON_P2DC02_POSN                     equ 0000h
PSTR2CON_P2DC02_POSITION                 equ 0000h
PSTR2CON_P2DC02_SIZE                     equ 0001h
PSTR2CON_P2DC02_LENGTH                   equ 0001h
PSTR2CON_P2DC02_MASK                     equ 0001h
PSTR2CON_P2DC12_POSN                     equ 0001h
PSTR2CON_P2DC12_POSITION                 equ 0001h
PSTR2CON_P2DC12_SIZE                     equ 0001h
PSTR2CON_P2DC12_LENGTH                   equ 0001h
PSTR2CON_P2DC12_MASK                     equ 0002h
PSTR2CON_P2DC22_POSN                     equ 0002h
PSTR2CON_P2DC22_POSITION                 equ 0002h
PSTR2CON_P2DC22_SIZE                     equ 0001h
PSTR2CON_P2DC22_LENGTH                   equ 0001h
PSTR2CON_P2DC22_MASK                     equ 0004h
PSTR2CON_P2DC32_POSN                     equ 0003h
PSTR2CON_P2DC32_POSITION                 equ 0003h
PSTR2CON_P2DC32_SIZE                     equ 0001h
PSTR2CON_P2DC32_LENGTH                   equ 0001h
PSTR2CON_P2DC32_MASK                     equ 0008h
PSTR2CON_P2DC42_POSN                     equ 0004h
PSTR2CON_P2DC42_POSITION                 equ 0004h
PSTR2CON_P2DC42_SIZE                     equ 0001h
PSTR2CON_P2DC42_LENGTH                   equ 0001h
PSTR2CON_P2DC42_MASK                     equ 0010h
PSTR2CON_P2DC62_POSN                     equ 0006h
PSTR2CON_P2DC62_POSITION                 equ 0006h
PSTR2CON_P2DC62_SIZE                     equ 0001h
PSTR2CON_P2DC62_LENGTH                   equ 0001h
PSTR2CON_P2DC62_MASK                     equ 0040h
PSTR2CON_P2DC0CON_POSN                   equ 0000h
PSTR2CON_P2DC0CON_POSITION               equ 0000h
PSTR2CON_P2DC0CON_SIZE                   equ 0001h
PSTR2CON_P2DC0CON_LENGTH                 equ 0001h
PSTR2CON_P2DC0CON_MASK                   equ 0001h
PSTR2CON_P2DC1CON_POSN                   equ 0001h
PSTR2CON_P2DC1CON_POSITION               equ 0001h
PSTR2CON_P2DC1CON_SIZE                   equ 0001h
PSTR2CON_P2DC1CON_LENGTH                 equ 0001h
PSTR2CON_P2DC1CON_MASK                   equ 0002h
PSTR2CON_P2DC2CON_POSN                   equ 0002h
PSTR2CON_P2DC2CON_POSITION               equ 0002h
PSTR2CON_P2DC2CON_SIZE                   equ 0001h
PSTR2CON_P2DC2CON_LENGTH                 equ 0001h
PSTR2CON_P2DC2CON_MASK                   equ 0004h
PSTR2CON_P2DC3CON_POSN                   equ 0003h
PSTR2CON_P2DC3CON_POSITION               equ 0003h
PSTR2CON_P2DC3CON_SIZE                   equ 0001h
PSTR2CON_P2DC3CON_LENGTH                 equ 0001h
PSTR2CON_P2DC3CON_MASK                   equ 0008h
PSTR2CON_P2DC4CON_POSN                   equ 0004h
PSTR2CON_P2DC4CON_POSITION               equ 0004h
PSTR2CON_P2DC4CON_SIZE                   equ 0001h
PSTR2CON_P2DC4CON_LENGTH                 equ 0001h
PSTR2CON_P2DC4CON_MASK                   equ 0010h
PSTR2CON_P2DC6CON_POSN                   equ 0006h
PSTR2CON_P2DC6CON_POSITION               equ 0006h
PSTR2CON_P2DC6CON_SIZE                   equ 0001h
PSTR2CON_P2DC6CON_LENGTH                 equ 0001h
PSTR2CON_P2DC6CON_MASK                   equ 0040h

// Register: TXREG2
#define TXREG2 TXREG2
TXREG2                                   equ 0F1Dh
// bitfield definitions
TXREG2_TXREG2_POSN                       equ 0000h
TXREG2_TXREG2_POSITION                   equ 0000h
TXREG2_TXREG2_SIZE                       equ 0008h
TXREG2_TXREG2_LENGTH                     equ 0008h
TXREG2_TXREG2_MASK                       equ 00FFh

// Register: RCREG2
#define RCREG2 RCREG2
RCREG2                                   equ 0F1Eh
// bitfield definitions
RCREG2_RCREG2_POSN                       equ 0000h
RCREG2_RCREG2_POSITION                   equ 0000h
RCREG2_RCREG2_SIZE                       equ 0008h
RCREG2_RCREG2_LENGTH                     equ 0008h
RCREG2_RCREG2_MASK                       equ 00FFh

// Register: SPBRG2
#define SPBRG2 SPBRG2
SPBRG2                                   equ 0F1Fh
// bitfield definitions
SPBRG2_SPBRG2_POSN                       equ 0000h
SPBRG2_SPBRG2_POSITION                   equ 0000h
SPBRG2_SPBRG2_SIZE                       equ 0008h
SPBRG2_SPBRG2_LENGTH                     equ 0008h
SPBRG2_SPBRG2_MASK                       equ 00FFh
SPBRG2_BRG0_POSN                         equ 0000h
SPBRG2_BRG0_POSITION                     equ 0000h
SPBRG2_BRG0_SIZE                         equ 0001h
SPBRG2_BRG0_LENGTH                       equ 0001h
SPBRG2_BRG0_MASK                         equ 0001h
SPBRG2_BRG1_POSN                         equ 0001h
SPBRG2_BRG1_POSITION                     equ 0001h
SPBRG2_BRG1_SIZE                         equ 0001h
SPBRG2_BRG1_LENGTH                       equ 0001h
SPBRG2_BRG1_MASK                         equ 0002h
SPBRG2_BRG2_POSN                         equ 0002h
SPBRG2_BRG2_POSITION                     equ 0002h
SPBRG2_BRG2_SIZE                         equ 0001h
SPBRG2_BRG2_LENGTH                       equ 0001h
SPBRG2_BRG2_MASK                         equ 0004h
SPBRG2_BRG3_POSN                         equ 0003h
SPBRG2_BRG3_POSITION                     equ 0003h
SPBRG2_BRG3_SIZE                         equ 0001h
SPBRG2_BRG3_LENGTH                       equ 0001h
SPBRG2_BRG3_MASK                         equ 0008h
SPBRG2_BRG4_POSN                         equ 0004h
SPBRG2_BRG4_POSITION                     equ 0004h
SPBRG2_BRG4_SIZE                         equ 0001h
SPBRG2_BRG4_LENGTH                       equ 0001h
SPBRG2_BRG4_MASK                         equ 0010h
SPBRG2_BRG5_POSN                         equ 0005h
SPBRG2_BRG5_POSITION                     equ 0005h
SPBRG2_BRG5_SIZE                         equ 0001h
SPBRG2_BRG5_LENGTH                       equ 0001h
SPBRG2_BRG5_MASK                         equ 0020h
SPBRG2_BRG6_POSN                         equ 0006h
SPBRG2_BRG6_POSITION                     equ 0006h
SPBRG2_BRG6_SIZE                         equ 0001h
SPBRG2_BRG6_LENGTH                       equ 0001h
SPBRG2_BRG6_MASK                         equ 0040h
SPBRG2_BRG7_POSN                         equ 0007h
SPBRG2_BRG7_POSITION                     equ 0007h
SPBRG2_BRG7_SIZE                         equ 0001h
SPBRG2_BRG7_LENGTH                       equ 0001h
SPBRG2_BRG7_MASK                         equ 0080h

// Register: SPBRGH2
#define SPBRGH2 SPBRGH2
SPBRGH2                                  equ 0F20h
// bitfield definitions
SPBRGH2_SPBRGH2_POSN                     equ 0000h
SPBRGH2_SPBRGH2_POSITION                 equ 0000h
SPBRGH2_SPBRGH2_SIZE                     equ 0008h
SPBRGH2_SPBRGH2_LENGTH                   equ 0008h
SPBRGH2_SPBRGH2_MASK                     equ 00FFh
SPBRGH2_BRG8_POSN                        equ 0000h
SPBRGH2_BRG8_POSITION                    equ 0000h
SPBRGH2_BRG8_SIZE                        equ 0001h
SPBRGH2_BRG8_LENGTH                      equ 0001h
SPBRGH2_BRG8_MASK                        equ 0001h
SPBRGH2_BRG9_POSN                        equ 0001h
SPBRGH2_BRG9_POSITION                    equ 0001h
SPBRGH2_BRG9_SIZE                        equ 0001h
SPBRGH2_BRG9_LENGTH                      equ 0001h
SPBRGH2_BRG9_MASK                        equ 0002h
SPBRGH2_BRG10_POSN                       equ 0002h
SPBRGH2_BRG10_POSITION                   equ 0002h
SPBRGH2_BRG10_SIZE                       equ 0001h
SPBRGH2_BRG10_LENGTH                     equ 0001h
SPBRGH2_BRG10_MASK                       equ 0004h
SPBRGH2_BRG11_POSN                       equ 0003h
SPBRGH2_BRG11_POSITION                   equ 0003h
SPBRGH2_BRG11_SIZE                       equ 0001h
SPBRGH2_BRG11_LENGTH                     equ 0001h
SPBRGH2_BRG11_MASK                       equ 0008h
SPBRGH2_BRG12_POSN                       equ 0004h
SPBRGH2_BRG12_POSITION                   equ 0004h
SPBRGH2_BRG12_SIZE                       equ 0001h
SPBRGH2_BRG12_LENGTH                     equ 0001h
SPBRGH2_BRG12_MASK                       equ 0010h
SPBRGH2_BRG13_POSN                       equ 0005h
SPBRGH2_BRG13_POSITION                   equ 0005h
SPBRGH2_BRG13_SIZE                       equ 0001h
SPBRGH2_BRG13_LENGTH                     equ 0001h
SPBRGH2_BRG13_MASK                       equ 0020h
SPBRGH2_BRG14_POSN                       equ 0006h
SPBRGH2_BRG14_POSITION                   equ 0006h
SPBRGH2_BRG14_SIZE                       equ 0001h
SPBRGH2_BRG14_LENGTH                     equ 0001h
SPBRGH2_BRG14_MASK                       equ 0040h
SPBRGH2_BRG15_POSN                       equ 0007h
SPBRGH2_BRG15_POSITION                   equ 0007h
SPBRGH2_BRG15_SIZE                       equ 0001h
SPBRGH2_BRG15_LENGTH                     equ 0001h
SPBRGH2_BRG15_MASK                       equ 0080h

// Register: DSGPR3
#define DSGPR3 DSGPR3
DSGPR3                                   equ 0F21h
// bitfield definitions
DSGPR3_DSGPR3_POSN                       equ 0000h
DSGPR3_DSGPR3_POSITION                   equ 0000h
DSGPR3_DSGPR3_SIZE                       equ 0008h
DSGPR3_DSGPR3_LENGTH                     equ 0008h
DSGPR3_DSGPR3_MASK                       equ 00FFh

// Register: DSGPR2
#define DSGPR2 DSGPR2
DSGPR2                                   equ 0F22h
// bitfield definitions
DSGPR2_DSGPR2_POSN                       equ 0000h
DSGPR2_DSGPR2_POSITION                   equ 0000h
DSGPR2_DSGPR2_SIZE                       equ 0008h
DSGPR2_DSGPR2_LENGTH                     equ 0008h
DSGPR2_DSGPR2_MASK                       equ 00FFh

// Register: DSGPR1
#define DSGPR1 DSGPR1
DSGPR1                                   equ 0F23h
// bitfield definitions
DSGPR1_DSGPR1_POSN                       equ 0000h
DSGPR1_DSGPR1_POSITION                   equ 0000h
DSGPR1_DSGPR1_SIZE                       equ 0008h
DSGPR1_DSGPR1_LENGTH                     equ 0008h
DSGPR1_DSGPR1_MASK                       equ 00FFh

// Register: DSGPR0
#define DSGPR0 DSGPR0
DSGPR0                                   equ 0F24h
// bitfield definitions
DSGPR0_DSGPR0_POSN                       equ 0000h
DSGPR0_DSGPR0_POSITION                   equ 0000h
DSGPR0_DSGPR0_SIZE                       equ 0008h
DSGPR0_DSGPR0_LENGTH                     equ 0008h
DSGPR0_DSGPR0_MASK                       equ 00FFh

// Register: DSWAKEH
#define DSWAKEH DSWAKEH
DSWAKEH                                  equ 0F25h
// bitfield definitions
DSWAKEH_DSINT0_POSN                      equ 0000h
DSWAKEH_DSINT0_POSITION                  equ 0000h
DSWAKEH_DSINT0_SIZE                      equ 0001h
DSWAKEH_DSINT0_LENGTH                    equ 0001h
DSWAKEH_DSINT0_MASK                      equ 0001h

// Register: DSWAKEL
#define DSWAKEL DSWAKEL
DSWAKEL                                  equ 0F26h
// bitfield definitions
DSWAKEL_DSPOR_POSN                       equ 0000h
DSWAKEL_DSPOR_POSITION                   equ 0000h
DSWAKEL_DSPOR_SIZE                       equ 0001h
DSWAKEL_DSPOR_LENGTH                     equ 0001h
DSWAKEL_DSPOR_MASK                       equ 0001h
DSWAKEL_DSICD_POSN                       equ 0001h
DSWAKEL_DSICD_POSITION                   equ 0001h
DSWAKEL_DSICD_SIZE                       equ 0001h
DSWAKEL_DSICD_LENGTH                     equ 0001h
DSWAKEL_DSICD_MASK                       equ 0002h
DSWAKEL_DSMCLR_POSN                      equ 0002h
DSWAKEL_DSMCLR_POSITION                  equ 0002h
DSWAKEL_DSMCLR_SIZE                      equ 0001h
DSWAKEL_DSMCLR_LENGTH                    equ 0001h
DSWAKEL_DSMCLR_MASK                      equ 0004h
DSWAKEL_DSRTC_POSN                       equ 0003h
DSWAKEL_DSRTC_POSITION                   equ 0003h
DSWAKEL_DSRTC_SIZE                       equ 0001h
DSWAKEL_DSRTC_LENGTH                     equ 0001h
DSWAKEL_DSRTC_MASK                       equ 0008h
DSWAKEL_DSWDT_POSN                       equ 0004h
DSWAKEL_DSWDT_POSITION                   equ 0004h
DSWAKEL_DSWDT_SIZE                       equ 0001h
DSWAKEL_DSWDT_LENGTH                     equ 0001h
DSWAKEL_DSWDT_MASK                       equ 0010h
DSWAKEL_DSULP_POSN                       equ 0005h
DSWAKEL_DSULP_POSITION                   equ 0005h
DSWAKEL_DSULP_SIZE                       equ 0001h
DSWAKEL_DSULP_LENGTH                     equ 0001h
DSWAKEL_DSULP_MASK                       equ 0020h
DSWAKEL_BOR_POSN                         equ 0006h
DSWAKEL_BOR_POSITION                     equ 0006h
DSWAKEL_BOR_SIZE                         equ 0001h
DSWAKEL_BOR_LENGTH                       equ 0001h
DSWAKEL_BOR_MASK                         equ 0040h
DSWAKEL_DSFLT_POSN                       equ 0007h
DSWAKEL_DSFLT_POSITION                   equ 0007h
DSWAKEL_DSFLT_SIZE                       equ 0001h
DSWAKEL_DSFLT_LENGTH                     equ 0001h
DSWAKEL_DSFLT_MASK                       equ 0080h

// Register: DSCONH
#define DSCONH DSCONH
DSCONH                                   equ 0F27h
// bitfield definitions
DSCONH_RTCWDIS_POSN                      equ 0000h
DSCONH_RTCWDIS_POSITION                  equ 0000h
DSCONH_RTCWDIS_SIZE                      equ 0001h
DSCONH_RTCWDIS_LENGTH                    equ 0001h
DSCONH_RTCWDIS_MASK                      equ 0001h
DSCONH_DSEN_POSN                         equ 0007h
DSCONH_DSEN_POSITION                     equ 0007h
DSCONH_DSEN_SIZE                         equ 0001h
DSCONH_DSEN_LENGTH                       equ 0001h
DSCONH_DSEN_MASK                         equ 0080h

// Register: DSCONL
#define DSCONL DSCONL
DSCONL                                   equ 0F28h
// bitfield definitions
DSCONL_RELEASE_POSN                      equ 0000h
DSCONL_RELEASE_POSITION                  equ 0000h
DSCONL_RELEASE_SIZE                      equ 0001h
DSCONL_RELEASE_LENGTH                    equ 0001h
DSCONL_RELEASE_MASK                      equ 0001h
DSCONL_DSBOR_POSN                        equ 0001h
DSCONL_DSBOR_POSITION                    equ 0001h
DSCONL_DSBOR_SIZE                        equ 0001h
DSCONL_DSBOR_LENGTH                      equ 0001h
DSCONL_DSBOR_MASK                        equ 0002h
DSCONL_ULPWDIS_POSN                      equ 0002h
DSCONL_ULPWDIS_POSITION                  equ 0002h
DSCONL_ULPWDIS_SIZE                      equ 0001h
DSCONL_ULPWDIS_LENGTH                    equ 0001h
DSCONL_ULPWDIS_MASK                      equ 0004h

// Register: TXREG3
#define TXREG3 TXREG3
TXREG3                                   equ 0F29h
// bitfield definitions
TXREG3_TXREG3_POSN                       equ 0000h
TXREG3_TXREG3_POSITION                   equ 0000h
TXREG3_TXREG3_SIZE                       equ 0008h
TXREG3_TXREG3_LENGTH                     equ 0008h
TXREG3_TXREG3_MASK                       equ 00FFh

// Register: RCREG3
#define RCREG3 RCREG3
RCREG3                                   equ 0F2Ah
// bitfield definitions
RCREG3_RCREG3_POSN                       equ 0000h
RCREG3_RCREG3_POSITION                   equ 0000h
RCREG3_RCREG3_SIZE                       equ 0008h
RCREG3_RCREG3_LENGTH                     equ 0008h
RCREG3_RCREG3_MASK                       equ 00FFh

// Register: SPBRG3
#define SPBRG3 SPBRG3
SPBRG3                                   equ 0F2Bh
// bitfield definitions
SPBRG3_SPBRG3_POSN                       equ 0000h
SPBRG3_SPBRG3_POSITION                   equ 0000h
SPBRG3_SPBRG3_SIZE                       equ 0008h
SPBRG3_SPBRG3_LENGTH                     equ 0008h
SPBRG3_SPBRG3_MASK                       equ 00FFh
SPBRG3_BRG0_POSN                         equ 0000h
SPBRG3_BRG0_POSITION                     equ 0000h
SPBRG3_BRG0_SIZE                         equ 0001h
SPBRG3_BRG0_LENGTH                       equ 0001h
SPBRG3_BRG0_MASK                         equ 0001h
SPBRG3_BRG1_POSN                         equ 0001h
SPBRG3_BRG1_POSITION                     equ 0001h
SPBRG3_BRG1_SIZE                         equ 0001h
SPBRG3_BRG1_LENGTH                       equ 0001h
SPBRG3_BRG1_MASK                         equ 0002h
SPBRG3_BRG2_POSN                         equ 0002h
SPBRG3_BRG2_POSITION                     equ 0002h
SPBRG3_BRG2_SIZE                         equ 0001h
SPBRG3_BRG2_LENGTH                       equ 0001h
SPBRG3_BRG2_MASK                         equ 0004h
SPBRG3_BRG3_POSN                         equ 0003h
SPBRG3_BRG3_POSITION                     equ 0003h
SPBRG3_BRG3_SIZE                         equ 0001h
SPBRG3_BRG3_LENGTH                       equ 0001h
SPBRG3_BRG3_MASK                         equ 0008h
SPBRG3_BRG4_POSN                         equ 0004h
SPBRG3_BRG4_POSITION                     equ 0004h
SPBRG3_BRG4_SIZE                         equ 0001h
SPBRG3_BRG4_LENGTH                       equ 0001h
SPBRG3_BRG4_MASK                         equ 0010h
SPBRG3_BRG5_POSN                         equ 0005h
SPBRG3_BRG5_POSITION                     equ 0005h
SPBRG3_BRG5_SIZE                         equ 0001h
SPBRG3_BRG5_LENGTH                       equ 0001h
SPBRG3_BRG5_MASK                         equ 0020h
SPBRG3_BRG6_POSN                         equ 0006h
SPBRG3_BRG6_POSITION                     equ 0006h
SPBRG3_BRG6_SIZE                         equ 0001h
SPBRG3_BRG6_LENGTH                       equ 0001h
SPBRG3_BRG6_MASK                         equ 0040h
SPBRG3_BRG7_POSN                         equ 0007h
SPBRG3_BRG7_POSITION                     equ 0007h
SPBRG3_BRG7_SIZE                         equ 0001h
SPBRG3_BRG7_LENGTH                       equ 0001h
SPBRG3_BRG7_MASK                         equ 0080h

// Register: SPBRGH3
#define SPBRGH3 SPBRGH3
SPBRGH3                                  equ 0F2Ch
// bitfield definitions
SPBRGH3_SPBRGH3_POSN                     equ 0000h
SPBRGH3_SPBRGH3_POSITION                 equ 0000h
SPBRGH3_SPBRGH3_SIZE                     equ 0008h
SPBRGH3_SPBRGH3_LENGTH                   equ 0008h
SPBRGH3_SPBRGH3_MASK                     equ 00FFh
SPBRGH3_BRG8_POSN                        equ 0000h
SPBRGH3_BRG8_POSITION                    equ 0000h
SPBRGH3_BRG8_SIZE                        equ 0001h
SPBRGH3_BRG8_LENGTH                      equ 0001h
SPBRGH3_BRG8_MASK                        equ 0001h
SPBRGH3_BRG9_POSN                        equ 0001h
SPBRGH3_BRG9_POSITION                    equ 0001h
SPBRGH3_BRG9_SIZE                        equ 0001h
SPBRGH3_BRG9_LENGTH                      equ 0001h
SPBRGH3_BRG9_MASK                        equ 0002h
SPBRGH3_BRG10_POSN                       equ 0002h
SPBRGH3_BRG10_POSITION                   equ 0002h
SPBRGH3_BRG10_SIZE                       equ 0001h
SPBRGH3_BRG10_LENGTH                     equ 0001h
SPBRGH3_BRG10_MASK                       equ 0004h
SPBRGH3_BRG11_POSN                       equ 0003h
SPBRGH3_BRG11_POSITION                   equ 0003h
SPBRGH3_BRG11_SIZE                       equ 0001h
SPBRGH3_BRG11_LENGTH                     equ 0001h
SPBRGH3_BRG11_MASK                       equ 0008h
SPBRGH3_BRG12_POSN                       equ 0004h
SPBRGH3_BRG12_POSITION                   equ 0004h
SPBRGH3_BRG12_SIZE                       equ 0001h
SPBRGH3_BRG12_LENGTH                     equ 0001h
SPBRGH3_BRG12_MASK                       equ 0010h
SPBRGH3_BRG13_POSN                       equ 0005h
SPBRGH3_BRG13_POSITION                   equ 0005h
SPBRGH3_BRG13_SIZE                       equ 0001h
SPBRGH3_BRG13_LENGTH                     equ 0001h
SPBRGH3_BRG13_MASK                       equ 0020h
SPBRGH3_BRG14_POSN                       equ 0006h
SPBRGH3_BRG14_POSITION                   equ 0006h
SPBRGH3_BRG14_SIZE                       equ 0001h
SPBRGH3_BRG14_LENGTH                     equ 0001h
SPBRGH3_BRG14_MASK                       equ 0040h
SPBRGH3_BRG15_POSN                       equ 0007h
SPBRGH3_BRG15_POSITION                   equ 0007h
SPBRGH3_BRG15_SIZE                       equ 0001h
SPBRGH3_BRG15_LENGTH                     equ 0001h
SPBRGH3_BRG15_MASK                       equ 0080h

// Register: BAUDCON3
#define BAUDCON3 BAUDCON3
BAUDCON3                                 equ 0F2Dh
// bitfield definitions
BAUDCON3_ABDEN_POSN                      equ 0000h
BAUDCON3_ABDEN_POSITION                  equ 0000h
BAUDCON3_ABDEN_SIZE                      equ 0001h
BAUDCON3_ABDEN_LENGTH                    equ 0001h
BAUDCON3_ABDEN_MASK                      equ 0001h
BAUDCON3_WUE_POSN                        equ 0001h
BAUDCON3_WUE_POSITION                    equ 0001h
BAUDCON3_WUE_SIZE                        equ 0001h
BAUDCON3_WUE_LENGTH                      equ 0001h
BAUDCON3_WUE_MASK                        equ 0002h
BAUDCON3_IREN_POSN                       equ 0002h
BAUDCON3_IREN_POSITION                   equ 0002h
BAUDCON3_IREN_SIZE                       equ 0001h
BAUDCON3_IREN_LENGTH                     equ 0001h
BAUDCON3_IREN_MASK                       equ 0004h
BAUDCON3_BRG16_POSN                      equ 0003h
BAUDCON3_BRG16_POSITION                  equ 0003h
BAUDCON3_BRG16_SIZE                      equ 0001h
BAUDCON3_BRG16_LENGTH                    equ 0001h
BAUDCON3_BRG16_MASK                      equ 0008h
BAUDCON3_TXCKP_POSN                      equ 0004h
BAUDCON3_TXCKP_POSITION                  equ 0004h
BAUDCON3_TXCKP_SIZE                      equ 0001h
BAUDCON3_TXCKP_LENGTH                    equ 0001h
BAUDCON3_TXCKP_MASK                      equ 0010h
BAUDCON3_RXDTP_POSN                      equ 0005h
BAUDCON3_RXDTP_POSITION                  equ 0005h
BAUDCON3_RXDTP_SIZE                      equ 0001h
BAUDCON3_RXDTP_LENGTH                    equ 0001h
BAUDCON3_RXDTP_MASK                      equ 0020h
BAUDCON3_RCIDL_POSN                      equ 0006h
BAUDCON3_RCIDL_POSITION                  equ 0006h
BAUDCON3_RCIDL_SIZE                      equ 0001h
BAUDCON3_RCIDL_LENGTH                    equ 0001h
BAUDCON3_RCIDL_MASK                      equ 0040h
BAUDCON3_ABDOVF_POSN                     equ 0007h
BAUDCON3_ABDOVF_POSITION                 equ 0007h
BAUDCON3_ABDOVF_SIZE                     equ 0001h
BAUDCON3_ABDOVF_LENGTH                   equ 0001h
BAUDCON3_ABDOVF_MASK                     equ 0080h
BAUDCON3_ABDEN3_POSN                     equ 0000h
BAUDCON3_ABDEN3_POSITION                 equ 0000h
BAUDCON3_ABDEN3_SIZE                     equ 0001h
BAUDCON3_ABDEN3_LENGTH                   equ 0001h
BAUDCON3_ABDEN3_MASK                     equ 0001h
BAUDCON3_WUE3_POSN                       equ 0001h
BAUDCON3_WUE3_POSITION                   equ 0001h
BAUDCON3_WUE3_SIZE                       equ 0001h
BAUDCON3_WUE3_LENGTH                     equ 0001h
BAUDCON3_WUE3_MASK                       equ 0002h
BAUDCON3_BRG163_POSN                     equ 0003h
BAUDCON3_BRG163_POSITION                 equ 0003h
BAUDCON3_BRG163_SIZE                     equ 0001h
BAUDCON3_BRG163_LENGTH                   equ 0001h
BAUDCON3_BRG163_MASK                     equ 0008h
BAUDCON3_SCKP3_POSN                      equ 0004h
BAUDCON3_SCKP3_POSITION                  equ 0004h
BAUDCON3_SCKP3_SIZE                      equ 0001h
BAUDCON3_SCKP3_LENGTH                    equ 0001h
BAUDCON3_SCKP3_MASK                      equ 0010h
BAUDCON3_DTRXP3_POSN                     equ 0005h
BAUDCON3_DTRXP3_POSITION                 equ 0005h
BAUDCON3_DTRXP3_SIZE                     equ 0001h
BAUDCON3_DTRXP3_LENGTH                   equ 0001h
BAUDCON3_DTRXP3_MASK                     equ 0020h
BAUDCON3_RCIDL3_POSN                     equ 0006h
BAUDCON3_RCIDL3_POSITION                 equ 0006h
BAUDCON3_RCIDL3_SIZE                     equ 0001h
BAUDCON3_RCIDL3_LENGTH                   equ 0001h
BAUDCON3_RCIDL3_MASK                     equ 0040h
BAUDCON3_ABDOVF3_POSN                    equ 0007h
BAUDCON3_ABDOVF3_POSITION                equ 0007h
BAUDCON3_ABDOVF3_SIZE                    equ 0001h
BAUDCON3_ABDOVF3_LENGTH                  equ 0001h
BAUDCON3_ABDOVF3_MASK                    equ 0080h
BAUDCON3_TXCKP3_POSN                     equ 0004h
BAUDCON3_TXCKP3_POSITION                 equ 0004h
BAUDCON3_TXCKP3_SIZE                     equ 0001h
BAUDCON3_TXCKP3_LENGTH                   equ 0001h
BAUDCON3_TXCKP3_MASK                     equ 0010h
BAUDCON3_RXDTP3_POSN                     equ 0005h
BAUDCON3_RXDTP3_POSITION                 equ 0005h
BAUDCON3_RXDTP3_SIZE                     equ 0001h
BAUDCON3_RXDTP3_LENGTH                   equ 0001h
BAUDCON3_RXDTP3_MASK                     equ 0020h
BAUDCON3_RCMT3_POSN                      equ 0006h
BAUDCON3_RCMT3_POSITION                  equ 0006h
BAUDCON3_RCMT3_SIZE                      equ 0001h
BAUDCON3_RCMT3_LENGTH                    equ 0001h
BAUDCON3_RCMT3_MASK                      equ 0040h

// Register: TXSTA3
#define TXSTA3 TXSTA3
TXSTA3                                   equ 0F2Eh
// bitfield definitions
TXSTA3_TX9D_POSN                         equ 0000h
TXSTA3_TX9D_POSITION                     equ 0000h
TXSTA3_TX9D_SIZE                         equ 0001h
TXSTA3_TX9D_LENGTH                       equ 0001h
TXSTA3_TX9D_MASK                         equ 0001h
TXSTA3_TRMT_POSN                         equ 0001h
TXSTA3_TRMT_POSITION                     equ 0001h
TXSTA3_TRMT_SIZE                         equ 0001h
TXSTA3_TRMT_LENGTH                       equ 0001h
TXSTA3_TRMT_MASK                         equ 0002h
TXSTA3_BRGH_POSN                         equ 0002h
TXSTA3_BRGH_POSITION                     equ 0002h
TXSTA3_BRGH_SIZE                         equ 0001h
TXSTA3_BRGH_LENGTH                       equ 0001h
TXSTA3_BRGH_MASK                         equ 0004h
TXSTA3_SENDB_POSN                        equ 0003h
TXSTA3_SENDB_POSITION                    equ 0003h
TXSTA3_SENDB_SIZE                        equ 0001h
TXSTA3_SENDB_LENGTH                      equ 0001h
TXSTA3_SENDB_MASK                        equ 0008h
TXSTA3_SYNC_POSN                         equ 0004h
TXSTA3_SYNC_POSITION                     equ 0004h
TXSTA3_SYNC_SIZE                         equ 0001h
TXSTA3_SYNC_LENGTH                       equ 0001h
TXSTA3_SYNC_MASK                         equ 0010h
TXSTA3_TXEN_POSN                         equ 0005h
TXSTA3_TXEN_POSITION                     equ 0005h
TXSTA3_TXEN_SIZE                         equ 0001h
TXSTA3_TXEN_LENGTH                       equ 0001h
TXSTA3_TXEN_MASK                         equ 0020h
TXSTA3_TX9_POSN                          equ 0006h
TXSTA3_TX9_POSITION                      equ 0006h
TXSTA3_TX9_SIZE                          equ 0001h
TXSTA3_TX9_LENGTH                        equ 0001h
TXSTA3_TX9_MASK                          equ 0040h
TXSTA3_CSRC_POSN                         equ 0007h
TXSTA3_CSRC_POSITION                     equ 0007h
TXSTA3_CSRC_SIZE                         equ 0001h
TXSTA3_CSRC_LENGTH                       equ 0001h
TXSTA3_CSRC_MASK                         equ 0080h
TXSTA3_TXD83_POSN                        equ 0000h
TXSTA3_TXD83_POSITION                    equ 0000h
TXSTA3_TXD83_SIZE                        equ 0001h
TXSTA3_TXD83_LENGTH                      equ 0001h
TXSTA3_TXD83_MASK                        equ 0001h
TXSTA3_TX8_93_POSN                       equ 0006h
TXSTA3_TX8_93_POSITION                   equ 0006h
TXSTA3_TX8_93_SIZE                       equ 0001h
TXSTA3_TX8_93_LENGTH                     equ 0001h
TXSTA3_TX8_93_MASK                       equ 0040h

// Register: RCSTA3
#define RCSTA3 RCSTA3
RCSTA3                                   equ 0F2Fh
// bitfield definitions
RCSTA3_RX9D_POSN                         equ 0000h
RCSTA3_RX9D_POSITION                     equ 0000h
RCSTA3_RX9D_SIZE                         equ 0001h
RCSTA3_RX9D_LENGTH                       equ 0001h
RCSTA3_RX9D_MASK                         equ 0001h
RCSTA3_OERR_POSN                         equ 0001h
RCSTA3_OERR_POSITION                     equ 0001h
RCSTA3_OERR_SIZE                         equ 0001h
RCSTA3_OERR_LENGTH                       equ 0001h
RCSTA3_OERR_MASK                         equ 0002h
RCSTA3_FERR_POSN                         equ 0002h
RCSTA3_FERR_POSITION                     equ 0002h
RCSTA3_FERR_SIZE                         equ 0001h
RCSTA3_FERR_LENGTH                       equ 0001h
RCSTA3_FERR_MASK                         equ 0004h
RCSTA3_ADDEN_POSN                        equ 0003h
RCSTA3_ADDEN_POSITION                    equ 0003h
RCSTA3_ADDEN_SIZE                        equ 0001h
RCSTA3_ADDEN_LENGTH                      equ 0001h
RCSTA3_ADDEN_MASK                        equ 0008h
RCSTA3_CREN_POSN                         equ 0004h
RCSTA3_CREN_POSITION                     equ 0004h
RCSTA3_CREN_SIZE                         equ 0001h
RCSTA3_CREN_LENGTH                       equ 0001h
RCSTA3_CREN_MASK                         equ 0010h
RCSTA3_SREN_POSN                         equ 0005h
RCSTA3_SREN_POSITION                     equ 0005h
RCSTA3_SREN_SIZE                         equ 0001h
RCSTA3_SREN_LENGTH                       equ 0001h
RCSTA3_SREN_MASK                         equ 0020h
RCSTA3_RX9_POSN                          equ 0006h
RCSTA3_RX9_POSITION                      equ 0006h
RCSTA3_RX9_SIZE                          equ 0001h
RCSTA3_RX9_LENGTH                        equ 0001h
RCSTA3_RX9_MASK                          equ 0040h
RCSTA3_SPEN_POSN                         equ 0007h
RCSTA3_SPEN_POSITION                     equ 0007h
RCSTA3_SPEN_SIZE                         equ 0001h
RCSTA3_SPEN_LENGTH                       equ 0001h
RCSTA3_SPEN_MASK                         equ 0080h
RCSTA3_RCD83_POSN                        equ 0000h
RCSTA3_RCD83_POSITION                    equ 0000h
RCSTA3_RCD83_SIZE                        equ 0001h
RCSTA3_RCD83_LENGTH                      equ 0001h
RCSTA3_RCD83_MASK                        equ 0001h
RCSTA3_RC8_92_POSN                       equ 0006h
RCSTA3_RC8_92_POSITION                   equ 0006h
RCSTA3_RC8_92_SIZE                       equ 0001h
RCSTA3_RC8_92_LENGTH                     equ 0001h
RCSTA3_RC8_92_MASK                       equ 0040h
RCSTA3_RC93_POSN                         equ 0006h
RCSTA3_RC93_POSITION                     equ 0006h
RCSTA3_RC93_SIZE                         equ 0001h
RCSTA3_RC93_LENGTH                       equ 0001h
RCSTA3_RC93_MASK                         equ 0040h

// Register: SPBRGH1
#define SPBRGH1 SPBRGH1
SPBRGH1                                  equ 0F30h
// bitfield definitions
SPBRGH1_SPBRGH1_POSN                     equ 0000h
SPBRGH1_SPBRGH1_POSITION                 equ 0000h
SPBRGH1_SPBRGH1_SIZE                     equ 0008h
SPBRGH1_SPBRGH1_LENGTH                   equ 0008h
SPBRGH1_SPBRGH1_MASK                     equ 00FFh
SPBRGH1_BRG8_POSN                        equ 0000h
SPBRGH1_BRG8_POSITION                    equ 0000h
SPBRGH1_BRG8_SIZE                        equ 0001h
SPBRGH1_BRG8_LENGTH                      equ 0001h
SPBRGH1_BRG8_MASK                        equ 0001h
SPBRGH1_BRG9_POSN                        equ 0001h
SPBRGH1_BRG9_POSITION                    equ 0001h
SPBRGH1_BRG9_SIZE                        equ 0001h
SPBRGH1_BRG9_LENGTH                      equ 0001h
SPBRGH1_BRG9_MASK                        equ 0002h
SPBRGH1_BRG10_POSN                       equ 0002h
SPBRGH1_BRG10_POSITION                   equ 0002h
SPBRGH1_BRG10_SIZE                       equ 0001h
SPBRGH1_BRG10_LENGTH                     equ 0001h
SPBRGH1_BRG10_MASK                       equ 0004h
SPBRGH1_BRG11_POSN                       equ 0003h
SPBRGH1_BRG11_POSITION                   equ 0003h
SPBRGH1_BRG11_SIZE                       equ 0001h
SPBRGH1_BRG11_LENGTH                     equ 0001h
SPBRGH1_BRG11_MASK                       equ 0008h
SPBRGH1_BRG12_POSN                       equ 0004h
SPBRGH1_BRG12_POSITION                   equ 0004h
SPBRGH1_BRG12_SIZE                       equ 0001h
SPBRGH1_BRG12_LENGTH                     equ 0001h
SPBRGH1_BRG12_MASK                       equ 0010h
SPBRGH1_BRG13_POSN                       equ 0005h
SPBRGH1_BRG13_POSITION                   equ 0005h
SPBRGH1_BRG13_SIZE                       equ 0001h
SPBRGH1_BRG13_LENGTH                     equ 0001h
SPBRGH1_BRG13_MASK                       equ 0020h
SPBRGH1_BRG14_POSN                       equ 0006h
SPBRGH1_BRG14_POSITION                   equ 0006h
SPBRGH1_BRG14_SIZE                       equ 0001h
SPBRGH1_BRG14_LENGTH                     equ 0001h
SPBRGH1_BRG14_MASK                       equ 0040h
SPBRGH1_BRG15_POSN                       equ 0007h
SPBRGH1_BRG15_POSITION                   equ 0007h
SPBRGH1_BRG15_SIZE                       equ 0001h
SPBRGH1_BRG15_LENGTH                     equ 0001h
SPBRGH1_BRG15_MASK                       equ 0080h

// Register: BAUDCON2
#define BAUDCON2 BAUDCON2
BAUDCON2                                 equ 0F31h
// bitfield definitions
BAUDCON2_ABDEN_POSN                      equ 0000h
BAUDCON2_ABDEN_POSITION                  equ 0000h
BAUDCON2_ABDEN_SIZE                      equ 0001h
BAUDCON2_ABDEN_LENGTH                    equ 0001h
BAUDCON2_ABDEN_MASK                      equ 0001h
BAUDCON2_WUE_POSN                        equ 0001h
BAUDCON2_WUE_POSITION                    equ 0001h
BAUDCON2_WUE_SIZE                        equ 0001h
BAUDCON2_WUE_LENGTH                      equ 0001h
BAUDCON2_WUE_MASK                        equ 0002h
BAUDCON2_IREN_POSN                       equ 0002h
BAUDCON2_IREN_POSITION                   equ 0002h
BAUDCON2_IREN_SIZE                       equ 0001h
BAUDCON2_IREN_LENGTH                     equ 0001h
BAUDCON2_IREN_MASK                       equ 0004h
BAUDCON2_BRG16_POSN                      equ 0003h
BAUDCON2_BRG16_POSITION                  equ 0003h
BAUDCON2_BRG16_SIZE                      equ 0001h
BAUDCON2_BRG16_LENGTH                    equ 0001h
BAUDCON2_BRG16_MASK                      equ 0008h
BAUDCON2_TXCKP_POSN                      equ 0004h
BAUDCON2_TXCKP_POSITION                  equ 0004h
BAUDCON2_TXCKP_SIZE                      equ 0001h
BAUDCON2_TXCKP_LENGTH                    equ 0001h
BAUDCON2_TXCKP_MASK                      equ 0010h
BAUDCON2_RXDTP_POSN                      equ 0005h
BAUDCON2_RXDTP_POSITION                  equ 0005h
BAUDCON2_RXDTP_SIZE                      equ 0001h
BAUDCON2_RXDTP_LENGTH                    equ 0001h
BAUDCON2_RXDTP_MASK                      equ 0020h
BAUDCON2_RCIDL_POSN                      equ 0006h
BAUDCON2_RCIDL_POSITION                  equ 0006h
BAUDCON2_RCIDL_SIZE                      equ 0001h
BAUDCON2_RCIDL_LENGTH                    equ 0001h
BAUDCON2_RCIDL_MASK                      equ 0040h
BAUDCON2_ABDOVF_POSN                     equ 0007h
BAUDCON2_ABDOVF_POSITION                 equ 0007h
BAUDCON2_ABDOVF_SIZE                     equ 0001h
BAUDCON2_ABDOVF_LENGTH                   equ 0001h
BAUDCON2_ABDOVF_MASK                     equ 0080h
BAUDCON2_ABDEN2_POSN                     equ 0000h
BAUDCON2_ABDEN2_POSITION                 equ 0000h
BAUDCON2_ABDEN2_SIZE                     equ 0001h
BAUDCON2_ABDEN2_LENGTH                   equ 0001h
BAUDCON2_ABDEN2_MASK                     equ 0001h
BAUDCON2_WUE2_POSN                       equ 0001h
BAUDCON2_WUE2_POSITION                   equ 0001h
BAUDCON2_WUE2_SIZE                       equ 0001h
BAUDCON2_WUE2_LENGTH                     equ 0001h
BAUDCON2_WUE2_MASK                       equ 0002h
BAUDCON2_BRG162_POSN                     equ 0003h
BAUDCON2_BRG162_POSITION                 equ 0003h
BAUDCON2_BRG162_SIZE                     equ 0001h
BAUDCON2_BRG162_LENGTH                   equ 0001h
BAUDCON2_BRG162_MASK                     equ 0008h
BAUDCON2_SCKP2_POSN                      equ 0004h
BAUDCON2_SCKP2_POSITION                  equ 0004h
BAUDCON2_SCKP2_SIZE                      equ 0001h
BAUDCON2_SCKP2_LENGTH                    equ 0001h
BAUDCON2_SCKP2_MASK                      equ 0010h
BAUDCON2_DTRXP2_POSN                     equ 0005h
BAUDCON2_DTRXP2_POSITION                 equ 0005h
BAUDCON2_DTRXP2_SIZE                     equ 0001h
BAUDCON2_DTRXP2_LENGTH                   equ 0001h
BAUDCON2_DTRXP2_MASK                     equ 0020h
BAUDCON2_RCIDL2_POSN                     equ 0006h
BAUDCON2_RCIDL2_POSITION                 equ 0006h
BAUDCON2_RCIDL2_SIZE                     equ 0001h
BAUDCON2_RCIDL2_LENGTH                   equ 0001h
BAUDCON2_RCIDL2_MASK                     equ 0040h
BAUDCON2_ABDOVF2_POSN                    equ 0007h
BAUDCON2_ABDOVF2_POSITION                equ 0007h
BAUDCON2_ABDOVF2_SIZE                    equ 0001h
BAUDCON2_ABDOVF2_LENGTH                  equ 0001h
BAUDCON2_ABDOVF2_MASK                    equ 0080h
BAUDCON2_TXCKP2_POSN                     equ 0004h
BAUDCON2_TXCKP2_POSITION                 equ 0004h
BAUDCON2_TXCKP2_SIZE                     equ 0001h
BAUDCON2_TXCKP2_LENGTH                   equ 0001h
BAUDCON2_TXCKP2_MASK                     equ 0010h
BAUDCON2_RXDTP2_POSN                     equ 0005h
BAUDCON2_RXDTP2_POSITION                 equ 0005h
BAUDCON2_RXDTP2_SIZE                     equ 0001h
BAUDCON2_RXDTP2_LENGTH                   equ 0001h
BAUDCON2_RXDTP2_MASK                     equ 0020h
BAUDCON2_RCMT2_POSN                      equ 0006h
BAUDCON2_RCMT2_POSITION                  equ 0006h
BAUDCON2_RCMT2_SIZE                      equ 0001h
BAUDCON2_RCMT2_LENGTH                    equ 0001h
BAUDCON2_RCMT2_MASK                      equ 0040h

// Register: TXSTA2
#define TXSTA2 TXSTA2
TXSTA2                                   equ 0F32h
// bitfield definitions
TXSTA2_TX9D_POSN                         equ 0000h
TXSTA2_TX9D_POSITION                     equ 0000h
TXSTA2_TX9D_SIZE                         equ 0001h
TXSTA2_TX9D_LENGTH                       equ 0001h
TXSTA2_TX9D_MASK                         equ 0001h
TXSTA2_TRMT_POSN                         equ 0001h
TXSTA2_TRMT_POSITION                     equ 0001h
TXSTA2_TRMT_SIZE                         equ 0001h
TXSTA2_TRMT_LENGTH                       equ 0001h
TXSTA2_TRMT_MASK                         equ 0002h
TXSTA2_BRGH_POSN                         equ 0002h
TXSTA2_BRGH_POSITION                     equ 0002h
TXSTA2_BRGH_SIZE                         equ 0001h
TXSTA2_BRGH_LENGTH                       equ 0001h
TXSTA2_BRGH_MASK                         equ 0004h
TXSTA2_SENDB_POSN                        equ 0003h
TXSTA2_SENDB_POSITION                    equ 0003h
TXSTA2_SENDB_SIZE                        equ 0001h
TXSTA2_SENDB_LENGTH                      equ 0001h
TXSTA2_SENDB_MASK                        equ 0008h
TXSTA2_SYNC_POSN                         equ 0004h
TXSTA2_SYNC_POSITION                     equ 0004h
TXSTA2_SYNC_SIZE                         equ 0001h
TXSTA2_SYNC_LENGTH                       equ 0001h
TXSTA2_SYNC_MASK                         equ 0010h
TXSTA2_TXEN_POSN                         equ 0005h
TXSTA2_TXEN_POSITION                     equ 0005h
TXSTA2_TXEN_SIZE                         equ 0001h
TXSTA2_TXEN_LENGTH                       equ 0001h
TXSTA2_TXEN_MASK                         equ 0020h
TXSTA2_TX9_POSN                          equ 0006h
TXSTA2_TX9_POSITION                      equ 0006h
TXSTA2_TX9_SIZE                          equ 0001h
TXSTA2_TX9_LENGTH                        equ 0001h
TXSTA2_TX9_MASK                          equ 0040h
TXSTA2_CSRC_POSN                         equ 0007h
TXSTA2_CSRC_POSITION                     equ 0007h
TXSTA2_CSRC_SIZE                         equ 0001h
TXSTA2_CSRC_LENGTH                       equ 0001h
TXSTA2_CSRC_MASK                         equ 0080h
TXSTA2_TXD82_POSN                        equ 0000h
TXSTA2_TXD82_POSITION                    equ 0000h
TXSTA2_TXD82_SIZE                        equ 0001h
TXSTA2_TXD82_LENGTH                      equ 0001h
TXSTA2_TXD82_MASK                        equ 0001h
TXSTA2_TX8_92_POSN                       equ 0006h
TXSTA2_TX8_92_POSITION                   equ 0006h
TXSTA2_TX8_92_SIZE                       equ 0001h
TXSTA2_TX8_92_LENGTH                     equ 0001h
TXSTA2_TX8_92_MASK                       equ 0040h

// Register: RCSTA2
#define RCSTA2 RCSTA2
RCSTA2                                   equ 0F33h
// bitfield definitions
RCSTA2_RX9D_POSN                         equ 0000h
RCSTA2_RX9D_POSITION                     equ 0000h
RCSTA2_RX9D_SIZE                         equ 0001h
RCSTA2_RX9D_LENGTH                       equ 0001h
RCSTA2_RX9D_MASK                         equ 0001h
RCSTA2_OERR_POSN                         equ 0001h
RCSTA2_OERR_POSITION                     equ 0001h
RCSTA2_OERR_SIZE                         equ 0001h
RCSTA2_OERR_LENGTH                       equ 0001h
RCSTA2_OERR_MASK                         equ 0002h
RCSTA2_FERR_POSN                         equ 0002h
RCSTA2_FERR_POSITION                     equ 0002h
RCSTA2_FERR_SIZE                         equ 0001h
RCSTA2_FERR_LENGTH                       equ 0001h
RCSTA2_FERR_MASK                         equ 0004h
RCSTA2_ADDEN_POSN                        equ 0003h
RCSTA2_ADDEN_POSITION                    equ 0003h
RCSTA2_ADDEN_SIZE                        equ 0001h
RCSTA2_ADDEN_LENGTH                      equ 0001h
RCSTA2_ADDEN_MASK                        equ 0008h
RCSTA2_CREN_POSN                         equ 0004h
RCSTA2_CREN_POSITION                     equ 0004h
RCSTA2_CREN_SIZE                         equ 0001h
RCSTA2_CREN_LENGTH                       equ 0001h
RCSTA2_CREN_MASK                         equ 0010h
RCSTA2_SREN_POSN                         equ 0005h
RCSTA2_SREN_POSITION                     equ 0005h
RCSTA2_SREN_SIZE                         equ 0001h
RCSTA2_SREN_LENGTH                       equ 0001h
RCSTA2_SREN_MASK                         equ 0020h
RCSTA2_RX9_POSN                          equ 0006h
RCSTA2_RX9_POSITION                      equ 0006h
RCSTA2_RX9_SIZE                          equ 0001h
RCSTA2_RX9_LENGTH                        equ 0001h
RCSTA2_RX9_MASK                          equ 0040h
RCSTA2_SPEN_POSN                         equ 0007h
RCSTA2_SPEN_POSITION                     equ 0007h
RCSTA2_SPEN_SIZE                         equ 0001h
RCSTA2_SPEN_LENGTH                       equ 0001h
RCSTA2_SPEN_MASK                         equ 0080h
RCSTA2_RCD82_POSN                        equ 0000h
RCSTA2_RCD82_POSITION                    equ 0000h
RCSTA2_RCD82_SIZE                        equ 0001h
RCSTA2_RCD82_LENGTH                      equ 0001h
RCSTA2_RCD82_MASK                        equ 0001h
RCSTA2_RC8_92_POSN                       equ 0006h
RCSTA2_RC8_92_POSITION                   equ 0006h
RCSTA2_RC8_92_SIZE                       equ 0001h
RCSTA2_RC8_92_LENGTH                     equ 0001h
RCSTA2_RC8_92_MASK                       equ 0040h
RCSTA2_RC92_POSN                         equ 0006h
RCSTA2_RC92_POSITION                     equ 0006h
RCSTA2_RC92_SIZE                         equ 0001h
RCSTA2_RC92_LENGTH                       equ 0001h
RCSTA2_RC92_MASK                         equ 0040h

// Register: CCPTMRS2
#define CCPTMRS2 CCPTMRS2
CCPTMRS2                                 equ 0F34h
// bitfield definitions
CCPTMRS2_C8TSEL_POSN                     equ 0000h
CCPTMRS2_C8TSEL_POSITION                 equ 0000h
CCPTMRS2_C8TSEL_SIZE                     equ 0002h
CCPTMRS2_C8TSEL_LENGTH                   equ 0002h
CCPTMRS2_C8TSEL_MASK                     equ 0003h
CCPTMRS2_C9TSEL_POSN                     equ 0002h
CCPTMRS2_C9TSEL_POSITION                 equ 0002h
CCPTMRS2_C9TSEL_SIZE                     equ 0001h
CCPTMRS2_C9TSEL_LENGTH                   equ 0001h
CCPTMRS2_C9TSEL_MASK                     equ 0004h
CCPTMRS2_C10TSEL_POSN                    equ 0004h
CCPTMRS2_C10TSEL_POSITION                equ 0004h
CCPTMRS2_C10TSEL_SIZE                    equ 0001h
CCPTMRS2_C10TSEL_LENGTH                  equ 0001h
CCPTMRS2_C10TSEL_MASK                    equ 0010h
CCPTMRS2_C8TSEL0_POSN                    equ 0000h
CCPTMRS2_C8TSEL0_POSITION                equ 0000h
CCPTMRS2_C8TSEL0_SIZE                    equ 0001h
CCPTMRS2_C8TSEL0_LENGTH                  equ 0001h
CCPTMRS2_C8TSEL0_MASK                    equ 0001h
CCPTMRS2_C8TSEL1_POSN                    equ 0001h
CCPTMRS2_C8TSEL1_POSITION                equ 0001h
CCPTMRS2_C8TSEL1_SIZE                    equ 0001h
CCPTMRS2_C8TSEL1_LENGTH                  equ 0001h
CCPTMRS2_C8TSEL1_MASK                    equ 0002h
CCPTMRS2_C9TSEL0_POSN                    equ 0002h
CCPTMRS2_C9TSEL0_POSITION                equ 0002h
CCPTMRS2_C9TSEL0_SIZE                    equ 0001h
CCPTMRS2_C9TSEL0_LENGTH                  equ 0001h
CCPTMRS2_C9TSEL0_MASK                    equ 0004h
CCPTMRS2_C10TSEL0_POSN                   equ 0004h
CCPTMRS2_C10TSEL0_POSITION               equ 0004h
CCPTMRS2_C10TSEL0_SIZE                   equ 0001h
CCPTMRS2_C10TSEL0_LENGTH                 equ 0001h
CCPTMRS2_C10TSEL0_MASK                   equ 0010h

// Register: CCPTMRS1
#define CCPTMRS1 CCPTMRS1
CCPTMRS1                                 equ 0F35h
// bitfield definitions
CCPTMRS1_C4TSEL_POSN                     equ 0000h
CCPTMRS1_C4TSEL_POSITION                 equ 0000h
CCPTMRS1_C4TSEL_SIZE                     equ 0002h
CCPTMRS1_C4TSEL_LENGTH                   equ 0002h
CCPTMRS1_C4TSEL_MASK                     equ 0003h
CCPTMRS1_C5TSEL_POSN                     equ 0002h
CCPTMRS1_C5TSEL_POSITION                 equ 0002h
CCPTMRS1_C5TSEL_SIZE                     equ 0001h
CCPTMRS1_C5TSEL_LENGTH                   equ 0001h
CCPTMRS1_C5TSEL_MASK                     equ 0004h
CCPTMRS1_C6TSEL_POSN                     equ 0004h
CCPTMRS1_C6TSEL_POSITION                 equ 0004h
CCPTMRS1_C6TSEL_SIZE                     equ 0001h
CCPTMRS1_C6TSEL_LENGTH                   equ 0001h
CCPTMRS1_C6TSEL_MASK                     equ 0010h
CCPTMRS1_C7TSEL_POSN                     equ 0006h
CCPTMRS1_C7TSEL_POSITION                 equ 0006h
CCPTMRS1_C7TSEL_SIZE                     equ 0002h
CCPTMRS1_C7TSEL_LENGTH                   equ 0002h
CCPTMRS1_C7TSEL_MASK                     equ 00C0h
CCPTMRS1_C4TSEL0_POSN                    equ 0000h
CCPTMRS1_C4TSEL0_POSITION                equ 0000h
CCPTMRS1_C4TSEL0_SIZE                    equ 0001h
CCPTMRS1_C4TSEL0_LENGTH                  equ 0001h
CCPTMRS1_C4TSEL0_MASK                    equ 0001h
CCPTMRS1_C4TSEL1_POSN                    equ 0001h
CCPTMRS1_C4TSEL1_POSITION                equ 0001h
CCPTMRS1_C4TSEL1_SIZE                    equ 0001h
CCPTMRS1_C4TSEL1_LENGTH                  equ 0001h
CCPTMRS1_C4TSEL1_MASK                    equ 0002h
CCPTMRS1_C5TSEL0_POSN                    equ 0002h
CCPTMRS1_C5TSEL0_POSITION                equ 0002h
CCPTMRS1_C5TSEL0_SIZE                    equ 0001h
CCPTMRS1_C5TSEL0_LENGTH                  equ 0001h
CCPTMRS1_C5TSEL0_MASK                    equ 0004h
CCPTMRS1_C6TSEL0_POSN                    equ 0004h
CCPTMRS1_C6TSEL0_POSITION                equ 0004h
CCPTMRS1_C6TSEL0_SIZE                    equ 0001h
CCPTMRS1_C6TSEL0_LENGTH                  equ 0001h
CCPTMRS1_C6TSEL0_MASK                    equ 0010h
CCPTMRS1_C7TSEL0_POSN                    equ 0006h
CCPTMRS1_C7TSEL0_POSITION                equ 0006h
CCPTMRS1_C7TSEL0_SIZE                    equ 0001h
CCPTMRS1_C7TSEL0_LENGTH                  equ 0001h
CCPTMRS1_C7TSEL0_MASK                    equ 0040h
CCPTMRS1_C7TSEL1_POSN                    equ 0007h
CCPTMRS1_C7TSEL1_POSITION                equ 0007h
CCPTMRS1_C7TSEL1_SIZE                    equ 0001h
CCPTMRS1_C7TSEL1_LENGTH                  equ 0001h
CCPTMRS1_C7TSEL1_MASK                    equ 0080h

// Register: CCPTMRS0
#define CCPTMRS0 CCPTMRS0
CCPTMRS0                                 equ 0F36h
// bitfield definitions
CCPTMRS0_C1TSEL_POSN                     equ 0000h
CCPTMRS0_C1TSEL_POSITION                 equ 0000h
CCPTMRS0_C1TSEL_SIZE                     equ 0003h
CCPTMRS0_C1TSEL_LENGTH                   equ 0003h
CCPTMRS0_C1TSEL_MASK                     equ 0007h
CCPTMRS0_C2TSEL_POSN                     equ 0003h
CCPTMRS0_C2TSEL_POSITION                 equ 0003h
CCPTMRS0_C2TSEL_SIZE                     equ 0003h
CCPTMRS0_C2TSEL_LENGTH                   equ 0003h
CCPTMRS0_C2TSEL_MASK                     equ 0038h
CCPTMRS0_C3TSEL_POSN                     equ 0006h
CCPTMRS0_C3TSEL_POSITION                 equ 0006h
CCPTMRS0_C3TSEL_SIZE                     equ 0002h
CCPTMRS0_C3TSEL_LENGTH                   equ 0002h
CCPTMRS0_C3TSEL_MASK                     equ 00C0h
CCPTMRS0_C1TSEL0_POSN                    equ 0000h
CCPTMRS0_C1TSEL0_POSITION                equ 0000h
CCPTMRS0_C1TSEL0_SIZE                    equ 0001h
CCPTMRS0_C1TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL0_MASK                    equ 0001h
CCPTMRS0_C1TSEL1_POSN                    equ 0001h
CCPTMRS0_C1TSEL1_POSITION                equ 0001h
CCPTMRS0_C1TSEL1_SIZE                    equ 0001h
CCPTMRS0_C1TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL1_MASK                    equ 0002h
CCPTMRS0_C1TSEL2_POSN                    equ 0002h
CCPTMRS0_C1TSEL2_POSITION                equ 0002h
CCPTMRS0_C1TSEL2_SIZE                    equ 0001h
CCPTMRS0_C1TSEL2_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL2_MASK                    equ 0004h
CCPTMRS0_C2TSEL0_POSN                    equ 0003h
CCPTMRS0_C2TSEL0_POSITION                equ 0003h
CCPTMRS0_C2TSEL0_SIZE                    equ 0001h
CCPTMRS0_C2TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL0_MASK                    equ 0008h
CCPTMRS0_C2TSEL1_POSN                    equ 0004h
CCPTMRS0_C2TSEL1_POSITION                equ 0004h
CCPTMRS0_C2TSEL1_SIZE                    equ 0001h
CCPTMRS0_C2TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL1_MASK                    equ 0010h
CCPTMRS0_C2TSEL2_POSN                    equ 0005h
CCPTMRS0_C2TSEL2_POSITION                equ 0005h
CCPTMRS0_C2TSEL2_SIZE                    equ 0001h
CCPTMRS0_C2TSEL2_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL2_MASK                    equ 0020h
CCPTMRS0_C3TSEL0_POSN                    equ 0006h
CCPTMRS0_C3TSEL0_POSITION                equ 0006h
CCPTMRS0_C3TSEL0_SIZE                    equ 0001h
CCPTMRS0_C3TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C3TSEL0_MASK                    equ 0040h
CCPTMRS0_C3TSEL1_POSN                    equ 0007h
CCPTMRS0_C3TSEL1_POSITION                equ 0007h
CCPTMRS0_C3TSEL1_SIZE                    equ 0001h
CCPTMRS0_C3TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C3TSEL1_MASK                    equ 0080h

// Register: CM3CON
#define CM3CON CM3CON
CM3CON                                   equ 0F37h
// bitfield definitions
CM3CON_CCH_POSN                          equ 0000h
CM3CON_CCH_POSITION                      equ 0000h
CM3CON_CCH_SIZE                          equ 0002h
CM3CON_CCH_LENGTH                        equ 0002h
CM3CON_CCH_MASK                          equ 0003h
CM3CON_CREF_POSN                         equ 0002h
CM3CON_CREF_POSITION                     equ 0002h
CM3CON_CREF_SIZE                         equ 0001h
CM3CON_CREF_LENGTH                       equ 0001h
CM3CON_CREF_MASK                         equ 0004h
CM3CON_EVPOL_POSN                        equ 0003h
CM3CON_EVPOL_POSITION                    equ 0003h
CM3CON_EVPOL_SIZE                        equ 0002h
CM3CON_EVPOL_LENGTH                      equ 0002h
CM3CON_EVPOL_MASK                        equ 0018h
CM3CON_CPOL_POSN                         equ 0005h
CM3CON_CPOL_POSITION                     equ 0005h
CM3CON_CPOL_SIZE                         equ 0001h
CM3CON_CPOL_LENGTH                       equ 0001h
CM3CON_CPOL_MASK                         equ 0020h
CM3CON_COE_POSN                          equ 0006h
CM3CON_COE_POSITION                      equ 0006h
CM3CON_COE_SIZE                          equ 0001h
CM3CON_COE_LENGTH                        equ 0001h
CM3CON_COE_MASK                          equ 0040h
CM3CON_CON_POSN                          equ 0007h
CM3CON_CON_POSITION                      equ 0007h
CM3CON_CON_SIZE                          equ 0001h
CM3CON_CON_LENGTH                        equ 0001h
CM3CON_CON_MASK                          equ 0080h
CM3CON_CCH0_POSN                         equ 0000h
CM3CON_CCH0_POSITION                     equ 0000h
CM3CON_CCH0_SIZE                         equ 0001h
CM3CON_CCH0_LENGTH                       equ 0001h
CM3CON_CCH0_MASK                         equ 0001h
CM3CON_CCH1_POSN                         equ 0001h
CM3CON_CCH1_POSITION                     equ 0001h
CM3CON_CCH1_SIZE                         equ 0001h
CM3CON_CCH1_LENGTH                       equ 0001h
CM3CON_CCH1_MASK                         equ 0002h
CM3CON_EVPOL0_POSN                       equ 0003h
CM3CON_EVPOL0_POSITION                   equ 0003h
CM3CON_EVPOL0_SIZE                       equ 0001h
CM3CON_EVPOL0_LENGTH                     equ 0001h
CM3CON_EVPOL0_MASK                       equ 0008h
CM3CON_EVPOL1_POSN                       equ 0004h
CM3CON_EVPOL1_POSITION                   equ 0004h
CM3CON_EVPOL1_SIZE                       equ 0001h
CM3CON_EVPOL1_LENGTH                     equ 0001h
CM3CON_EVPOL1_MASK                       equ 0010h
CM3CON_CCH03_POSN                        equ 0000h
CM3CON_CCH03_POSITION                    equ 0000h
CM3CON_CCH03_SIZE                        equ 0001h
CM3CON_CCH03_LENGTH                      equ 0001h
CM3CON_CCH03_MASK                        equ 0001h
CM3CON_CCH13_POSN                        equ 0001h
CM3CON_CCH13_POSITION                    equ 0001h
CM3CON_CCH13_SIZE                        equ 0001h
CM3CON_CCH13_LENGTH                      equ 0001h
CM3CON_CCH13_MASK                        equ 0002h
CM3CON_CREF3_POSN                        equ 0002h
CM3CON_CREF3_POSITION                    equ 0002h
CM3CON_CREF3_SIZE                        equ 0001h
CM3CON_CREF3_LENGTH                      equ 0001h
CM3CON_CREF3_MASK                        equ 0004h
CM3CON_EVPOL03_POSN                      equ 0003h
CM3CON_EVPOL03_POSITION                  equ 0003h
CM3CON_EVPOL03_SIZE                      equ 0001h
CM3CON_EVPOL03_LENGTH                    equ 0001h
CM3CON_EVPOL03_MASK                      equ 0008h
CM3CON_EVPOL13_POSN                      equ 0004h
CM3CON_EVPOL13_POSITION                  equ 0004h
CM3CON_EVPOL13_SIZE                      equ 0001h
CM3CON_EVPOL13_LENGTH                    equ 0001h
CM3CON_EVPOL13_MASK                      equ 0010h
CM3CON_CPOL3_POSN                        equ 0005h
CM3CON_CPOL3_POSITION                    equ 0005h
CM3CON_CPOL3_SIZE                        equ 0001h
CM3CON_CPOL3_LENGTH                      equ 0001h
CM3CON_CPOL3_MASK                        equ 0020h
CM3CON_COE3_POSN                         equ 0006h
CM3CON_COE3_POSITION                     equ 0006h
CM3CON_COE3_SIZE                         equ 0001h
CM3CON_COE3_LENGTH                       equ 0001h
CM3CON_COE3_MASK                         equ 0040h
CM3CON_CON3_POSN                         equ 0007h
CM3CON_CON3_POSITION                     equ 0007h
CM3CON_CON3_SIZE                         equ 0001h
CM3CON_CON3_LENGTH                       equ 0001h
CM3CON_CON3_MASK                         equ 0080h

// Register: CM2CON
#define CM2CON CM2CON
CM2CON                                   equ 0F38h
// bitfield definitions
CM2CON_CCH_POSN                          equ 0000h
CM2CON_CCH_POSITION                      equ 0000h
CM2CON_CCH_SIZE                          equ 0002h
CM2CON_CCH_LENGTH                        equ 0002h
CM2CON_CCH_MASK                          equ 0003h
CM2CON_CREF_POSN                         equ 0002h
CM2CON_CREF_POSITION                     equ 0002h
CM2CON_CREF_SIZE                         equ 0001h
CM2CON_CREF_LENGTH                       equ 0001h
CM2CON_CREF_MASK                         equ 0004h
CM2CON_EVPOL_POSN                        equ 0003h
CM2CON_EVPOL_POSITION                    equ 0003h
CM2CON_EVPOL_SIZE                        equ 0002h
CM2CON_EVPOL_LENGTH                      equ 0002h
CM2CON_EVPOL_MASK                        equ 0018h
CM2CON_CPOL_POSN                         equ 0005h
CM2CON_CPOL_POSITION                     equ 0005h
CM2CON_CPOL_SIZE                         equ 0001h
CM2CON_CPOL_LENGTH                       equ 0001h
CM2CON_CPOL_MASK                         equ 0020h
CM2CON_COE_POSN                          equ 0006h
CM2CON_COE_POSITION                      equ 0006h
CM2CON_COE_SIZE                          equ 0001h
CM2CON_COE_LENGTH                        equ 0001h
CM2CON_COE_MASK                          equ 0040h
CM2CON_CON_POSN                          equ 0007h
CM2CON_CON_POSITION                      equ 0007h
CM2CON_CON_SIZE                          equ 0001h
CM2CON_CON_LENGTH                        equ 0001h
CM2CON_CON_MASK                          equ 0080h
CM2CON_CCH0_POSN                         equ 0000h
CM2CON_CCH0_POSITION                     equ 0000h
CM2CON_CCH0_SIZE                         equ 0001h
CM2CON_CCH0_LENGTH                       equ 0001h
CM2CON_CCH0_MASK                         equ 0001h
CM2CON_CCH1_POSN                         equ 0001h
CM2CON_CCH1_POSITION                     equ 0001h
CM2CON_CCH1_SIZE                         equ 0001h
CM2CON_CCH1_LENGTH                       equ 0001h
CM2CON_CCH1_MASK                         equ 0002h
CM2CON_EVPOL0_POSN                       equ 0003h
CM2CON_EVPOL0_POSITION                   equ 0003h
CM2CON_EVPOL0_SIZE                       equ 0001h
CM2CON_EVPOL0_LENGTH                     equ 0001h
CM2CON_EVPOL0_MASK                       equ 0008h
CM2CON_EVPOL1_POSN                       equ 0004h
CM2CON_EVPOL1_POSITION                   equ 0004h
CM2CON_EVPOL1_SIZE                       equ 0001h
CM2CON_EVPOL1_LENGTH                     equ 0001h
CM2CON_EVPOL1_MASK                       equ 0010h
CM2CON_CCH02_POSN                        equ 0000h
CM2CON_CCH02_POSITION                    equ 0000h
CM2CON_CCH02_SIZE                        equ 0001h
CM2CON_CCH02_LENGTH                      equ 0001h
CM2CON_CCH02_MASK                        equ 0001h
CM2CON_CCH12_POSN                        equ 0001h
CM2CON_CCH12_POSITION                    equ 0001h
CM2CON_CCH12_SIZE                        equ 0001h
CM2CON_CCH12_LENGTH                      equ 0001h
CM2CON_CCH12_MASK                        equ 0002h
CM2CON_CREF2_POSN                        equ 0002h
CM2CON_CREF2_POSITION                    equ 0002h
CM2CON_CREF2_SIZE                        equ 0001h
CM2CON_CREF2_LENGTH                      equ 0001h
CM2CON_CREF2_MASK                        equ 0004h
CM2CON_EVPOL02_POSN                      equ 0003h
CM2CON_EVPOL02_POSITION                  equ 0003h
CM2CON_EVPOL02_SIZE                      equ 0001h
CM2CON_EVPOL02_LENGTH                    equ 0001h
CM2CON_EVPOL02_MASK                      equ 0008h
CM2CON_EVPOL12_POSN                      equ 0004h
CM2CON_EVPOL12_POSITION                  equ 0004h
CM2CON_EVPOL12_SIZE                      equ 0001h
CM2CON_EVPOL12_LENGTH                    equ 0001h
CM2CON_EVPOL12_MASK                      equ 0010h
CM2CON_CPOL2_POSN                        equ 0005h
CM2CON_CPOL2_POSITION                    equ 0005h
CM2CON_CPOL2_SIZE                        equ 0001h
CM2CON_CPOL2_LENGTH                      equ 0001h
CM2CON_CPOL2_MASK                        equ 0020h
CM2CON_COE2_POSN                         equ 0006h
CM2CON_COE2_POSITION                     equ 0006h
CM2CON_COE2_SIZE                         equ 0001h
CM2CON_COE2_LENGTH                       equ 0001h
CM2CON_COE2_MASK                         equ 0040h
CM2CON_CON2_POSN                         equ 0007h
CM2CON_CON2_POSITION                     equ 0007h
CM2CON_CON2_SIZE                         equ 0001h
CM2CON_CON2_LENGTH                       equ 0001h
CM2CON_CON2_MASK                         equ 0080h

// Register: SSP2CON3
#define SSP2CON3 SSP2CON3
SSP2CON3                                 equ 0F39h
// bitfield definitions
SSP2CON3_DHEN_POSN                       equ 0000h
SSP2CON3_DHEN_POSITION                   equ 0000h
SSP2CON3_DHEN_SIZE                       equ 0001h
SSP2CON3_DHEN_LENGTH                     equ 0001h
SSP2CON3_DHEN_MASK                       equ 0001h
SSP2CON3_AHEN_POSN                       equ 0001h
SSP2CON3_AHEN_POSITION                   equ 0001h
SSP2CON3_AHEN_SIZE                       equ 0001h
SSP2CON3_AHEN_LENGTH                     equ 0001h
SSP2CON3_AHEN_MASK                       equ 0002h
SSP2CON3_SBCDE_POSN                      equ 0002h
SSP2CON3_SBCDE_POSITION                  equ 0002h
SSP2CON3_SBCDE_SIZE                      equ 0001h
SSP2CON3_SBCDE_LENGTH                    equ 0001h
SSP2CON3_SBCDE_MASK                      equ 0004h
SSP2CON3_SDAHT_POSN                      equ 0003h
SSP2CON3_SDAHT_POSITION                  equ 0003h
SSP2CON3_SDAHT_SIZE                      equ 0001h
SSP2CON3_SDAHT_LENGTH                    equ 0001h
SSP2CON3_SDAHT_MASK                      equ 0008h
SSP2CON3_BOEN_POSN                       equ 0004h
SSP2CON3_BOEN_POSITION                   equ 0004h
SSP2CON3_BOEN_SIZE                       equ 0001h
SSP2CON3_BOEN_LENGTH                     equ 0001h
SSP2CON3_BOEN_MASK                       equ 0010h
SSP2CON3_SCIE_POSN                       equ 0005h
SSP2CON3_SCIE_POSITION                   equ 0005h
SSP2CON3_SCIE_SIZE                       equ 0001h
SSP2CON3_SCIE_LENGTH                     equ 0001h
SSP2CON3_SCIE_MASK                       equ 0020h
SSP2CON3_PCIE_POSN                       equ 0006h
SSP2CON3_PCIE_POSITION                   equ 0006h
SSP2CON3_PCIE_SIZE                       equ 0001h
SSP2CON3_PCIE_LENGTH                     equ 0001h
SSP2CON3_PCIE_MASK                       equ 0040h
SSP2CON3_ACKTIM_POSN                     equ 0007h
SSP2CON3_ACKTIM_POSITION                 equ 0007h
SSP2CON3_ACKTIM_SIZE                     equ 0001h
SSP2CON3_ACKTIM_LENGTH                   equ 0001h
SSP2CON3_ACKTIM_MASK                     equ 0080h

// Register: T8CON
#define T8CON T8CON
T8CON                                    equ 0F3Ah
// bitfield definitions
T8CON_T8CKPS_POSN                        equ 0000h
T8CON_T8CKPS_POSITION                    equ 0000h
T8CON_T8CKPS_SIZE                        equ 0002h
T8CON_T8CKPS_LENGTH                      equ 0002h
T8CON_T8CKPS_MASK                        equ 0003h
T8CON_TMR8ON_POSN                        equ 0002h
T8CON_TMR8ON_POSITION                    equ 0002h
T8CON_TMR8ON_SIZE                        equ 0001h
T8CON_TMR8ON_LENGTH                      equ 0001h
T8CON_TMR8ON_MASK                        equ 0004h
T8CON_T8OUTPS_POSN                       equ 0003h
T8CON_T8OUTPS_POSITION                   equ 0003h
T8CON_T8OUTPS_SIZE                       equ 0004h
T8CON_T8OUTPS_LENGTH                     equ 0004h
T8CON_T8OUTPS_MASK                       equ 0078h
T8CON_T8CKPS0_POSN                       equ 0000h
T8CON_T8CKPS0_POSITION                   equ 0000h
T8CON_T8CKPS0_SIZE                       equ 0001h
T8CON_T8CKPS0_LENGTH                     equ 0001h
T8CON_T8CKPS0_MASK                       equ 0001h
T8CON_T8CKPS1_POSN                       equ 0001h
T8CON_T8CKPS1_POSITION                   equ 0001h
T8CON_T8CKPS1_SIZE                       equ 0001h
T8CON_T8CKPS1_LENGTH                     equ 0001h
T8CON_T8CKPS1_MASK                       equ 0002h
T8CON_T8OUTPS0_POSN                      equ 0003h
T8CON_T8OUTPS0_POSITION                  equ 0003h
T8CON_T8OUTPS0_SIZE                      equ 0001h
T8CON_T8OUTPS0_LENGTH                    equ 0001h
T8CON_T8OUTPS0_MASK                      equ 0008h
T8CON_T8OUTPS1_POSN                      equ 0004h
T8CON_T8OUTPS1_POSITION                  equ 0004h
T8CON_T8OUTPS1_SIZE                      equ 0001h
T8CON_T8OUTPS1_LENGTH                    equ 0001h
T8CON_T8OUTPS1_MASK                      equ 0010h
T8CON_T8OUTPS2_POSN                      equ 0005h
T8CON_T8OUTPS2_POSITION                  equ 0005h
T8CON_T8OUTPS2_SIZE                      equ 0001h
T8CON_T8OUTPS2_LENGTH                    equ 0001h
T8CON_T8OUTPS2_MASK                      equ 0020h
T8CON_T8OUTPS3_POSN                      equ 0006h
T8CON_T8OUTPS3_POSITION                  equ 0006h
T8CON_T8OUTPS3_SIZE                      equ 0001h
T8CON_T8OUTPS3_LENGTH                    equ 0001h
T8CON_T8OUTPS3_MASK                      equ 0040h

// Register: PR8
#define PR8 PR8
PR8                                      equ 0F3Bh
// bitfield definitions
PR8_PR8_POSN                             equ 0000h
PR8_PR8_POSITION                         equ 0000h
PR8_PR8_SIZE                             equ 0008h
PR8_PR8_LENGTH                           equ 0008h
PR8_PR8_MASK                             equ 00FFh

// Register: TMR8
#define TMR8 TMR8
TMR8                                     equ 0F3Ch
// bitfield definitions
TMR8_TMR8_POSN                           equ 0000h
TMR8_TMR8_POSITION                       equ 0000h
TMR8_TMR8_SIZE                           equ 0008h
TMR8_TMR8_LENGTH                         equ 0008h
TMR8_TMR8_MASK                           equ 00FFh

// Register: T6CON
#define T6CON T6CON
T6CON                                    equ 0F3Dh
// bitfield definitions
T6CON_T6CKPS_POSN                        equ 0000h
T6CON_T6CKPS_POSITION                    equ 0000h
T6CON_T6CKPS_SIZE                        equ 0002h
T6CON_T6CKPS_LENGTH                      equ 0002h
T6CON_T6CKPS_MASK                        equ 0003h
T6CON_TMR6ON_POSN                        equ 0002h
T6CON_TMR6ON_POSITION                    equ 0002h
T6CON_TMR6ON_SIZE                        equ 0001h
T6CON_TMR6ON_LENGTH                      equ 0001h
T6CON_TMR6ON_MASK                        equ 0004h
T6CON_T6OUTPS_POSN                       equ 0003h
T6CON_T6OUTPS_POSITION                   equ 0003h
T6CON_T6OUTPS_SIZE                       equ 0004h
T6CON_T6OUTPS_LENGTH                     equ 0004h
T6CON_T6OUTPS_MASK                       equ 0078h
T6CON_T6CKPS0_POSN                       equ 0000h
T6CON_T6CKPS0_POSITION                   equ 0000h
T6CON_T6CKPS0_SIZE                       equ 0001h
T6CON_T6CKPS0_LENGTH                     equ 0001h
T6CON_T6CKPS0_MASK                       equ 0001h
T6CON_T6CKPS1_POSN                       equ 0001h
T6CON_T6CKPS1_POSITION                   equ 0001h
T6CON_T6CKPS1_SIZE                       equ 0001h
T6CON_T6CKPS1_LENGTH                     equ 0001h
T6CON_T6CKPS1_MASK                       equ 0002h
T6CON_T6OUTPS0_POSN                      equ 0003h
T6CON_T6OUTPS0_POSITION                  equ 0003h
T6CON_T6OUTPS0_SIZE                      equ 0001h
T6CON_T6OUTPS0_LENGTH                    equ 0001h
T6CON_T6OUTPS0_MASK                      equ 0008h
T6CON_T6OUTPS1_POSN                      equ 0004h
T6CON_T6OUTPS1_POSITION                  equ 0004h
T6CON_T6OUTPS1_SIZE                      equ 0001h
T6CON_T6OUTPS1_LENGTH                    equ 0001h
T6CON_T6OUTPS1_MASK                      equ 0010h
T6CON_T6OUTPS2_POSN                      equ 0005h
T6CON_T6OUTPS2_POSITION                  equ 0005h
T6CON_T6OUTPS2_SIZE                      equ 0001h
T6CON_T6OUTPS2_LENGTH                    equ 0001h
T6CON_T6OUTPS2_MASK                      equ 0020h
T6CON_T6OUTPS3_POSN                      equ 0006h
T6CON_T6OUTPS3_POSITION                  equ 0006h
T6CON_T6OUTPS3_SIZE                      equ 0001h
T6CON_T6OUTPS3_LENGTH                    equ 0001h
T6CON_T6OUTPS3_MASK                      equ 0040h

// Register: PR6
#define PR6 PR6
PR6                                      equ 0F3Eh
// bitfield definitions
PR6_PR6_POSN                             equ 0000h
PR6_PR6_POSITION                         equ 0000h
PR6_PR6_SIZE                             equ 0008h
PR6_PR6_LENGTH                           equ 0008h
PR6_PR6_MASK                             equ 00FFh

// Register: TMR6
#define TMR6 TMR6
TMR6                                     equ 0F3Fh
// bitfield definitions
TMR6_TMR6_POSN                           equ 0000h
TMR6_TMR6_POSITION                       equ 0000h
TMR6_TMR6_SIZE                           equ 0008h
TMR6_TMR6_LENGTH                         equ 0008h
TMR6_TMR6_MASK                           equ 00FFh

// Register: CCP10CON
#define CCP10CON CCP10CON
CCP10CON                                 equ 0F40h
// bitfield definitions
CCP10CON_CCP10M_POSN                     equ 0000h
CCP10CON_CCP10M_POSITION                 equ 0000h
CCP10CON_CCP10M_SIZE                     equ 0004h
CCP10CON_CCP10M_LENGTH                   equ 0004h
CCP10CON_CCP10M_MASK                     equ 000Fh
CCP10CON_DC10B_POSN                      equ 0004h
CCP10CON_DC10B_POSITION                  equ 0004h
CCP10CON_DC10B_SIZE                      equ 0002h
CCP10CON_DC10B_LENGTH                    equ 0002h
CCP10CON_DC10B_MASK                      equ 0030h
CCP10CON_CCP10M0_POSN                    equ 0000h
CCP10CON_CCP10M0_POSITION                equ 0000h
CCP10CON_CCP10M0_SIZE                    equ 0001h
CCP10CON_CCP10M0_LENGTH                  equ 0001h
CCP10CON_CCP10M0_MASK                    equ 0001h
CCP10CON_CCP10M1_POSN                    equ 0001h
CCP10CON_CCP10M1_POSITION                equ 0001h
CCP10CON_CCP10M1_SIZE                    equ 0001h
CCP10CON_CCP10M1_LENGTH                  equ 0001h
CCP10CON_CCP10M1_MASK                    equ 0002h
CCP10CON_CCP10M2_POSN                    equ 0002h
CCP10CON_CCP10M2_POSITION                equ 0002h
CCP10CON_CCP10M2_SIZE                    equ 0001h
CCP10CON_CCP10M2_LENGTH                  equ 0001h
CCP10CON_CCP10M2_MASK                    equ 0004h
CCP10CON_CCP10M3_POSN                    equ 0003h
CCP10CON_CCP10M3_POSITION                equ 0003h
CCP10CON_CCP10M3_SIZE                    equ 0001h
CCP10CON_CCP10M3_LENGTH                  equ 0001h
CCP10CON_CCP10M3_MASK                    equ 0008h
CCP10CON_DC10B0_POSN                     equ 0004h
CCP10CON_DC10B0_POSITION                 equ 0004h
CCP10CON_DC10B0_SIZE                     equ 0001h
CCP10CON_DC10B0_LENGTH                   equ 0001h
CCP10CON_DC10B0_MASK                     equ 0010h
CCP10CON_DC10B1_POSN                     equ 0005h
CCP10CON_DC10B1_POSITION                 equ 0005h
CCP10CON_DC10B1_SIZE                     equ 0001h
CCP10CON_DC10B1_LENGTH                   equ 0001h
CCP10CON_DC10B1_MASK                     equ 0020h
CCP10CON_CCP10Y_POSN                     equ 0004h
CCP10CON_CCP10Y_POSITION                 equ 0004h
CCP10CON_CCP10Y_SIZE                     equ 0001h
CCP10CON_CCP10Y_LENGTH                   equ 0001h
CCP10CON_CCP10Y_MASK                     equ 0010h
CCP10CON_CCP10X_POSN                     equ 0005h
CCP10CON_CCP10X_POSITION                 equ 0005h
CCP10CON_CCP10X_SIZE                     equ 0001h
CCP10CON_CCP10X_LENGTH                   equ 0001h
CCP10CON_CCP10X_MASK                     equ 0020h

// Register: CCPR10
#define CCPR10 CCPR10
CCPR10                                   equ 0F41h

// Register: CCPR10L
#define CCPR10L CCPR10L
CCPR10L                                  equ 0F41h
// bitfield definitions
CCPR10L_CCPR10L_POSN                     equ 0000h
CCPR10L_CCPR10L_POSITION                 equ 0000h
CCPR10L_CCPR10L_SIZE                     equ 0008h
CCPR10L_CCPR10L_LENGTH                   equ 0008h
CCPR10L_CCPR10L_MASK                     equ 00FFh

// Register: CCPR10H
#define CCPR10H CCPR10H
CCPR10H                                  equ 0F42h
// bitfield definitions
CCPR10H_CCPR10H_POSN                     equ 0000h
CCPR10H_CCPR10H_POSITION                 equ 0000h
CCPR10H_CCPR10H_SIZE                     equ 0008h
CCPR10H_CCPR10H_LENGTH                   equ 0008h
CCPR10H_CCPR10H_MASK                     equ 00FFh

// Register: CCP9CON
#define CCP9CON CCP9CON
CCP9CON                                  equ 0F43h
// bitfield definitions
CCP9CON_CCP9M_POSN                       equ 0000h
CCP9CON_CCP9M_POSITION                   equ 0000h
CCP9CON_CCP9M_SIZE                       equ 0004h
CCP9CON_CCP9M_LENGTH                     equ 0004h
CCP9CON_CCP9M_MASK                       equ 000Fh
CCP9CON_DC9B_POSN                        equ 0004h
CCP9CON_DC9B_POSITION                    equ 0004h
CCP9CON_DC9B_SIZE                        equ 0002h
CCP9CON_DC9B_LENGTH                      equ 0002h
CCP9CON_DC9B_MASK                        equ 0030h
CCP9CON_CCP9M0_POSN                      equ 0000h
CCP9CON_CCP9M0_POSITION                  equ 0000h
CCP9CON_CCP9M0_SIZE                      equ 0001h
CCP9CON_CCP9M0_LENGTH                    equ 0001h
CCP9CON_CCP9M0_MASK                      equ 0001h
CCP9CON_CCP9M1_POSN                      equ 0001h
CCP9CON_CCP9M1_POSITION                  equ 0001h
CCP9CON_CCP9M1_SIZE                      equ 0001h
CCP9CON_CCP9M1_LENGTH                    equ 0001h
CCP9CON_CCP9M1_MASK                      equ 0002h
CCP9CON_CCP9M2_POSN                      equ 0002h
CCP9CON_CCP9M2_POSITION                  equ 0002h
CCP9CON_CCP9M2_SIZE                      equ 0001h
CCP9CON_CCP9M2_LENGTH                    equ 0001h
CCP9CON_CCP9M2_MASK                      equ 0004h
CCP9CON_CCP9M3_POSN                      equ 0003h
CCP9CON_CCP9M3_POSITION                  equ 0003h
CCP9CON_CCP9M3_SIZE                      equ 0001h
CCP9CON_CCP9M3_LENGTH                    equ 0001h
CCP9CON_CCP9M3_MASK                      equ 0008h
CCP9CON_DC9B0_POSN                       equ 0004h
CCP9CON_DC9B0_POSITION                   equ 0004h
CCP9CON_DC9B0_SIZE                       equ 0001h
CCP9CON_DC9B0_LENGTH                     equ 0001h
CCP9CON_DC9B0_MASK                       equ 0010h
CCP9CON_DC9B1_POSN                       equ 0005h
CCP9CON_DC9B1_POSITION                   equ 0005h
CCP9CON_DC9B1_SIZE                       equ 0001h
CCP9CON_DC9B1_LENGTH                     equ 0001h
CCP9CON_DC9B1_MASK                       equ 0020h
CCP9CON_CCP9Y_POSN                       equ 0004h
CCP9CON_CCP9Y_POSITION                   equ 0004h
CCP9CON_CCP9Y_SIZE                       equ 0001h
CCP9CON_CCP9Y_LENGTH                     equ 0001h
CCP9CON_CCP9Y_MASK                       equ 0010h
CCP9CON_CCP9X_POSN                       equ 0005h
CCP9CON_CCP9X_POSITION                   equ 0005h
CCP9CON_CCP9X_SIZE                       equ 0001h
CCP9CON_CCP9X_LENGTH                     equ 0001h
CCP9CON_CCP9X_MASK                       equ 0020h

// Register: CCPR9
#define CCPR9 CCPR9
CCPR9                                    equ 0F44h

// Register: CCPR9L
#define CCPR9L CCPR9L
CCPR9L                                   equ 0F44h
// bitfield definitions
CCPR9L_CCPR9L_POSN                       equ 0000h
CCPR9L_CCPR9L_POSITION                   equ 0000h
CCPR9L_CCPR9L_SIZE                       equ 0008h
CCPR9L_CCPR9L_LENGTH                     equ 0008h
CCPR9L_CCPR9L_MASK                       equ 00FFh

// Register: CCPR9H
#define CCPR9H CCPR9H
CCPR9H                                   equ 0F45h
// bitfield definitions
CCPR9H_CCPR9H_POSN                       equ 0000h
CCPR9H_CCPR9H_POSITION                   equ 0000h
CCPR9H_CCPR9H_SIZE                       equ 0008h
CCPR9H_CCPR9H_LENGTH                     equ 0008h
CCPR9H_CCPR9H_MASK                       equ 00FFh

// Register: CCP8CON
#define CCP8CON CCP8CON
CCP8CON                                  equ 0F46h
// bitfield definitions
CCP8CON_CCP8M_POSN                       equ 0000h
CCP8CON_CCP8M_POSITION                   equ 0000h
CCP8CON_CCP8M_SIZE                       equ 0004h
CCP8CON_CCP8M_LENGTH                     equ 0004h
CCP8CON_CCP8M_MASK                       equ 000Fh
CCP8CON_DC8B_POSN                        equ 0004h
CCP8CON_DC8B_POSITION                    equ 0004h
CCP8CON_DC8B_SIZE                        equ 0002h
CCP8CON_DC8B_LENGTH                      equ 0002h
CCP8CON_DC8B_MASK                        equ 0030h
CCP8CON_CCP8M0_POSN                      equ 0000h
CCP8CON_CCP8M0_POSITION                  equ 0000h
CCP8CON_CCP8M0_SIZE                      equ 0001h
CCP8CON_CCP8M0_LENGTH                    equ 0001h
CCP8CON_CCP8M0_MASK                      equ 0001h
CCP8CON_CCP8M1_POSN                      equ 0001h
CCP8CON_CCP8M1_POSITION                  equ 0001h
CCP8CON_CCP8M1_SIZE                      equ 0001h
CCP8CON_CCP8M1_LENGTH                    equ 0001h
CCP8CON_CCP8M1_MASK                      equ 0002h
CCP8CON_CCP8M2_POSN                      equ 0002h
CCP8CON_CCP8M2_POSITION                  equ 0002h
CCP8CON_CCP8M2_SIZE                      equ 0001h
CCP8CON_CCP8M2_LENGTH                    equ 0001h
CCP8CON_CCP8M2_MASK                      equ 0004h
CCP8CON_CCP8M3_POSN                      equ 0003h
CCP8CON_CCP8M3_POSITION                  equ 0003h
CCP8CON_CCP8M3_SIZE                      equ 0001h
CCP8CON_CCP8M3_LENGTH                    equ 0001h
CCP8CON_CCP8M3_MASK                      equ 0008h
CCP8CON_DC8B0_POSN                       equ 0004h
CCP8CON_DC8B0_POSITION                   equ 0004h
CCP8CON_DC8B0_SIZE                       equ 0001h
CCP8CON_DC8B0_LENGTH                     equ 0001h
CCP8CON_DC8B0_MASK                       equ 0010h
CCP8CON_DC8B1_POSN                       equ 0005h
CCP8CON_DC8B1_POSITION                   equ 0005h
CCP8CON_DC8B1_SIZE                       equ 0001h
CCP8CON_DC8B1_LENGTH                     equ 0001h
CCP8CON_DC8B1_MASK                       equ 0020h
CCP8CON_CCP8Y_POSN                       equ 0004h
CCP8CON_CCP8Y_POSITION                   equ 0004h
CCP8CON_CCP8Y_SIZE                       equ 0001h
CCP8CON_CCP8Y_LENGTH                     equ 0001h
CCP8CON_CCP8Y_MASK                       equ 0010h
CCP8CON_CCP8X_POSN                       equ 0005h
CCP8CON_CCP8X_POSITION                   equ 0005h
CCP8CON_CCP8X_SIZE                       equ 0001h
CCP8CON_CCP8X_LENGTH                     equ 0001h
CCP8CON_CCP8X_MASK                       equ 0020h

// Register: CCPR8
#define CCPR8 CCPR8
CCPR8                                    equ 0F47h

// Register: CCPR8L
#define CCPR8L CCPR8L
CCPR8L                                   equ 0F47h
// bitfield definitions
CCPR8L_CCPR8L_POSN                       equ 0000h
CCPR8L_CCPR8L_POSITION                   equ 0000h
CCPR8L_CCPR8L_SIZE                       equ 0008h
CCPR8L_CCPR8L_LENGTH                     equ 0008h
CCPR8L_CCPR8L_MASK                       equ 00FFh

// Register: CCPR8H
#define CCPR8H CCPR8H
CCPR8H                                   equ 0F48h
// bitfield definitions
CCPR8H_CCPR8H_POSN                       equ 0000h
CCPR8H_CCPR8H_POSITION                   equ 0000h
CCPR8H_CCPR8H_SIZE                       equ 0008h
CCPR8H_CCPR8H_LENGTH                     equ 0008h
CCPR8H_CCPR8H_MASK                       equ 00FFh

// Register: CCP3CON
#define CCP3CON CCP3CON
CCP3CON                                  equ 0F49h
// bitfield definitions
CCP3CON_CCP3M_POSN                       equ 0000h
CCP3CON_CCP3M_POSITION                   equ 0000h
CCP3CON_CCP3M_SIZE                       equ 0004h
CCP3CON_CCP3M_LENGTH                     equ 0004h
CCP3CON_CCP3M_MASK                       equ 000Fh
CCP3CON_DC3B_POSN                        equ 0004h
CCP3CON_DC3B_POSITION                    equ 0004h
CCP3CON_DC3B_SIZE                        equ 0002h
CCP3CON_DC3B_LENGTH                      equ 0002h
CCP3CON_DC3B_MASK                        equ 0030h
CCP3CON_P3M_POSN                         equ 0006h
CCP3CON_P3M_POSITION                     equ 0006h
CCP3CON_P3M_SIZE                         equ 0002h
CCP3CON_P3M_LENGTH                       equ 0002h
CCP3CON_P3M_MASK                         equ 00C0h
CCP3CON_CCP3M0_POSN                      equ 0000h
CCP3CON_CCP3M0_POSITION                  equ 0000h
CCP3CON_CCP3M0_SIZE                      equ 0001h
CCP3CON_CCP3M0_LENGTH                    equ 0001h
CCP3CON_CCP3M0_MASK                      equ 0001h
CCP3CON_CCP3M1_POSN                      equ 0001h
CCP3CON_CCP3M1_POSITION                  equ 0001h
CCP3CON_CCP3M1_SIZE                      equ 0001h
CCP3CON_CCP3M1_LENGTH                    equ 0001h
CCP3CON_CCP3M1_MASK                      equ 0002h
CCP3CON_CCP3M2_POSN                      equ 0002h
CCP3CON_CCP3M2_POSITION                  equ 0002h
CCP3CON_CCP3M2_SIZE                      equ 0001h
CCP3CON_CCP3M2_LENGTH                    equ 0001h
CCP3CON_CCP3M2_MASK                      equ 0004h
CCP3CON_CCP3M3_POSN                      equ 0003h
CCP3CON_CCP3M3_POSITION                  equ 0003h
CCP3CON_CCP3M3_SIZE                      equ 0001h
CCP3CON_CCP3M3_LENGTH                    equ 0001h
CCP3CON_CCP3M3_MASK                      equ 0008h
CCP3CON_DC3B0_POSN                       equ 0004h
CCP3CON_DC3B0_POSITION                   equ 0004h
CCP3CON_DC3B0_SIZE                       equ 0001h
CCP3CON_DC3B0_LENGTH                     equ 0001h
CCP3CON_DC3B0_MASK                       equ 0010h
CCP3CON_DC3B1_POSN                       equ 0005h
CCP3CON_DC3B1_POSITION                   equ 0005h
CCP3CON_DC3B1_SIZE                       equ 0001h
CCP3CON_DC3B1_LENGTH                     equ 0001h
CCP3CON_DC3B1_MASK                       equ 0020h
CCP3CON_P3M0_POSN                        equ 0006h
CCP3CON_P3M0_POSITION                    equ 0006h
CCP3CON_P3M0_SIZE                        equ 0001h
CCP3CON_P3M0_LENGTH                      equ 0001h
CCP3CON_P3M0_MASK                        equ 0040h
CCP3CON_P3M1_POSN                        equ 0007h
CCP3CON_P3M1_POSITION                    equ 0007h
CCP3CON_P3M1_SIZE                        equ 0001h
CCP3CON_P3M1_LENGTH                      equ 0001h
CCP3CON_P3M1_MASK                        equ 0080h
CCP3CON_CCP3Y_POSN                       equ 0004h
CCP3CON_CCP3Y_POSITION                   equ 0004h
CCP3CON_CCP3Y_SIZE                       equ 0001h
CCP3CON_CCP3Y_LENGTH                     equ 0001h
CCP3CON_CCP3Y_MASK                       equ 0010h
CCP3CON_CCP3X_POSN                       equ 0005h
CCP3CON_CCP3X_POSITION                   equ 0005h
CCP3CON_CCP3X_SIZE                       equ 0001h
CCP3CON_CCP3X_LENGTH                     equ 0001h
CCP3CON_CCP3X_MASK                       equ 0020h

// Register: CCPR3
#define CCPR3 CCPR3
CCPR3                                    equ 0F4Ah

// Register: CCPR3L
#define CCPR3L CCPR3L
CCPR3L                                   equ 0F4Ah
// bitfield definitions
CCPR3L_CCPR3L_POSN                       equ 0000h
CCPR3L_CCPR3L_POSITION                   equ 0000h
CCPR3L_CCPR3L_SIZE                       equ 0008h
CCPR3L_CCPR3L_LENGTH                     equ 0008h
CCPR3L_CCPR3L_MASK                       equ 00FFh

// Register: CCPR3H
#define CCPR3H CCPR3H
CCPR3H                                   equ 0F4Bh
// bitfield definitions
CCPR3H_CCPR3H_POSN                       equ 0000h
CCPR3H_CCPR3H_POSITION                   equ 0000h
CCPR3H_CCPR3H_SIZE                       equ 0008h
CCPR3H_CCPR3H_LENGTH                     equ 0008h
CCPR3H_CCPR3H_MASK                       equ 00FFh

// Register: ECCP3DEL
#define ECCP3DEL ECCP3DEL
ECCP3DEL                                 equ 0F4Ch
// bitfield definitions
ECCP3DEL_P3DC_POSN                       equ 0000h
ECCP3DEL_P3DC_POSITION                   equ 0000h
ECCP3DEL_P3DC_SIZE                       equ 0007h
ECCP3DEL_P3DC_LENGTH                     equ 0007h
ECCP3DEL_P3DC_MASK                       equ 007Fh
ECCP3DEL_P3RSEN_POSN                     equ 0007h
ECCP3DEL_P3RSEN_POSITION                 equ 0007h
ECCP3DEL_P3RSEN_SIZE                     equ 0001h
ECCP3DEL_P3RSEN_LENGTH                   equ 0001h
ECCP3DEL_P3RSEN_MASK                     equ 0080h
ECCP3DEL_P3DC0_POSN                      equ 0000h
ECCP3DEL_P3DC0_POSITION                  equ 0000h
ECCP3DEL_P3DC0_SIZE                      equ 0001h
ECCP3DEL_P3DC0_LENGTH                    equ 0001h
ECCP3DEL_P3DC0_MASK                      equ 0001h
ECCP3DEL_P3DC1_POSN                      equ 0001h
ECCP3DEL_P3DC1_POSITION                  equ 0001h
ECCP3DEL_P3DC1_SIZE                      equ 0001h
ECCP3DEL_P3DC1_LENGTH                    equ 0001h
ECCP3DEL_P3DC1_MASK                      equ 0002h
ECCP3DEL_P3DC2_POSN                      equ 0002h
ECCP3DEL_P3DC2_POSITION                  equ 0002h
ECCP3DEL_P3DC2_SIZE                      equ 0001h
ECCP3DEL_P3DC2_LENGTH                    equ 0001h
ECCP3DEL_P3DC2_MASK                      equ 0004h
ECCP3DEL_P3DC3_POSN                      equ 0003h
ECCP3DEL_P3DC3_POSITION                  equ 0003h
ECCP3DEL_P3DC3_SIZE                      equ 0001h
ECCP3DEL_P3DC3_LENGTH                    equ 0001h
ECCP3DEL_P3DC3_MASK                      equ 0008h
ECCP3DEL_P3DC4_POSN                      equ 0004h
ECCP3DEL_P3DC4_POSITION                  equ 0004h
ECCP3DEL_P3DC4_SIZE                      equ 0001h
ECCP3DEL_P3DC4_LENGTH                    equ 0001h
ECCP3DEL_P3DC4_MASK                      equ 0010h
ECCP3DEL_P3DC5_POSN                      equ 0005h
ECCP3DEL_P3DC5_POSITION                  equ 0005h
ECCP3DEL_P3DC5_SIZE                      equ 0001h
ECCP3DEL_P3DC5_LENGTH                    equ 0001h
ECCP3DEL_P3DC5_MASK                      equ 0020h
ECCP3DEL_P3DC6_POSN                      equ 0006h
ECCP3DEL_P3DC6_POSITION                  equ 0006h
ECCP3DEL_P3DC6_SIZE                      equ 0001h
ECCP3DEL_P3DC6_LENGTH                    equ 0001h
ECCP3DEL_P3DC6_MASK                      equ 0040h

// Register: ECCP3AS
#define ECCP3AS ECCP3AS
ECCP3AS                                  equ 0F4Dh
// bitfield definitions
ECCP3AS_PSS3BD_POSN                      equ 0000h
ECCP3AS_PSS3BD_POSITION                  equ 0000h
ECCP3AS_PSS3BD_SIZE                      equ 0002h
ECCP3AS_PSS3BD_LENGTH                    equ 0002h
ECCP3AS_PSS3BD_MASK                      equ 0003h
ECCP3AS_PSS3AC_POSN                      equ 0002h
ECCP3AS_PSS3AC_POSITION                  equ 0002h
ECCP3AS_PSS3AC_SIZE                      equ 0002h
ECCP3AS_PSS3AC_LENGTH                    equ 0002h
ECCP3AS_PSS3AC_MASK                      equ 000Ch
ECCP3AS_ECCP3AS_POSN                     equ 0004h
ECCP3AS_ECCP3AS_POSITION                 equ 0004h
ECCP3AS_ECCP3AS_SIZE                     equ 0003h
ECCP3AS_ECCP3AS_LENGTH                   equ 0003h
ECCP3AS_ECCP3AS_MASK                     equ 0070h
ECCP3AS_ECCP3ASE_POSN                    equ 0007h
ECCP3AS_ECCP3ASE_POSITION                equ 0007h
ECCP3AS_ECCP3ASE_SIZE                    equ 0001h
ECCP3AS_ECCP3ASE_LENGTH                  equ 0001h
ECCP3AS_ECCP3ASE_MASK                    equ 0080h
ECCP3AS_PSS3BD0_POSN                     equ 0000h
ECCP3AS_PSS3BD0_POSITION                 equ 0000h
ECCP3AS_PSS3BD0_SIZE                     equ 0001h
ECCP3AS_PSS3BD0_LENGTH                   equ 0001h
ECCP3AS_PSS3BD0_MASK                     equ 0001h
ECCP3AS_PSS3BD1_POSN                     equ 0001h
ECCP3AS_PSS3BD1_POSITION                 equ 0001h
ECCP3AS_PSS3BD1_SIZE                     equ 0001h
ECCP3AS_PSS3BD1_LENGTH                   equ 0001h
ECCP3AS_PSS3BD1_MASK                     equ 0002h
ECCP3AS_PSS3AC0_POSN                     equ 0002h
ECCP3AS_PSS3AC0_POSITION                 equ 0002h
ECCP3AS_PSS3AC0_SIZE                     equ 0001h
ECCP3AS_PSS3AC0_LENGTH                   equ 0001h
ECCP3AS_PSS3AC0_MASK                     equ 0004h
ECCP3AS_PSS3AC1_POSN                     equ 0003h
ECCP3AS_PSS3AC1_POSITION                 equ 0003h
ECCP3AS_PSS3AC1_SIZE                     equ 0001h
ECCP3AS_PSS3AC1_LENGTH                   equ 0001h
ECCP3AS_PSS3AC1_MASK                     equ 0008h
ECCP3AS_ECCP3AS0_POSN                    equ 0004h
ECCP3AS_ECCP3AS0_POSITION                equ 0004h
ECCP3AS_ECCP3AS0_SIZE                    equ 0001h
ECCP3AS_ECCP3AS0_LENGTH                  equ 0001h
ECCP3AS_ECCP3AS0_MASK                    equ 0010h
ECCP3AS_ECCP3AS1_POSN                    equ 0005h
ECCP3AS_ECCP3AS1_POSITION                equ 0005h
ECCP3AS_ECCP3AS1_SIZE                    equ 0001h
ECCP3AS_ECCP3AS1_LENGTH                  equ 0001h
ECCP3AS_ECCP3AS1_MASK                    equ 0020h
ECCP3AS_ECCP3AS2_POSN                    equ 0006h
ECCP3AS_ECCP3AS2_POSITION                equ 0006h
ECCP3AS_ECCP3AS2_SIZE                    equ 0001h
ECCP3AS_ECCP3AS2_LENGTH                  equ 0001h
ECCP3AS_ECCP3AS2_MASK                    equ 0040h

// Register: CCP2CON
#define CCP2CON CCP2CON
CCP2CON                                  equ 0F4Eh
// bitfield definitions
CCP2CON_CCP2M_POSN                       equ 0000h
CCP2CON_CCP2M_POSITION                   equ 0000h
CCP2CON_CCP2M_SIZE                       equ 0004h
CCP2CON_CCP2M_LENGTH                     equ 0004h
CCP2CON_CCP2M_MASK                       equ 000Fh
CCP2CON_DC2B_POSN                        equ 0004h
CCP2CON_DC2B_POSITION                    equ 0004h
CCP2CON_DC2B_SIZE                        equ 0002h
CCP2CON_DC2B_LENGTH                      equ 0002h
CCP2CON_DC2B_MASK                        equ 0030h
CCP2CON_P2M_POSN                         equ 0006h
CCP2CON_P2M_POSITION                     equ 0006h
CCP2CON_P2M_SIZE                         equ 0002h
CCP2CON_P2M_LENGTH                       equ 0002h
CCP2CON_P2M_MASK                         equ 00C0h
CCP2CON_CCP2M0_POSN                      equ 0000h
CCP2CON_CCP2M0_POSITION                  equ 0000h
CCP2CON_CCP2M0_SIZE                      equ 0001h
CCP2CON_CCP2M0_LENGTH                    equ 0001h
CCP2CON_CCP2M0_MASK                      equ 0001h
CCP2CON_CCP2M1_POSN                      equ 0001h
CCP2CON_CCP2M1_POSITION                  equ 0001h
CCP2CON_CCP2M1_SIZE                      equ 0001h
CCP2CON_CCP2M1_LENGTH                    equ 0001h
CCP2CON_CCP2M1_MASK                      equ 0002h
CCP2CON_CCP2M2_POSN                      equ 0002h
CCP2CON_CCP2M2_POSITION                  equ 0002h
CCP2CON_CCP2M2_SIZE                      equ 0001h
CCP2CON_CCP2M2_LENGTH                    equ 0001h
CCP2CON_CCP2M2_MASK                      equ 0004h
CCP2CON_CCP2M3_POSN                      equ 0003h
CCP2CON_CCP2M3_POSITION                  equ 0003h
CCP2CON_CCP2M3_SIZE                      equ 0001h
CCP2CON_CCP2M3_LENGTH                    equ 0001h
CCP2CON_CCP2M3_MASK                      equ 0008h
CCP2CON_DC2B0_POSN                       equ 0004h
CCP2CON_DC2B0_POSITION                   equ 0004h
CCP2CON_DC2B0_SIZE                       equ 0001h
CCP2CON_DC2B0_LENGTH                     equ 0001h
CCP2CON_DC2B0_MASK                       equ 0010h
CCP2CON_DC2B1_POSN                       equ 0005h
CCP2CON_DC2B1_POSITION                   equ 0005h
CCP2CON_DC2B1_SIZE                       equ 0001h
CCP2CON_DC2B1_LENGTH                     equ 0001h
CCP2CON_DC2B1_MASK                       equ 0020h
CCP2CON_P2M0_POSN                        equ 0006h
CCP2CON_P2M0_POSITION                    equ 0006h
CCP2CON_P2M0_SIZE                        equ 0001h
CCP2CON_P2M0_LENGTH                      equ 0001h
CCP2CON_P2M0_MASK                        equ 0040h
CCP2CON_P2M1_POSN                        equ 0007h
CCP2CON_P2M1_POSITION                    equ 0007h
CCP2CON_P2M1_SIZE                        equ 0001h
CCP2CON_P2M1_LENGTH                      equ 0001h
CCP2CON_P2M1_MASK                        equ 0080h
CCP2CON_CCP2Y_POSN                       equ 0004h
CCP2CON_CCP2Y_POSITION                   equ 0004h
CCP2CON_CCP2Y_SIZE                       equ 0001h
CCP2CON_CCP2Y_LENGTH                     equ 0001h
CCP2CON_CCP2Y_MASK                       equ 0010h
CCP2CON_CCP2X_POSN                       equ 0005h
CCP2CON_CCP2X_POSITION                   equ 0005h
CCP2CON_CCP2X_SIZE                       equ 0001h
CCP2CON_CCP2X_LENGTH                     equ 0001h
CCP2CON_CCP2X_MASK                       equ 0020h

// Register: CCPR2
#define CCPR2 CCPR2
CCPR2                                    equ 0F4Fh

// Register: CCPR2L
#define CCPR2L CCPR2L
CCPR2L                                   equ 0F4Fh
// bitfield definitions
CCPR2L_CCPR2L_POSN                       equ 0000h
CCPR2L_CCPR2L_POSITION                   equ 0000h
CCPR2L_CCPR2L_SIZE                       equ 0008h
CCPR2L_CCPR2L_LENGTH                     equ 0008h
CCPR2L_CCPR2L_MASK                       equ 00FFh

// Register: CCPR2H
#define CCPR2H CCPR2H
CCPR2H                                   equ 0F50h
// bitfield definitions
CCPR2H_CCPR2H_POSN                       equ 0000h
CCPR2H_CCPR2H_POSITION                   equ 0000h
CCPR2H_CCPR2H_SIZE                       equ 0008h
CCPR2H_CCPR2H_LENGTH                     equ 0008h
CCPR2H_CCPR2H_MASK                       equ 00FFh

// Register: ECCP2DEL
#define ECCP2DEL ECCP2DEL
ECCP2DEL                                 equ 0F51h
// bitfield definitions
ECCP2DEL_P2DC_POSN                       equ 0000h
ECCP2DEL_P2DC_POSITION                   equ 0000h
ECCP2DEL_P2DC_SIZE                       equ 0007h
ECCP2DEL_P2DC_LENGTH                     equ 0007h
ECCP2DEL_P2DC_MASK                       equ 007Fh
ECCP2DEL_P2RSEN_POSN                     equ 0007h
ECCP2DEL_P2RSEN_POSITION                 equ 0007h
ECCP2DEL_P2RSEN_SIZE                     equ 0001h
ECCP2DEL_P2RSEN_LENGTH                   equ 0001h
ECCP2DEL_P2RSEN_MASK                     equ 0080h
ECCP2DEL_P2DC0_POSN                      equ 0000h
ECCP2DEL_P2DC0_POSITION                  equ 0000h
ECCP2DEL_P2DC0_SIZE                      equ 0001h
ECCP2DEL_P2DC0_LENGTH                    equ 0001h
ECCP2DEL_P2DC0_MASK                      equ 0001h
ECCP2DEL_P2DC1_POSN                      equ 0001h
ECCP2DEL_P2DC1_POSITION                  equ 0001h
ECCP2DEL_P2DC1_SIZE                      equ 0001h
ECCP2DEL_P2DC1_LENGTH                    equ 0001h
ECCP2DEL_P2DC1_MASK                      equ 0002h
ECCP2DEL_P2DC2_POSN                      equ 0002h
ECCP2DEL_P2DC2_POSITION                  equ 0002h
ECCP2DEL_P2DC2_SIZE                      equ 0001h
ECCP2DEL_P2DC2_LENGTH                    equ 0001h
ECCP2DEL_P2DC2_MASK                      equ 0004h
ECCP2DEL_P2DC3_POSN                      equ 0003h
ECCP2DEL_P2DC3_POSITION                  equ 0003h
ECCP2DEL_P2DC3_SIZE                      equ 0001h
ECCP2DEL_P2DC3_LENGTH                    equ 0001h
ECCP2DEL_P2DC3_MASK                      equ 0008h
ECCP2DEL_P2DC4_POSN                      equ 0004h
ECCP2DEL_P2DC4_POSITION                  equ 0004h
ECCP2DEL_P2DC4_SIZE                      equ 0001h
ECCP2DEL_P2DC4_LENGTH                    equ 0001h
ECCP2DEL_P2DC4_MASK                      equ 0010h
ECCP2DEL_P2DC5_POSN                      equ 0005h
ECCP2DEL_P2DC5_POSITION                  equ 0005h
ECCP2DEL_P2DC5_SIZE                      equ 0001h
ECCP2DEL_P2DC5_LENGTH                    equ 0001h
ECCP2DEL_P2DC5_MASK                      equ 0020h
ECCP2DEL_P2DC6_POSN                      equ 0006h
ECCP2DEL_P2DC6_POSITION                  equ 0006h
ECCP2DEL_P2DC6_SIZE                      equ 0001h
ECCP2DEL_P2DC6_LENGTH                    equ 0001h
ECCP2DEL_P2DC6_MASK                      equ 0040h

// Register: ECCP2AS
#define ECCP2AS ECCP2AS
ECCP2AS                                  equ 0F52h
// bitfield definitions
ECCP2AS_PSS2BD_POSN                      equ 0000h
ECCP2AS_PSS2BD_POSITION                  equ 0000h
ECCP2AS_PSS2BD_SIZE                      equ 0002h
ECCP2AS_PSS2BD_LENGTH                    equ 0002h
ECCP2AS_PSS2BD_MASK                      equ 0003h
ECCP2AS_PSS2AC_POSN                      equ 0002h
ECCP2AS_PSS2AC_POSITION                  equ 0002h
ECCP2AS_PSS2AC_SIZE                      equ 0002h
ECCP2AS_PSS2AC_LENGTH                    equ 0002h
ECCP2AS_PSS2AC_MASK                      equ 000Ch
ECCP2AS_ECCP2AS_POSN                     equ 0004h
ECCP2AS_ECCP2AS_POSITION                 equ 0004h
ECCP2AS_ECCP2AS_SIZE                     equ 0003h
ECCP2AS_ECCP2AS_LENGTH                   equ 0003h
ECCP2AS_ECCP2AS_MASK                     equ 0070h
ECCP2AS_ECCP2ASE_POSN                    equ 0007h
ECCP2AS_ECCP2ASE_POSITION                equ 0007h
ECCP2AS_ECCP2ASE_SIZE                    equ 0001h
ECCP2AS_ECCP2ASE_LENGTH                  equ 0001h
ECCP2AS_ECCP2ASE_MASK                    equ 0080h
ECCP2AS_PSS2BD0_POSN                     equ 0000h
ECCP2AS_PSS2BD0_POSITION                 equ 0000h
ECCP2AS_PSS2BD0_SIZE                     equ 0001h
ECCP2AS_PSS2BD0_LENGTH                   equ 0001h
ECCP2AS_PSS2BD0_MASK                     equ 0001h
ECCP2AS_PSS2BD1_POSN                     equ 0001h
ECCP2AS_PSS2BD1_POSITION                 equ 0001h
ECCP2AS_PSS2BD1_SIZE                     equ 0001h
ECCP2AS_PSS2BD1_LENGTH                   equ 0001h
ECCP2AS_PSS2BD1_MASK                     equ 0002h
ECCP2AS_PSS2AC0_POSN                     equ 0002h
ECCP2AS_PSS2AC0_POSITION                 equ 0002h
ECCP2AS_PSS2AC0_SIZE                     equ 0001h
ECCP2AS_PSS2AC0_LENGTH                   equ 0001h
ECCP2AS_PSS2AC0_MASK                     equ 0004h
ECCP2AS_PSS2AC1_POSN                     equ 0003h
ECCP2AS_PSS2AC1_POSITION                 equ 0003h
ECCP2AS_PSS2AC1_SIZE                     equ 0001h
ECCP2AS_PSS2AC1_LENGTH                   equ 0001h
ECCP2AS_PSS2AC1_MASK                     equ 0008h
ECCP2AS_ECCP2AS0_POSN                    equ 0004h
ECCP2AS_ECCP2AS0_POSITION                equ 0004h
ECCP2AS_ECCP2AS0_SIZE                    equ 0001h
ECCP2AS_ECCP2AS0_LENGTH                  equ 0001h
ECCP2AS_ECCP2AS0_MASK                    equ 0010h
ECCP2AS_ECCP2AS1_POSN                    equ 0005h
ECCP2AS_ECCP2AS1_POSITION                equ 0005h
ECCP2AS_ECCP2AS1_SIZE                    equ 0001h
ECCP2AS_ECCP2AS1_LENGTH                  equ 0001h
ECCP2AS_ECCP2AS1_MASK                    equ 0020h
ECCP2AS_ECCP2AS2_POSN                    equ 0006h
ECCP2AS_ECCP2AS2_POSITION                equ 0006h
ECCP2AS_ECCP2AS2_SIZE                    equ 0001h
ECCP2AS_ECCP2AS2_LENGTH                  equ 0001h
ECCP2AS_ECCP2AS2_MASK                    equ 0040h

// Register: CM1CON
#define CM1CON CM1CON
CM1CON                                   equ 0F53h
// bitfield definitions
CM1CON_CCH_POSN                          equ 0000h
CM1CON_CCH_POSITION                      equ 0000h
CM1CON_CCH_SIZE                          equ 0002h
CM1CON_CCH_LENGTH                        equ 0002h
CM1CON_CCH_MASK                          equ 0003h
CM1CON_CREF_POSN                         equ 0002h
CM1CON_CREF_POSITION                     equ 0002h
CM1CON_CREF_SIZE                         equ 0001h
CM1CON_CREF_LENGTH                       equ 0001h
CM1CON_CREF_MASK                         equ 0004h
CM1CON_EVPOL_POSN                        equ 0003h
CM1CON_EVPOL_POSITION                    equ 0003h
CM1CON_EVPOL_SIZE                        equ 0002h
CM1CON_EVPOL_LENGTH                      equ 0002h
CM1CON_EVPOL_MASK                        equ 0018h
CM1CON_CPOL_POSN                         equ 0005h
CM1CON_CPOL_POSITION                     equ 0005h
CM1CON_CPOL_SIZE                         equ 0001h
CM1CON_CPOL_LENGTH                       equ 0001h
CM1CON_CPOL_MASK                         equ 0020h
CM1CON_COE_POSN                          equ 0006h
CM1CON_COE_POSITION                      equ 0006h
CM1CON_COE_SIZE                          equ 0001h
CM1CON_COE_LENGTH                        equ 0001h
CM1CON_COE_MASK                          equ 0040h
CM1CON_CON_POSN                          equ 0007h
CM1CON_CON_POSITION                      equ 0007h
CM1CON_CON_SIZE                          equ 0001h
CM1CON_CON_LENGTH                        equ 0001h
CM1CON_CON_MASK                          equ 0080h
CM1CON_CCH0_POSN                         equ 0000h
CM1CON_CCH0_POSITION                     equ 0000h
CM1CON_CCH0_SIZE                         equ 0001h
CM1CON_CCH0_LENGTH                       equ 0001h
CM1CON_CCH0_MASK                         equ 0001h
CM1CON_CCH1_POSN                         equ 0001h
CM1CON_CCH1_POSITION                     equ 0001h
CM1CON_CCH1_SIZE                         equ 0001h
CM1CON_CCH1_LENGTH                       equ 0001h
CM1CON_CCH1_MASK                         equ 0002h
CM1CON_EVPOL0_POSN                       equ 0003h
CM1CON_EVPOL0_POSITION                   equ 0003h
CM1CON_EVPOL0_SIZE                       equ 0001h
CM1CON_EVPOL0_LENGTH                     equ 0001h
CM1CON_EVPOL0_MASK                       equ 0008h
CM1CON_EVPOL1_POSN                       equ 0004h
CM1CON_EVPOL1_POSITION                   equ 0004h
CM1CON_EVPOL1_SIZE                       equ 0001h
CM1CON_EVPOL1_LENGTH                     equ 0001h
CM1CON_EVPOL1_MASK                       equ 0010h
CM1CON_C1CH0_POSN                        equ 0000h
CM1CON_C1CH0_POSITION                    equ 0000h
CM1CON_C1CH0_SIZE                        equ 0001h
CM1CON_C1CH0_LENGTH                      equ 0001h
CM1CON_C1CH0_MASK                        equ 0001h
CM1CON_C1CH1_POSN                        equ 0001h
CM1CON_C1CH1_POSITION                    equ 0001h
CM1CON_C1CH1_SIZE                        equ 0001h
CM1CON_C1CH1_LENGTH                      equ 0001h
CM1CON_C1CH1_MASK                        equ 0002h
CM1CON_CREF1_POSN                        equ 0002h
CM1CON_CREF1_POSITION                    equ 0002h
CM1CON_CREF1_SIZE                        equ 0001h
CM1CON_CREF1_LENGTH                      equ 0001h
CM1CON_CREF1_MASK                        equ 0004h
CM1CON_EVPOL01_POSN                      equ 0003h
CM1CON_EVPOL01_POSITION                  equ 0003h
CM1CON_EVPOL01_SIZE                      equ 0001h
CM1CON_EVPOL01_LENGTH                    equ 0001h
CM1CON_EVPOL01_MASK                      equ 0008h
CM1CON_EVPOL11_POSN                      equ 0004h
CM1CON_EVPOL11_POSITION                  equ 0004h
CM1CON_EVPOL11_SIZE                      equ 0001h
CM1CON_EVPOL11_LENGTH                    equ 0001h
CM1CON_EVPOL11_MASK                      equ 0010h
CM1CON_CPOL1_POSN                        equ 0005h
CM1CON_CPOL1_POSITION                    equ 0005h
CM1CON_CPOL1_SIZE                        equ 0001h
CM1CON_CPOL1_LENGTH                      equ 0001h
CM1CON_CPOL1_MASK                        equ 0020h
CM1CON_COE1_POSN                         equ 0006h
CM1CON_COE1_POSITION                     equ 0006h
CM1CON_COE1_SIZE                         equ 0001h
CM1CON_COE1_LENGTH                       equ 0001h
CM1CON_COE1_MASK                         equ 0040h
CM1CON_CON1_POSN                         equ 0007h
CM1CON_CON1_POSITION                     equ 0007h
CM1CON_CON1_SIZE                         equ 0001h
CM1CON_CON1_LENGTH                       equ 0001h
CM1CON_CON1_MASK                         equ 0080h
CM1CON_CCH01_POSN                        equ 0000h
CM1CON_CCH01_POSITION                    equ 0000h
CM1CON_CCH01_SIZE                        equ 0001h
CM1CON_CCH01_LENGTH                      equ 0001h
CM1CON_CCH01_MASK                        equ 0001h
CM1CON_CCH11_POSN                        equ 0001h
CM1CON_CCH11_POSITION                    equ 0001h
CM1CON_CCH11_SIZE                        equ 0001h
CM1CON_CCH11_LENGTH                      equ 0001h
CM1CON_CCH11_MASK                        equ 0002h

// Register: PADCFG1
#define PADCFG1 PADCFG1
PADCFG1                                  equ 0F54h
// bitfield definitions
PADCFG1_RLPU_POSN                        equ 0000h
PADCFG1_RLPU_POSITION                    equ 0000h
PADCFG1_RLPU_SIZE                        equ 0001h
PADCFG1_RLPU_LENGTH                      equ 0001h
PADCFG1_RLPU_MASK                        equ 0001h
PADCFG1_RKPU_POSN                        equ 0001h
PADCFG1_RKPU_POSITION                    equ 0001h
PADCFG1_RKPU_SIZE                        equ 0001h
PADCFG1_RKPU_LENGTH                      equ 0001h
PADCFG1_RKPU_MASK                        equ 0002h
PADCFG1_RJPU_POSN                        equ 0002h
PADCFG1_RJPU_POSITION                    equ 0002h
PADCFG1_RJPU_SIZE                        equ 0001h
PADCFG1_RJPU_LENGTH                      equ 0001h
PADCFG1_RJPU_MASK                        equ 0004h
PADCFG1_RHPU_POSN                        equ 0003h
PADCFG1_RHPU_POSITION                    equ 0003h
PADCFG1_RHPU_SIZE                        equ 0001h
PADCFG1_RHPU_LENGTH                      equ 0001h
PADCFG1_RHPU_MASK                        equ 0008h
PADCFG1_RGPU_POSN                        equ 0004h
PADCFG1_RGPU_POSITION                    equ 0004h
PADCFG1_RGPU_SIZE                        equ 0001h
PADCFG1_RGPU_LENGTH                      equ 0001h
PADCFG1_RGPU_MASK                        equ 0010h
PADCFG1_RFPU_POSN                        equ 0005h
PADCFG1_RFPU_POSITION                    equ 0005h
PADCFG1_RFPU_SIZE                        equ 0001h
PADCFG1_RFPU_LENGTH                      equ 0001h
PADCFG1_RFPU_MASK                        equ 0020h
PADCFG1_REPU_POSN                        equ 0006h
PADCFG1_REPU_POSITION                    equ 0006h
PADCFG1_REPU_SIZE                        equ 0001h
PADCFG1_REPU_LENGTH                      equ 0001h
PADCFG1_REPU_MASK                        equ 0040h
PADCFG1_RDPU_POSN                        equ 0007h
PADCFG1_RDPU_POSITION                    equ 0007h
PADCFG1_RDPU_SIZE                        equ 0001h
PADCFG1_RDPU_LENGTH                      equ 0001h
PADCFG1_RDPU_MASK                        equ 0080h
PADCFG1_PMPTTL_POSN                      equ 0000h
PADCFG1_PMPTTL_POSITION                  equ 0000h
PADCFG1_PMPTTL_SIZE                      equ 0001h
PADCFG1_PMPTTL_LENGTH                    equ 0001h
PADCFG1_PMPTTL_MASK                      equ 0001h

// Register: IOCN
#define IOCN IOCN
IOCN                                     equ 0F55h
// bitfield definitions
IOCN_IOCN0_POSN                          equ 0000h
IOCN_IOCN0_POSITION                      equ 0000h
IOCN_IOCN0_SIZE                          equ 0001h
IOCN_IOCN0_LENGTH                        equ 0001h
IOCN_IOCN0_MASK                          equ 0001h
IOCN_IOCN1_POSN                          equ 0001h
IOCN_IOCN1_POSITION                      equ 0001h
IOCN_IOCN1_SIZE                          equ 0001h
IOCN_IOCN1_LENGTH                        equ 0001h
IOCN_IOCN1_MASK                          equ 0002h
IOCN_IOCN2_POSN                          equ 0002h
IOCN_IOCN2_POSITION                      equ 0002h
IOCN_IOCN2_SIZE                          equ 0001h
IOCN_IOCN2_LENGTH                        equ 0001h
IOCN_IOCN2_MASK                          equ 0004h
IOCN_IOCN3_POSN                          equ 0003h
IOCN_IOCN3_POSITION                      equ 0003h
IOCN_IOCN3_SIZE                          equ 0001h
IOCN_IOCN3_LENGTH                        equ 0001h
IOCN_IOCN3_MASK                          equ 0008h
IOCN_IOCN4_POSN                          equ 0004h
IOCN_IOCN4_POSITION                      equ 0004h
IOCN_IOCN4_SIZE                          equ 0001h
IOCN_IOCN4_LENGTH                        equ 0001h
IOCN_IOCN4_MASK                          equ 0010h
IOCN_IOCN5_POSN                          equ 0005h
IOCN_IOCN5_POSITION                      equ 0005h
IOCN_IOCN5_SIZE                          equ 0001h
IOCN_IOCN5_LENGTH                        equ 0001h
IOCN_IOCN5_MASK                          equ 0020h
IOCN_IOCN6_POSN                          equ 0006h
IOCN_IOCN6_POSITION                      equ 0006h
IOCN_IOCN6_SIZE                          equ 0001h
IOCN_IOCN6_LENGTH                        equ 0001h
IOCN_IOCN6_MASK                          equ 0040h
IOCN_IOCN7_POSN                          equ 0007h
IOCN_IOCN7_POSITION                      equ 0007h
IOCN_IOCN7_SIZE                          equ 0001h
IOCN_IOCN7_LENGTH                        equ 0001h
IOCN_IOCN7_MASK                          equ 0080h

// Register: IOCP
#define IOCP IOCP
IOCP                                     equ 0F56h
// bitfield definitions
IOCP_IOCP0_POSN                          equ 0000h
IOCP_IOCP0_POSITION                      equ 0000h
IOCP_IOCP0_SIZE                          equ 0001h
IOCP_IOCP0_LENGTH                        equ 0001h
IOCP_IOCP0_MASK                          equ 0001h
IOCP_IOCP1_POSN                          equ 0001h
IOCP_IOCP1_POSITION                      equ 0001h
IOCP_IOCP1_SIZE                          equ 0001h
IOCP_IOCP1_LENGTH                        equ 0001h
IOCP_IOCP1_MASK                          equ 0002h
IOCP_IOCP2_POSN                          equ 0002h
IOCP_IOCP2_POSITION                      equ 0002h
IOCP_IOCP2_SIZE                          equ 0001h
IOCP_IOCP2_LENGTH                        equ 0001h
IOCP_IOCP2_MASK                          equ 0004h
IOCP_IOCP3_POSN                          equ 0003h
IOCP_IOCP3_POSITION                      equ 0003h
IOCP_IOCP3_SIZE                          equ 0001h
IOCP_IOCP3_LENGTH                        equ 0001h
IOCP_IOCP3_MASK                          equ 0008h
IOCP_IOCP4_POSN                          equ 0004h
IOCP_IOCP4_POSITION                      equ 0004h
IOCP_IOCP4_SIZE                          equ 0001h
IOCP_IOCP4_LENGTH                        equ 0001h
IOCP_IOCP4_MASK                          equ 0010h
IOCP_IOCP5_POSN                          equ 0005h
IOCP_IOCP5_POSITION                      equ 0005h
IOCP_IOCP5_SIZE                          equ 0001h
IOCP_IOCP5_LENGTH                        equ 0001h
IOCP_IOCP5_MASK                          equ 0020h
IOCP_IOCP6_POSN                          equ 0006h
IOCP_IOCP6_POSITION                      equ 0006h
IOCP_IOCP6_SIZE                          equ 0001h
IOCP_IOCP6_LENGTH                        equ 0001h
IOCP_IOCP6_MASK                          equ 0040h
IOCP_IOCP7_POSN                          equ 0007h
IOCP_IOCP7_POSITION                      equ 0007h
IOCP_IOCP7_SIZE                          equ 0001h
IOCP_IOCP7_LENGTH                        equ 0001h
IOCP_IOCP7_MASK                          equ 0080h

// Register: RTCCON2
#define RTCCON2 RTCCON2
RTCCON2                                  equ 0F57h
// bitfield definitions
RTCCON2_RTCSECSEL_POSN                   equ 0000h
RTCCON2_RTCSECSEL_POSITION               equ 0000h
RTCCON2_RTCSECSEL_SIZE                   equ 0002h
RTCCON2_RTCSECSEL_LENGTH                 equ 0002h
RTCCON2_RTCSECSEL_MASK                   equ 0003h
RTCCON2_RTCCLKSEL_POSN                   equ 0002h
RTCCON2_RTCCLKSEL_POSITION               equ 0002h
RTCCON2_RTCCLKSEL_SIZE                   equ 0002h
RTCCON2_RTCCLKSEL_LENGTH                 equ 0002h
RTCCON2_RTCCLKSEL_MASK                   equ 000Ch
RTCCON2_PWCSPRE_POSN                     equ 0004h
RTCCON2_PWCSPRE_POSITION                 equ 0004h
RTCCON2_PWCSPRE_SIZE                     equ 0001h
RTCCON2_PWCSPRE_LENGTH                   equ 0001h
RTCCON2_PWCSPRE_MASK                     equ 0010h
RTCCON2_PWCCPRE_POSN                     equ 0005h
RTCCON2_PWCCPRE_POSITION                 equ 0005h
RTCCON2_PWCCPRE_SIZE                     equ 0001h
RTCCON2_PWCCPRE_LENGTH                   equ 0001h
RTCCON2_PWCCPRE_MASK                     equ 0020h
RTCCON2_PWCPOL_POSN                      equ 0006h
RTCCON2_PWCPOL_POSITION                  equ 0006h
RTCCON2_PWCPOL_SIZE                      equ 0001h
RTCCON2_PWCPOL_LENGTH                    equ 0001h
RTCCON2_PWCPOL_MASK                      equ 0040h
RTCCON2_PWCEN_POSN                       equ 0007h
RTCCON2_PWCEN_POSITION                   equ 0007h
RTCCON2_PWCEN_SIZE                       equ 0001h
RTCCON2_PWCEN_LENGTH                     equ 0001h
RTCCON2_PWCEN_MASK                       equ 0080h
RTCCON2_RTCSECSEL0_POSN                  equ 0000h
RTCCON2_RTCSECSEL0_POSITION              equ 0000h
RTCCON2_RTCSECSEL0_SIZE                  equ 0001h
RTCCON2_RTCSECSEL0_LENGTH                equ 0001h
RTCCON2_RTCSECSEL0_MASK                  equ 0001h
RTCCON2_RTCSECSEL1_POSN                  equ 0001h
RTCCON2_RTCSECSEL1_POSITION              equ 0001h
RTCCON2_RTCSECSEL1_SIZE                  equ 0001h
RTCCON2_RTCSECSEL1_LENGTH                equ 0001h
RTCCON2_RTCSECSEL1_MASK                  equ 0002h
RTCCON2_RTCCLKSEL0_POSN                  equ 0002h
RTCCON2_RTCCLKSEL0_POSITION              equ 0002h
RTCCON2_RTCCLKSEL0_SIZE                  equ 0001h
RTCCON2_RTCCLKSEL0_LENGTH                equ 0001h
RTCCON2_RTCCLKSEL0_MASK                  equ 0004h
RTCCON2_RTCCLKSEL1_POSN                  equ 0003h
RTCCON2_RTCCLKSEL1_POSITION              equ 0003h
RTCCON2_RTCCLKSEL1_SIZE                  equ 0001h
RTCCON2_RTCCLKSEL1_LENGTH                equ 0001h
RTCCON2_RTCCLKSEL1_MASK                  equ 0008h

// Register: ALRMVALL
#define ALRMVALL ALRMVALL
ALRMVALL                                 equ 0F58h
// bitfield definitions
ALRMVALL_ALRMVALL_POSN                   equ 0000h
ALRMVALL_ALRMVALL_POSITION               equ 0000h
ALRMVALL_ALRMVALL_SIZE                   equ 0008h
ALRMVALL_ALRMVALL_LENGTH                 equ 0008h
ALRMVALL_ALRMVALL_MASK                   equ 00FFh

// Register: ALRMVALH
#define ALRMVALH ALRMVALH
ALRMVALH                                 equ 0F59h
// bitfield definitions
ALRMVALH_ALRMVALH_POSN                   equ 0000h
ALRMVALH_ALRMVALH_POSITION               equ 0000h
ALRMVALH_ALRMVALH_SIZE                   equ 0008h
ALRMVALH_ALRMVALH_LENGTH                 equ 0008h
ALRMVALH_ALRMVALH_MASK                   equ 00FFh

// Register: ALRMRPT
#define ALRMRPT ALRMRPT
ALRMRPT                                  equ 0F5Ah
// bitfield definitions
ALRMRPT_ARPT_POSN                        equ 0000h
ALRMRPT_ARPT_POSITION                    equ 0000h
ALRMRPT_ARPT_SIZE                        equ 0008h
ALRMRPT_ARPT_LENGTH                      equ 0008h
ALRMRPT_ARPT_MASK                        equ 00FFh
ALRMRPT_ARPT0_POSN                       equ 0000h
ALRMRPT_ARPT0_POSITION                   equ 0000h
ALRMRPT_ARPT0_SIZE                       equ 0001h
ALRMRPT_ARPT0_LENGTH                     equ 0001h
ALRMRPT_ARPT0_MASK                       equ 0001h
ALRMRPT_ARPT1_POSN                       equ 0001h
ALRMRPT_ARPT1_POSITION                   equ 0001h
ALRMRPT_ARPT1_SIZE                       equ 0001h
ALRMRPT_ARPT1_LENGTH                     equ 0001h
ALRMRPT_ARPT1_MASK                       equ 0002h
ALRMRPT_ARPT2_POSN                       equ 0002h
ALRMRPT_ARPT2_POSITION                   equ 0002h
ALRMRPT_ARPT2_SIZE                       equ 0001h
ALRMRPT_ARPT2_LENGTH                     equ 0001h
ALRMRPT_ARPT2_MASK                       equ 0004h
ALRMRPT_ARPT3_POSN                       equ 0003h
ALRMRPT_ARPT3_POSITION                   equ 0003h
ALRMRPT_ARPT3_SIZE                       equ 0001h
ALRMRPT_ARPT3_LENGTH                     equ 0001h
ALRMRPT_ARPT3_MASK                       equ 0008h
ALRMRPT_ARPT4_POSN                       equ 0004h
ALRMRPT_ARPT4_POSITION                   equ 0004h
ALRMRPT_ARPT4_SIZE                       equ 0001h
ALRMRPT_ARPT4_LENGTH                     equ 0001h
ALRMRPT_ARPT4_MASK                       equ 0010h
ALRMRPT_ARPT5_POSN                       equ 0005h
ALRMRPT_ARPT5_POSITION                   equ 0005h
ALRMRPT_ARPT5_SIZE                       equ 0001h
ALRMRPT_ARPT5_LENGTH                     equ 0001h
ALRMRPT_ARPT5_MASK                       equ 0020h
ALRMRPT_ARPT6_POSN                       equ 0006h
ALRMRPT_ARPT6_POSITION                   equ 0006h
ALRMRPT_ARPT6_SIZE                       equ 0001h
ALRMRPT_ARPT6_LENGTH                     equ 0001h
ALRMRPT_ARPT6_MASK                       equ 0040h
ALRMRPT_ARPT7_POSN                       equ 0007h
ALRMRPT_ARPT7_POSITION                   equ 0007h
ALRMRPT_ARPT7_SIZE                       equ 0001h
ALRMRPT_ARPT7_LENGTH                     equ 0001h
ALRMRPT_ARPT7_MASK                       equ 0080h

// Register: ALRMCFG
#define ALRMCFG ALRMCFG
ALRMCFG                                  equ 0F5Bh
// bitfield definitions
ALRMCFG_ALRMPTR_POSN                     equ 0000h
ALRMCFG_ALRMPTR_POSITION                 equ 0000h
ALRMCFG_ALRMPTR_SIZE                     equ 0002h
ALRMCFG_ALRMPTR_LENGTH                   equ 0002h
ALRMCFG_ALRMPTR_MASK                     equ 0003h
ALRMCFG_AMASK_POSN                       equ 0002h
ALRMCFG_AMASK_POSITION                   equ 0002h
ALRMCFG_AMASK_SIZE                       equ 0004h
ALRMCFG_AMASK_LENGTH                     equ 0004h
ALRMCFG_AMASK_MASK                       equ 003Ch
ALRMCFG_CHIME_POSN                       equ 0006h
ALRMCFG_CHIME_POSITION                   equ 0006h
ALRMCFG_CHIME_SIZE                       equ 0001h
ALRMCFG_CHIME_LENGTH                     equ 0001h
ALRMCFG_CHIME_MASK                       equ 0040h
ALRMCFG_ALRMEN_POSN                      equ 0007h
ALRMCFG_ALRMEN_POSITION                  equ 0007h
ALRMCFG_ALRMEN_SIZE                      equ 0001h
ALRMCFG_ALRMEN_LENGTH                    equ 0001h
ALRMCFG_ALRMEN_MASK                      equ 0080h
ALRMCFG_ALRMPTR0_POSN                    equ 0000h
ALRMCFG_ALRMPTR0_POSITION                equ 0000h
ALRMCFG_ALRMPTR0_SIZE                    equ 0001h
ALRMCFG_ALRMPTR0_LENGTH                  equ 0001h
ALRMCFG_ALRMPTR0_MASK                    equ 0001h
ALRMCFG_ALRMPTR1_POSN                    equ 0001h
ALRMCFG_ALRMPTR1_POSITION                equ 0001h
ALRMCFG_ALRMPTR1_SIZE                    equ 0001h
ALRMCFG_ALRMPTR1_LENGTH                  equ 0001h
ALRMCFG_ALRMPTR1_MASK                    equ 0002h
ALRMCFG_AMASK0_POSN                      equ 0002h
ALRMCFG_AMASK0_POSITION                  equ 0002h
ALRMCFG_AMASK0_SIZE                      equ 0001h
ALRMCFG_AMASK0_LENGTH                    equ 0001h
ALRMCFG_AMASK0_MASK                      equ 0004h
ALRMCFG_AMASK1_POSN                      equ 0003h
ALRMCFG_AMASK1_POSITION                  equ 0003h
ALRMCFG_AMASK1_SIZE                      equ 0001h
ALRMCFG_AMASK1_LENGTH                    equ 0001h
ALRMCFG_AMASK1_MASK                      equ 0008h
ALRMCFG_AMASK2_POSN                      equ 0004h
ALRMCFG_AMASK2_POSITION                  equ 0004h
ALRMCFG_AMASK2_SIZE                      equ 0001h
ALRMCFG_AMASK2_LENGTH                    equ 0001h
ALRMCFG_AMASK2_MASK                      equ 0010h
ALRMCFG_AMASK3_POSN                      equ 0005h
ALRMCFG_AMASK3_POSITION                  equ 0005h
ALRMCFG_AMASK3_SIZE                      equ 0001h
ALRMCFG_AMASK3_LENGTH                    equ 0001h
ALRMCFG_AMASK3_MASK                      equ 0020h

// Register: RTCVALL
#define RTCVALL RTCVALL
RTCVALL                                  equ 0F5Ch
// bitfield definitions
RTCVALL_RTCVALL_POSN                     equ 0000h
RTCVALL_RTCVALL_POSITION                 equ 0000h
RTCVALL_RTCVALL_SIZE                     equ 0008h
RTCVALL_RTCVALL_LENGTH                   equ 0008h
RTCVALL_RTCVALL_MASK                     equ 00FFh

// Register: RTCVALH
#define RTCVALH RTCVALH
RTCVALH                                  equ 0F5Dh
// bitfield definitions
RTCVALH_RTCVALH_POSN                     equ 0000h
RTCVALH_RTCVALH_POSITION                 equ 0000h
RTCVALH_RTCVALH_SIZE                     equ 0008h
RTCVALH_RTCVALH_LENGTH                   equ 0008h
RTCVALH_RTCVALH_MASK                     equ 00FFh
RTCVALH_WAITE0_POSN                      equ 0000h
RTCVALH_WAITE0_POSITION                  equ 0000h
RTCVALH_WAITE0_SIZE                      equ 0001h
RTCVALH_WAITE0_LENGTH                    equ 0001h
RTCVALH_WAITE0_MASK                      equ 0001h
RTCVALH_WAITE1_POSN                      equ 0001h
RTCVALH_WAITE1_POSITION                  equ 0001h
RTCVALH_WAITE1_SIZE                      equ 0001h
RTCVALH_WAITE1_LENGTH                    equ 0001h
RTCVALH_WAITE1_MASK                      equ 0002h
RTCVALH_WAITM0_POSN                      equ 0002h
RTCVALH_WAITM0_POSITION                  equ 0002h
RTCVALH_WAITM0_SIZE                      equ 0001h
RTCVALH_WAITM0_LENGTH                    equ 0001h
RTCVALH_WAITM0_MASK                      equ 0004h
RTCVALH_WAITM1_POSN                      equ 0003h
RTCVALH_WAITM1_POSITION                  equ 0003h
RTCVALH_WAITM1_SIZE                      equ 0001h
RTCVALH_WAITM1_LENGTH                    equ 0001h
RTCVALH_WAITM1_MASK                      equ 0008h
RTCVALH_WAITM2_POSN                      equ 0004h
RTCVALH_WAITM2_POSITION                  equ 0004h
RTCVALH_WAITM2_SIZE                      equ 0001h
RTCVALH_WAITM2_LENGTH                    equ 0001h
RTCVALH_WAITM2_MASK                      equ 0010h
RTCVALH_WAITM3_POSN                      equ 0005h
RTCVALH_WAITM3_POSITION                  equ 0005h
RTCVALH_WAITM3_SIZE                      equ 0001h
RTCVALH_WAITM3_LENGTH                    equ 0001h
RTCVALH_WAITM3_MASK                      equ 0020h
RTCVALH_WAITB0_POSN                      equ 0006h
RTCVALH_WAITB0_POSITION                  equ 0006h
RTCVALH_WAITB0_SIZE                      equ 0001h
RTCVALH_WAITB0_LENGTH                    equ 0001h
RTCVALH_WAITB0_MASK                      equ 0040h
RTCVALH_WAITB1_POSN                      equ 0007h
RTCVALH_WAITB1_POSITION                  equ 0007h
RTCVALH_WAITB1_SIZE                      equ 0001h
RTCVALH_WAITB1_LENGTH                    equ 0001h
RTCVALH_WAITB1_MASK                      equ 0080h

// Register: RTCCAL
#define RTCCAL RTCCAL
RTCCAL                                   equ 0F5Eh
// bitfield definitions
RTCCAL_CAL_POSN                          equ 0000h
RTCCAL_CAL_POSITION                      equ 0000h
RTCCAL_CAL_SIZE                          equ 0008h
RTCCAL_CAL_LENGTH                        equ 0008h
RTCCAL_CAL_MASK                          equ 00FFh
RTCCAL_CAL0_POSN                         equ 0000h
RTCCAL_CAL0_POSITION                     equ 0000h
RTCCAL_CAL0_SIZE                         equ 0001h
RTCCAL_CAL0_LENGTH                       equ 0001h
RTCCAL_CAL0_MASK                         equ 0001h
RTCCAL_CAL1_POSN                         equ 0001h
RTCCAL_CAL1_POSITION                     equ 0001h
RTCCAL_CAL1_SIZE                         equ 0001h
RTCCAL_CAL1_LENGTH                       equ 0001h
RTCCAL_CAL1_MASK                         equ 0002h
RTCCAL_CAL2_POSN                         equ 0002h
RTCCAL_CAL2_POSITION                     equ 0002h
RTCCAL_CAL2_SIZE                         equ 0001h
RTCCAL_CAL2_LENGTH                       equ 0001h
RTCCAL_CAL2_MASK                         equ 0004h
RTCCAL_CAL3_POSN                         equ 0003h
RTCCAL_CAL3_POSITION                     equ 0003h
RTCCAL_CAL3_SIZE                         equ 0001h
RTCCAL_CAL3_LENGTH                       equ 0001h
RTCCAL_CAL3_MASK                         equ 0008h
RTCCAL_CAL4_POSN                         equ 0004h
RTCCAL_CAL4_POSITION                     equ 0004h
RTCCAL_CAL4_SIZE                         equ 0001h
RTCCAL_CAL4_LENGTH                       equ 0001h
RTCCAL_CAL4_MASK                         equ 0010h
RTCCAL_CAL5_POSN                         equ 0005h
RTCCAL_CAL5_POSITION                     equ 0005h
RTCCAL_CAL5_SIZE                         equ 0001h
RTCCAL_CAL5_LENGTH                       equ 0001h
RTCCAL_CAL5_MASK                         equ 0020h
RTCCAL_CAL6_POSN                         equ 0006h
RTCCAL_CAL6_POSITION                     equ 0006h
RTCCAL_CAL6_SIZE                         equ 0001h
RTCCAL_CAL6_LENGTH                       equ 0001h
RTCCAL_CAL6_MASK                         equ 0040h
RTCCAL_CAL7_POSN                         equ 0007h
RTCCAL_CAL7_POSITION                     equ 0007h
RTCCAL_CAL7_SIZE                         equ 0001h
RTCCAL_CAL7_LENGTH                       equ 0001h
RTCCAL_CAL7_MASK                         equ 0080h

// Register: RTCCON1
#define RTCCON1 RTCCON1
RTCCON1                                  equ 0F5Fh
// bitfield definitions
RTCCON1_RTCPTR_POSN                      equ 0000h
RTCCON1_RTCPTR_POSITION                  equ 0000h
RTCCON1_RTCPTR_SIZE                      equ 0002h
RTCCON1_RTCPTR_LENGTH                    equ 0002h
RTCCON1_RTCPTR_MASK                      equ 0003h
RTCCON1_RTCOE_POSN                       equ 0002h
RTCCON1_RTCOE_POSITION                   equ 0002h
RTCCON1_RTCOE_SIZE                       equ 0001h
RTCCON1_RTCOE_LENGTH                     equ 0001h
RTCCON1_RTCOE_MASK                       equ 0004h
RTCCON1_HALFSEC_POSN                     equ 0003h
RTCCON1_HALFSEC_POSITION                 equ 0003h
RTCCON1_HALFSEC_SIZE                     equ 0001h
RTCCON1_HALFSEC_LENGTH                   equ 0001h
RTCCON1_HALFSEC_MASK                     equ 0008h
RTCCON1_RTCSYNC_POSN                     equ 0004h
RTCCON1_RTCSYNC_POSITION                 equ 0004h
RTCCON1_RTCSYNC_SIZE                     equ 0001h
RTCCON1_RTCSYNC_LENGTH                   equ 0001h
RTCCON1_RTCSYNC_MASK                     equ 0010h
RTCCON1_RTCWREN_POSN                     equ 0005h
RTCCON1_RTCWREN_POSITION                 equ 0005h
RTCCON1_RTCWREN_SIZE                     equ 0001h
RTCCON1_RTCWREN_LENGTH                   equ 0001h
RTCCON1_RTCWREN_MASK                     equ 0020h
RTCCON1_RTCEN_POSN                       equ 0007h
RTCCON1_RTCEN_POSITION                   equ 0007h
RTCCON1_RTCEN_SIZE                       equ 0001h
RTCCON1_RTCEN_LENGTH                     equ 0001h
RTCCON1_RTCEN_MASK                       equ 0080h
RTCCON1_RTCPTR0_POSN                     equ 0000h
RTCCON1_RTCPTR0_POSITION                 equ 0000h
RTCCON1_RTCPTR0_SIZE                     equ 0001h
RTCCON1_RTCPTR0_LENGTH                   equ 0001h
RTCCON1_RTCPTR0_MASK                     equ 0001h
RTCCON1_RTCPTR1_POSN                     equ 0001h
RTCCON1_RTCPTR1_POSITION                 equ 0001h
RTCCON1_RTCPTR1_SIZE                     equ 0001h
RTCCON1_RTCPTR1_LENGTH                   equ 0001h
RTCCON1_RTCPTR1_MASK                     equ 0002h

// Register: DMACON1
#define DMACON1 DMACON1
DMACON1                                  equ 0F60h
// bitfield definitions
DMACON1_DMAEN_POSN                       equ 0000h
DMACON1_DMAEN_POSITION                   equ 0000h
DMACON1_DMAEN_SIZE                       equ 0001h
DMACON1_DMAEN_LENGTH                     equ 0001h
DMACON1_DMAEN_MASK                       equ 0001h
DMACON1_DLYINTEN_POSN                    equ 0001h
DMACON1_DLYINTEN_POSITION                equ 0001h
DMACON1_DLYINTEN_SIZE                    equ 0001h
DMACON1_DLYINTEN_LENGTH                  equ 0001h
DMACON1_DLYINTEN_MASK                    equ 0002h
DMACON1_DUPLEX_POSN                      equ 0002h
DMACON1_DUPLEX_POSITION                  equ 0002h
DMACON1_DUPLEX_SIZE                      equ 0002h
DMACON1_DUPLEX_LENGTH                    equ 0002h
DMACON1_DUPLEX_MASK                      equ 000Ch
DMACON1_RXINC_POSN                       equ 0004h
DMACON1_RXINC_POSITION                   equ 0004h
DMACON1_RXINC_SIZE                       equ 0001h
DMACON1_RXINC_LENGTH                     equ 0001h
DMACON1_RXINC_MASK                       equ 0010h
DMACON1_TXINC_POSN                       equ 0005h
DMACON1_TXINC_POSITION                   equ 0005h
DMACON1_TXINC_SIZE                       equ 0001h
DMACON1_TXINC_LENGTH                     equ 0001h
DMACON1_TXINC_MASK                       equ 0020h
DMACON1_SSCON_POSN                       equ 0006h
DMACON1_SSCON_POSITION                   equ 0006h
DMACON1_SSCON_SIZE                       equ 0002h
DMACON1_SSCON_LENGTH                     equ 0002h
DMACON1_SSCON_MASK                       equ 00C0h
DMACON1_DUPLEX0_POSN                     equ 0002h
DMACON1_DUPLEX0_POSITION                 equ 0002h
DMACON1_DUPLEX0_SIZE                     equ 0001h
DMACON1_DUPLEX0_LENGTH                   equ 0001h
DMACON1_DUPLEX0_MASK                     equ 0004h
DMACON1_DUPLEX1_POSN                     equ 0003h
DMACON1_DUPLEX1_POSITION                 equ 0003h
DMACON1_DUPLEX1_SIZE                     equ 0001h
DMACON1_DUPLEX1_LENGTH                   equ 0001h
DMACON1_DUPLEX1_MASK                     equ 0008h
DMACON1_SSCON0_POSN                      equ 0006h
DMACON1_SSCON0_POSITION                  equ 0006h
DMACON1_SSCON0_SIZE                      equ 0001h
DMACON1_SSCON0_LENGTH                    equ 0001h
DMACON1_SSCON0_MASK                      equ 0040h
DMACON1_SSCON1_POSN                      equ 0007h
DMACON1_SSCON1_POSITION                  equ 0007h
DMACON1_SSCON1_SIZE                      equ 0001h
DMACON1_SSCON1_LENGTH                    equ 0001h
DMACON1_SSCON1_MASK                      equ 0080h

// Register: PIE6
#define PIE6 PIE6
PIE6                                     equ 0F61h
// bitfield definitions
PIE6_CMP1IE_POSN                         equ 0000h
PIE6_CMP1IE_POSITION                     equ 0000h
PIE6_CMP1IE_SIZE                         equ 0001h
PIE6_CMP1IE_LENGTH                       equ 0001h
PIE6_CMP1IE_MASK                         equ 0001h
PIE6_CMP2IE_POSN                         equ 0001h
PIE6_CMP2IE_POSITION                     equ 0001h
PIE6_CMP2IE_SIZE                         equ 0001h
PIE6_CMP2IE_LENGTH                       equ 0001h
PIE6_CMP2IE_MASK                         equ 0002h
PIE6_CMP3IE_POSN                         equ 0002h
PIE6_CMP3IE_POSITION                     equ 0002h
PIE6_CMP3IE_SIZE                         equ 0001h
PIE6_CMP3IE_LENGTH                       equ 0001h
PIE6_CMP3IE_MASK                         equ 0004h
PIE6_TX3IE_POSN                          equ 0004h
PIE6_TX3IE_POSITION                      equ 0004h
PIE6_TX3IE_SIZE                          equ 0001h
PIE6_TX3IE_LENGTH                        equ 0001h
PIE6_TX3IE_MASK                          equ 0010h
PIE6_RC3IE_POSN                          equ 0005h
PIE6_RC3IE_POSITION                      equ 0005h
PIE6_RC3IE_SIZE                          equ 0001h
PIE6_RC3IE_LENGTH                        equ 0001h
PIE6_RC3IE_MASK                          equ 0020h
PIE6_TX4IE_POSN                          equ 0006h
PIE6_TX4IE_POSITION                      equ 0006h
PIE6_TX4IE_SIZE                          equ 0001h
PIE6_TX4IE_LENGTH                        equ 0001h
PIE6_TX4IE_MASK                          equ 0040h
PIE6_RC4IE_POSN                          equ 0007h
PIE6_RC4IE_POSITION                      equ 0007h
PIE6_RC4IE_SIZE                          equ 0001h
PIE6_RC4IE_LENGTH                        equ 0001h
PIE6_RC4IE_MASK                          equ 0080h

// Register: WPUB
#define WPUB WPUB
WPUB                                     equ 0F62h
// bitfield definitions
WPUB_WPUB0_POSN                          equ 0000h
WPUB_WPUB0_POSITION                      equ 0000h
WPUB_WPUB0_SIZE                          equ 0001h
WPUB_WPUB0_LENGTH                        equ 0001h
WPUB_WPUB0_MASK                          equ 0001h
WPUB_WPUB1_POSN                          equ 0001h
WPUB_WPUB1_POSITION                      equ 0001h
WPUB_WPUB1_SIZE                          equ 0001h
WPUB_WPUB1_LENGTH                        equ 0001h
WPUB_WPUB1_MASK                          equ 0002h
WPUB_WPUB2_POSN                          equ 0002h
WPUB_WPUB2_POSITION                      equ 0002h
WPUB_WPUB2_SIZE                          equ 0001h
WPUB_WPUB2_LENGTH                        equ 0001h
WPUB_WPUB2_MASK                          equ 0004h
WPUB_WPUB3_POSN                          equ 0003h
WPUB_WPUB3_POSITION                      equ 0003h
WPUB_WPUB3_SIZE                          equ 0001h
WPUB_WPUB3_LENGTH                        equ 0001h
WPUB_WPUB3_MASK                          equ 0008h
WPUB_WPUB4_POSN                          equ 0004h
WPUB_WPUB4_POSITION                      equ 0004h
WPUB_WPUB4_SIZE                          equ 0001h
WPUB_WPUB4_LENGTH                        equ 0001h
WPUB_WPUB4_MASK                          equ 0010h
WPUB_WPUB5_POSN                          equ 0005h
WPUB_WPUB5_POSITION                      equ 0005h
WPUB_WPUB5_SIZE                          equ 0001h
WPUB_WPUB5_LENGTH                        equ 0001h
WPUB_WPUB5_MASK                          equ 0020h
WPUB_WPUB6_POSN                          equ 0006h
WPUB_WPUB6_POSITION                      equ 0006h
WPUB_WPUB6_SIZE                          equ 0001h
WPUB_WPUB6_LENGTH                        equ 0001h
WPUB_WPUB6_MASK                          equ 0040h
WPUB_WPUB7_POSN                          equ 0007h
WPUB_WPUB7_POSITION                      equ 0007h
WPUB_WPUB7_SIZE                          equ 0001h
WPUB_WPUB7_LENGTH                        equ 0001h
WPUB_WPUB7_MASK                          equ 0080h

// Register: ACTCON
#define ACTCON ACTCON
ACTCON                                   equ 0F63h
// bitfield definitions
ACTCON_ACTORSPOL_POSN                    equ 0000h
ACTCON_ACTORSPOL_POSITION                equ 0000h
ACTCON_ACTORSPOL_SIZE                    equ 0001h
ACTCON_ACTORSPOL_LENGTH                  equ 0001h
ACTCON_ACTORSPOL_MASK                    equ 0001h
ACTCON_ACTORS_POSN                       equ 0001h
ACTCON_ACTORS_POSITION                   equ 0001h
ACTCON_ACTORS_SIZE                       equ 0001h
ACTCON_ACTORS_LENGTH                     equ 0001h
ACTCON_ACTORS_MASK                       equ 0002h
ACTCON_ACTLOCKPOL_POSN                   equ 0002h
ACTCON_ACTLOCKPOL_POSITION               equ 0002h
ACTCON_ACTLOCKPOL_SIZE                   equ 0001h
ACTCON_ACTLOCKPOL_LENGTH                 equ 0001h
ACTCON_ACTLOCKPOL_MASK                   equ 0004h
ACTCON_ACTLOCK_POSN                      equ 0003h
ACTCON_ACTLOCK_POSITION                  equ 0003h
ACTCON_ACTLOCK_SIZE                      equ 0001h
ACTCON_ACTLOCK_LENGTH                    equ 0001h
ACTCON_ACTLOCK_MASK                      equ 0008h
ACTCON_ACTSRC_POSN                       equ 0004h
ACTCON_ACTSRC_POSITION                   equ 0004h
ACTCON_ACTSRC_SIZE                       equ 0001h
ACTCON_ACTSRC_LENGTH                     equ 0001h
ACTCON_ACTSRC_MASK                       equ 0010h
ACTCON_ACTSIDL_POSN                      equ 0005h
ACTCON_ACTSIDL_POSITION                  equ 0005h
ACTCON_ACTSIDL_SIZE                      equ 0001h
ACTCON_ACTSIDL_LENGTH                    equ 0001h
ACTCON_ACTSIDL_MASK                      equ 0020h
ACTCON_ACTEN_POSN                        equ 0007h
ACTCON_ACTEN_POSITION                    equ 0007h
ACTCON_ACTEN_SIZE                        equ 0001h
ACTCON_ACTEN_LENGTH                      equ 0001h
ACTCON_ACTEN_MASK                        equ 0080h

// Register: OSCCON4
#define OSCCON4 OSCCON4
OSCCON4                                  equ 0F64h
// bitfield definitions
OSCCON4_PLLEN_POSN                       equ 0005h
OSCCON4_PLLEN_POSITION                   equ 0005h
OSCCON4_PLLEN_SIZE                       equ 0001h
OSCCON4_PLLEN_LENGTH                     equ 0001h
OSCCON4_PLLEN_MASK                       equ 0020h
OSCCON4_CPDIV_POSN                       equ 0006h
OSCCON4_CPDIV_POSITION                   equ 0006h
OSCCON4_CPDIV_SIZE                       equ 0002h
OSCCON4_CPDIV_LENGTH                     equ 0002h
OSCCON4_CPDIV_MASK                       equ 00C0h
OSCCON4_CPDIV0_POSN                      equ 0006h
OSCCON4_CPDIV0_POSITION                  equ 0006h
OSCCON4_CPDIV0_SIZE                      equ 0001h
OSCCON4_CPDIV0_LENGTH                    equ 0001h
OSCCON4_CPDIV0_MASK                      equ 0040h
OSCCON4_CPDIV1_POSN                      equ 0007h
OSCCON4_CPDIV1_POSITION                  equ 0007h
OSCCON4_CPDIV1_SIZE                      equ 0001h
OSCCON4_CPDIV1_LENGTH                    equ 0001h
OSCCON4_CPDIV1_MASK                      equ 0080h

// Register: OSCCON3
#define OSCCON3 OSCCON3
OSCCON3                                  equ 0F65h
// bitfield definitions
OSCCON3_IRCF_POSN                        equ 0000h
OSCCON3_IRCF_POSITION                    equ 0000h
OSCCON3_IRCF_SIZE                        equ 0003h
OSCCON3_IRCF_LENGTH                      equ 0003h
OSCCON3_IRCF_MASK                        equ 0007h
OSCCON3_IRCF0_POSN                       equ 0000h
OSCCON3_IRCF0_POSITION                   equ 0000h
OSCCON3_IRCF0_SIZE                       equ 0001h
OSCCON3_IRCF0_LENGTH                     equ 0001h
OSCCON3_IRCF0_MASK                       equ 0001h
OSCCON3_IRCF1_POSN                       equ 0001h
OSCCON3_IRCF1_POSITION                   equ 0001h
OSCCON3_IRCF1_SIZE                       equ 0001h
OSCCON3_IRCF1_LENGTH                     equ 0001h
OSCCON3_IRCF1_MASK                       equ 0002h
OSCCON3_IRCF2_POSN                       equ 0002h
OSCCON3_IRCF2_POSITION                   equ 0002h
OSCCON3_IRCF2_SIZE                       equ 0001h
OSCCON3_IRCF2_LENGTH                     equ 0001h
OSCCON3_IRCF2_MASK                       equ 0004h

// Register: OSCCON2
#define OSCCON2 OSCCON2
OSCCON2                                  equ 0F66h
// bitfield definitions
OSCCON2_SOSCGO_POSN                      equ 0001h
OSCCON2_SOSCGO_POSITION                  equ 0001h
OSCCON2_SOSCGO_SIZE                      equ 0001h
OSCCON2_SOSCGO_LENGTH                    equ 0001h
OSCCON2_SOSCGO_MASK                      equ 0002h
OSCCON2_POSCEN_POSN                      equ 0002h
OSCCON2_POSCEN_POSITION                  equ 0002h
OSCCON2_POSCEN_SIZE                      equ 0001h
OSCCON2_POSCEN_LENGTH                    equ 0001h
OSCCON2_POSCEN_MASK                      equ 0004h
OSCCON2_CF_POSN                          equ 0003h
OSCCON2_CF_POSITION                      equ 0003h
OSCCON2_CF_SIZE                          equ 0001h
OSCCON2_CF_LENGTH                        equ 0001h
OSCCON2_CF_MASK                          equ 0008h
OSCCON2_LOCK_POSN                        equ 0005h
OSCCON2_LOCK_POSITION                    equ 0005h
OSCCON2_LOCK_SIZE                        equ 0001h
OSCCON2_LOCK_LENGTH                      equ 0001h
OSCCON2_LOCK_MASK                        equ 0020h
OSCCON2_IOLOCK_POSN                      equ 0006h
OSCCON2_IOLOCK_POSITION                  equ 0006h
OSCCON2_IOLOCK_SIZE                      equ 0001h
OSCCON2_IOLOCK_LENGTH                    equ 0001h
OSCCON2_IOLOCK_MASK                      equ 0040h
OSCCON2_CLKLOCK_POSN                     equ 0007h
OSCCON2_CLKLOCK_POSITION                 equ 0007h
OSCCON2_CLKLOCK_SIZE                     equ 0001h
OSCCON2_CLKLOCK_LENGTH                   equ 0001h
OSCCON2_CLKLOCK_MASK                     equ 0080h

// Register: BAUDCON1
#define BAUDCON1 BAUDCON1
BAUDCON1                                 equ 0F67h
// bitfield definitions
BAUDCON1_ABDEN_POSN                      equ 0000h
BAUDCON1_ABDEN_POSITION                  equ 0000h
BAUDCON1_ABDEN_SIZE                      equ 0001h
BAUDCON1_ABDEN_LENGTH                    equ 0001h
BAUDCON1_ABDEN_MASK                      equ 0001h
BAUDCON1_WUE_POSN                        equ 0001h
BAUDCON1_WUE_POSITION                    equ 0001h
BAUDCON1_WUE_SIZE                        equ 0001h
BAUDCON1_WUE_LENGTH                      equ 0001h
BAUDCON1_WUE_MASK                        equ 0002h
BAUDCON1_IREN_POSN                       equ 0002h
BAUDCON1_IREN_POSITION                   equ 0002h
BAUDCON1_IREN_SIZE                       equ 0001h
BAUDCON1_IREN_LENGTH                     equ 0001h
BAUDCON1_IREN_MASK                       equ 0004h
BAUDCON1_BRG16_POSN                      equ 0003h
BAUDCON1_BRG16_POSITION                  equ 0003h
BAUDCON1_BRG16_SIZE                      equ 0001h
BAUDCON1_BRG16_LENGTH                    equ 0001h
BAUDCON1_BRG16_MASK                      equ 0008h
BAUDCON1_TXCKP_POSN                      equ 0004h
BAUDCON1_TXCKP_POSITION                  equ 0004h
BAUDCON1_TXCKP_SIZE                      equ 0001h
BAUDCON1_TXCKP_LENGTH                    equ 0001h
BAUDCON1_TXCKP_MASK                      equ 0010h
BAUDCON1_RXDTP_POSN                      equ 0005h
BAUDCON1_RXDTP_POSITION                  equ 0005h
BAUDCON1_RXDTP_SIZE                      equ 0001h
BAUDCON1_RXDTP_LENGTH                    equ 0001h
BAUDCON1_RXDTP_MASK                      equ 0020h
BAUDCON1_RCIDL_POSN                      equ 0006h
BAUDCON1_RCIDL_POSITION                  equ 0006h
BAUDCON1_RCIDL_SIZE                      equ 0001h
BAUDCON1_RCIDL_LENGTH                    equ 0001h
BAUDCON1_RCIDL_MASK                      equ 0040h
BAUDCON1_ABDOVF_POSN                     equ 0007h
BAUDCON1_ABDOVF_POSITION                 equ 0007h
BAUDCON1_ABDOVF_SIZE                     equ 0001h
BAUDCON1_ABDOVF_LENGTH                   equ 0001h
BAUDCON1_ABDOVF_MASK                     equ 0080h
BAUDCON1_CKTXP_POSN                      equ 0004h
BAUDCON1_CKTXP_POSITION                  equ 0004h
BAUDCON1_CKTXP_SIZE                      equ 0001h
BAUDCON1_CKTXP_LENGTH                    equ 0001h
BAUDCON1_CKTXP_MASK                      equ 0010h
BAUDCON1_DTRXP_POSN                      equ 0005h
BAUDCON1_DTRXP_POSITION                  equ 0005h
BAUDCON1_DTRXP_SIZE                      equ 0001h
BAUDCON1_DTRXP_LENGTH                    equ 0001h
BAUDCON1_DTRXP_MASK                      equ 0020h
BAUDCON1_SCKP_POSN                       equ 0004h
BAUDCON1_SCKP_POSITION                   equ 0004h
BAUDCON1_SCKP_SIZE                       equ 0001h
BAUDCON1_SCKP_LENGTH                     equ 0001h
BAUDCON1_SCKP_MASK                       equ 0010h
BAUDCON1_RCMT_POSN                       equ 0006h
BAUDCON1_RCMT_POSITION                   equ 0006h
BAUDCON1_RCMT_SIZE                       equ 0001h
BAUDCON1_RCMT_LENGTH                     equ 0001h
BAUDCON1_RCMT_MASK                       equ 0040h
BAUDCON1_ABDEN1_POSN                     equ 0000h
BAUDCON1_ABDEN1_POSITION                 equ 0000h
BAUDCON1_ABDEN1_SIZE                     equ 0001h
BAUDCON1_ABDEN1_LENGTH                   equ 0001h
BAUDCON1_ABDEN1_MASK                     equ 0001h
BAUDCON1_WUE1_POSN                       equ 0001h
BAUDCON1_WUE1_POSITION                   equ 0001h
BAUDCON1_WUE1_SIZE                       equ 0001h
BAUDCON1_WUE1_LENGTH                     equ 0001h
BAUDCON1_WUE1_MASK                       equ 0002h
BAUDCON1_BRG161_POSN                     equ 0003h
BAUDCON1_BRG161_POSITION                 equ 0003h
BAUDCON1_BRG161_SIZE                     equ 0001h
BAUDCON1_BRG161_LENGTH                   equ 0001h
BAUDCON1_BRG161_MASK                     equ 0008h
BAUDCON1_SCKP1_POSN                      equ 0004h
BAUDCON1_SCKP1_POSITION                  equ 0004h
BAUDCON1_SCKP1_SIZE                      equ 0001h
BAUDCON1_SCKP1_LENGTH                    equ 0001h
BAUDCON1_SCKP1_MASK                      equ 0010h
BAUDCON1_DTRXP1_POSN                     equ 0005h
BAUDCON1_DTRXP1_POSITION                 equ 0005h
BAUDCON1_DTRXP1_SIZE                     equ 0001h
BAUDCON1_DTRXP1_LENGTH                   equ 0001h
BAUDCON1_DTRXP1_MASK                     equ 0020h
BAUDCON1_RCIDL1_POSN                     equ 0006h
BAUDCON1_RCIDL1_POSITION                 equ 0006h
BAUDCON1_RCIDL1_SIZE                     equ 0001h
BAUDCON1_RCIDL1_LENGTH                   equ 0001h
BAUDCON1_RCIDL1_MASK                     equ 0040h
BAUDCON1_ABDOVF1_POSN                    equ 0007h
BAUDCON1_ABDOVF1_POSITION                equ 0007h
BAUDCON1_ABDOVF1_SIZE                    equ 0001h
BAUDCON1_ABDOVF1_LENGTH                  equ 0001h
BAUDCON1_ABDOVF1_MASK                    equ 0080h
BAUDCON1_TXCKP1_POSN                     equ 0004h
BAUDCON1_TXCKP1_POSITION                 equ 0004h
BAUDCON1_TXCKP1_SIZE                     equ 0001h
BAUDCON1_TXCKP1_LENGTH                   equ 0001h
BAUDCON1_TXCKP1_MASK                     equ 0010h
BAUDCON1_RXDTP1_POSN                     equ 0005h
BAUDCON1_RXDTP1_POSITION                 equ 0005h
BAUDCON1_RXDTP1_SIZE                     equ 0001h
BAUDCON1_RXDTP1_LENGTH                   equ 0001h
BAUDCON1_RXDTP1_MASK                     equ 0020h
BAUDCON1_RCMT1_POSN                      equ 0006h
BAUDCON1_RCMT1_POSITION                  equ 0006h
BAUDCON1_RCMT1_SIZE                      equ 0001h
BAUDCON1_RCMT1_LENGTH                    equ 0001h
BAUDCON1_RCMT1_MASK                      equ 0040h
BAUDCON1_RXCKP_POSN                      equ 0005h
BAUDCON1_RXCKP_POSITION                  equ 0005h
BAUDCON1_RXCKP_SIZE                      equ 0001h
BAUDCON1_RXCKP_LENGTH                    equ 0001h
BAUDCON1_RXCKP_MASK                      equ 0020h

// Register: SSP1MSK
#define SSP1MSK SSP1MSK
SSP1MSK                                  equ 0F68h
// bitfield definitions
SSP1MSK_SSPMSK_POSN                      equ 0000h
SSP1MSK_SSPMSK_POSITION                  equ 0000h
SSP1MSK_SSPMSK_SIZE                      equ 0008h
SSP1MSK_SSPMSK_LENGTH                    equ 0008h
SSP1MSK_SSPMSK_MASK                      equ 00FFh
SSP1MSK_MSK0_POSN                        equ 0000h
SSP1MSK_MSK0_POSITION                    equ 0000h
SSP1MSK_MSK0_SIZE                        equ 0001h
SSP1MSK_MSK0_LENGTH                      equ 0001h
SSP1MSK_MSK0_MASK                        equ 0001h
SSP1MSK_MSK1_POSN                        equ 0001h
SSP1MSK_MSK1_POSITION                    equ 0001h
SSP1MSK_MSK1_SIZE                        equ 0001h
SSP1MSK_MSK1_LENGTH                      equ 0001h
SSP1MSK_MSK1_MASK                        equ 0002h
SSP1MSK_MSK2_POSN                        equ 0002h
SSP1MSK_MSK2_POSITION                    equ 0002h
SSP1MSK_MSK2_SIZE                        equ 0001h
SSP1MSK_MSK2_LENGTH                      equ 0001h
SSP1MSK_MSK2_MASK                        equ 0004h
SSP1MSK_MSK3_POSN                        equ 0003h
SSP1MSK_MSK3_POSITION                    equ 0003h
SSP1MSK_MSK3_SIZE                        equ 0001h
SSP1MSK_MSK3_LENGTH                      equ 0001h
SSP1MSK_MSK3_MASK                        equ 0008h
SSP1MSK_MSK4_POSN                        equ 0004h
SSP1MSK_MSK4_POSITION                    equ 0004h
SSP1MSK_MSK4_SIZE                        equ 0001h
SSP1MSK_MSK4_LENGTH                      equ 0001h
SSP1MSK_MSK4_MASK                        equ 0010h
SSP1MSK_MSK5_POSN                        equ 0005h
SSP1MSK_MSK5_POSITION                    equ 0005h
SSP1MSK_MSK5_SIZE                        equ 0001h
SSP1MSK_MSK5_LENGTH                      equ 0001h
SSP1MSK_MSK5_MASK                        equ 0020h
SSP1MSK_MSK6_POSN                        equ 0006h
SSP1MSK_MSK6_POSITION                    equ 0006h
SSP1MSK_MSK6_SIZE                        equ 0001h
SSP1MSK_MSK6_LENGTH                      equ 0001h
SSP1MSK_MSK6_MASK                        equ 0040h
SSP1MSK_MSK7_POSN                        equ 0007h
SSP1MSK_MSK7_POSITION                    equ 0007h
SSP1MSK_MSK7_SIZE                        equ 0001h
SSP1MSK_MSK7_LENGTH                      equ 0001h
SSP1MSK_MSK7_MASK                        equ 0080h

// Register: SSP1CON3
#define SSP1CON3 SSP1CON3
SSP1CON3                                 equ 0F69h
// bitfield definitions
SSP1CON3_DHEN_POSN                       equ 0000h
SSP1CON3_DHEN_POSITION                   equ 0000h
SSP1CON3_DHEN_SIZE                       equ 0001h
SSP1CON3_DHEN_LENGTH                     equ 0001h
SSP1CON3_DHEN_MASK                       equ 0001h
SSP1CON3_AHEN_POSN                       equ 0001h
SSP1CON3_AHEN_POSITION                   equ 0001h
SSP1CON3_AHEN_SIZE                       equ 0001h
SSP1CON3_AHEN_LENGTH                     equ 0001h
SSP1CON3_AHEN_MASK                       equ 0002h
SSP1CON3_SBCDE_POSN                      equ 0002h
SSP1CON3_SBCDE_POSITION                  equ 0002h
SSP1CON3_SBCDE_SIZE                      equ 0001h
SSP1CON3_SBCDE_LENGTH                    equ 0001h
SSP1CON3_SBCDE_MASK                      equ 0004h
SSP1CON3_SDAHT_POSN                      equ 0003h
SSP1CON3_SDAHT_POSITION                  equ 0003h
SSP1CON3_SDAHT_SIZE                      equ 0001h
SSP1CON3_SDAHT_LENGTH                    equ 0001h
SSP1CON3_SDAHT_MASK                      equ 0008h
SSP1CON3_BOEN_POSN                       equ 0004h
SSP1CON3_BOEN_POSITION                   equ 0004h
SSP1CON3_BOEN_SIZE                       equ 0001h
SSP1CON3_BOEN_LENGTH                     equ 0001h
SSP1CON3_BOEN_MASK                       equ 0010h
SSP1CON3_SCIE_POSN                       equ 0005h
SSP1CON3_SCIE_POSITION                   equ 0005h
SSP1CON3_SCIE_SIZE                       equ 0001h
SSP1CON3_SCIE_LENGTH                     equ 0001h
SSP1CON3_SCIE_MASK                       equ 0020h
SSP1CON3_PCIE_POSN                       equ 0006h
SSP1CON3_PCIE_POSITION                   equ 0006h
SSP1CON3_PCIE_SIZE                       equ 0001h
SSP1CON3_PCIE_LENGTH                     equ 0001h
SSP1CON3_PCIE_MASK                       equ 0040h
SSP1CON3_ACKTIM_POSN                     equ 0007h
SSP1CON3_ACKTIM_POSITION                 equ 0007h
SSP1CON3_ACKTIM_SIZE                     equ 0001h
SSP1CON3_ACKTIM_LENGTH                   equ 0001h
SSP1CON3_ACKTIM_MASK                     equ 0080h

// Register: TXBUF
#define TXBUF TXBUF
TXBUF                                    equ 0F6Ah
// bitfield definitions
TXBUF_TXBUF_POSN                         equ 0000h
TXBUF_TXBUF_POSITION                     equ 0000h
TXBUF_TXBUF_SIZE                         equ 0008h
TXBUF_TXBUF_LENGTH                       equ 0008h
TXBUF_TXBUF_MASK                         equ 00FFh
TXBUF_TXBUF0_POSN                        equ 0000h
TXBUF_TXBUF0_POSITION                    equ 0000h
TXBUF_TXBUF0_SIZE                        equ 0001h
TXBUF_TXBUF0_LENGTH                      equ 0001h
TXBUF_TXBUF0_MASK                        equ 0001h
TXBUF_TXBUF1_POSN                        equ 0001h
TXBUF_TXBUF1_POSITION                    equ 0001h
TXBUF_TXBUF1_SIZE                        equ 0001h
TXBUF_TXBUF1_LENGTH                      equ 0001h
TXBUF_TXBUF1_MASK                        equ 0002h
TXBUF_TXBUF2_POSN                        equ 0002h
TXBUF_TXBUF2_POSITION                    equ 0002h
TXBUF_TXBUF2_SIZE                        equ 0001h
TXBUF_TXBUF2_LENGTH                      equ 0001h
TXBUF_TXBUF2_MASK                        equ 0004h
TXBUF_TXBUF3_POSN                        equ 0003h
TXBUF_TXBUF3_POSITION                    equ 0003h
TXBUF_TXBUF3_SIZE                        equ 0001h
TXBUF_TXBUF3_LENGTH                      equ 0001h
TXBUF_TXBUF3_MASK                        equ 0008h
TXBUF_TXBUF4_POSN                        equ 0004h
TXBUF_TXBUF4_POSITION                    equ 0004h
TXBUF_TXBUF4_SIZE                        equ 0001h
TXBUF_TXBUF4_LENGTH                      equ 0001h
TXBUF_TXBUF4_MASK                        equ 0010h
TXBUF_TXBUF5_POSN                        equ 0005h
TXBUF_TXBUF5_POSITION                    equ 0005h
TXBUF_TXBUF5_SIZE                        equ 0001h
TXBUF_TXBUF5_LENGTH                      equ 0001h
TXBUF_TXBUF5_MASK                        equ 0020h
TXBUF_TXBUF6_POSN                        equ 0006h
TXBUF_TXBUF6_POSITION                    equ 0006h
TXBUF_TXBUF6_SIZE                        equ 0001h
TXBUF_TXBUF6_LENGTH                      equ 0001h
TXBUF_TXBUF6_MASK                        equ 0040h
TXBUF_TXBUF7_POSN                        equ 0007h
TXBUF_TXBUF7_POSITION                    equ 0007h
TXBUF_TXBUF7_SIZE                        equ 0001h
TXBUF_TXBUF7_LENGTH                      equ 0001h
TXBUF_TXBUF7_MASK                        equ 0080h

// Register: DMABCH
#define DMABCH DMABCH
DMABCH                                   equ 0F6Bh
// bitfield definitions
DMABCH_DMACNTHB_POSN                     equ 0000h
DMABCH_DMACNTHB_POSITION                 equ 0000h
DMABCH_DMACNTHB_SIZE                     equ 0002h
DMABCH_DMACNTHB_LENGTH                   equ 0002h
DMABCH_DMACNTHB_MASK                     equ 0003h
DMABCH_BC8_POSN                          equ 0000h
DMABCH_BC8_POSITION                      equ 0000h
DMABCH_BC8_SIZE                          equ 0001h
DMABCH_BC8_LENGTH                        equ 0001h
DMABCH_BC8_MASK                          equ 0001h
DMABCH_BC9_POSN                          equ 0001h
DMABCH_BC9_POSITION                      equ 0001h
DMABCH_BC9_SIZE                          equ 0001h
DMABCH_BC9_LENGTH                        equ 0001h
DMABCH_BC9_MASK                          equ 0002h

// Register: DMABCL
#define DMABCL DMABCL
DMABCL                                   equ 0F6Ch
// bitfield definitions
DMABCL_DMACNTLB_POSN                     equ 0000h
DMABCL_DMACNTLB_POSITION                 equ 0000h
DMABCL_DMACNTLB_SIZE                     equ 0008h
DMABCL_DMACNTLB_LENGTH                   equ 0008h
DMABCL_DMACNTLB_MASK                     equ 00FFh
DMABCL_BC0_POSN                          equ 0000h
DMABCL_BC0_POSITION                      equ 0000h
DMABCL_BC0_SIZE                          equ 0001h
DMABCL_BC0_LENGTH                        equ 0001h
DMABCL_BC0_MASK                          equ 0001h
DMABCL_BC1_POSN                          equ 0001h
DMABCL_BC1_POSITION                      equ 0001h
DMABCL_BC1_SIZE                          equ 0001h
DMABCL_BC1_LENGTH                        equ 0001h
DMABCL_BC1_MASK                          equ 0002h
DMABCL_BC2_POSN                          equ 0002h
DMABCL_BC2_POSITION                      equ 0002h
DMABCL_BC2_SIZE                          equ 0001h
DMABCL_BC2_LENGTH                        equ 0001h
DMABCL_BC2_MASK                          equ 0004h
DMABCL_BC3_POSN                          equ 0003h
DMABCL_BC3_POSITION                      equ 0003h
DMABCL_BC3_SIZE                          equ 0001h
DMABCL_BC3_LENGTH                        equ 0001h
DMABCL_BC3_MASK                          equ 0008h
DMABCL_BC4_POSN                          equ 0004h
DMABCL_BC4_POSITION                      equ 0004h
DMABCL_BC4_SIZE                          equ 0001h
DMABCL_BC4_LENGTH                        equ 0001h
DMABCL_BC4_MASK                          equ 0010h
DMABCL_BC5_POSN                          equ 0005h
DMABCL_BC5_POSITION                      equ 0005h
DMABCL_BC5_SIZE                          equ 0001h
DMABCL_BC5_LENGTH                        equ 0001h
DMABCL_BC5_MASK                          equ 0020h
DMABCL_BC6_POSN                          equ 0006h
DMABCL_BC6_POSITION                      equ 0006h
DMABCL_BC6_SIZE                          equ 0001h
DMABCL_BC6_LENGTH                        equ 0001h
DMABCL_BC6_MASK                          equ 0040h
DMABCL_BC7_POSN                          equ 0007h
DMABCL_BC7_POSITION                      equ 0007h
DMABCL_BC7_SIZE                          equ 0001h
DMABCL_BC7_LENGTH                        equ 0001h
DMABCL_BC7_MASK                          equ 0080h

// Register: RXADDRH
#define RXADDRH RXADDRH
RXADDRH                                  equ 0F6Dh
// bitfield definitions
RXADDRH_DMARCVPTRHB_POSN                 equ 0000h
RXADDRH_DMARCVPTRHB_POSITION             equ 0000h
RXADDRH_DMARCVPTRHB_SIZE                 equ 0004h
RXADDRH_DMARCVPTRHB_LENGTH               equ 0004h
RXADDRH_DMARCVPTRHB_MASK                 equ 000Fh
RXADDRH_RXADDR8_POSN                     equ 0000h
RXADDRH_RXADDR8_POSITION                 equ 0000h
RXADDRH_RXADDR8_SIZE                     equ 0001h
RXADDRH_RXADDR8_LENGTH                   equ 0001h
RXADDRH_RXADDR8_MASK                     equ 0001h
RXADDRH_RXADDR9_POSN                     equ 0001h
RXADDRH_RXADDR9_POSITION                 equ 0001h
RXADDRH_RXADDR9_SIZE                     equ 0001h
RXADDRH_RXADDR9_LENGTH                   equ 0001h
RXADDRH_RXADDR9_MASK                     equ 0002h
RXADDRH_RXADDR10_POSN                    equ 0002h
RXADDRH_RXADDR10_POSITION                equ 0002h
RXADDRH_RXADDR10_SIZE                    equ 0001h
RXADDRH_RXADDR10_LENGTH                  equ 0001h
RXADDRH_RXADDR10_MASK                    equ 0004h
RXADDRH_RXADDR11_POSN                    equ 0003h
RXADDRH_RXADDR11_POSITION                equ 0003h
RXADDRH_RXADDR11_SIZE                    equ 0001h
RXADDRH_RXADDR11_LENGTH                  equ 0001h
RXADDRH_RXADDR11_MASK                    equ 0008h

// Register: RXADDRL
#define RXADDRL RXADDRL
RXADDRL                                  equ 0F6Eh
// bitfield definitions
RXADDRL_DMARCVPTRLB_POSN                 equ 0000h
RXADDRL_DMARCVPTRLB_POSITION             equ 0000h
RXADDRL_DMARCVPTRLB_SIZE                 equ 0008h
RXADDRL_DMARCVPTRLB_LENGTH               equ 0008h
RXADDRL_DMARCVPTRLB_MASK                 equ 00FFh
RXADDRL_RXADDR0_POSN                     equ 0000h
RXADDRL_RXADDR0_POSITION                 equ 0000h
RXADDRL_RXADDR0_SIZE                     equ 0001h
RXADDRL_RXADDR0_LENGTH                   equ 0001h
RXADDRL_RXADDR0_MASK                     equ 0001h
RXADDRL_RXADDR1_POSN                     equ 0001h
RXADDRL_RXADDR1_POSITION                 equ 0001h
RXADDRL_RXADDR1_SIZE                     equ 0001h
RXADDRL_RXADDR1_LENGTH                   equ 0001h
RXADDRL_RXADDR1_MASK                     equ 0002h
RXADDRL_RXADDR2_POSN                     equ 0002h
RXADDRL_RXADDR2_POSITION                 equ 0002h
RXADDRL_RXADDR2_SIZE                     equ 0001h
RXADDRL_RXADDR2_LENGTH                   equ 0001h
RXADDRL_RXADDR2_MASK                     equ 0004h
RXADDRL_RXADDR3_POSN                     equ 0003h
RXADDRL_RXADDR3_POSITION                 equ 0003h
RXADDRL_RXADDR3_SIZE                     equ 0001h
RXADDRL_RXADDR3_LENGTH                   equ 0001h
RXADDRL_RXADDR3_MASK                     equ 0008h
RXADDRL_RXADDR4_POSN                     equ 0004h
RXADDRL_RXADDR4_POSITION                 equ 0004h
RXADDRL_RXADDR4_SIZE                     equ 0001h
RXADDRL_RXADDR4_LENGTH                   equ 0001h
RXADDRL_RXADDR4_MASK                     equ 0010h
RXADDRL_RXADDR5_POSN                     equ 0005h
RXADDRL_RXADDR5_POSITION                 equ 0005h
RXADDRL_RXADDR5_SIZE                     equ 0001h
RXADDRL_RXADDR5_LENGTH                   equ 0001h
RXADDRL_RXADDR5_MASK                     equ 0020h
RXADDRL_RXADDR6_POSN                     equ 0006h
RXADDRL_RXADDR6_POSITION                 equ 0006h
RXADDRL_RXADDR6_SIZE                     equ 0001h
RXADDRL_RXADDR6_LENGTH                   equ 0001h
RXADDRL_RXADDR6_MASK                     equ 0040h
RXADDRL_RXADDR7_POSN                     equ 0007h
RXADDRL_RXADDR7_POSITION                 equ 0007h
RXADDRL_RXADDR7_SIZE                     equ 0001h
RXADDRL_RXADDR7_LENGTH                   equ 0001h
RXADDRL_RXADDR7_MASK                     equ 0080h

// Register: TXADDRH
#define TXADDRH TXADDRH
TXADDRH                                  equ 0F6Fh
// bitfield definitions
TXADDRH_DMATXPTRHB_POSN                  equ 0000h
TXADDRH_DMATXPTRHB_POSITION              equ 0000h
TXADDRH_DMATXPTRHB_SIZE                  equ 0004h
TXADDRH_DMATXPTRHB_LENGTH                equ 0004h
TXADDRH_DMATXPTRHB_MASK                  equ 000Fh
TXADDRH_TXADDR8_POSN                     equ 0000h
TXADDRH_TXADDR8_POSITION                 equ 0000h
TXADDRH_TXADDR8_SIZE                     equ 0001h
TXADDRH_TXADDR8_LENGTH                   equ 0001h
TXADDRH_TXADDR8_MASK                     equ 0001h
TXADDRH_TXADDR9_POSN                     equ 0001h
TXADDRH_TXADDR9_POSITION                 equ 0001h
TXADDRH_TXADDR9_SIZE                     equ 0001h
TXADDRH_TXADDR9_LENGTH                   equ 0001h
TXADDRH_TXADDR9_MASK                     equ 0002h
TXADDRH_TXADDR10_POSN                    equ 0002h
TXADDRH_TXADDR10_POSITION                equ 0002h
TXADDRH_TXADDR10_SIZE                    equ 0001h
TXADDRH_TXADDR10_LENGTH                  equ 0001h
TXADDRH_TXADDR10_MASK                    equ 0004h
TXADDRH_TXADDR11_POSN                    equ 0003h
TXADDRH_TXADDR11_POSITION                equ 0003h
TXADDRH_TXADDR11_SIZE                    equ 0001h
TXADDRH_TXADDR11_LENGTH                  equ 0001h
TXADDRH_TXADDR11_MASK                    equ 0008h

// Register: TXADDRL
#define TXADDRL TXADDRL
TXADDRL                                  equ 0F70h
// bitfield definitions
TXADDRL_DMATXPTRLB_POSN                  equ 0000h
TXADDRL_DMATXPTRLB_POSITION              equ 0000h
TXADDRL_DMATXPTRLB_SIZE                  equ 0008h
TXADDRL_DMATXPTRLB_LENGTH                equ 0008h
TXADDRL_DMATXPTRLB_MASK                  equ 00FFh
TXADDRL_TXADDR0_POSN                     equ 0000h
TXADDRL_TXADDR0_POSITION                 equ 0000h
TXADDRL_TXADDR0_SIZE                     equ 0001h
TXADDRL_TXADDR0_LENGTH                   equ 0001h
TXADDRL_TXADDR0_MASK                     equ 0001h
TXADDRL_TXADDR1_POSN                     equ 0001h
TXADDRL_TXADDR1_POSITION                 equ 0001h
TXADDRL_TXADDR1_SIZE                     equ 0001h
TXADDRL_TXADDR1_LENGTH                   equ 0001h
TXADDRL_TXADDR1_MASK                     equ 0002h
TXADDRL_TXADDR2_POSN                     equ 0002h
TXADDRL_TXADDR2_POSITION                 equ 0002h
TXADDRL_TXADDR2_SIZE                     equ 0001h
TXADDRL_TXADDR2_LENGTH                   equ 0001h
TXADDRL_TXADDR2_MASK                     equ 0004h
TXADDRL_TXADDR3_POSN                     equ 0003h
TXADDRL_TXADDR3_POSITION                 equ 0003h
TXADDRL_TXADDR3_SIZE                     equ 0001h
TXADDRL_TXADDR3_LENGTH                   equ 0001h
TXADDRL_TXADDR3_MASK                     equ 0008h
TXADDRL_TXADDR4_POSN                     equ 0004h
TXADDRL_TXADDR4_POSITION                 equ 0004h
TXADDRL_TXADDR4_SIZE                     equ 0001h
TXADDRL_TXADDR4_LENGTH                   equ 0001h
TXADDRL_TXADDR4_MASK                     equ 0010h
TXADDRL_TXADDR5_POSN                     equ 0005h
TXADDRL_TXADDR5_POSITION                 equ 0005h
TXADDRL_TXADDR5_SIZE                     equ 0001h
TXADDRL_TXADDR5_LENGTH                   equ 0001h
TXADDRL_TXADDR5_MASK                     equ 0020h
TXADDRL_TXADDR6_POSN                     equ 0006h
TXADDRL_TXADDR6_POSITION                 equ 0006h
TXADDRL_TXADDR6_SIZE                     equ 0001h
TXADDRL_TXADDR6_LENGTH                   equ 0001h
TXADDRL_TXADDR6_MASK                     equ 0040h
TXADDRL_TXADDR7_POSN                     equ 0007h
TXADDRL_TXADDR7_POSITION                 equ 0007h
TXADDRL_TXADDR7_SIZE                     equ 0001h
TXADDRL_TXADDR7_LENGTH                   equ 0001h
TXADDRL_TXADDR7_MASK                     equ 0080h

// Register: PORTVP
#define PORTVP PORTVP
PORTVP                                   equ 0F71h
// bitfield definitions
PORTVP_RVP0_POSN                         equ 0000h
PORTVP_RVP0_POSITION                     equ 0000h
PORTVP_RVP0_SIZE                         equ 0001h
PORTVP_RVP0_LENGTH                       equ 0001h
PORTVP_RVP0_MASK                         equ 0001h
PORTVP_RVP1_POSN                         equ 0001h
PORTVP_RVP1_POSITION                     equ 0001h
PORTVP_RVP1_SIZE                         equ 0001h
PORTVP_RVP1_LENGTH                       equ 0001h
PORTVP_RVP1_MASK                         equ 0002h
PORTVP_RVP2_POSN                         equ 0002h
PORTVP_RVP2_POSITION                     equ 0002h
PORTVP_RVP2_SIZE                         equ 0001h
PORTVP_RVP2_LENGTH                       equ 0001h
PORTVP_RVP2_MASK                         equ 0004h
PORTVP_RVP3_POSN                         equ 0003h
PORTVP_RVP3_POSITION                     equ 0003h
PORTVP_RVP3_SIZE                         equ 0001h
PORTVP_RVP3_LENGTH                       equ 0001h
PORTVP_RVP3_MASK                         equ 0008h
PORTVP_RVP4_POSN                         equ 0004h
PORTVP_RVP4_POSITION                     equ 0004h
PORTVP_RVP4_SIZE                         equ 0001h
PORTVP_RVP4_LENGTH                       equ 0001h
PORTVP_RVP4_MASK                         equ 0010h
PORTVP_RVP5_POSN                         equ 0005h
PORTVP_RVP5_POSITION                     equ 0005h
PORTVP_RVP5_SIZE                         equ 0001h
PORTVP_RVP5_LENGTH                       equ 0001h
PORTVP_RVP5_MASK                         equ 0020h
PORTVP_RVP6_POSN                         equ 0006h
PORTVP_RVP6_POSITION                     equ 0006h
PORTVP_RVP6_SIZE                         equ 0001h
PORTVP_RVP6_LENGTH                       equ 0001h
PORTVP_RVP6_MASK                         equ 0040h
PORTVP_RVP7_POSN                         equ 0007h
PORTVP_RVP7_POSITION                     equ 0007h
PORTVP_RVP7_SIZE                         equ 0001h
PORTVP_RVP7_LENGTH                       equ 0001h
PORTVP_RVP7_MASK                         equ 0080h

// Register: LATVP
#define LATVP LATVP
LATVP                                    equ 0F72h
// bitfield definitions
LATVP_LATVP0_POSN                        equ 0000h
LATVP_LATVP0_POSITION                    equ 0000h
LATVP_LATVP0_SIZE                        equ 0001h
LATVP_LATVP0_LENGTH                      equ 0001h
LATVP_LATVP0_MASK                        equ 0001h
LATVP_LATVP1_POSN                        equ 0001h
LATVP_LATVP1_POSITION                    equ 0001h
LATVP_LATVP1_SIZE                        equ 0001h
LATVP_LATVP1_LENGTH                      equ 0001h
LATVP_LATVP1_MASK                        equ 0002h
LATVP_LATVP2_POSN                        equ 0002h
LATVP_LATVP2_POSITION                    equ 0002h
LATVP_LATVP2_SIZE                        equ 0001h
LATVP_LATVP2_LENGTH                      equ 0001h
LATVP_LATVP2_MASK                        equ 0004h
LATVP_LATVP3_POSN                        equ 0003h
LATVP_LATVP3_POSITION                    equ 0003h
LATVP_LATVP3_SIZE                        equ 0001h
LATVP_LATVP3_LENGTH                      equ 0001h
LATVP_LATVP3_MASK                        equ 0008h
LATVP_LATVP4_POSN                        equ 0004h
LATVP_LATVP4_POSITION                    equ 0004h
LATVP_LATVP4_SIZE                        equ 0001h
LATVP_LATVP4_LENGTH                      equ 0001h
LATVP_LATVP4_MASK                        equ 0010h
LATVP_LATVP5_POSN                        equ 0005h
LATVP_LATVP5_POSITION                    equ 0005h
LATVP_LATVP5_SIZE                        equ 0001h
LATVP_LATVP5_LENGTH                      equ 0001h
LATVP_LATVP5_MASK                        equ 0020h
LATVP_LATVP6_POSN                        equ 0006h
LATVP_LATVP6_POSITION                    equ 0006h
LATVP_LATVP6_SIZE                        equ 0001h
LATVP_LATVP6_LENGTH                      equ 0001h
LATVP_LATVP6_MASK                        equ 0040h
LATVP_LATVP7_POSN                        equ 0007h
LATVP_LATVP7_POSITION                    equ 0007h
LATVP_LATVP7_SIZE                        equ 0001h
LATVP_LATVP7_LENGTH                      equ 0001h
LATVP_LATVP7_MASK                        equ 0080h

// Register: TRISVP
#define TRISVP TRISVP
TRISVP                                   equ 0F73h
// bitfield definitions
TRISVP_TRISVP0_POSN                      equ 0000h
TRISVP_TRISVP0_POSITION                  equ 0000h
TRISVP_TRISVP0_SIZE                      equ 0001h
TRISVP_TRISVP0_LENGTH                    equ 0001h
TRISVP_TRISVP0_MASK                      equ 0001h
TRISVP_TRISVP1_POSN                      equ 0001h
TRISVP_TRISVP1_POSITION                  equ 0001h
TRISVP_TRISVP1_SIZE                      equ 0001h
TRISVP_TRISVP1_LENGTH                    equ 0001h
TRISVP_TRISVP1_MASK                      equ 0002h
TRISVP_TRISVP2_POSN                      equ 0002h
TRISVP_TRISVP2_POSITION                  equ 0002h
TRISVP_TRISVP2_SIZE                      equ 0001h
TRISVP_TRISVP2_LENGTH                    equ 0001h
TRISVP_TRISVP2_MASK                      equ 0004h
TRISVP_TRISVP3_POSN                      equ 0003h
TRISVP_TRISVP3_POSITION                  equ 0003h
TRISVP_TRISVP3_SIZE                      equ 0001h
TRISVP_TRISVP3_LENGTH                    equ 0001h
TRISVP_TRISVP3_MASK                      equ 0008h
TRISVP_TRISVP4_POSN                      equ 0004h
TRISVP_TRISVP4_POSITION                  equ 0004h
TRISVP_TRISVP4_SIZE                      equ 0001h
TRISVP_TRISVP4_LENGTH                    equ 0001h
TRISVP_TRISVP4_MASK                      equ 0010h
TRISVP_TRISVP5_POSN                      equ 0005h
TRISVP_TRISVP5_POSITION                  equ 0005h
TRISVP_TRISVP5_SIZE                      equ 0001h
TRISVP_TRISVP5_LENGTH                    equ 0001h
TRISVP_TRISVP5_MASK                      equ 0020h
TRISVP_TRISVP6_POSN                      equ 0006h
TRISVP_TRISVP6_POSITION                  equ 0006h
TRISVP_TRISVP6_SIZE                      equ 0001h
TRISVP_TRISVP6_LENGTH                    equ 0001h
TRISVP_TRISVP6_MASK                      equ 0040h
TRISVP_TRISVP7_POSN                      equ 0007h
TRISVP_TRISVP7_POSITION                  equ 0007h
TRISVP_TRISVP7_SIZE                      equ 0001h
TRISVP_TRISVP7_LENGTH                    equ 0001h
TRISVP_TRISVP7_MASK                      equ 0080h

// Register: UADDR
#define UADDR UADDR
UADDR                                    equ 0F74h
// bitfield definitions
UADDR_ADDR_POSN                          equ 0000h
UADDR_ADDR_POSITION                      equ 0000h
UADDR_ADDR_SIZE                          equ 0007h
UADDR_ADDR_LENGTH                        equ 0007h
UADDR_ADDR_MASK                          equ 007Fh
UADDR_ADDR0_POSN                         equ 0000h
UADDR_ADDR0_POSITION                     equ 0000h
UADDR_ADDR0_SIZE                         equ 0001h
UADDR_ADDR0_LENGTH                       equ 0001h
UADDR_ADDR0_MASK                         equ 0001h
UADDR_ADDR1_POSN                         equ 0001h
UADDR_ADDR1_POSITION                     equ 0001h
UADDR_ADDR1_SIZE                         equ 0001h
UADDR_ADDR1_LENGTH                       equ 0001h
UADDR_ADDR1_MASK                         equ 0002h
UADDR_ADDR2_POSN                         equ 0002h
UADDR_ADDR2_POSITION                     equ 0002h
UADDR_ADDR2_SIZE                         equ 0001h
UADDR_ADDR2_LENGTH                       equ 0001h
UADDR_ADDR2_MASK                         equ 0004h
UADDR_ADDR3_POSN                         equ 0003h
UADDR_ADDR3_POSITION                     equ 0003h
UADDR_ADDR3_SIZE                         equ 0001h
UADDR_ADDR3_LENGTH                       equ 0001h
UADDR_ADDR3_MASK                         equ 0008h
UADDR_ADDR4_POSN                         equ 0004h
UADDR_ADDR4_POSITION                     equ 0004h
UADDR_ADDR4_SIZE                         equ 0001h
UADDR_ADDR4_LENGTH                       equ 0001h
UADDR_ADDR4_MASK                         equ 0010h
UADDR_ADDR5_POSN                         equ 0005h
UADDR_ADDR5_POSITION                     equ 0005h
UADDR_ADDR5_SIZE                         equ 0001h
UADDR_ADDR5_LENGTH                       equ 0001h
UADDR_ADDR5_MASK                         equ 0020h
UADDR_ADDR6_POSN                         equ 0006h
UADDR_ADDR6_POSITION                     equ 0006h
UADDR_ADDR6_SIZE                         equ 0001h
UADDR_ADDR6_LENGTH                       equ 0001h
UADDR_ADDR6_MASK                         equ 0040h

// Register: UCON
#define UCON UCON
UCON                                     equ 0F75h
// bitfield definitions
UCON_SUSPND_POSN                         equ 0001h
UCON_SUSPND_POSITION                     equ 0001h
UCON_SUSPND_SIZE                         equ 0001h
UCON_SUSPND_LENGTH                       equ 0001h
UCON_SUSPND_MASK                         equ 0002h
UCON_RESUME_POSN                         equ 0002h
UCON_RESUME_POSITION                     equ 0002h
UCON_RESUME_SIZE                         equ 0001h
UCON_RESUME_LENGTH                       equ 0001h
UCON_RESUME_MASK                         equ 0004h
UCON_USBEN_POSN                          equ 0003h
UCON_USBEN_POSITION                      equ 0003h
UCON_USBEN_SIZE                          equ 0001h
UCON_USBEN_LENGTH                        equ 0001h
UCON_USBEN_MASK                          equ 0008h
UCON_PKTDIS_POSN                         equ 0004h
UCON_PKTDIS_POSITION                     equ 0004h
UCON_PKTDIS_SIZE                         equ 0001h
UCON_PKTDIS_LENGTH                       equ 0001h
UCON_PKTDIS_MASK                         equ 0010h
UCON_SE0_POSN                            equ 0005h
UCON_SE0_POSITION                        equ 0005h
UCON_SE0_SIZE                            equ 0001h
UCON_SE0_LENGTH                          equ 0001h
UCON_SE0_MASK                            equ 0020h
UCON_PPBRST_POSN                         equ 0006h
UCON_PPBRST_POSITION                     equ 0006h
UCON_PPBRST_SIZE                         equ 0001h
UCON_PPBRST_LENGTH                       equ 0001h
UCON_PPBRST_MASK                         equ 0040h

// Register: USTAT
#define USTAT USTAT
USTAT                                    equ 0F76h
// bitfield definitions
USTAT_PPBI_POSN                          equ 0001h
USTAT_PPBI_POSITION                      equ 0001h
USTAT_PPBI_SIZE                          equ 0001h
USTAT_PPBI_LENGTH                        equ 0001h
USTAT_PPBI_MASK                          equ 0002h
USTAT_DIR_POSN                           equ 0002h
USTAT_DIR_POSITION                       equ 0002h
USTAT_DIR_SIZE                           equ 0001h
USTAT_DIR_LENGTH                         equ 0001h
USTAT_DIR_MASK                           equ 0004h
USTAT_ENDP_POSN                          equ 0003h
USTAT_ENDP_POSITION                      equ 0003h
USTAT_ENDP_SIZE                          equ 0004h
USTAT_ENDP_LENGTH                        equ 0004h
USTAT_ENDP_MASK                          equ 0078h
USTAT_ENDP0_POSN                         equ 0003h
USTAT_ENDP0_POSITION                     equ 0003h
USTAT_ENDP0_SIZE                         equ 0001h
USTAT_ENDP0_LENGTH                       equ 0001h
USTAT_ENDP0_MASK                         equ 0008h
USTAT_ENDP1_POSN                         equ 0004h
USTAT_ENDP1_POSITION                     equ 0004h
USTAT_ENDP1_SIZE                         equ 0001h
USTAT_ENDP1_LENGTH                       equ 0001h
USTAT_ENDP1_MASK                         equ 0010h
USTAT_ENDP2_POSN                         equ 0005h
USTAT_ENDP2_POSITION                     equ 0005h
USTAT_ENDP2_SIZE                         equ 0001h
USTAT_ENDP2_LENGTH                       equ 0001h
USTAT_ENDP2_MASK                         equ 0020h
USTAT_ENDP3_POSN                         equ 0006h
USTAT_ENDP3_POSITION                     equ 0006h
USTAT_ENDP3_SIZE                         equ 0001h
USTAT_ENDP3_LENGTH                       equ 0001h
USTAT_ENDP3_MASK                         equ 0040h

// Register: UEIR
#define UEIR UEIR
UEIR                                     equ 0F77h
// bitfield definitions
UEIR_PIDEF_POSN                          equ 0000h
UEIR_PIDEF_POSITION                      equ 0000h
UEIR_PIDEF_SIZE                          equ 0001h
UEIR_PIDEF_LENGTH                        equ 0001h
UEIR_PIDEF_MASK                          equ 0001h
UEIR_CRC5EF_POSN                         equ 0001h
UEIR_CRC5EF_POSITION                     equ 0001h
UEIR_CRC5EF_SIZE                         equ 0001h
UEIR_CRC5EF_LENGTH                       equ 0001h
UEIR_CRC5EF_MASK                         equ 0002h
UEIR_CRC16EF_POSN                        equ 0002h
UEIR_CRC16EF_POSITION                    equ 0002h
UEIR_CRC16EF_SIZE                        equ 0001h
UEIR_CRC16EF_LENGTH                      equ 0001h
UEIR_CRC16EF_MASK                        equ 0004h
UEIR_DFN8EF_POSN                         equ 0003h
UEIR_DFN8EF_POSITION                     equ 0003h
UEIR_DFN8EF_SIZE                         equ 0001h
UEIR_DFN8EF_LENGTH                       equ 0001h
UEIR_DFN8EF_MASK                         equ 0008h
UEIR_BTOEF_POSN                          equ 0004h
UEIR_BTOEF_POSITION                      equ 0004h
UEIR_BTOEF_SIZE                          equ 0001h
UEIR_BTOEF_LENGTH                        equ 0001h
UEIR_BTOEF_MASK                          equ 0010h
UEIR_BTSEF_POSN                          equ 0007h
UEIR_BTSEF_POSITION                      equ 0007h
UEIR_BTSEF_SIZE                          equ 0001h
UEIR_BTSEF_LENGTH                        equ 0001h
UEIR_BTSEF_MASK                          equ 0080h

// Register: UIR
#define UIR UIR
UIR                                      equ 0F78h
// bitfield definitions
UIR_URSTIF_POSN                          equ 0000h
UIR_URSTIF_POSITION                      equ 0000h
UIR_URSTIF_SIZE                          equ 0001h
UIR_URSTIF_LENGTH                        equ 0001h
UIR_URSTIF_MASK                          equ 0001h
UIR_UERRIF_POSN                          equ 0001h
UIR_UERRIF_POSITION                      equ 0001h
UIR_UERRIF_SIZE                          equ 0001h
UIR_UERRIF_LENGTH                        equ 0001h
UIR_UERRIF_MASK                          equ 0002h
UIR_ACTVIF_POSN                          equ 0002h
UIR_ACTVIF_POSITION                      equ 0002h
UIR_ACTVIF_SIZE                          equ 0001h
UIR_ACTVIF_LENGTH                        equ 0001h
UIR_ACTVIF_MASK                          equ 0004h
UIR_TRNIF_POSN                           equ 0003h
UIR_TRNIF_POSITION                       equ 0003h
UIR_TRNIF_SIZE                           equ 0001h
UIR_TRNIF_LENGTH                         equ 0001h
UIR_TRNIF_MASK                           equ 0008h
UIR_IDLEIF_POSN                          equ 0004h
UIR_IDLEIF_POSITION                      equ 0004h
UIR_IDLEIF_SIZE                          equ 0001h
UIR_IDLEIF_LENGTH                        equ 0001h
UIR_IDLEIF_MASK                          equ 0010h
UIR_STALLIF_POSN                         equ 0005h
UIR_STALLIF_POSITION                     equ 0005h
UIR_STALLIF_SIZE                         equ 0001h
UIR_STALLIF_LENGTH                       equ 0001h
UIR_STALLIF_MASK                         equ 0020h
UIR_SOFIF_POSN                           equ 0006h
UIR_SOFIF_POSITION                       equ 0006h
UIR_SOFIF_SIZE                           equ 0001h
UIR_SOFIF_LENGTH                         equ 0001h
UIR_SOFIF_MASK                           equ 0040h

// Register: UFRM
#define UFRM UFRM
UFRM                                     equ 0F79h

// Register: UFRMH
#define UFRMH UFRMH
UFRMH                                    equ 0F79h
// bitfield definitions
UFRMH_FRM_POSN                           equ 0000h
UFRMH_FRM_POSITION                       equ 0000h
UFRMH_FRM_SIZE                           equ 0003h
UFRMH_FRM_LENGTH                         equ 0003h
UFRMH_FRM_MASK                           equ 0007h
UFRMH_FRM8_POSN                          equ 0000h
UFRMH_FRM8_POSITION                      equ 0000h
UFRMH_FRM8_SIZE                          equ 0001h
UFRMH_FRM8_LENGTH                        equ 0001h
UFRMH_FRM8_MASK                          equ 0001h
UFRMH_FRM9_POSN                          equ 0001h
UFRMH_FRM9_POSITION                      equ 0001h
UFRMH_FRM9_SIZE                          equ 0001h
UFRMH_FRM9_LENGTH                        equ 0001h
UFRMH_FRM9_MASK                          equ 0002h
UFRMH_FRM10_POSN                         equ 0002h
UFRMH_FRM10_POSITION                     equ 0002h
UFRMH_FRM10_SIZE                         equ 0001h
UFRMH_FRM10_LENGTH                       equ 0001h
UFRMH_FRM10_MASK                         equ 0004h

// Register: UFRML
#define UFRML UFRML
UFRML                                    equ 0F7Ah
// bitfield definitions
UFRML_FRM_POSN                           equ 0000h
UFRML_FRM_POSITION                       equ 0000h
UFRML_FRM_SIZE                           equ 0008h
UFRML_FRM_LENGTH                         equ 0008h
UFRML_FRM_MASK                           equ 00FFh
UFRML_FRM0_POSN                          equ 0000h
UFRML_FRM0_POSITION                      equ 0000h
UFRML_FRM0_SIZE                          equ 0001h
UFRML_FRM0_LENGTH                        equ 0001h
UFRML_FRM0_MASK                          equ 0001h
UFRML_FRM1_POSN                          equ 0001h
UFRML_FRM1_POSITION                      equ 0001h
UFRML_FRM1_SIZE                          equ 0001h
UFRML_FRM1_LENGTH                        equ 0001h
UFRML_FRM1_MASK                          equ 0002h
UFRML_FRM2_POSN                          equ 0002h
UFRML_FRM2_POSITION                      equ 0002h
UFRML_FRM2_SIZE                          equ 0001h
UFRML_FRM2_LENGTH                        equ 0001h
UFRML_FRM2_MASK                          equ 0004h
UFRML_FRM3_POSN                          equ 0003h
UFRML_FRM3_POSITION                      equ 0003h
UFRML_FRM3_SIZE                          equ 0001h
UFRML_FRM3_LENGTH                        equ 0001h
UFRML_FRM3_MASK                          equ 0008h
UFRML_FRM4_POSN                          equ 0004h
UFRML_FRM4_POSITION                      equ 0004h
UFRML_FRM4_SIZE                          equ 0001h
UFRML_FRM4_LENGTH                        equ 0001h
UFRML_FRM4_MASK                          equ 0010h
UFRML_FRM5_POSN                          equ 0005h
UFRML_FRM5_POSITION                      equ 0005h
UFRML_FRM5_SIZE                          equ 0001h
UFRML_FRM5_LENGTH                        equ 0001h
UFRML_FRM5_MASK                          equ 0020h
UFRML_FRM6_POSN                          equ 0006h
UFRML_FRM6_POSITION                      equ 0006h
UFRML_FRM6_SIZE                          equ 0001h
UFRML_FRM6_LENGTH                        equ 0001h
UFRML_FRM6_MASK                          equ 0040h
UFRML_FRM7_POSN                          equ 0007h
UFRML_FRM7_POSITION                      equ 0007h
UFRML_FRM7_SIZE                          equ 0001h
UFRML_FRM7_LENGTH                        equ 0001h
UFRML_FRM7_MASK                          equ 0080h
UFRML_FRML_POSN                          equ 0000h
UFRML_FRML_POSITION                      equ 0000h
UFRML_FRML_SIZE                          equ 0008h
UFRML_FRML_LENGTH                        equ 0008h
UFRML_FRML_MASK                          equ 00FFh

// Register: RCON4
#define RCON4 RCON4
RCON4                                    equ 0F7Bh
// bitfield definitions
RCON4_PMSLP_POSN                         equ 0000h
RCON4_PMSLP_POSITION                     equ 0000h
RCON4_PMSLP_SIZE                         equ 0001h
RCON4_PMSLP_LENGTH                       equ 0001h
RCON4_PMSLP_MASK                         equ 0001h
RCON4_DPSLP_POSN                         equ 0002h
RCON4_DPSLP_POSITION                     equ 0002h
RCON4_DPSLP_SIZE                         equ 0001h
RCON4_DPSLP_LENGTH                       equ 0001h
RCON4_DPSLP_MASK                         equ 0004h
RCON4_SRETEN_POSN                        equ 0004h
RCON4_SRETEN_POSITION                    equ 0004h
RCON4_SRETEN_SIZE                        equ 0001h
RCON4_SRETEN_LENGTH                      equ 0001h
RCON4_SRETEN_MASK                        equ 0010h

// Register: RCON3
#define RCON3 RCON3
RCON3                                    equ 0F7Ch
// bitfield definitions
RCON3_VBAT_POSN                          equ 0000h
RCON3_VBAT_POSITION                      equ 0000h
RCON3_VBAT_SIZE                          equ 0001h
RCON3_VBAT_LENGTH                        equ 0001h
RCON3_VBAT_MASK                          equ 0001h
RCON3_VBPOR_POSN                         equ 0001h
RCON3_VBPOR_POSITION                     equ 0001h
RCON3_VBPOR_SIZE                         equ 0001h
RCON3_VBPOR_LENGTH                       equ 0001h
RCON3_VBPOR_MASK                         equ 0002h
RCON3_VDDPOR_POSN                        equ 0002h
RCON3_VDDPOR_POSITION                    equ 0002h
RCON3_VDDPOR_SIZE                        equ 0001h
RCON3_VDDPOR_LENGTH                      equ 0001h
RCON3_VDDPOR_MASK                        equ 0004h
RCON3_VDDBOR_POSN                        equ 0003h
RCON3_VDDBOR_POSITION                    equ 0003h
RCON3_VDDBOR_SIZE                        equ 0001h
RCON3_VDDBOR_LENGTH                      equ 0001h
RCON3_VDDBOR_MASK                        equ 0008h
RCON3_STKERR_POSN                        equ 0007h
RCON3_STKERR_POSITION                    equ 0007h
RCON3_STKERR_SIZE                        equ 0001h
RCON3_STKERR_LENGTH                      equ 0001h
RCON3_STKERR_MASK                        equ 0080h

// Register: RCON2
#define RCON2 RCON2
RCON2                                    equ 0F7Dh
// bitfield definitions
RCON2_SWDTEN_POSN                        equ 0005h
RCON2_SWDTEN_POSITION                    equ 0005h
RCON2_SWDTEN_SIZE                        equ 0001h
RCON2_SWDTEN_LENGTH                      equ 0001h
RCON2_SWDTEN_MASK                        equ 0020h
RCON2_EXTR_POSN                          equ 0007h
RCON2_EXTR_POSITION                      equ 0007h
RCON2_EXTR_SIZE                          equ 0001h
RCON2_EXTR_LENGTH                        equ 0001h
RCON2_EXTR_MASK                          equ 0080h

// Register: EECON2
#define EECON2 EECON2
EECON2                                   equ 0F7Eh
// bitfield definitions
EECON2_EECON2_POSN                       equ 0000h
EECON2_EECON2_POSITION                   equ 0000h
EECON2_EECON2_SIZE                       equ 0008h
EECON2_EECON2_LENGTH                     equ 0008h
EECON2_EECON2_MASK                       equ 00FFh

// Register: EECON1
#define EECON1 EECON1
EECON1                                   equ 0F7Fh
// bitfield definitions
EECON1_WR_POSN                           equ 0001h
EECON1_WR_POSITION                       equ 0001h
EECON1_WR_SIZE                           equ 0001h
EECON1_WR_LENGTH                         equ 0001h
EECON1_WR_MASK                           equ 0002h
EECON1_WREN_POSN                         equ 0002h
EECON1_WREN_POSITION                     equ 0002h
EECON1_WREN_SIZE                         equ 0001h
EECON1_WREN_LENGTH                       equ 0001h
EECON1_WREN_MASK                         equ 0004h
EECON1_WRERR_POSN                        equ 0003h
EECON1_WRERR_POSITION                    equ 0003h
EECON1_WRERR_SIZE                        equ 0001h
EECON1_WRERR_LENGTH                      equ 0001h
EECON1_WRERR_MASK                        equ 0008h
EECON1_FREE_POSN                         equ 0004h
EECON1_FREE_POSITION                     equ 0004h
EECON1_FREE_SIZE                         equ 0001h
EECON1_FREE_LENGTH                       equ 0001h
EECON1_FREE_MASK                         equ 0010h
EECON1_WWPROG_POSN                       equ 0005h
EECON1_WWPROG_POSITION                   equ 0005h
EECON1_WWPROG_SIZE                       equ 0001h
EECON1_WWPROG_LENGTH                     equ 0001h
EECON1_WWPROG_MASK                       equ 0020h

// Register: PORTA
#define PORTA PORTA
PORTA                                    equ 0F80h
// bitfield definitions
PORTA_RA0_POSN                           equ 0000h
PORTA_RA0_POSITION                       equ 0000h
PORTA_RA0_SIZE                           equ 0001h
PORTA_RA0_LENGTH                         equ 0001h
PORTA_RA0_MASK                           equ 0001h
PORTA_RA1_POSN                           equ 0001h
PORTA_RA1_POSITION                       equ 0001h
PORTA_RA1_SIZE                           equ 0001h
PORTA_RA1_LENGTH                         equ 0001h
PORTA_RA1_MASK                           equ 0002h
PORTA_RA2_POSN                           equ 0002h
PORTA_RA2_POSITION                       equ 0002h
PORTA_RA2_SIZE                           equ 0001h
PORTA_RA2_LENGTH                         equ 0001h
PORTA_RA2_MASK                           equ 0004h
PORTA_RA3_POSN                           equ 0003h
PORTA_RA3_POSITION                       equ 0003h
PORTA_RA3_SIZE                           equ 0001h
PORTA_RA3_LENGTH                         equ 0001h
PORTA_RA3_MASK                           equ 0008h
PORTA_RA4_POSN                           equ 0004h
PORTA_RA4_POSITION                       equ 0004h
PORTA_RA4_SIZE                           equ 0001h
PORTA_RA4_LENGTH                         equ 0001h
PORTA_RA4_MASK                           equ 0010h
PORTA_RA5_POSN                           equ 0005h
PORTA_RA5_POSITION                       equ 0005h
PORTA_RA5_SIZE                           equ 0001h
PORTA_RA5_LENGTH                         equ 0001h
PORTA_RA5_MASK                           equ 0020h
PORTA_RA6_POSN                           equ 0006h
PORTA_RA6_POSITION                       equ 0006h
PORTA_RA6_SIZE                           equ 0001h
PORTA_RA6_LENGTH                         equ 0001h
PORTA_RA6_MASK                           equ 0040h
PORTA_RA7_POSN                           equ 0007h
PORTA_RA7_POSITION                       equ 0007h
PORTA_RA7_SIZE                           equ 0001h
PORTA_RA7_LENGTH                         equ 0001h
PORTA_RA7_MASK                           equ 0080h
PORTA_ULPWUIN_POSN                       equ 0000h
PORTA_ULPWUIN_POSITION                   equ 0000h
PORTA_ULPWUIN_SIZE                       equ 0001h
PORTA_ULPWUIN_LENGTH                     equ 0001h
PORTA_ULPWUIN_MASK                       equ 0001h
PORTA_LVDIN_POSN                         equ 0005h
PORTA_LVDIN_POSITION                     equ 0005h
PORTA_LVDIN_SIZE                         equ 0001h
PORTA_LVDIN_LENGTH                       equ 0001h
PORTA_LVDIN_MASK                         equ 0020h
PORTA_RJPU_POSN                          equ 0007h
PORTA_RJPU_POSITION                      equ 0007h
PORTA_RJPU_SIZE                          equ 0001h
PORTA_RJPU_LENGTH                        equ 0001h
PORTA_RJPU_MASK                          equ 0080h

// Register: PORTB
#define PORTB PORTB
PORTB                                    equ 0F81h
// bitfield definitions
PORTB_RB0_POSN                           equ 0000h
PORTB_RB0_POSITION                       equ 0000h
PORTB_RB0_SIZE                           equ 0001h
PORTB_RB0_LENGTH                         equ 0001h
PORTB_RB0_MASK                           equ 0001h
PORTB_RB1_POSN                           equ 0001h
PORTB_RB1_POSITION                       equ 0001h
PORTB_RB1_SIZE                           equ 0001h
PORTB_RB1_LENGTH                         equ 0001h
PORTB_RB1_MASK                           equ 0002h
PORTB_RB2_POSN                           equ 0002h
PORTB_RB2_POSITION                       equ 0002h
PORTB_RB2_SIZE                           equ 0001h
PORTB_RB2_LENGTH                         equ 0001h
PORTB_RB2_MASK                           equ 0004h
PORTB_RB3_POSN                           equ 0003h
PORTB_RB3_POSITION                       equ 0003h
PORTB_RB3_SIZE                           equ 0001h
PORTB_RB3_LENGTH                         equ 0001h
PORTB_RB3_MASK                           equ 0008h
PORTB_RB4_POSN                           equ 0004h
PORTB_RB4_POSITION                       equ 0004h
PORTB_RB4_SIZE                           equ 0001h
PORTB_RB4_LENGTH                         equ 0001h
PORTB_RB4_MASK                           equ 0010h
PORTB_RB5_POSN                           equ 0005h
PORTB_RB5_POSITION                       equ 0005h
PORTB_RB5_SIZE                           equ 0001h
PORTB_RB5_LENGTH                         equ 0001h
PORTB_RB5_MASK                           equ 0020h
PORTB_RB6_POSN                           equ 0006h
PORTB_RB6_POSITION                       equ 0006h
PORTB_RB6_SIZE                           equ 0001h
PORTB_RB6_LENGTH                         equ 0001h
PORTB_RB6_MASK                           equ 0040h
PORTB_RB7_POSN                           equ 0007h
PORTB_RB7_POSITION                       equ 0007h
PORTB_RB7_SIZE                           equ 0001h
PORTB_RB7_LENGTH                         equ 0001h
PORTB_RB7_MASK                           equ 0080h
PORTB_CCP2_PA2_POSN                      equ 0003h
PORTB_CCP2_PA2_POSITION                  equ 0003h
PORTB_CCP2_PA2_SIZE                      equ 0001h
PORTB_CCP2_PA2_LENGTH                    equ 0001h
PORTB_CCP2_PA2_MASK                      equ 0008h

// Register: PORTC
#define PORTC PORTC
PORTC                                    equ 0F82h
// bitfield definitions
PORTC_RC0_POSN                           equ 0000h
PORTC_RC0_POSITION                       equ 0000h
PORTC_RC0_SIZE                           equ 0001h
PORTC_RC0_LENGTH                         equ 0001h
PORTC_RC0_MASK                           equ 0001h
PORTC_RC1_POSN                           equ 0001h
PORTC_RC1_POSITION                       equ 0001h
PORTC_RC1_SIZE                           equ 0001h
PORTC_RC1_LENGTH                         equ 0001h
PORTC_RC1_MASK                           equ 0002h
PORTC_RC2_POSN                           equ 0002h
PORTC_RC2_POSITION                       equ 0002h
PORTC_RC2_SIZE                           equ 0001h
PORTC_RC2_LENGTH                         equ 0001h
PORTC_RC2_MASK                           equ 0004h
PORTC_RC3_POSN                           equ 0003h
PORTC_RC3_POSITION                       equ 0003h
PORTC_RC3_SIZE                           equ 0001h
PORTC_RC3_LENGTH                         equ 0001h
PORTC_RC3_MASK                           equ 0008h
PORTC_RC4_POSN                           equ 0004h
PORTC_RC4_POSITION                       equ 0004h
PORTC_RC4_SIZE                           equ 0001h
PORTC_RC4_LENGTH                         equ 0001h
PORTC_RC4_MASK                           equ 0010h
PORTC_RC5_POSN                           equ 0005h
PORTC_RC5_POSITION                       equ 0005h
PORTC_RC5_SIZE                           equ 0001h
PORTC_RC5_LENGTH                         equ 0001h
PORTC_RC5_MASK                           equ 0020h
PORTC_RC6_POSN                           equ 0006h
PORTC_RC6_POSITION                       equ 0006h
PORTC_RC6_SIZE                           equ 0001h
PORTC_RC6_LENGTH                         equ 0001h
PORTC_RC6_MASK                           equ 0040h
PORTC_RC7_POSN                           equ 0007h
PORTC_RC7_POSITION                       equ 0007h
PORTC_RC7_SIZE                           equ 0001h
PORTC_RC7_LENGTH                         equ 0001h
PORTC_RC7_MASK                           equ 0080h
PORTC_CCP2_POSN                          equ 0001h
PORTC_CCP2_POSITION                      equ 0001h
PORTC_CCP2_SIZE                          equ 0001h
PORTC_CCP2_LENGTH                        equ 0001h
PORTC_CCP2_MASK                          equ 0002h
PORTC_PA1_POSN                           equ 0002h
PORTC_PA1_POSITION                       equ 0002h
PORTC_PA1_SIZE                           equ 0001h
PORTC_PA1_LENGTH                         equ 0001h
PORTC_PA1_MASK                           equ 0004h
PORTC_PA2_POSN                           equ 0001h
PORTC_PA2_POSITION                       equ 0001h
PORTC_PA2_SIZE                           equ 0001h
PORTC_PA2_LENGTH                         equ 0001h
PORTC_PA2_MASK                           equ 0002h

// Register: PORTD
#define PORTD PORTD
PORTD                                    equ 0F83h
// bitfield definitions
PORTD_RD0_POSN                           equ 0000h
PORTD_RD0_POSITION                       equ 0000h
PORTD_RD0_SIZE                           equ 0001h
PORTD_RD0_LENGTH                         equ 0001h
PORTD_RD0_MASK                           equ 0001h
PORTD_RD1_POSN                           equ 0001h
PORTD_RD1_POSITION                       equ 0001h
PORTD_RD1_SIZE                           equ 0001h
PORTD_RD1_LENGTH                         equ 0001h
PORTD_RD1_MASK                           equ 0002h
PORTD_RD2_POSN                           equ 0002h
PORTD_RD2_POSITION                       equ 0002h
PORTD_RD2_SIZE                           equ 0001h
PORTD_RD2_LENGTH                         equ 0001h
PORTD_RD2_MASK                           equ 0004h
PORTD_RD3_POSN                           equ 0003h
PORTD_RD3_POSITION                       equ 0003h
PORTD_RD3_SIZE                           equ 0001h
PORTD_RD3_LENGTH                         equ 0001h
PORTD_RD3_MASK                           equ 0008h
PORTD_RD4_POSN                           equ 0004h
PORTD_RD4_POSITION                       equ 0004h
PORTD_RD4_SIZE                           equ 0001h
PORTD_RD4_LENGTH                         equ 0001h
PORTD_RD4_MASK                           equ 0010h
PORTD_RD5_POSN                           equ 0005h
PORTD_RD5_POSITION                       equ 0005h
PORTD_RD5_SIZE                           equ 0001h
PORTD_RD5_LENGTH                         equ 0001h
PORTD_RD5_MASK                           equ 0020h
PORTD_RD6_POSN                           equ 0006h
PORTD_RD6_POSITION                       equ 0006h
PORTD_RD6_SIZE                           equ 0001h
PORTD_RD6_LENGTH                         equ 0001h
PORTD_RD6_MASK                           equ 0040h
PORTD_RD7_POSN                           equ 0007h
PORTD_RD7_POSITION                       equ 0007h
PORTD_RD7_SIZE                           equ 0001h
PORTD_RD7_LENGTH                         equ 0001h
PORTD_RD7_MASK                           equ 0080h
PORTD_SS2_POSN                           equ 0007h
PORTD_SS2_POSITION                       equ 0007h
PORTD_SS2_SIZE                           equ 0001h
PORTD_SS2_LENGTH                         equ 0001h
PORTD_SS2_MASK                           equ 0080h

// Register: PORTE
#define PORTE PORTE
PORTE                                    equ 0F84h
// bitfield definitions
PORTE_RE0_POSN                           equ 0000h
PORTE_RE0_POSITION                       equ 0000h
PORTE_RE0_SIZE                           equ 0001h
PORTE_RE0_LENGTH                         equ 0001h
PORTE_RE0_MASK                           equ 0001h
PORTE_RE1_POSN                           equ 0001h
PORTE_RE1_POSITION                       equ 0001h
PORTE_RE1_SIZE                           equ 0001h
PORTE_RE1_LENGTH                         equ 0001h
PORTE_RE1_MASK                           equ 0002h
PORTE_RE2_POSN                           equ 0002h
PORTE_RE2_POSITION                       equ 0002h
PORTE_RE2_SIZE                           equ 0001h
PORTE_RE2_LENGTH                         equ 0001h
PORTE_RE2_MASK                           equ 0004h
PORTE_RE3_POSN                           equ 0003h
PORTE_RE3_POSITION                       equ 0003h
PORTE_RE3_SIZE                           equ 0001h
PORTE_RE3_LENGTH                         equ 0001h
PORTE_RE3_MASK                           equ 0008h
PORTE_RE4_POSN                           equ 0004h
PORTE_RE4_POSITION                       equ 0004h
PORTE_RE4_SIZE                           equ 0001h
PORTE_RE4_LENGTH                         equ 0001h
PORTE_RE4_MASK                           equ 0010h
PORTE_RE5_POSN                           equ 0005h
PORTE_RE5_POSITION                       equ 0005h
PORTE_RE5_SIZE                           equ 0001h
PORTE_RE5_LENGTH                         equ 0001h
PORTE_RE5_MASK                           equ 0020h
PORTE_RE6_POSN                           equ 0006h
PORTE_RE6_POSITION                       equ 0006h
PORTE_RE6_SIZE                           equ 0001h
PORTE_RE6_LENGTH                         equ 0001h
PORTE_RE6_MASK                           equ 0040h
PORTE_RE7_POSN                           equ 0007h
PORTE_RE7_POSITION                       equ 0007h
PORTE_RE7_SIZE                           equ 0001h
PORTE_RE7_LENGTH                         equ 0001h
PORTE_RE7_MASK                           equ 0080h
PORTE_PD2_POSN                           equ 0000h
PORTE_PD2_POSITION                       equ 0000h
PORTE_PD2_SIZE                           equ 0001h
PORTE_PD2_LENGTH                         equ 0001h
PORTE_PD2_MASK                           equ 0001h
PORTE_PC2_POSN                           equ 0001h
PORTE_PC2_POSITION                       equ 0001h
PORTE_PC2_SIZE                           equ 0001h
PORTE_PC2_LENGTH                         equ 0001h
PORTE_PC2_MASK                           equ 0002h
PORTE_CCP10_POSN                         equ 0002h
PORTE_CCP10_POSITION                     equ 0002h
PORTE_CCP10_SIZE                         equ 0001h
PORTE_CCP10_LENGTH                       equ 0001h
PORTE_CCP10_MASK                         equ 0004h
PORTE_CCP9E_POSN                         equ 0003h
PORTE_CCP9E_POSITION                     equ 0003h
PORTE_CCP9E_SIZE                         equ 0001h
PORTE_CCP9E_LENGTH                       equ 0001h
PORTE_CCP9E_MASK                         equ 0008h
PORTE_CCP8E_POSN                         equ 0004h
PORTE_CCP8E_POSITION                     equ 0004h
PORTE_CCP8E_SIZE                         equ 0001h
PORTE_CCP8E_LENGTH                       equ 0001h
PORTE_CCP8E_MASK                         equ 0010h
PORTE_CCP7E_POSN                         equ 0005h
PORTE_CCP7E_POSITION                     equ 0005h
PORTE_CCP7E_SIZE                         equ 0001h
PORTE_CCP7E_LENGTH                       equ 0001h
PORTE_CCP7E_MASK                         equ 0020h
PORTE_CCP6E_POSN                         equ 0006h
PORTE_CCP6E_POSITION                     equ 0006h
PORTE_CCP6E_SIZE                         equ 0001h
PORTE_CCP6E_LENGTH                       equ 0001h
PORTE_CCP6E_MASK                         equ 0040h
PORTE_CCP2E_POSN                         equ 0007h
PORTE_CCP2E_POSITION                     equ 0007h
PORTE_CCP2E_SIZE                         equ 0001h
PORTE_CCP2E_LENGTH                       equ 0001h
PORTE_CCP2E_MASK                         equ 0080h
PORTE_RDE_POSN                           equ 0000h
PORTE_RDE_POSITION                       equ 0000h
PORTE_RDE_SIZE                           equ 0001h
PORTE_RDE_LENGTH                         equ 0001h
PORTE_RDE_MASK                           equ 0001h
PORTE_WRE_POSN                           equ 0001h
PORTE_WRE_POSITION                       equ 0001h
PORTE_WRE_SIZE                           equ 0001h
PORTE_WRE_LENGTH                         equ 0001h
PORTE_WRE_MASK                           equ 0002h
PORTE_CS_POSN                            equ 0002h
PORTE_CS_POSITION                        equ 0002h
PORTE_CS_SIZE                            equ 0001h
PORTE_CS_LENGTH                          equ 0001h
PORTE_CS_MASK                            equ 0004h
PORTE_PC3E_POSN                          equ 0003h
PORTE_PC3E_POSITION                      equ 0003h
PORTE_PC3E_SIZE                          equ 0001h
PORTE_PC3E_LENGTH                        equ 0001h
PORTE_PC3E_MASK                          equ 0008h
PORTE_PB3E_POSN                          equ 0004h
PORTE_PB3E_POSITION                      equ 0004h
PORTE_PB3E_SIZE                          equ 0001h
PORTE_PB3E_LENGTH                        equ 0001h
PORTE_PB3E_MASK                          equ 0010h
PORTE_PC1E_POSN                          equ 0005h
PORTE_PC1E_POSITION                      equ 0005h
PORTE_PC1E_SIZE                          equ 0001h
PORTE_PC1E_LENGTH                        equ 0001h
PORTE_PC1E_MASK                          equ 0020h
PORTE_PB1E_POSN                          equ 0006h
PORTE_PB1E_POSITION                      equ 0006h
PORTE_PB1E_SIZE                          equ 0001h
PORTE_PB1E_LENGTH                        equ 0001h
PORTE_PB1E_MASK                          equ 0040h
PORTE_PA2E_POSN                          equ 0007h
PORTE_PA2E_POSITION                      equ 0007h
PORTE_PA2E_SIZE                          equ 0001h
PORTE_PA2E_LENGTH                        equ 0001h
PORTE_PA2E_MASK                          equ 0080h
PORTE_PB2_POSN                           equ 0002h
PORTE_PB2_POSITION                       equ 0002h
PORTE_PB2_SIZE                           equ 0001h
PORTE_PB2_LENGTH                         equ 0001h
PORTE_PB2_MASK                           equ 0004h

// Register: PORTF
#define PORTF PORTF
PORTF                                    equ 0F85h
// bitfield definitions
PORTF_RF2_POSN                           equ 0002h
PORTF_RF2_POSITION                       equ 0002h
PORTF_RF2_SIZE                           equ 0001h
PORTF_RF2_LENGTH                         equ 0001h
PORTF_RF2_MASK                           equ 0004h
PORTF_RF3_POSN                           equ 0003h
PORTF_RF3_POSITION                       equ 0003h
PORTF_RF3_SIZE                           equ 0001h
PORTF_RF3_LENGTH                         equ 0001h
PORTF_RF3_MASK                           equ 0008h
PORTF_RF4_POSN                           equ 0004h
PORTF_RF4_POSITION                       equ 0004h
PORTF_RF4_SIZE                           equ 0001h
PORTF_RF4_LENGTH                         equ 0001h
PORTF_RF4_MASK                           equ 0010h
PORTF_RF5_POSN                           equ 0005h
PORTF_RF5_POSITION                       equ 0005h
PORTF_RF5_SIZE                           equ 0001h
PORTF_RF5_LENGTH                         equ 0001h
PORTF_RF5_MASK                           equ 0020h
PORTF_RF6_POSN                           equ 0006h
PORTF_RF6_POSITION                       equ 0006h
PORTF_RF6_SIZE                           equ 0001h
PORTF_RF6_LENGTH                         equ 0001h
PORTF_RF6_MASK                           equ 0040h
PORTF_RF7_POSN                           equ 0007h
PORTF_RF7_POSITION                       equ 0007h
PORTF_RF7_SIZE                           equ 0001h
PORTF_RF7_LENGTH                         equ 0001h
PORTF_RF7_MASK                           equ 0080h
PORTF_C1OUTF_POSN                        equ 0002h
PORTF_C1OUTF_POSITION                    equ 0002h
PORTF_C1OUTF_SIZE                        equ 0001h
PORTF_C1OUTF_LENGTH                      equ 0001h
PORTF_C1OUTF_MASK                        equ 0004h

// Register: PORTG
#define PORTG PORTG
PORTG                                    equ 0F86h
// bitfield definitions
PORTG_RG0_POSN                           equ 0000h
PORTG_RG0_POSITION                       equ 0000h
PORTG_RG0_SIZE                           equ 0001h
PORTG_RG0_LENGTH                         equ 0001h
PORTG_RG0_MASK                           equ 0001h
PORTG_RG1_POSN                           equ 0001h
PORTG_RG1_POSITION                       equ 0001h
PORTG_RG1_SIZE                           equ 0001h
PORTG_RG1_LENGTH                         equ 0001h
PORTG_RG1_MASK                           equ 0002h
PORTG_RG2_POSN                           equ 0002h
PORTG_RG2_POSITION                       equ 0002h
PORTG_RG2_SIZE                           equ 0001h
PORTG_RG2_LENGTH                         equ 0001h
PORTG_RG2_MASK                           equ 0004h
PORTG_RG3_POSN                           equ 0003h
PORTG_RG3_POSITION                       equ 0003h
PORTG_RG3_SIZE                           equ 0001h
PORTG_RG3_LENGTH                         equ 0001h
PORTG_RG3_MASK                           equ 0008h
PORTG_RG4_POSN                           equ 0004h
PORTG_RG4_POSITION                       equ 0004h
PORTG_RG4_SIZE                           equ 0001h
PORTG_RG4_LENGTH                         equ 0001h
PORTG_RG4_MASK                           equ 0010h
PORTG_C3OUTG_POSN                        equ 0001h
PORTG_C3OUTG_POSITION                    equ 0001h
PORTG_C3OUTG_SIZE                        equ 0001h
PORTG_C3OUTG_LENGTH                      equ 0001h
PORTG_C3OUTG_MASK                        equ 0002h

// Register: LATA
#define LATA LATA
LATA                                     equ 0F89h
// bitfield definitions
LATA_LATA0_POSN                          equ 0000h
LATA_LATA0_POSITION                      equ 0000h
LATA_LATA0_SIZE                          equ 0001h
LATA_LATA0_LENGTH                        equ 0001h
LATA_LATA0_MASK                          equ 0001h
LATA_LATA1_POSN                          equ 0001h
LATA_LATA1_POSITION                      equ 0001h
LATA_LATA1_SIZE                          equ 0001h
LATA_LATA1_LENGTH                        equ 0001h
LATA_LATA1_MASK                          equ 0002h
LATA_LATA2_POSN                          equ 0002h
LATA_LATA2_POSITION                      equ 0002h
LATA_LATA2_SIZE                          equ 0001h
LATA_LATA2_LENGTH                        equ 0001h
LATA_LATA2_MASK                          equ 0004h
LATA_LATA3_POSN                          equ 0003h
LATA_LATA3_POSITION                      equ 0003h
LATA_LATA3_SIZE                          equ 0001h
LATA_LATA3_LENGTH                        equ 0001h
LATA_LATA3_MASK                          equ 0008h
LATA_LATA4_POSN                          equ 0004h
LATA_LATA4_POSITION                      equ 0004h
LATA_LATA4_SIZE                          equ 0001h
LATA_LATA4_LENGTH                        equ 0001h
LATA_LATA4_MASK                          equ 0010h
LATA_LATA5_POSN                          equ 0005h
LATA_LATA5_POSITION                      equ 0005h
LATA_LATA5_SIZE                          equ 0001h
LATA_LATA5_LENGTH                        equ 0001h
LATA_LATA5_MASK                          equ 0020h
LATA_LATA6_POSN                          equ 0006h
LATA_LATA6_POSITION                      equ 0006h
LATA_LATA6_SIZE                          equ 0001h
LATA_LATA6_LENGTH                        equ 0001h
LATA_LATA6_MASK                          equ 0040h
LATA_LATA7_POSN                          equ 0007h
LATA_LATA7_POSITION                      equ 0007h
LATA_LATA7_SIZE                          equ 0001h
LATA_LATA7_LENGTH                        equ 0001h
LATA_LATA7_MASK                          equ 0080h
LATA_LA0_POSN                            equ 0000h
LATA_LA0_POSITION                        equ 0000h
LATA_LA0_SIZE                            equ 0001h
LATA_LA0_LENGTH                          equ 0001h
LATA_LA0_MASK                            equ 0001h
LATA_LA1_POSN                            equ 0001h
LATA_LA1_POSITION                        equ 0001h
LATA_LA1_SIZE                            equ 0001h
LATA_LA1_LENGTH                          equ 0001h
LATA_LA1_MASK                            equ 0002h
LATA_LA2_POSN                            equ 0002h
LATA_LA2_POSITION                        equ 0002h
LATA_LA2_SIZE                            equ 0001h
LATA_LA2_LENGTH                          equ 0001h
LATA_LA2_MASK                            equ 0004h
LATA_LA3_POSN                            equ 0003h
LATA_LA3_POSITION                        equ 0003h
LATA_LA3_SIZE                            equ 0001h
LATA_LA3_LENGTH                          equ 0001h
LATA_LA3_MASK                            equ 0008h
LATA_LA4_POSN                            equ 0004h
LATA_LA4_POSITION                        equ 0004h
LATA_LA4_SIZE                            equ 0001h
LATA_LA4_LENGTH                          equ 0001h
LATA_LA4_MASK                            equ 0010h
LATA_LA5_POSN                            equ 0005h
LATA_LA5_POSITION                        equ 0005h
LATA_LA5_SIZE                            equ 0001h
LATA_LA5_LENGTH                          equ 0001h
LATA_LA5_MASK                            equ 0020h
LATA_LA6_POSN                            equ 0006h
LATA_LA6_POSITION                        equ 0006h
LATA_LA6_SIZE                            equ 0001h
LATA_LA6_LENGTH                          equ 0001h
LATA_LA6_MASK                            equ 0040h
LATA_LA7_POSN                            equ 0007h
LATA_LA7_POSITION                        equ 0007h
LATA_LA7_SIZE                            equ 0001h
LATA_LA7_LENGTH                          equ 0001h
LATA_LA7_MASK                            equ 0080h

// Register: LATB
#define LATB LATB
LATB                                     equ 0F8Ah
// bitfield definitions
LATB_LATB0_POSN                          equ 0000h
LATB_LATB0_POSITION                      equ 0000h
LATB_LATB0_SIZE                          equ 0001h
LATB_LATB0_LENGTH                        equ 0001h
LATB_LATB0_MASK                          equ 0001h
LATB_LATB1_POSN                          equ 0001h
LATB_LATB1_POSITION                      equ 0001h
LATB_LATB1_SIZE                          equ 0001h
LATB_LATB1_LENGTH                        equ 0001h
LATB_LATB1_MASK                          equ 0002h
LATB_LATB2_POSN                          equ 0002h
LATB_LATB2_POSITION                      equ 0002h
LATB_LATB2_SIZE                          equ 0001h
LATB_LATB2_LENGTH                        equ 0001h
LATB_LATB2_MASK                          equ 0004h
LATB_LATB3_POSN                          equ 0003h
LATB_LATB3_POSITION                      equ 0003h
LATB_LATB3_SIZE                          equ 0001h
LATB_LATB3_LENGTH                        equ 0001h
LATB_LATB3_MASK                          equ 0008h
LATB_LATB4_POSN                          equ 0004h
LATB_LATB4_POSITION                      equ 0004h
LATB_LATB4_SIZE                          equ 0001h
LATB_LATB4_LENGTH                        equ 0001h
LATB_LATB4_MASK                          equ 0010h
LATB_LATB5_POSN                          equ 0005h
LATB_LATB5_POSITION                      equ 0005h
LATB_LATB5_SIZE                          equ 0001h
LATB_LATB5_LENGTH                        equ 0001h
LATB_LATB5_MASK                          equ 0020h
LATB_LATB6_POSN                          equ 0006h
LATB_LATB6_POSITION                      equ 0006h
LATB_LATB6_SIZE                          equ 0001h
LATB_LATB6_LENGTH                        equ 0001h
LATB_LATB6_MASK                          equ 0040h
LATB_LATB7_POSN                          equ 0007h
LATB_LATB7_POSITION                      equ 0007h
LATB_LATB7_SIZE                          equ 0001h
LATB_LATB7_LENGTH                        equ 0001h
LATB_LATB7_MASK                          equ 0080h
LATB_LB0_POSN                            equ 0000h
LATB_LB0_POSITION                        equ 0000h
LATB_LB0_SIZE                            equ 0001h
LATB_LB0_LENGTH                          equ 0001h
LATB_LB0_MASK                            equ 0001h
LATB_LB1_POSN                            equ 0001h
LATB_LB1_POSITION                        equ 0001h
LATB_LB1_SIZE                            equ 0001h
LATB_LB1_LENGTH                          equ 0001h
LATB_LB1_MASK                            equ 0002h
LATB_LB2_POSN                            equ 0002h
LATB_LB2_POSITION                        equ 0002h
LATB_LB2_SIZE                            equ 0001h
LATB_LB2_LENGTH                          equ 0001h
LATB_LB2_MASK                            equ 0004h
LATB_LB3_POSN                            equ 0003h
LATB_LB3_POSITION                        equ 0003h
LATB_LB3_SIZE                            equ 0001h
LATB_LB3_LENGTH                          equ 0001h
LATB_LB3_MASK                            equ 0008h
LATB_LB4_POSN                            equ 0004h
LATB_LB4_POSITION                        equ 0004h
LATB_LB4_SIZE                            equ 0001h
LATB_LB4_LENGTH                          equ 0001h
LATB_LB4_MASK                            equ 0010h
LATB_LB5_POSN                            equ 0005h
LATB_LB5_POSITION                        equ 0005h
LATB_LB5_SIZE                            equ 0001h
LATB_LB5_LENGTH                          equ 0001h
LATB_LB5_MASK                            equ 0020h
LATB_LB6_POSN                            equ 0006h
LATB_LB6_POSITION                        equ 0006h
LATB_LB6_SIZE                            equ 0001h
LATB_LB6_LENGTH                          equ 0001h
LATB_LB6_MASK                            equ 0040h
LATB_LB7_POSN                            equ 0007h
LATB_LB7_POSITION                        equ 0007h
LATB_LB7_SIZE                            equ 0001h
LATB_LB7_LENGTH                          equ 0001h
LATB_LB7_MASK                            equ 0080h

// Register: LATC
#define LATC LATC
LATC                                     equ 0F8Bh
// bitfield definitions
LATC_LATC0_POSN                          equ 0000h
LATC_LATC0_POSITION                      equ 0000h
LATC_LATC0_SIZE                          equ 0001h
LATC_LATC0_LENGTH                        equ 0001h
LATC_LATC0_MASK                          equ 0001h
LATC_LATC1_POSN                          equ 0001h
LATC_LATC1_POSITION                      equ 0001h
LATC_LATC1_SIZE                          equ 0001h
LATC_LATC1_LENGTH                        equ 0001h
LATC_LATC1_MASK                          equ 0002h
LATC_LATC2_POSN                          equ 0002h
LATC_LATC2_POSITION                      equ 0002h
LATC_LATC2_SIZE                          equ 0001h
LATC_LATC2_LENGTH                        equ 0001h
LATC_LATC2_MASK                          equ 0004h
LATC_LATC3_POSN                          equ 0003h
LATC_LATC3_POSITION                      equ 0003h
LATC_LATC3_SIZE                          equ 0001h
LATC_LATC3_LENGTH                        equ 0001h
LATC_LATC3_MASK                          equ 0008h
LATC_LATC4_POSN                          equ 0004h
LATC_LATC4_POSITION                      equ 0004h
LATC_LATC4_SIZE                          equ 0001h
LATC_LATC4_LENGTH                        equ 0001h
LATC_LATC4_MASK                          equ 0010h
LATC_LATC5_POSN                          equ 0005h
LATC_LATC5_POSITION                      equ 0005h
LATC_LATC5_SIZE                          equ 0001h
LATC_LATC5_LENGTH                        equ 0001h
LATC_LATC5_MASK                          equ 0020h
LATC_LATC6_POSN                          equ 0006h
LATC_LATC6_POSITION                      equ 0006h
LATC_LATC6_SIZE                          equ 0001h
LATC_LATC6_LENGTH                        equ 0001h
LATC_LATC6_MASK                          equ 0040h
LATC_LATC7_POSN                          equ 0007h
LATC_LATC7_POSITION                      equ 0007h
LATC_LATC7_SIZE                          equ 0001h
LATC_LATC7_LENGTH                        equ 0001h
LATC_LATC7_MASK                          equ 0080h
LATC_LC0_POSN                            equ 0000h
LATC_LC0_POSITION                        equ 0000h
LATC_LC0_SIZE                            equ 0001h
LATC_LC0_LENGTH                          equ 0001h
LATC_LC0_MASK                            equ 0001h
LATC_LC1_POSN                            equ 0001h
LATC_LC1_POSITION                        equ 0001h
LATC_LC1_SIZE                            equ 0001h
LATC_LC1_LENGTH                          equ 0001h
LATC_LC1_MASK                            equ 0002h
LATC_LC2_POSN                            equ 0002h
LATC_LC2_POSITION                        equ 0002h
LATC_LC2_SIZE                            equ 0001h
LATC_LC2_LENGTH                          equ 0001h
LATC_LC2_MASK                            equ 0004h
LATC_LC3_POSN                            equ 0003h
LATC_LC3_POSITION                        equ 0003h
LATC_LC3_SIZE                            equ 0001h
LATC_LC3_LENGTH                          equ 0001h
LATC_LC3_MASK                            equ 0008h
LATC_LC4_POSN                            equ 0004h
LATC_LC4_POSITION                        equ 0004h
LATC_LC4_SIZE                            equ 0001h
LATC_LC4_LENGTH                          equ 0001h
LATC_LC4_MASK                            equ 0010h
LATC_LC5_POSN                            equ 0005h
LATC_LC5_POSITION                        equ 0005h
LATC_LC5_SIZE                            equ 0001h
LATC_LC5_LENGTH                          equ 0001h
LATC_LC5_MASK                            equ 0020h
LATC_LC6_POSN                            equ 0006h
LATC_LC6_POSITION                        equ 0006h
LATC_LC6_SIZE                            equ 0001h
LATC_LC6_LENGTH                          equ 0001h
LATC_LC6_MASK                            equ 0040h
LATC_LC7_POSN                            equ 0007h
LATC_LC7_POSITION                        equ 0007h
LATC_LC7_SIZE                            equ 0001h
LATC_LC7_LENGTH                          equ 0001h
LATC_LC7_MASK                            equ 0080h

// Register: LATD
#define LATD LATD
LATD                                     equ 0F8Ch
// bitfield definitions
LATD_LATD0_POSN                          equ 0000h
LATD_LATD0_POSITION                      equ 0000h
LATD_LATD0_SIZE                          equ 0001h
LATD_LATD0_LENGTH                        equ 0001h
LATD_LATD0_MASK                          equ 0001h
LATD_LATD1_POSN                          equ 0001h
LATD_LATD1_POSITION                      equ 0001h
LATD_LATD1_SIZE                          equ 0001h
LATD_LATD1_LENGTH                        equ 0001h
LATD_LATD1_MASK                          equ 0002h
LATD_LATD2_POSN                          equ 0002h
LATD_LATD2_POSITION                      equ 0002h
LATD_LATD2_SIZE                          equ 0001h
LATD_LATD2_LENGTH                        equ 0001h
LATD_LATD2_MASK                          equ 0004h
LATD_LATD3_POSN                          equ 0003h
LATD_LATD3_POSITION                      equ 0003h
LATD_LATD3_SIZE                          equ 0001h
LATD_LATD3_LENGTH                        equ 0001h
LATD_LATD3_MASK                          equ 0008h
LATD_LATD4_POSN                          equ 0004h
LATD_LATD4_POSITION                      equ 0004h
LATD_LATD4_SIZE                          equ 0001h
LATD_LATD4_LENGTH                        equ 0001h
LATD_LATD4_MASK                          equ 0010h
LATD_LATD5_POSN                          equ 0005h
LATD_LATD5_POSITION                      equ 0005h
LATD_LATD5_SIZE                          equ 0001h
LATD_LATD5_LENGTH                        equ 0001h
LATD_LATD5_MASK                          equ 0020h
LATD_LATD6_POSN                          equ 0006h
LATD_LATD6_POSITION                      equ 0006h
LATD_LATD6_SIZE                          equ 0001h
LATD_LATD6_LENGTH                        equ 0001h
LATD_LATD6_MASK                          equ 0040h
LATD_LATD7_POSN                          equ 0007h
LATD_LATD7_POSITION                      equ 0007h
LATD_LATD7_SIZE                          equ 0001h
LATD_LATD7_LENGTH                        equ 0001h
LATD_LATD7_MASK                          equ 0080h
LATD_LD0_POSN                            equ 0000h
LATD_LD0_POSITION                        equ 0000h
LATD_LD0_SIZE                            equ 0001h
LATD_LD0_LENGTH                          equ 0001h
LATD_LD0_MASK                            equ 0001h
LATD_LD1_POSN                            equ 0001h
LATD_LD1_POSITION                        equ 0001h
LATD_LD1_SIZE                            equ 0001h
LATD_LD1_LENGTH                          equ 0001h
LATD_LD1_MASK                            equ 0002h
LATD_LD2_POSN                            equ 0002h
LATD_LD2_POSITION                        equ 0002h
LATD_LD2_SIZE                            equ 0001h
LATD_LD2_LENGTH                          equ 0001h
LATD_LD2_MASK                            equ 0004h
LATD_LD3_POSN                            equ 0003h
LATD_LD3_POSITION                        equ 0003h
LATD_LD3_SIZE                            equ 0001h
LATD_LD3_LENGTH                          equ 0001h
LATD_LD3_MASK                            equ 0008h
LATD_LD4_POSN                            equ 0004h
LATD_LD4_POSITION                        equ 0004h
LATD_LD4_SIZE                            equ 0001h
LATD_LD4_LENGTH                          equ 0001h
LATD_LD4_MASK                            equ 0010h
LATD_LD5_POSN                            equ 0005h
LATD_LD5_POSITION                        equ 0005h
LATD_LD5_SIZE                            equ 0001h
LATD_LD5_LENGTH                          equ 0001h
LATD_LD5_MASK                            equ 0020h
LATD_LD6_POSN                            equ 0006h
LATD_LD6_POSITION                        equ 0006h
LATD_LD6_SIZE                            equ 0001h
LATD_LD6_LENGTH                          equ 0001h
LATD_LD6_MASK                            equ 0040h
LATD_LD7_POSN                            equ 0007h
LATD_LD7_POSITION                        equ 0007h
LATD_LD7_SIZE                            equ 0001h
LATD_LD7_LENGTH                          equ 0001h
LATD_LD7_MASK                            equ 0080h

// Register: LATE
#define LATE LATE
LATE                                     equ 0F8Dh
// bitfield definitions
LATE_LATE0_POSN                          equ 0000h
LATE_LATE0_POSITION                      equ 0000h
LATE_LATE0_SIZE                          equ 0001h
LATE_LATE0_LENGTH                        equ 0001h
LATE_LATE0_MASK                          equ 0001h
LATE_LATE1_POSN                          equ 0001h
LATE_LATE1_POSITION                      equ 0001h
LATE_LATE1_SIZE                          equ 0001h
LATE_LATE1_LENGTH                        equ 0001h
LATE_LATE1_MASK                          equ 0002h
LATE_LATE2_POSN                          equ 0002h
LATE_LATE2_POSITION                      equ 0002h
LATE_LATE2_SIZE                          equ 0001h
LATE_LATE2_LENGTH                        equ 0001h
LATE_LATE2_MASK                          equ 0004h
LATE_LATE3_POSN                          equ 0003h
LATE_LATE3_POSITION                      equ 0003h
LATE_LATE3_SIZE                          equ 0001h
LATE_LATE3_LENGTH                        equ 0001h
LATE_LATE3_MASK                          equ 0008h
LATE_LATE4_POSN                          equ 0004h
LATE_LATE4_POSITION                      equ 0004h
LATE_LATE4_SIZE                          equ 0001h
LATE_LATE4_LENGTH                        equ 0001h
LATE_LATE4_MASK                          equ 0010h
LATE_LATE5_POSN                          equ 0005h
LATE_LATE5_POSITION                      equ 0005h
LATE_LATE5_SIZE                          equ 0001h
LATE_LATE5_LENGTH                        equ 0001h
LATE_LATE5_MASK                          equ 0020h
LATE_LATE6_POSN                          equ 0006h
LATE_LATE6_POSITION                      equ 0006h
LATE_LATE6_SIZE                          equ 0001h
LATE_LATE6_LENGTH                        equ 0001h
LATE_LATE6_MASK                          equ 0040h
LATE_LATE7_POSN                          equ 0007h
LATE_LATE7_POSITION                      equ 0007h
LATE_LATE7_SIZE                          equ 0001h
LATE_LATE7_LENGTH                        equ 0001h
LATE_LATE7_MASK                          equ 0080h
LATE_LE0_POSN                            equ 0000h
LATE_LE0_POSITION                        equ 0000h
LATE_LE0_SIZE                            equ 0001h
LATE_LE0_LENGTH                          equ 0001h
LATE_LE0_MASK                            equ 0001h
LATE_LE1_POSN                            equ 0001h
LATE_LE1_POSITION                        equ 0001h
LATE_LE1_SIZE                            equ 0001h
LATE_LE1_LENGTH                          equ 0001h
LATE_LE1_MASK                            equ 0002h
LATE_LE2_POSN                            equ 0002h
LATE_LE2_POSITION                        equ 0002h
LATE_LE2_SIZE                            equ 0001h
LATE_LE2_LENGTH                          equ 0001h
LATE_LE2_MASK                            equ 0004h
LATE_LE3_POSN                            equ 0003h
LATE_LE3_POSITION                        equ 0003h
LATE_LE3_SIZE                            equ 0001h
LATE_LE3_LENGTH                          equ 0001h
LATE_LE3_MASK                            equ 0008h
LATE_LE4_POSN                            equ 0004h
LATE_LE4_POSITION                        equ 0004h
LATE_LE4_SIZE                            equ 0001h
LATE_LE4_LENGTH                          equ 0001h
LATE_LE4_MASK                            equ 0010h
LATE_LE5_POSN                            equ 0005h
LATE_LE5_POSITION                        equ 0005h
LATE_LE5_SIZE                            equ 0001h
LATE_LE5_LENGTH                          equ 0001h
LATE_LE5_MASK                            equ 0020h
LATE_LE6_POSN                            equ 0006h
LATE_LE6_POSITION                        equ 0006h
LATE_LE6_SIZE                            equ 0001h
LATE_LE6_LENGTH                          equ 0001h
LATE_LE6_MASK                            equ 0040h
LATE_LE7_POSN                            equ 0007h
LATE_LE7_POSITION                        equ 0007h
LATE_LE7_SIZE                            equ 0001h
LATE_LE7_LENGTH                          equ 0001h
LATE_LE7_MASK                            equ 0080h

// Register: LATF
#define LATF LATF
LATF                                     equ 0F8Eh
// bitfield definitions
LATF_LATF2_POSN                          equ 0002h
LATF_LATF2_POSITION                      equ 0002h
LATF_LATF2_SIZE                          equ 0001h
LATF_LATF2_LENGTH                        equ 0001h
LATF_LATF2_MASK                          equ 0004h
LATF_LATF3_POSN                          equ 0003h
LATF_LATF3_POSITION                      equ 0003h
LATF_LATF3_SIZE                          equ 0001h
LATF_LATF3_LENGTH                        equ 0001h
LATF_LATF3_MASK                          equ 0008h
LATF_LATF4_POSN                          equ 0004h
LATF_LATF4_POSITION                      equ 0004h
LATF_LATF4_SIZE                          equ 0001h
LATF_LATF4_LENGTH                        equ 0001h
LATF_LATF4_MASK                          equ 0010h
LATF_LATF5_POSN                          equ 0005h
LATF_LATF5_POSITION                      equ 0005h
LATF_LATF5_SIZE                          equ 0001h
LATF_LATF5_LENGTH                        equ 0001h
LATF_LATF5_MASK                          equ 0020h
LATF_LATF6_POSN                          equ 0006h
LATF_LATF6_POSITION                      equ 0006h
LATF_LATF6_SIZE                          equ 0001h
LATF_LATF6_LENGTH                        equ 0001h
LATF_LATF6_MASK                          equ 0040h
LATF_LATF7_POSN                          equ 0007h
LATF_LATF7_POSITION                      equ 0007h
LATF_LATF7_SIZE                          equ 0001h
LATF_LATF7_LENGTH                        equ 0001h
LATF_LATF7_MASK                          equ 0080h
LATF_LF2_POSN                            equ 0002h
LATF_LF2_POSITION                        equ 0002h
LATF_LF2_SIZE                            equ 0001h
LATF_LF2_LENGTH                          equ 0001h
LATF_LF2_MASK                            equ 0004h
LATF_LF3_POSN                            equ 0003h
LATF_LF3_POSITION                        equ 0003h
LATF_LF3_SIZE                            equ 0001h
LATF_LF3_LENGTH                          equ 0001h
LATF_LF3_MASK                            equ 0008h
LATF_LF4_POSN                            equ 0004h
LATF_LF4_POSITION                        equ 0004h
LATF_LF4_SIZE                            equ 0001h
LATF_LF4_LENGTH                          equ 0001h
LATF_LF4_MASK                            equ 0010h
LATF_LF5_POSN                            equ 0005h
LATF_LF5_POSITION                        equ 0005h
LATF_LF5_SIZE                            equ 0001h
LATF_LF5_LENGTH                          equ 0001h
LATF_LF5_MASK                            equ 0020h
LATF_LF6_POSN                            equ 0006h
LATF_LF6_POSITION                        equ 0006h
LATF_LF6_SIZE                            equ 0001h
LATF_LF6_LENGTH                          equ 0001h
LATF_LF6_MASK                            equ 0040h
LATF_LF7_POSN                            equ 0007h
LATF_LF7_POSITION                        equ 0007h
LATF_LF7_SIZE                            equ 0001h
LATF_LF7_LENGTH                          equ 0001h
LATF_LF7_MASK                            equ 0080h

// Register: LATG
#define LATG LATG
LATG                                     equ 0F8Fh
// bitfield definitions
LATG_LATG0_POSN                          equ 0000h
LATG_LATG0_POSITION                      equ 0000h
LATG_LATG0_SIZE                          equ 0001h
LATG_LATG0_LENGTH                        equ 0001h
LATG_LATG0_MASK                          equ 0001h
LATG_LATG1_POSN                          equ 0001h
LATG_LATG1_POSITION                      equ 0001h
LATG_LATG1_SIZE                          equ 0001h
LATG_LATG1_LENGTH                        equ 0001h
LATG_LATG1_MASK                          equ 0002h
LATG_LATG2_POSN                          equ 0002h
LATG_LATG2_POSITION                      equ 0002h
LATG_LATG2_SIZE                          equ 0001h
LATG_LATG2_LENGTH                        equ 0001h
LATG_LATG2_MASK                          equ 0004h
LATG_LATG3_POSN                          equ 0003h
LATG_LATG3_POSITION                      equ 0003h
LATG_LATG3_SIZE                          equ 0001h
LATG_LATG3_LENGTH                        equ 0001h
LATG_LATG3_MASK                          equ 0008h
LATG_LATG4_POSN                          equ 0004h
LATG_LATG4_POSITION                      equ 0004h
LATG_LATG4_SIZE                          equ 0001h
LATG_LATG4_LENGTH                        equ 0001h
LATG_LATG4_MASK                          equ 0010h
LATG_LG0_POSN                            equ 0000h
LATG_LG0_POSITION                        equ 0000h
LATG_LG0_SIZE                            equ 0001h
LATG_LG0_LENGTH                          equ 0001h
LATG_LG0_MASK                            equ 0001h
LATG_LG1_POSN                            equ 0001h
LATG_LG1_POSITION                        equ 0001h
LATG_LG1_SIZE                            equ 0001h
LATG_LG1_LENGTH                          equ 0001h
LATG_LG1_MASK                            equ 0002h
LATG_LG2_POSN                            equ 0002h
LATG_LG2_POSITION                        equ 0002h
LATG_LG2_SIZE                            equ 0001h
LATG_LG2_LENGTH                          equ 0001h
LATG_LG2_MASK                            equ 0004h
LATG_LG3_POSN                            equ 0003h
LATG_LG3_POSITION                        equ 0003h
LATG_LG3_SIZE                            equ 0001h
LATG_LG3_LENGTH                          equ 0001h
LATG_LG3_MASK                            equ 0008h
LATG_LG4_POSN                            equ 0004h
LATG_LG4_POSITION                        equ 0004h
LATG_LG4_SIZE                            equ 0001h
LATG_LG4_LENGTH                          equ 0001h
LATG_LG4_MASK                            equ 0010h

// Register: TRISA
#define TRISA TRISA
TRISA                                    equ 0F92h
// bitfield definitions
TRISA_TRISA0_POSN                        equ 0000h
TRISA_TRISA0_POSITION                    equ 0000h
TRISA_TRISA0_SIZE                        equ 0001h
TRISA_TRISA0_LENGTH                      equ 0001h
TRISA_TRISA0_MASK                        equ 0001h
TRISA_TRISA1_POSN                        equ 0001h
TRISA_TRISA1_POSITION                    equ 0001h
TRISA_TRISA1_SIZE                        equ 0001h
TRISA_TRISA1_LENGTH                      equ 0001h
TRISA_TRISA1_MASK                        equ 0002h
TRISA_TRISA2_POSN                        equ 0002h
TRISA_TRISA2_POSITION                    equ 0002h
TRISA_TRISA2_SIZE                        equ 0001h
TRISA_TRISA2_LENGTH                      equ 0001h
TRISA_TRISA2_MASK                        equ 0004h
TRISA_TRISA3_POSN                        equ 0003h
TRISA_TRISA3_POSITION                    equ 0003h
TRISA_TRISA3_SIZE                        equ 0001h
TRISA_TRISA3_LENGTH                      equ 0001h
TRISA_TRISA3_MASK                        equ 0008h
TRISA_TRISA4_POSN                        equ 0004h
TRISA_TRISA4_POSITION                    equ 0004h
TRISA_TRISA4_SIZE                        equ 0001h
TRISA_TRISA4_LENGTH                      equ 0001h
TRISA_TRISA4_MASK                        equ 0010h
TRISA_TRISA5_POSN                        equ 0005h
TRISA_TRISA5_POSITION                    equ 0005h
TRISA_TRISA5_SIZE                        equ 0001h
TRISA_TRISA5_LENGTH                      equ 0001h
TRISA_TRISA5_MASK                        equ 0020h
TRISA_TRISA6_POSN                        equ 0006h
TRISA_TRISA6_POSITION                    equ 0006h
TRISA_TRISA6_SIZE                        equ 0001h
TRISA_TRISA6_LENGTH                      equ 0001h
TRISA_TRISA6_MASK                        equ 0040h
TRISA_TRISA7_POSN                        equ 0007h
TRISA_TRISA7_POSITION                    equ 0007h
TRISA_TRISA7_SIZE                        equ 0001h
TRISA_TRISA7_LENGTH                      equ 0001h
TRISA_TRISA7_MASK                        equ 0080h

// Register: TRISB
#define TRISB TRISB
TRISB                                    equ 0F93h
// bitfield definitions
TRISB_TRISB0_POSN                        equ 0000h
TRISB_TRISB0_POSITION                    equ 0000h
TRISB_TRISB0_SIZE                        equ 0001h
TRISB_TRISB0_LENGTH                      equ 0001h
TRISB_TRISB0_MASK                        equ 0001h
TRISB_TRISB1_POSN                        equ 0001h
TRISB_TRISB1_POSITION                    equ 0001h
TRISB_TRISB1_SIZE                        equ 0001h
TRISB_TRISB1_LENGTH                      equ 0001h
TRISB_TRISB1_MASK                        equ 0002h
TRISB_TRISB2_POSN                        equ 0002h
TRISB_TRISB2_POSITION                    equ 0002h
TRISB_TRISB2_SIZE                        equ 0001h
TRISB_TRISB2_LENGTH                      equ 0001h
TRISB_TRISB2_MASK                        equ 0004h
TRISB_TRISB3_POSN                        equ 0003h
TRISB_TRISB3_POSITION                    equ 0003h
TRISB_TRISB3_SIZE                        equ 0001h
TRISB_TRISB3_LENGTH                      equ 0001h
TRISB_TRISB3_MASK                        equ 0008h
TRISB_TRISB4_POSN                        equ 0004h
TRISB_TRISB4_POSITION                    equ 0004h
TRISB_TRISB4_SIZE                        equ 0001h
TRISB_TRISB4_LENGTH                      equ 0001h
TRISB_TRISB4_MASK                        equ 0010h
TRISB_TRISB5_POSN                        equ 0005h
TRISB_TRISB5_POSITION                    equ 0005h
TRISB_TRISB5_SIZE                        equ 0001h
TRISB_TRISB5_LENGTH                      equ 0001h
TRISB_TRISB5_MASK                        equ 0020h
TRISB_TRISB6_POSN                        equ 0006h
TRISB_TRISB6_POSITION                    equ 0006h
TRISB_TRISB6_SIZE                        equ 0001h
TRISB_TRISB6_LENGTH                      equ 0001h
TRISB_TRISB6_MASK                        equ 0040h
TRISB_TRISB7_POSN                        equ 0007h
TRISB_TRISB7_POSITION                    equ 0007h
TRISB_TRISB7_SIZE                        equ 0001h
TRISB_TRISB7_LENGTH                      equ 0001h
TRISB_TRISB7_MASK                        equ 0080h

// Register: TRISC
#define TRISC TRISC
TRISC                                    equ 0F94h
// bitfield definitions
TRISC_TRISC0_POSN                        equ 0000h
TRISC_TRISC0_POSITION                    equ 0000h
TRISC_TRISC0_SIZE                        equ 0001h
TRISC_TRISC0_LENGTH                      equ 0001h
TRISC_TRISC0_MASK                        equ 0001h
TRISC_TRISC1_POSN                        equ 0001h
TRISC_TRISC1_POSITION                    equ 0001h
TRISC_TRISC1_SIZE                        equ 0001h
TRISC_TRISC1_LENGTH                      equ 0001h
TRISC_TRISC1_MASK                        equ 0002h
TRISC_TRISC2_POSN                        equ 0002h
TRISC_TRISC2_POSITION                    equ 0002h
TRISC_TRISC2_SIZE                        equ 0001h
TRISC_TRISC2_LENGTH                      equ 0001h
TRISC_TRISC2_MASK                        equ 0004h
TRISC_TRISC3_POSN                        equ 0003h
TRISC_TRISC3_POSITION                    equ 0003h
TRISC_TRISC3_SIZE                        equ 0001h
TRISC_TRISC3_LENGTH                      equ 0001h
TRISC_TRISC3_MASK                        equ 0008h
TRISC_TRISC4_POSN                        equ 0004h
TRISC_TRISC4_POSITION                    equ 0004h
TRISC_TRISC4_SIZE                        equ 0001h
TRISC_TRISC4_LENGTH                      equ 0001h
TRISC_TRISC4_MASK                        equ 0010h
TRISC_TRISC5_POSN                        equ 0005h
TRISC_TRISC5_POSITION                    equ 0005h
TRISC_TRISC5_SIZE                        equ 0001h
TRISC_TRISC5_LENGTH                      equ 0001h
TRISC_TRISC5_MASK                        equ 0020h
TRISC_TRISC6_POSN                        equ 0006h
TRISC_TRISC6_POSITION                    equ 0006h
TRISC_TRISC6_SIZE                        equ 0001h
TRISC_TRISC6_LENGTH                      equ 0001h
TRISC_TRISC6_MASK                        equ 0040h
TRISC_TRISC7_POSN                        equ 0007h
TRISC_TRISC7_POSITION                    equ 0007h
TRISC_TRISC7_SIZE                        equ 0001h
TRISC_TRISC7_LENGTH                      equ 0001h
TRISC_TRISC7_MASK                        equ 0080h

// Register: TRISD
#define TRISD TRISD
TRISD                                    equ 0F95h
// bitfield definitions
TRISD_TRISD0_POSN                        equ 0000h
TRISD_TRISD0_POSITION                    equ 0000h
TRISD_TRISD0_SIZE                        equ 0001h
TRISD_TRISD0_LENGTH                      equ 0001h
TRISD_TRISD0_MASK                        equ 0001h
TRISD_TRISD1_POSN                        equ 0001h
TRISD_TRISD1_POSITION                    equ 0001h
TRISD_TRISD1_SIZE                        equ 0001h
TRISD_TRISD1_LENGTH                      equ 0001h
TRISD_TRISD1_MASK                        equ 0002h
TRISD_TRISD2_POSN                        equ 0002h
TRISD_TRISD2_POSITION                    equ 0002h
TRISD_TRISD2_SIZE                        equ 0001h
TRISD_TRISD2_LENGTH                      equ 0001h
TRISD_TRISD2_MASK                        equ 0004h
TRISD_TRISD3_POSN                        equ 0003h
TRISD_TRISD3_POSITION                    equ 0003h
TRISD_TRISD3_SIZE                        equ 0001h
TRISD_TRISD3_LENGTH                      equ 0001h
TRISD_TRISD3_MASK                        equ 0008h
TRISD_TRISD4_POSN                        equ 0004h
TRISD_TRISD4_POSITION                    equ 0004h
TRISD_TRISD4_SIZE                        equ 0001h
TRISD_TRISD4_LENGTH                      equ 0001h
TRISD_TRISD4_MASK                        equ 0010h
TRISD_TRISD5_POSN                        equ 0005h
TRISD_TRISD5_POSITION                    equ 0005h
TRISD_TRISD5_SIZE                        equ 0001h
TRISD_TRISD5_LENGTH                      equ 0001h
TRISD_TRISD5_MASK                        equ 0020h
TRISD_TRISD6_POSN                        equ 0006h
TRISD_TRISD6_POSITION                    equ 0006h
TRISD_TRISD6_SIZE                        equ 0001h
TRISD_TRISD6_LENGTH                      equ 0001h
TRISD_TRISD6_MASK                        equ 0040h
TRISD_TRISD7_POSN                        equ 0007h
TRISD_TRISD7_POSITION                    equ 0007h
TRISD_TRISD7_SIZE                        equ 0001h
TRISD_TRISD7_LENGTH                      equ 0001h
TRISD_TRISD7_MASK                        equ 0080h

// Register: TRISE
#define TRISE TRISE
TRISE                                    equ 0F96h
// bitfield definitions
TRISE_TRISE0_POSN                        equ 0000h
TRISE_TRISE0_POSITION                    equ 0000h
TRISE_TRISE0_SIZE                        equ 0001h
TRISE_TRISE0_LENGTH                      equ 0001h
TRISE_TRISE0_MASK                        equ 0001h
TRISE_TRISE1_POSN                        equ 0001h
TRISE_TRISE1_POSITION                    equ 0001h
TRISE_TRISE1_SIZE                        equ 0001h
TRISE_TRISE1_LENGTH                      equ 0001h
TRISE_TRISE1_MASK                        equ 0002h
TRISE_TRISE2_POSN                        equ 0002h
TRISE_TRISE2_POSITION                    equ 0002h
TRISE_TRISE2_SIZE                        equ 0001h
TRISE_TRISE2_LENGTH                      equ 0001h
TRISE_TRISE2_MASK                        equ 0004h
TRISE_TRISE3_POSN                        equ 0003h
TRISE_TRISE3_POSITION                    equ 0003h
TRISE_TRISE3_SIZE                        equ 0001h
TRISE_TRISE3_LENGTH                      equ 0001h
TRISE_TRISE3_MASK                        equ 0008h
TRISE_TRISE4_POSN                        equ 0004h
TRISE_TRISE4_POSITION                    equ 0004h
TRISE_TRISE4_SIZE                        equ 0001h
TRISE_TRISE4_LENGTH                      equ 0001h
TRISE_TRISE4_MASK                        equ 0010h
TRISE_TRISE5_POSN                        equ 0005h
TRISE_TRISE5_POSITION                    equ 0005h
TRISE_TRISE5_SIZE                        equ 0001h
TRISE_TRISE5_LENGTH                      equ 0001h
TRISE_TRISE5_MASK                        equ 0020h
TRISE_TRISE6_POSN                        equ 0006h
TRISE_TRISE6_POSITION                    equ 0006h
TRISE_TRISE6_SIZE                        equ 0001h
TRISE_TRISE6_LENGTH                      equ 0001h
TRISE_TRISE6_MASK                        equ 0040h
TRISE_TRISE7_POSN                        equ 0007h
TRISE_TRISE7_POSITION                    equ 0007h
TRISE_TRISE7_SIZE                        equ 0001h
TRISE_TRISE7_LENGTH                      equ 0001h
TRISE_TRISE7_MASK                        equ 0080h

// Register: TRISF
#define TRISF TRISF
TRISF                                    equ 0F97h
// bitfield definitions
TRISF_TRISF2_POSN                        equ 0002h
TRISF_TRISF2_POSITION                    equ 0002h
TRISF_TRISF2_SIZE                        equ 0001h
TRISF_TRISF2_LENGTH                      equ 0001h
TRISF_TRISF2_MASK                        equ 0004h
TRISF_TRISF3_POSN                        equ 0003h
TRISF_TRISF3_POSITION                    equ 0003h
TRISF_TRISF3_SIZE                        equ 0001h
TRISF_TRISF3_LENGTH                      equ 0001h
TRISF_TRISF3_MASK                        equ 0008h
TRISF_TRISF4_POSN                        equ 0004h
TRISF_TRISF4_POSITION                    equ 0004h
TRISF_TRISF4_SIZE                        equ 0001h
TRISF_TRISF4_LENGTH                      equ 0001h
TRISF_TRISF4_MASK                        equ 0010h
TRISF_TRISF5_POSN                        equ 0005h
TRISF_TRISF5_POSITION                    equ 0005h
TRISF_TRISF5_SIZE                        equ 0001h
TRISF_TRISF5_LENGTH                      equ 0001h
TRISF_TRISF5_MASK                        equ 0020h
TRISF_TRISF6_POSN                        equ 0006h
TRISF_TRISF6_POSITION                    equ 0006h
TRISF_TRISF6_SIZE                        equ 0001h
TRISF_TRISF6_LENGTH                      equ 0001h
TRISF_TRISF6_MASK                        equ 0040h
TRISF_TRISF7_POSN                        equ 0007h
TRISF_TRISF7_POSITION                    equ 0007h
TRISF_TRISF7_SIZE                        equ 0001h
TRISF_TRISF7_LENGTH                      equ 0001h
TRISF_TRISF7_MASK                        equ 0080h

// Register: TRISG
#define TRISG TRISG
TRISG                                    equ 0F98h
// bitfield definitions
TRISG_TRISG0_POSN                        equ 0000h
TRISG_TRISG0_POSITION                    equ 0000h
TRISG_TRISG0_SIZE                        equ 0001h
TRISG_TRISG0_LENGTH                      equ 0001h
TRISG_TRISG0_MASK                        equ 0001h
TRISG_TRISG1_POSN                        equ 0001h
TRISG_TRISG1_POSITION                    equ 0001h
TRISG_TRISG1_SIZE                        equ 0001h
TRISG_TRISG1_LENGTH                      equ 0001h
TRISG_TRISG1_MASK                        equ 0002h
TRISG_TRISG2_POSN                        equ 0002h
TRISG_TRISG2_POSITION                    equ 0002h
TRISG_TRISG2_SIZE                        equ 0001h
TRISG_TRISG2_LENGTH                      equ 0001h
TRISG_TRISG2_MASK                        equ 0004h
TRISG_TRISG3_POSN                        equ 0003h
TRISG_TRISG3_POSITION                    equ 0003h
TRISG_TRISG3_SIZE                        equ 0001h
TRISG_TRISG3_LENGTH                      equ 0001h
TRISG_TRISG3_MASK                        equ 0008h
TRISG_TRISG4_POSN                        equ 0004h
TRISG_TRISG4_POSITION                    equ 0004h
TRISG_TRISG4_SIZE                        equ 0001h
TRISG_TRISG4_LENGTH                      equ 0001h
TRISG_TRISG4_MASK                        equ 0010h

// Register: OSCTUNE
#define OSCTUNE OSCTUNE
OSCTUNE                                  equ 0F9Bh
// bitfield definitions
OSCTUNE_TUN_POSN                         equ 0000h
OSCTUNE_TUN_POSITION                     equ 0000h
OSCTUNE_TUN_SIZE                         equ 0006h
OSCTUNE_TUN_LENGTH                       equ 0006h
OSCTUNE_TUN_MASK                         equ 003Fh
OSCTUNE_TUN0_POSN                        equ 0000h
OSCTUNE_TUN0_POSITION                    equ 0000h
OSCTUNE_TUN0_SIZE                        equ 0001h
OSCTUNE_TUN0_LENGTH                      equ 0001h
OSCTUNE_TUN0_MASK                        equ 0001h
OSCTUNE_TUN1_POSN                        equ 0001h
OSCTUNE_TUN1_POSITION                    equ 0001h
OSCTUNE_TUN1_SIZE                        equ 0001h
OSCTUNE_TUN1_LENGTH                      equ 0001h
OSCTUNE_TUN1_MASK                        equ 0002h
OSCTUNE_TUN2_POSN                        equ 0002h
OSCTUNE_TUN2_POSITION                    equ 0002h
OSCTUNE_TUN2_SIZE                        equ 0001h
OSCTUNE_TUN2_LENGTH                      equ 0001h
OSCTUNE_TUN2_MASK                        equ 0004h
OSCTUNE_TUN3_POSN                        equ 0003h
OSCTUNE_TUN3_POSITION                    equ 0003h
OSCTUNE_TUN3_SIZE                        equ 0001h
OSCTUNE_TUN3_LENGTH                      equ 0001h
OSCTUNE_TUN3_MASK                        equ 0008h
OSCTUNE_TUN4_POSN                        equ 0004h
OSCTUNE_TUN4_POSITION                    equ 0004h
OSCTUNE_TUN4_SIZE                        equ 0001h
OSCTUNE_TUN4_LENGTH                      equ 0001h
OSCTUNE_TUN4_MASK                        equ 0010h
OSCTUNE_TUN5_POSN                        equ 0005h
OSCTUNE_TUN5_POSITION                    equ 0005h
OSCTUNE_TUN5_SIZE                        equ 0001h
OSCTUNE_TUN5_LENGTH                      equ 0001h
OSCTUNE_TUN5_MASK                        equ 0020h

// Register: PSTR1CON
#define PSTR1CON PSTR1CON
PSTR1CON                                 equ 0F9Ch
// bitfield definitions
PSTR1CON_STRA_POSN                       equ 0000h
PSTR1CON_STRA_POSITION                   equ 0000h
PSTR1CON_STRA_SIZE                       equ 0001h
PSTR1CON_STRA_LENGTH                     equ 0001h
PSTR1CON_STRA_MASK                       equ 0001h
PSTR1CON_STRB_POSN                       equ 0001h
PSTR1CON_STRB_POSITION                   equ 0001h
PSTR1CON_STRB_SIZE                       equ 0001h
PSTR1CON_STRB_LENGTH                     equ 0001h
PSTR1CON_STRB_MASK                       equ 0002h
PSTR1CON_STRC_POSN                       equ 0002h
PSTR1CON_STRC_POSITION                   equ 0002h
PSTR1CON_STRC_SIZE                       equ 0001h
PSTR1CON_STRC_LENGTH                     equ 0001h
PSTR1CON_STRC_MASK                       equ 0004h
PSTR1CON_STRD_POSN                       equ 0003h
PSTR1CON_STRD_POSITION                   equ 0003h
PSTR1CON_STRD_SIZE                       equ 0001h
PSTR1CON_STRD_LENGTH                     equ 0001h
PSTR1CON_STRD_MASK                       equ 0008h
PSTR1CON_STRSYNC_POSN                    equ 0004h
PSTR1CON_STRSYNC_POSITION                equ 0004h
PSTR1CON_STRSYNC_SIZE                    equ 0001h
PSTR1CON_STRSYNC_LENGTH                  equ 0001h
PSTR1CON_STRSYNC_MASK                    equ 0010h
PSTR1CON_CMPL_POSN                       equ 0006h
PSTR1CON_CMPL_POSITION                   equ 0006h
PSTR1CON_CMPL_SIZE                       equ 0002h
PSTR1CON_CMPL_LENGTH                     equ 0002h
PSTR1CON_CMPL_MASK                       equ 00C0h
PSTR1CON_CMPL0_POSN                      equ 0006h
PSTR1CON_CMPL0_POSITION                  equ 0006h
PSTR1CON_CMPL0_SIZE                      equ 0001h
PSTR1CON_CMPL0_LENGTH                    equ 0001h
PSTR1CON_CMPL0_MASK                      equ 0040h
PSTR1CON_CMPL1_POSN                      equ 0007h
PSTR1CON_CMPL1_POSITION                  equ 0007h
PSTR1CON_CMPL1_SIZE                      equ 0001h
PSTR1CON_CMPL1_LENGTH                    equ 0001h
PSTR1CON_CMPL1_MASK                      equ 0080h
PSTR1CON_STRA1_POSN                      equ 0000h
PSTR1CON_STRA1_POSITION                  equ 0000h
PSTR1CON_STRA1_SIZE                      equ 0001h
PSTR1CON_STRA1_LENGTH                    equ 0001h
PSTR1CON_STRA1_MASK                      equ 0001h
PSTR1CON_STRB1_POSN                      equ 0001h
PSTR1CON_STRB1_POSITION                  equ 0001h
PSTR1CON_STRB1_SIZE                      equ 0001h
PSTR1CON_STRB1_LENGTH                    equ 0001h
PSTR1CON_STRB1_MASK                      equ 0002h
PSTR1CON_STRC1_POSN                      equ 0002h
PSTR1CON_STRC1_POSITION                  equ 0002h
PSTR1CON_STRC1_SIZE                      equ 0001h
PSTR1CON_STRC1_LENGTH                    equ 0001h
PSTR1CON_STRC1_MASK                      equ 0004h
PSTR1CON_STRD1_POSN                      equ 0003h
PSTR1CON_STRD1_POSITION                  equ 0003h
PSTR1CON_STRD1_SIZE                      equ 0001h
PSTR1CON_STRD1_LENGTH                    equ 0001h
PSTR1CON_STRD1_MASK                      equ 0008h
PSTR1CON_STRSYNC1_POSN                   equ 0004h
PSTR1CON_STRSYNC1_POSITION               equ 0004h
PSTR1CON_STRSYNC1_SIZE                   equ 0001h
PSTR1CON_STRSYNC1_LENGTH                 equ 0001h
PSTR1CON_STRSYNC1_MASK                   equ 0010h
PSTR1CON_CMPL01_POSN                     equ 0006h
PSTR1CON_CMPL01_POSITION                 equ 0006h
PSTR1CON_CMPL01_SIZE                     equ 0001h
PSTR1CON_CMPL01_LENGTH                   equ 0001h
PSTR1CON_CMPL01_MASK                     equ 0040h
PSTR1CON_CMPL11_POSN                     equ 0007h
PSTR1CON_CMPL11_POSITION                 equ 0007h
PSTR1CON_CMPL11_SIZE                     equ 0001h
PSTR1CON_CMPL11_LENGTH                   equ 0001h
PSTR1CON_CMPL11_MASK                     equ 0080h
PSTR1CON_P1DC02_POSN                     equ 0000h
PSTR1CON_P1DC02_POSITION                 equ 0000h
PSTR1CON_P1DC02_SIZE                     equ 0001h
PSTR1CON_P1DC02_LENGTH                   equ 0001h
PSTR1CON_P1DC02_MASK                     equ 0001h
PSTR1CON_P1DC12_POSN                     equ 0001h
PSTR1CON_P1DC12_POSITION                 equ 0001h
PSTR1CON_P1DC12_SIZE                     equ 0001h
PSTR1CON_P1DC12_LENGTH                   equ 0001h
PSTR1CON_P1DC12_MASK                     equ 0002h
PSTR1CON_P1DC22_POSN                     equ 0002h
PSTR1CON_P1DC22_POSITION                 equ 0002h
PSTR1CON_P1DC22_SIZE                     equ 0001h
PSTR1CON_P1DC22_LENGTH                   equ 0001h
PSTR1CON_P1DC22_MASK                     equ 0004h
PSTR1CON_P1DC32_POSN                     equ 0003h
PSTR1CON_P1DC32_POSITION                 equ 0003h
PSTR1CON_P1DC32_SIZE                     equ 0001h
PSTR1CON_P1DC32_LENGTH                   equ 0001h
PSTR1CON_P1DC32_MASK                     equ 0008h
PSTR1CON_P1DC42_POSN                     equ 0004h
PSTR1CON_P1DC42_POSITION                 equ 0004h
PSTR1CON_P1DC42_SIZE                     equ 0001h
PSTR1CON_P1DC42_LENGTH                   equ 0001h
PSTR1CON_P1DC42_MASK                     equ 0010h
PSTR1CON_P1DC62_POSN                     equ 0006h
PSTR1CON_P1DC62_POSITION                 equ 0006h
PSTR1CON_P1DC62_SIZE                     equ 0001h
PSTR1CON_P1DC62_LENGTH                   equ 0001h
PSTR1CON_P1DC62_MASK                     equ 0040h
PSTR1CON_P1DC0CON_POSN                   equ 0000h
PSTR1CON_P1DC0CON_POSITION               equ 0000h
PSTR1CON_P1DC0CON_SIZE                   equ 0001h
PSTR1CON_P1DC0CON_LENGTH                 equ 0001h
PSTR1CON_P1DC0CON_MASK                   equ 0001h
PSTR1CON_P1DC1CON_POSN                   equ 0001h
PSTR1CON_P1DC1CON_POSITION               equ 0001h
PSTR1CON_P1DC1CON_SIZE                   equ 0001h
PSTR1CON_P1DC1CON_LENGTH                 equ 0001h
PSTR1CON_P1DC1CON_MASK                   equ 0002h
PSTR1CON_P1DC2CON_POSN                   equ 0002h
PSTR1CON_P1DC2CON_POSITION               equ 0002h
PSTR1CON_P1DC2CON_SIZE                   equ 0001h
PSTR1CON_P1DC2CON_LENGTH                 equ 0001h
PSTR1CON_P1DC2CON_MASK                   equ 0004h
PSTR1CON_P1DC3CON_POSN                   equ 0003h
PSTR1CON_P1DC3CON_POSITION               equ 0003h
PSTR1CON_P1DC3CON_SIZE                   equ 0001h
PSTR1CON_P1DC3CON_LENGTH                 equ 0001h
PSTR1CON_P1DC3CON_MASK                   equ 0008h
PSTR1CON_P1DC4CON_POSN                   equ 0004h
PSTR1CON_P1DC4CON_POSITION               equ 0004h
PSTR1CON_P1DC4CON_SIZE                   equ 0001h
PSTR1CON_P1DC4CON_LENGTH                 equ 0001h
PSTR1CON_P1DC4CON_MASK                   equ 0010h
PSTR1CON_P1DC6CON_POSN                   equ 0006h
PSTR1CON_P1DC6CON_POSITION               equ 0006h
PSTR1CON_P1DC6CON_SIZE                   equ 0001h
PSTR1CON_P1DC6CON_LENGTH                 equ 0001h
PSTR1CON_P1DC6CON_MASK                   equ 0040h

// Register: PIE1
#define PIE1 PIE1
PIE1                                     equ 0F9Dh
// bitfield definitions
PIE1_TMR1IE_POSN                         equ 0000h
PIE1_TMR1IE_POSITION                     equ 0000h
PIE1_TMR1IE_SIZE                         equ 0001h
PIE1_TMR1IE_LENGTH                       equ 0001h
PIE1_TMR1IE_MASK                         equ 0001h
PIE1_TMR2IE_POSN                         equ 0001h
PIE1_TMR2IE_POSITION                     equ 0001h
PIE1_TMR2IE_SIZE                         equ 0001h
PIE1_TMR2IE_LENGTH                       equ 0001h
PIE1_TMR2IE_MASK                         equ 0002h
PIE1_TMR1GIE_POSN                        equ 0002h
PIE1_TMR1GIE_POSITION                    equ 0002h
PIE1_TMR1GIE_SIZE                        equ 0001h
PIE1_TMR1GIE_LENGTH                      equ 0001h
PIE1_TMR1GIE_MASK                        equ 0004h
PIE1_SSP1IE_POSN                         equ 0003h
PIE1_SSP1IE_POSITION                     equ 0003h
PIE1_SSP1IE_SIZE                         equ 0001h
PIE1_SSP1IE_LENGTH                       equ 0001h
PIE1_SSP1IE_MASK                         equ 0008h
PIE1_TX1IE_POSN                          equ 0004h
PIE1_TX1IE_POSITION                      equ 0004h
PIE1_TX1IE_SIZE                          equ 0001h
PIE1_TX1IE_LENGTH                        equ 0001h
PIE1_TX1IE_MASK                          equ 0010h
PIE1_RC1IE_POSN                          equ 0005h
PIE1_RC1IE_POSITION                      equ 0005h
PIE1_RC1IE_SIZE                          equ 0001h
PIE1_RC1IE_LENGTH                        equ 0001h
PIE1_RC1IE_MASK                          equ 0020h
PIE1_ADIE_POSN                           equ 0006h
PIE1_ADIE_POSITION                       equ 0006h
PIE1_ADIE_SIZE                           equ 0001h
PIE1_ADIE_LENGTH                         equ 0001h
PIE1_ADIE_MASK                           equ 0040h
PIE1_PSPIE_POSN                          equ 0007h
PIE1_PSPIE_POSITION                      equ 0007h
PIE1_PSPIE_SIZE                          equ 0001h
PIE1_PSPIE_LENGTH                        equ 0001h
PIE1_PSPIE_MASK                          equ 0080h
PIE1_TXIE_POSN                           equ 0004h
PIE1_TXIE_POSITION                       equ 0004h
PIE1_TXIE_SIZE                           equ 0001h
PIE1_TXIE_LENGTH                         equ 0001h
PIE1_TXIE_MASK                           equ 0010h

// Register: PIR1
#define PIR1 PIR1
PIR1                                     equ 0F9Eh
// bitfield definitions
PIR1_TMR1IF_POSN                         equ 0000h
PIR1_TMR1IF_POSITION                     equ 0000h
PIR1_TMR1IF_SIZE                         equ 0001h
PIR1_TMR1IF_LENGTH                       equ 0001h
PIR1_TMR1IF_MASK                         equ 0001h
PIR1_TMR2IF_POSN                         equ 0001h
PIR1_TMR2IF_POSITION                     equ 0001h
PIR1_TMR2IF_SIZE                         equ 0001h
PIR1_TMR2IF_LENGTH                       equ 0001h
PIR1_TMR2IF_MASK                         equ 0002h
PIR1_TMR1GIF_POSN                        equ 0002h
PIR1_TMR1GIF_POSITION                    equ 0002h
PIR1_TMR1GIF_SIZE                        equ 0001h
PIR1_TMR1GIF_LENGTH                      equ 0001h
PIR1_TMR1GIF_MASK                        equ 0004h
PIR1_SSP1IF_POSN                         equ 0003h
PIR1_SSP1IF_POSITION                     equ 0003h
PIR1_SSP1IF_SIZE                         equ 0001h
PIR1_SSP1IF_LENGTH                       equ 0001h
PIR1_SSP1IF_MASK                         equ 0008h
PIR1_TX1IF_POSN                          equ 0004h
PIR1_TX1IF_POSITION                      equ 0004h
PIR1_TX1IF_SIZE                          equ 0001h
PIR1_TX1IF_LENGTH                        equ 0001h
PIR1_TX1IF_MASK                          equ 0010h
PIR1_RC1IF_POSN                          equ 0005h
PIR1_RC1IF_POSITION                      equ 0005h
PIR1_RC1IF_SIZE                          equ 0001h
PIR1_RC1IF_LENGTH                        equ 0001h
PIR1_RC1IF_MASK                          equ 0020h
PIR1_ADIF_POSN                           equ 0006h
PIR1_ADIF_POSITION                       equ 0006h
PIR1_ADIF_SIZE                           equ 0001h
PIR1_ADIF_LENGTH                         equ 0001h
PIR1_ADIF_MASK                           equ 0040h
PIR1_PSPIF_POSN                          equ 0007h
PIR1_PSPIF_POSITION                      equ 0007h
PIR1_PSPIF_SIZE                          equ 0001h
PIR1_PSPIF_LENGTH                        equ 0001h
PIR1_PSPIF_MASK                          equ 0080h
PIR1_TXIF_POSN                           equ 0004h
PIR1_TXIF_POSITION                       equ 0004h
PIR1_TXIF_SIZE                           equ 0001h
PIR1_TXIF_LENGTH                         equ 0001h
PIR1_TXIF_MASK                           equ 0010h

// Register: IPR1
#define IPR1 IPR1
IPR1                                     equ 0F9Fh
// bitfield definitions
IPR1_TMR1IP_POSN                         equ 0000h
IPR1_TMR1IP_POSITION                     equ 0000h
IPR1_TMR1IP_SIZE                         equ 0001h
IPR1_TMR1IP_LENGTH                       equ 0001h
IPR1_TMR1IP_MASK                         equ 0001h
IPR1_TMR2IP_POSN                         equ 0001h
IPR1_TMR2IP_POSITION                     equ 0001h
IPR1_TMR2IP_SIZE                         equ 0001h
IPR1_TMR2IP_LENGTH                       equ 0001h
IPR1_TMR2IP_MASK                         equ 0002h
IPR1_TMR1GIP_POSN                        equ 0002h
IPR1_TMR1GIP_POSITION                    equ 0002h
IPR1_TMR1GIP_SIZE                        equ 0001h
IPR1_TMR1GIP_LENGTH                      equ 0001h
IPR1_TMR1GIP_MASK                        equ 0004h
IPR1_SSP1IP_POSN                         equ 0003h
IPR1_SSP1IP_POSITION                     equ 0003h
IPR1_SSP1IP_SIZE                         equ 0001h
IPR1_SSP1IP_LENGTH                       equ 0001h
IPR1_SSP1IP_MASK                         equ 0008h
IPR1_TX1IP_POSN                          equ 0004h
IPR1_TX1IP_POSITION                      equ 0004h
IPR1_TX1IP_SIZE                          equ 0001h
IPR1_TX1IP_LENGTH                        equ 0001h
IPR1_TX1IP_MASK                          equ 0010h
IPR1_RC1IP_POSN                          equ 0005h
IPR1_RC1IP_POSITION                      equ 0005h
IPR1_RC1IP_SIZE                          equ 0001h
IPR1_RC1IP_LENGTH                        equ 0001h
IPR1_RC1IP_MASK                          equ 0020h
IPR1_ADIP_POSN                           equ 0006h
IPR1_ADIP_POSITION                       equ 0006h
IPR1_ADIP_SIZE                           equ 0001h
IPR1_ADIP_LENGTH                         equ 0001h
IPR1_ADIP_MASK                           equ 0040h
IPR1_PSPIP_POSN                          equ 0007h
IPR1_PSPIP_POSITION                      equ 0007h
IPR1_PSPIP_SIZE                          equ 0001h
IPR1_PSPIP_LENGTH                        equ 0001h
IPR1_PSPIP_MASK                          equ 0080h

// Register: PIE2
#define PIE2 PIE2
PIE2                                     equ 0FA0h
// bitfield definitions
PIE2_TMR3GIE_POSN                        equ 0000h
PIE2_TMR3GIE_POSITION                    equ 0000h
PIE2_TMR3GIE_SIZE                        equ 0001h
PIE2_TMR3GIE_LENGTH                      equ 0001h
PIE2_TMR3GIE_MASK                        equ 0001h
PIE2_TMR3IE_POSN                         equ 0001h
PIE2_TMR3IE_POSITION                     equ 0001h
PIE2_TMR3IE_SIZE                         equ 0001h
PIE2_TMR3IE_LENGTH                       equ 0001h
PIE2_TMR3IE_MASK                         equ 0002h
PIE2_HLVDIE_POSN                         equ 0002h
PIE2_HLVDIE_POSITION                     equ 0002h
PIE2_HLVDIE_SIZE                         equ 0001h
PIE2_HLVDIE_LENGTH                       equ 0001h
PIE2_HLVDIE_MASK                         equ 0004h
PIE2_BCL1IE_POSN                         equ 0003h
PIE2_BCL1IE_POSITION                     equ 0003h
PIE2_BCL1IE_SIZE                         equ 0001h
PIE2_BCL1IE_LENGTH                       equ 0001h
PIE2_BCL1IE_MASK                         equ 0008h
PIE2_USBIE_POSN                          equ 0004h
PIE2_USBIE_POSITION                      equ 0004h
PIE2_USBIE_SIZE                          equ 0001h
PIE2_USBIE_LENGTH                        equ 0001h
PIE2_USBIE_MASK                          equ 0010h
PIE2_BCL2IE_POSN                         equ 0005h
PIE2_BCL2IE_POSITION                     equ 0005h
PIE2_BCL2IE_SIZE                         equ 0001h
PIE2_BCL2IE_LENGTH                       equ 0001h
PIE2_BCL2IE_MASK                         equ 0020h
PIE2_SSP2IE_POSN                         equ 0006h
PIE2_SSP2IE_POSITION                     equ 0006h
PIE2_SSP2IE_SIZE                         equ 0001h
PIE2_SSP2IE_LENGTH                       equ 0001h
PIE2_SSP2IE_MASK                         equ 0040h
PIE2_OSCFIE_POSN                         equ 0007h
PIE2_OSCFIE_POSITION                     equ 0007h
PIE2_OSCFIE_SIZE                         equ 0001h
PIE2_OSCFIE_LENGTH                       equ 0001h
PIE2_OSCFIE_MASK                         equ 0080h
PIE2_CMIE_POSN                           equ 0006h
PIE2_CMIE_POSITION                       equ 0006h
PIE2_CMIE_SIZE                           equ 0001h
PIE2_CMIE_LENGTH                         equ 0001h
PIE2_CMIE_MASK                           equ 0040h

// Register: PIR2
#define PIR2 PIR2
PIR2                                     equ 0FA1h
// bitfield definitions
PIR2_TMR3GIF_POSN                        equ 0000h
PIR2_TMR3GIF_POSITION                    equ 0000h
PIR2_TMR3GIF_SIZE                        equ 0001h
PIR2_TMR3GIF_LENGTH                      equ 0001h
PIR2_TMR3GIF_MASK                        equ 0001h
PIR2_TMR3IF_POSN                         equ 0001h
PIR2_TMR3IF_POSITION                     equ 0001h
PIR2_TMR3IF_SIZE                         equ 0001h
PIR2_TMR3IF_LENGTH                       equ 0001h
PIR2_TMR3IF_MASK                         equ 0002h
PIR2_HLVDIF_POSN                         equ 0002h
PIR2_HLVDIF_POSITION                     equ 0002h
PIR2_HLVDIF_SIZE                         equ 0001h
PIR2_HLVDIF_LENGTH                       equ 0001h
PIR2_HLVDIF_MASK                         equ 0004h
PIR2_BCL1IF_POSN                         equ 0003h
PIR2_BCL1IF_POSITION                     equ 0003h
PIR2_BCL1IF_SIZE                         equ 0001h
PIR2_BCL1IF_LENGTH                       equ 0001h
PIR2_BCL1IF_MASK                         equ 0008h
PIR2_USBIF_POSN                          equ 0004h
PIR2_USBIF_POSITION                      equ 0004h
PIR2_USBIF_SIZE                          equ 0001h
PIR2_USBIF_LENGTH                        equ 0001h
PIR2_USBIF_MASK                          equ 0010h
PIR2_BCL2IF_POSN                         equ 0005h
PIR2_BCL2IF_POSITION                     equ 0005h
PIR2_BCL2IF_SIZE                         equ 0001h
PIR2_BCL2IF_LENGTH                       equ 0001h
PIR2_BCL2IF_MASK                         equ 0020h
PIR2_SSP2IF_POSN                         equ 0006h
PIR2_SSP2IF_POSITION                     equ 0006h
PIR2_SSP2IF_SIZE                         equ 0001h
PIR2_SSP2IF_LENGTH                       equ 0001h
PIR2_SSP2IF_MASK                         equ 0040h
PIR2_OSCFIF_POSN                         equ 0007h
PIR2_OSCFIF_POSITION                     equ 0007h
PIR2_OSCFIF_SIZE                         equ 0001h
PIR2_OSCFIF_LENGTH                       equ 0001h
PIR2_OSCFIF_MASK                         equ 0080h
PIR2_LVDIF_POSN                          equ 0002h
PIR2_LVDIF_POSITION                      equ 0002h
PIR2_LVDIF_SIZE                          equ 0001h
PIR2_LVDIF_LENGTH                        equ 0001h
PIR2_LVDIF_MASK                          equ 0004h
PIR2_CMIF_POSN                           equ 0006h
PIR2_CMIF_POSITION                       equ 0006h
PIR2_CMIF_SIZE                           equ 0001h
PIR2_CMIF_LENGTH                         equ 0001h
PIR2_CMIF_MASK                           equ 0040h

// Register: IPR2
#define IPR2 IPR2
IPR2                                     equ 0FA2h
// bitfield definitions
IPR2_TMR3GIP_POSN                        equ 0000h
IPR2_TMR3GIP_POSITION                    equ 0000h
IPR2_TMR3GIP_SIZE                        equ 0001h
IPR2_TMR3GIP_LENGTH                      equ 0001h
IPR2_TMR3GIP_MASK                        equ 0001h
IPR2_TMR3IP_POSN                         equ 0001h
IPR2_TMR3IP_POSITION                     equ 0001h
IPR2_TMR3IP_SIZE                         equ 0001h
IPR2_TMR3IP_LENGTH                       equ 0001h
IPR2_TMR3IP_MASK                         equ 0002h
IPR2_HLVDIP_POSN                         equ 0002h
IPR2_HLVDIP_POSITION                     equ 0002h
IPR2_HLVDIP_SIZE                         equ 0001h
IPR2_HLVDIP_LENGTH                       equ 0001h
IPR2_HLVDIP_MASK                         equ 0004h
IPR2_BCL1IP_POSN                         equ 0003h
IPR2_BCL1IP_POSITION                     equ 0003h
IPR2_BCL1IP_SIZE                         equ 0001h
IPR2_BCL1IP_LENGTH                       equ 0001h
IPR2_BCL1IP_MASK                         equ 0008h
IPR2_USBIP_POSN                          equ 0004h
IPR2_USBIP_POSITION                      equ 0004h
IPR2_USBIP_SIZE                          equ 0001h
IPR2_USBIP_LENGTH                        equ 0001h
IPR2_USBIP_MASK                          equ 0010h
IPR2_BCL2IP_POSN                         equ 0005h
IPR2_BCL2IP_POSITION                     equ 0005h
IPR2_BCL2IP_SIZE                         equ 0001h
IPR2_BCL2IP_LENGTH                       equ 0001h
IPR2_BCL2IP_MASK                         equ 0020h
IPR2_SSP2IP_POSN                         equ 0006h
IPR2_SSP2IP_POSITION                     equ 0006h
IPR2_SSP2IP_SIZE                         equ 0001h
IPR2_SSP2IP_LENGTH                       equ 0001h
IPR2_SSP2IP_MASK                         equ 0040h
IPR2_OSCFIP_POSN                         equ 0007h
IPR2_OSCFIP_POSITION                     equ 0007h
IPR2_OSCFIP_SIZE                         equ 0001h
IPR2_OSCFIP_LENGTH                       equ 0001h
IPR2_OSCFIP_MASK                         equ 0080h
IPR2_CMIP_POSN                           equ 0006h
IPR2_CMIP_POSITION                       equ 0006h
IPR2_CMIP_SIZE                           equ 0001h
IPR2_CMIP_LENGTH                         equ 0001h
IPR2_CMIP_MASK                           equ 0040h

// Register: PIE3
#define PIE3 PIE3
PIE3                                     equ 0FA3h
// bitfield definitions
PIE3_RTCCIE_POSN                         equ 0000h
PIE3_RTCCIE_POSITION                     equ 0000h
PIE3_RTCCIE_SIZE                         equ 0001h
PIE3_RTCCIE_LENGTH                       equ 0001h
PIE3_RTCCIE_MASK                         equ 0001h
PIE3_CCP1IE_POSN                         equ 0001h
PIE3_CCP1IE_POSITION                     equ 0001h
PIE3_CCP1IE_SIZE                         equ 0001h
PIE3_CCP1IE_LENGTH                       equ 0001h
PIE3_CCP1IE_MASK                         equ 0002h
PIE3_CCP2IE_POSN                         equ 0002h
PIE3_CCP2IE_POSITION                     equ 0002h
PIE3_CCP2IE_SIZE                         equ 0001h
PIE3_CCP2IE_LENGTH                       equ 0001h
PIE3_CCP2IE_MASK                         equ 0004h
PIE3_CTMUIE_POSN                         equ 0003h
PIE3_CTMUIE_POSITION                     equ 0003h
PIE3_CTMUIE_SIZE                         equ 0001h
PIE3_CTMUIE_LENGTH                       equ 0001h
PIE3_CTMUIE_MASK                         equ 0008h
PIE3_TX2IE_POSN                          equ 0004h
PIE3_TX2IE_POSITION                      equ 0004h
PIE3_TX2IE_SIZE                          equ 0001h
PIE3_TX2IE_LENGTH                        equ 0001h
PIE3_TX2IE_MASK                          equ 0010h
PIE3_RC2IE_POSN                          equ 0005h
PIE3_RC2IE_POSITION                      equ 0005h
PIE3_RC2IE_SIZE                          equ 0001h
PIE3_RC2IE_LENGTH                        equ 0001h
PIE3_RC2IE_MASK                          equ 0020h
PIE3_LCDIE_POSN                          equ 0006h
PIE3_LCDIE_POSITION                      equ 0006h
PIE3_LCDIE_SIZE                          equ 0001h
PIE3_LCDIE_LENGTH                        equ 0001h
PIE3_LCDIE_MASK                          equ 0040h
PIE3_TMR5GIE_POSN                        equ 0007h
PIE3_TMR5GIE_POSITION                    equ 0007h
PIE3_TMR5GIE_SIZE                        equ 0001h
PIE3_TMR5GIE_LENGTH                      equ 0001h
PIE3_TMR5GIE_MASK                        equ 0080h
PIE3_RXB0IE_POSN                         equ 0000h
PIE3_RXB0IE_POSITION                     equ 0000h
PIE3_RXB0IE_SIZE                         equ 0001h
PIE3_RXB0IE_LENGTH                       equ 0001h
PIE3_RXB0IE_MASK                         equ 0001h
PIE3_RXB1IE_POSN                         equ 0001h
PIE3_RXB1IE_POSITION                     equ 0001h
PIE3_RXB1IE_SIZE                         equ 0001h
PIE3_RXB1IE_LENGTH                       equ 0001h
PIE3_RXB1IE_MASK                         equ 0002h
PIE3_TXB0IE_POSN                         equ 0002h
PIE3_TXB0IE_POSITION                     equ 0002h
PIE3_TXB0IE_SIZE                         equ 0001h
PIE3_TXB0IE_LENGTH                       equ 0001h
PIE3_TXB0IE_MASK                         equ 0004h
PIE3_TXB1IE_POSN                         equ 0003h
PIE3_TXB1IE_POSITION                     equ 0003h
PIE3_TXB1IE_SIZE                         equ 0001h
PIE3_TXB1IE_LENGTH                       equ 0001h
PIE3_TXB1IE_MASK                         equ 0008h
PIE3_TXB2IE_POSN                         equ 0004h
PIE3_TXB2IE_POSITION                     equ 0004h
PIE3_TXB2IE_SIZE                         equ 0001h
PIE3_TXB2IE_LENGTH                       equ 0001h
PIE3_TXB2IE_MASK                         equ 0010h
PIE3_RXBNIE_POSN                         equ 0001h
PIE3_RXBNIE_POSITION                     equ 0001h
PIE3_RXBNIE_SIZE                         equ 0001h
PIE3_RXBNIE_LENGTH                       equ 0001h
PIE3_RXBNIE_MASK                         equ 0002h
PIE3_TXBNIE_POSN                         equ 0004h
PIE3_TXBNIE_POSITION                     equ 0004h
PIE3_TXBNIE_SIZE                         equ 0001h
PIE3_TXBNIE_LENGTH                       equ 0001h
PIE3_TXBNIE_MASK                         equ 0010h

// Register: PIR3
#define PIR3 PIR3
PIR3                                     equ 0FA4h
// bitfield definitions
PIR3_RTCCIF_POSN                         equ 0000h
PIR3_RTCCIF_POSITION                     equ 0000h
PIR3_RTCCIF_SIZE                         equ 0001h
PIR3_RTCCIF_LENGTH                       equ 0001h
PIR3_RTCCIF_MASK                         equ 0001h
PIR3_CCP1IF_POSN                         equ 0001h
PIR3_CCP1IF_POSITION                     equ 0001h
PIR3_CCP1IF_SIZE                         equ 0001h
PIR3_CCP1IF_LENGTH                       equ 0001h
PIR3_CCP1IF_MASK                         equ 0002h
PIR3_CCP2IF_POSN                         equ 0002h
PIR3_CCP2IF_POSITION                     equ 0002h
PIR3_CCP2IF_SIZE                         equ 0001h
PIR3_CCP2IF_LENGTH                       equ 0001h
PIR3_CCP2IF_MASK                         equ 0004h
PIR3_CTMUIF_POSN                         equ 0003h
PIR3_CTMUIF_POSITION                     equ 0003h
PIR3_CTMUIF_SIZE                         equ 0001h
PIR3_CTMUIF_LENGTH                       equ 0001h
PIR3_CTMUIF_MASK                         equ 0008h
PIR3_TX2IF_POSN                          equ 0004h
PIR3_TX2IF_POSITION                      equ 0004h
PIR3_TX2IF_SIZE                          equ 0001h
PIR3_TX2IF_LENGTH                        equ 0001h
PIR3_TX2IF_MASK                          equ 0010h
PIR3_RC2IF_POSN                          equ 0005h
PIR3_RC2IF_POSITION                      equ 0005h
PIR3_RC2IF_SIZE                          equ 0001h
PIR3_RC2IF_LENGTH                        equ 0001h
PIR3_RC2IF_MASK                          equ 0020h
PIR3_LCDIF_POSN                          equ 0006h
PIR3_LCDIF_POSITION                      equ 0006h
PIR3_LCDIF_SIZE                          equ 0001h
PIR3_LCDIF_LENGTH                        equ 0001h
PIR3_LCDIF_MASK                          equ 0040h
PIR3_TMR5GIF_POSN                        equ 0007h
PIR3_TMR5GIF_POSITION                    equ 0007h
PIR3_TMR5GIF_SIZE                        equ 0001h
PIR3_TMR5GIF_LENGTH                      equ 0001h
PIR3_TMR5GIF_MASK                        equ 0080h
PIR3_RXBNIF_POSN                         equ 0001h
PIR3_RXBNIF_POSITION                     equ 0001h
PIR3_RXBNIF_SIZE                         equ 0001h
PIR3_RXBNIF_LENGTH                       equ 0001h
PIR3_RXBNIF_MASK                         equ 0002h
PIR3_TXBNIF_POSN                         equ 0004h
PIR3_TXBNIF_POSITION                     equ 0004h
PIR3_TXBNIF_SIZE                         equ 0001h
PIR3_TXBNIF_LENGTH                       equ 0001h
PIR3_TXBNIF_MASK                         equ 0010h

// Register: IPR3
#define IPR3 IPR3
IPR3                                     equ 0FA5h
// bitfield definitions
IPR3_RTCCIP_POSN                         equ 0000h
IPR3_RTCCIP_POSITION                     equ 0000h
IPR3_RTCCIP_SIZE                         equ 0001h
IPR3_RTCCIP_LENGTH                       equ 0001h
IPR3_RTCCIP_MASK                         equ 0001h
IPR3_CCP1IP_POSN                         equ 0001h
IPR3_CCP1IP_POSITION                     equ 0001h
IPR3_CCP1IP_SIZE                         equ 0001h
IPR3_CCP1IP_LENGTH                       equ 0001h
IPR3_CCP1IP_MASK                         equ 0002h
IPR3_CCP2IP_POSN                         equ 0002h
IPR3_CCP2IP_POSITION                     equ 0002h
IPR3_CCP2IP_SIZE                         equ 0001h
IPR3_CCP2IP_LENGTH                       equ 0001h
IPR3_CCP2IP_MASK                         equ 0004h
IPR3_CTMUIP_POSN                         equ 0003h
IPR3_CTMUIP_POSITION                     equ 0003h
IPR3_CTMUIP_SIZE                         equ 0001h
IPR3_CTMUIP_LENGTH                       equ 0001h
IPR3_CTMUIP_MASK                         equ 0008h
IPR3_TX2IP_POSN                          equ 0004h
IPR3_TX2IP_POSITION                      equ 0004h
IPR3_TX2IP_SIZE                          equ 0001h
IPR3_TX2IP_LENGTH                        equ 0001h
IPR3_TX2IP_MASK                          equ 0010h
IPR3_RC2IP_POSN                          equ 0005h
IPR3_RC2IP_POSITION                      equ 0005h
IPR3_RC2IP_SIZE                          equ 0001h
IPR3_RC2IP_LENGTH                        equ 0001h
IPR3_RC2IP_MASK                          equ 0020h
IPR3_LCDIP_POSN                          equ 0006h
IPR3_LCDIP_POSITION                      equ 0006h
IPR3_LCDIP_SIZE                          equ 0001h
IPR3_LCDIP_LENGTH                        equ 0001h
IPR3_LCDIP_MASK                          equ 0040h
IPR3_TMR5GIP_POSN                        equ 0007h
IPR3_TMR5GIP_POSITION                    equ 0007h
IPR3_TMR5GIP_SIZE                        equ 0001h
IPR3_TMR5GIP_LENGTH                      equ 0001h
IPR3_TMR5GIP_MASK                        equ 0080h
IPR3_RXBNIP_POSN                         equ 0001h
IPR3_RXBNIP_POSITION                     equ 0001h
IPR3_RXBNIP_SIZE                         equ 0001h
IPR3_RXBNIP_LENGTH                       equ 0001h
IPR3_RXBNIP_MASK                         equ 0002h
IPR3_TXBNIP_POSN                         equ 0004h
IPR3_TXBNIP_POSITION                     equ 0004h
IPR3_TXBNIP_SIZE                         equ 0001h
IPR3_TXBNIP_LENGTH                       equ 0001h
IPR3_TXBNIP_MASK                         equ 0010h

// Register: PIR6
#define PIR6 PIR6
PIR6                                     equ 0FA6h
// bitfield definitions
PIR6_CMP1IF_POSN                         equ 0000h
PIR6_CMP1IF_POSITION                     equ 0000h
PIR6_CMP1IF_SIZE                         equ 0001h
PIR6_CMP1IF_LENGTH                       equ 0001h
PIR6_CMP1IF_MASK                         equ 0001h
PIR6_CMP2IF_POSN                         equ 0001h
PIR6_CMP2IF_POSITION                     equ 0001h
PIR6_CMP2IF_SIZE                         equ 0001h
PIR6_CMP2IF_LENGTH                       equ 0001h
PIR6_CMP2IF_MASK                         equ 0002h
PIR6_CMP3IF_POSN                         equ 0002h
PIR6_CMP3IF_POSITION                     equ 0002h
PIR6_CMP3IF_SIZE                         equ 0001h
PIR6_CMP3IF_LENGTH                       equ 0001h
PIR6_CMP3IF_MASK                         equ 0004h
PIR6_TX3IF_POSN                          equ 0004h
PIR6_TX3IF_POSITION                      equ 0004h
PIR6_TX3IF_SIZE                          equ 0001h
PIR6_TX3IF_LENGTH                        equ 0001h
PIR6_TX3IF_MASK                          equ 0010h
PIR6_RC3IF_POSN                          equ 0005h
PIR6_RC3IF_POSITION                      equ 0005h
PIR6_RC3IF_SIZE                          equ 0001h
PIR6_RC3IF_LENGTH                        equ 0001h
PIR6_RC3IF_MASK                          equ 0020h
PIR6_TX4IF_POSN                          equ 0006h
PIR6_TX4IF_POSITION                      equ 0006h
PIR6_TX4IF_SIZE                          equ 0001h
PIR6_TX4IF_LENGTH                        equ 0001h
PIR6_TX4IF_MASK                          equ 0040h
PIR6_RC4IF_POSN                          equ 0007h
PIR6_RC4IF_POSITION                      equ 0007h
PIR6_RC4IF_SIZE                          equ 0001h
PIR6_RC4IF_LENGTH                        equ 0001h
PIR6_RC4IF_MASK                          equ 0080h

// Register: PSPCON
#define PSPCON PSPCON
PSPCON                                   equ 0FA7h
// bitfield definitions
PSPCON_PSPMODE_POSN                      equ 0004h
PSPCON_PSPMODE_POSITION                  equ 0004h
PSPCON_PSPMODE_SIZE                      equ 0001h
PSPCON_PSPMODE_LENGTH                    equ 0001h
PSPCON_PSPMODE_MASK                      equ 0010h
PSPCON_IBOV_POSN                         equ 0005h
PSPCON_IBOV_POSITION                     equ 0005h
PSPCON_IBOV_SIZE                         equ 0001h
PSPCON_IBOV_LENGTH                       equ 0001h
PSPCON_IBOV_MASK                         equ 0020h
PSPCON_OBF_POSN                          equ 0006h
PSPCON_OBF_POSITION                      equ 0006h
PSPCON_OBF_SIZE                          equ 0001h
PSPCON_OBF_LENGTH                        equ 0001h
PSPCON_OBF_MASK                          equ 0040h
PSPCON_IBF_POSN                          equ 0007h
PSPCON_IBF_POSITION                      equ 0007h
PSPCON_IBF_SIZE                          equ 0001h
PSPCON_IBF_LENGTH                        equ 0001h
PSPCON_IBF_MASK                          equ 0080h

// Register: HLVDCON
#define HLVDCON HLVDCON
HLVDCON                                  equ 0FA8h
// bitfield definitions
HLVDCON_HLVDL_POSN                       equ 0000h
HLVDCON_HLVDL_POSITION                   equ 0000h
HLVDCON_HLVDL_SIZE                       equ 0004h
HLVDCON_HLVDL_LENGTH                     equ 0004h
HLVDCON_HLVDL_MASK                       equ 000Fh
HLVDCON_HLVDEN_POSN                      equ 0004h
HLVDCON_HLVDEN_POSITION                  equ 0004h
HLVDCON_HLVDEN_SIZE                      equ 0001h
HLVDCON_HLVDEN_LENGTH                    equ 0001h
HLVDCON_HLVDEN_MASK                      equ 0010h
HLVDCON_IRVST_POSN                       equ 0005h
HLVDCON_IRVST_POSITION                   equ 0005h
HLVDCON_IRVST_SIZE                       equ 0001h
HLVDCON_IRVST_LENGTH                     equ 0001h
HLVDCON_IRVST_MASK                       equ 0020h
HLVDCON_BGVST_POSN                       equ 0006h
HLVDCON_BGVST_POSITION                   equ 0006h
HLVDCON_BGVST_SIZE                       equ 0001h
HLVDCON_BGVST_LENGTH                     equ 0001h
HLVDCON_BGVST_MASK                       equ 0040h
HLVDCON_VDIRMAG_POSN                     equ 0007h
HLVDCON_VDIRMAG_POSITION                 equ 0007h
HLVDCON_VDIRMAG_SIZE                     equ 0001h
HLVDCON_VDIRMAG_LENGTH                   equ 0001h
HLVDCON_VDIRMAG_MASK                     equ 0080h
HLVDCON_HLVDL0_POSN                      equ 0000h
HLVDCON_HLVDL0_POSITION                  equ 0000h
HLVDCON_HLVDL0_SIZE                      equ 0001h
HLVDCON_HLVDL0_LENGTH                    equ 0001h
HLVDCON_HLVDL0_MASK                      equ 0001h
HLVDCON_HLVDL1_POSN                      equ 0001h
HLVDCON_HLVDL1_POSITION                  equ 0001h
HLVDCON_HLVDL1_SIZE                      equ 0001h
HLVDCON_HLVDL1_LENGTH                    equ 0001h
HLVDCON_HLVDL1_MASK                      equ 0002h
HLVDCON_HLVDL2_POSN                      equ 0002h
HLVDCON_HLVDL2_POSITION                  equ 0002h
HLVDCON_HLVDL2_SIZE                      equ 0001h
HLVDCON_HLVDL2_LENGTH                    equ 0001h
HLVDCON_HLVDL2_MASK                      equ 0004h
HLVDCON_HLVDL3_POSN                      equ 0003h
HLVDCON_HLVDL3_POSITION                  equ 0003h
HLVDCON_HLVDL3_SIZE                      equ 0001h
HLVDCON_HLVDL3_LENGTH                    equ 0001h
HLVDCON_HLVDL3_MASK                      equ 0008h

// Register: IPR6
#define IPR6 IPR6
IPR6                                     equ 0FA9h
// bitfield definitions
IPR6_CMP1IP_POSN                         equ 0000h
IPR6_CMP1IP_POSITION                     equ 0000h
IPR6_CMP1IP_SIZE                         equ 0001h
IPR6_CMP1IP_LENGTH                       equ 0001h
IPR6_CMP1IP_MASK                         equ 0001h
IPR6_CMP2IP_POSN                         equ 0001h
IPR6_CMP2IP_POSITION                     equ 0001h
IPR6_CMP2IP_SIZE                         equ 0001h
IPR6_CMP2IP_LENGTH                       equ 0001h
IPR6_CMP2IP_MASK                         equ 0002h
IPR6_CMP3IP_POSN                         equ 0002h
IPR6_CMP3IP_POSITION                     equ 0002h
IPR6_CMP3IP_SIZE                         equ 0001h
IPR6_CMP3IP_LENGTH                       equ 0001h
IPR6_CMP3IP_MASK                         equ 0004h
IPR6_TX3IP_POSN                          equ 0004h
IPR6_TX3IP_POSITION                      equ 0004h
IPR6_TX3IP_SIZE                          equ 0001h
IPR6_TX3IP_LENGTH                        equ 0001h
IPR6_TX3IP_MASK                          equ 0010h
IPR6_RC3IP_POSN                          equ 0005h
IPR6_RC3IP_POSITION                      equ 0005h
IPR6_RC3IP_SIZE                          equ 0001h
IPR6_RC3IP_LENGTH                        equ 0001h
IPR6_RC3IP_MASK                          equ 0020h
IPR6_TX4IP_POSN                          equ 0006h
IPR6_TX4IP_POSITION                      equ 0006h
IPR6_TX4IP_SIZE                          equ 0001h
IPR6_TX4IP_LENGTH                        equ 0001h
IPR6_TX4IP_MASK                          equ 0040h
IPR6_RC4IP_POSN                          equ 0007h
IPR6_RC4IP_POSITION                      equ 0007h
IPR6_RC4IP_SIZE                          equ 0001h
IPR6_RC4IP_LENGTH                        equ 0001h
IPR6_RC4IP_MASK                          equ 0080h

// Register: T1GCON
#define T1GCON T1GCON
T1GCON                                   equ 0FAAh
// bitfield definitions
T1GCON_T1GGO_NOT_T1DONE_POSN             equ 0003h
T1GCON_T1GGO_NOT_T1DONE_POSITION         equ 0003h
T1GCON_T1GGO_NOT_T1DONE_SIZE             equ 0001h
T1GCON_T1GGO_NOT_T1DONE_LENGTH           equ 0001h
T1GCON_T1GGO_NOT_T1DONE_MASK             equ 0008h
T1GCON_T1GSS_POSN                        equ 0000h
T1GCON_T1GSS_POSITION                    equ 0000h
T1GCON_T1GSS_SIZE                        equ 0002h
T1GCON_T1GSS_LENGTH                      equ 0002h
T1GCON_T1GSS_MASK                        equ 0003h
T1GCON_T1GVAL_POSN                       equ 0002h
T1GCON_T1GVAL_POSITION                   equ 0002h
T1GCON_T1GVAL_SIZE                       equ 0001h
T1GCON_T1GVAL_LENGTH                     equ 0001h
T1GCON_T1GVAL_MASK                       equ 0004h
T1GCON_T1GGO_nT1DONE_POSN                equ 0003h
T1GCON_T1GGO_nT1DONE_POSITION            equ 0003h
T1GCON_T1GGO_nT1DONE_SIZE                equ 0001h
T1GCON_T1GGO_nT1DONE_LENGTH              equ 0001h
T1GCON_T1GGO_nT1DONE_MASK                equ 0008h
T1GCON_T1GSPM_POSN                       equ 0004h
T1GCON_T1GSPM_POSITION                   equ 0004h
T1GCON_T1GSPM_SIZE                       equ 0001h
T1GCON_T1GSPM_LENGTH                     equ 0001h
T1GCON_T1GSPM_MASK                       equ 0010h
T1GCON_T1GTM_POSN                        equ 0005h
T1GCON_T1GTM_POSITION                    equ 0005h
T1GCON_T1GTM_SIZE                        equ 0001h
T1GCON_T1GTM_LENGTH                      equ 0001h
T1GCON_T1GTM_MASK                        equ 0020h
T1GCON_T1GPOL_POSN                       equ 0006h
T1GCON_T1GPOL_POSITION                   equ 0006h
T1GCON_T1GPOL_SIZE                       equ 0001h
T1GCON_T1GPOL_LENGTH                     equ 0001h
T1GCON_T1GPOL_MASK                       equ 0040h
T1GCON_TMR1GE_POSN                       equ 0007h
T1GCON_TMR1GE_POSITION                   equ 0007h
T1GCON_TMR1GE_SIZE                       equ 0001h
T1GCON_TMR1GE_LENGTH                     equ 0001h
T1GCON_TMR1GE_MASK                       equ 0080h
T1GCON_T1GSS0_POSN                       equ 0000h
T1GCON_T1GSS0_POSITION                   equ 0000h
T1GCON_T1GSS0_SIZE                       equ 0001h
T1GCON_T1GSS0_LENGTH                     equ 0001h
T1GCON_T1GSS0_MASK                       equ 0001h
T1GCON_T1GSS1_POSN                       equ 0001h
T1GCON_T1GSS1_POSITION                   equ 0001h
T1GCON_T1GSS1_SIZE                       equ 0001h
T1GCON_T1GSS1_LENGTH                     equ 0001h
T1GCON_T1GSS1_MASK                       equ 0002h
T1GCON_T1GGO_POSN                        equ 0003h
T1GCON_T1GGO_POSITION                    equ 0003h
T1GCON_T1GGO_SIZE                        equ 0001h
T1GCON_T1GGO_LENGTH                      equ 0001h
T1GCON_T1GGO_MASK                        equ 0008h
T1GCON_NOT_T1DONE_POSN                   equ 0003h
T1GCON_NOT_T1DONE_POSITION               equ 0003h
T1GCON_NOT_T1DONE_SIZE                   equ 0001h
T1GCON_NOT_T1DONE_LENGTH                 equ 0001h
T1GCON_NOT_T1DONE_MASK                   equ 0008h
T1GCON_nT1DONE_POSN                      equ 0003h
T1GCON_nT1DONE_POSITION                  equ 0003h
T1GCON_nT1DONE_SIZE                      equ 0001h
T1GCON_nT1DONE_LENGTH                    equ 0001h
T1GCON_nT1DONE_MASK                      equ 0008h

// Register: RCSTA1
#define RCSTA1 RCSTA1
RCSTA1                                   equ 0FABh
// bitfield definitions
RCSTA1_RX9D_POSN                         equ 0000h
RCSTA1_RX9D_POSITION                     equ 0000h
RCSTA1_RX9D_SIZE                         equ 0001h
RCSTA1_RX9D_LENGTH                       equ 0001h
RCSTA1_RX9D_MASK                         equ 0001h
RCSTA1_OERR_POSN                         equ 0001h
RCSTA1_OERR_POSITION                     equ 0001h
RCSTA1_OERR_SIZE                         equ 0001h
RCSTA1_OERR_LENGTH                       equ 0001h
RCSTA1_OERR_MASK                         equ 0002h
RCSTA1_FERR_POSN                         equ 0002h
RCSTA1_FERR_POSITION                     equ 0002h
RCSTA1_FERR_SIZE                         equ 0001h
RCSTA1_FERR_LENGTH                       equ 0001h
RCSTA1_FERR_MASK                         equ 0004h
RCSTA1_ADDEN_POSN                        equ 0003h
RCSTA1_ADDEN_POSITION                    equ 0003h
RCSTA1_ADDEN_SIZE                        equ 0001h
RCSTA1_ADDEN_LENGTH                      equ 0001h
RCSTA1_ADDEN_MASK                        equ 0008h
RCSTA1_CREN_POSN                         equ 0004h
RCSTA1_CREN_POSITION                     equ 0004h
RCSTA1_CREN_SIZE                         equ 0001h
RCSTA1_CREN_LENGTH                       equ 0001h
RCSTA1_CREN_MASK                         equ 0010h
RCSTA1_SREN_POSN                         equ 0005h
RCSTA1_SREN_POSITION                     equ 0005h
RCSTA1_SREN_SIZE                         equ 0001h
RCSTA1_SREN_LENGTH                       equ 0001h
RCSTA1_SREN_MASK                         equ 0020h
RCSTA1_RX9_POSN                          equ 0006h
RCSTA1_RX9_POSITION                      equ 0006h
RCSTA1_RX9_SIZE                          equ 0001h
RCSTA1_RX9_LENGTH                        equ 0001h
RCSTA1_RX9_MASK                          equ 0040h
RCSTA1_SPEN_POSN                         equ 0007h
RCSTA1_SPEN_POSITION                     equ 0007h
RCSTA1_SPEN_SIZE                         equ 0001h
RCSTA1_SPEN_LENGTH                       equ 0001h
RCSTA1_SPEN_MASK                         equ 0080h
RCSTA1_ADEN_POSN                         equ 0003h
RCSTA1_ADEN_POSITION                     equ 0003h
RCSTA1_ADEN_SIZE                         equ 0001h
RCSTA1_ADEN_LENGTH                       equ 0001h
RCSTA1_ADEN_MASK                         equ 0008h
RCSTA1_RCD8_POSN                         equ 0000h
RCSTA1_RCD8_POSITION                     equ 0000h
RCSTA1_RCD8_SIZE                         equ 0001h
RCSTA1_RCD8_LENGTH                       equ 0001h
RCSTA1_RCD8_MASK                         equ 0001h
RCSTA1_RC8_9_POSN                        equ 0006h
RCSTA1_RC8_9_POSITION                    equ 0006h
RCSTA1_RC8_9_SIZE                        equ 0001h
RCSTA1_RC8_9_LENGTH                      equ 0001h
RCSTA1_RC8_9_MASK                        equ 0040h
RCSTA1_RC9_POSN                          equ 0006h
RCSTA1_RC9_POSITION                      equ 0006h
RCSTA1_RC9_SIZE                          equ 0001h
RCSTA1_RC9_LENGTH                        equ 0001h
RCSTA1_RC9_MASK                          equ 0040h
RCSTA1_SRENA_POSN                        equ 0005h
RCSTA1_SRENA_POSITION                    equ 0005h
RCSTA1_SRENA_SIZE                        equ 0001h
RCSTA1_SRENA_LENGTH                      equ 0001h
RCSTA1_SRENA_MASK                        equ 0020h

// Register: TXSTA1
#define TXSTA1 TXSTA1
TXSTA1                                   equ 0FACh
// bitfield definitions
TXSTA1_TX9D_POSN                         equ 0000h
TXSTA1_TX9D_POSITION                     equ 0000h
TXSTA1_TX9D_SIZE                         equ 0001h
TXSTA1_TX9D_LENGTH                       equ 0001h
TXSTA1_TX9D_MASK                         equ 0001h
TXSTA1_TRMT_POSN                         equ 0001h
TXSTA1_TRMT_POSITION                     equ 0001h
TXSTA1_TRMT_SIZE                         equ 0001h
TXSTA1_TRMT_LENGTH                       equ 0001h
TXSTA1_TRMT_MASK                         equ 0002h
TXSTA1_BRGH_POSN                         equ 0002h
TXSTA1_BRGH_POSITION                     equ 0002h
TXSTA1_BRGH_SIZE                         equ 0001h
TXSTA1_BRGH_LENGTH                       equ 0001h
TXSTA1_BRGH_MASK                         equ 0004h
TXSTA1_SENDB_POSN                        equ 0003h
TXSTA1_SENDB_POSITION                    equ 0003h
TXSTA1_SENDB_SIZE                        equ 0001h
TXSTA1_SENDB_LENGTH                      equ 0001h
TXSTA1_SENDB_MASK                        equ 0008h
TXSTA1_SYNC_POSN                         equ 0004h
TXSTA1_SYNC_POSITION                     equ 0004h
TXSTA1_SYNC_SIZE                         equ 0001h
TXSTA1_SYNC_LENGTH                       equ 0001h
TXSTA1_SYNC_MASK                         equ 0010h
TXSTA1_TXEN_POSN                         equ 0005h
TXSTA1_TXEN_POSITION                     equ 0005h
TXSTA1_TXEN_SIZE                         equ 0001h
TXSTA1_TXEN_LENGTH                       equ 0001h
TXSTA1_TXEN_MASK                         equ 0020h
TXSTA1_TX9_POSN                          equ 0006h
TXSTA1_TX9_POSITION                      equ 0006h
TXSTA1_TX9_SIZE                          equ 0001h
TXSTA1_TX9_LENGTH                        equ 0001h
TXSTA1_TX9_MASK                          equ 0040h
TXSTA1_CSRC_POSN                         equ 0007h
TXSTA1_CSRC_POSITION                     equ 0007h
TXSTA1_CSRC_SIZE                         equ 0001h
TXSTA1_CSRC_LENGTH                       equ 0001h
TXSTA1_CSRC_MASK                         equ 0080h
TXSTA1_TXD8_POSN                         equ 0000h
TXSTA1_TXD8_POSITION                     equ 0000h
TXSTA1_TXD8_SIZE                         equ 0001h
TXSTA1_TXD8_LENGTH                       equ 0001h
TXSTA1_TXD8_MASK                         equ 0001h
TXSTA1_TX8_9_POSN                        equ 0006h
TXSTA1_TX8_9_POSITION                    equ 0006h
TXSTA1_TX8_9_SIZE                        equ 0001h
TXSTA1_TX8_9_LENGTH                      equ 0001h
TXSTA1_TX8_9_MASK                        equ 0040h
TXSTA1_BRGH1_POSN                        equ 0002h
TXSTA1_BRGH1_POSITION                    equ 0002h
TXSTA1_BRGH1_SIZE                        equ 0001h
TXSTA1_BRGH1_LENGTH                      equ 0001h
TXSTA1_BRGH1_MASK                        equ 0004h
TXSTA1_CSRC1_POSN                        equ 0007h
TXSTA1_CSRC1_POSITION                    equ 0007h
TXSTA1_CSRC1_SIZE                        equ 0001h
TXSTA1_CSRC1_LENGTH                      equ 0001h
TXSTA1_CSRC1_MASK                        equ 0080h
TXSTA1_SENDB1_POSN                       equ 0003h
TXSTA1_SENDB1_POSITION                   equ 0003h
TXSTA1_SENDB1_SIZE                       equ 0001h
TXSTA1_SENDB1_LENGTH                     equ 0001h
TXSTA1_SENDB1_MASK                       equ 0008h
TXSTA1_SYNC1_POSN                        equ 0004h
TXSTA1_SYNC1_POSITION                    equ 0004h
TXSTA1_SYNC1_SIZE                        equ 0001h
TXSTA1_SYNC1_LENGTH                      equ 0001h
TXSTA1_SYNC1_MASK                        equ 0010h
TXSTA1_TRMT1_POSN                        equ 0001h
TXSTA1_TRMT1_POSITION                    equ 0001h
TXSTA1_TRMT1_SIZE                        equ 0001h
TXSTA1_TRMT1_LENGTH                      equ 0001h
TXSTA1_TRMT1_MASK                        equ 0002h
TXSTA1_TX91_POSN                         equ 0006h
TXSTA1_TX91_POSITION                     equ 0006h
TXSTA1_TX91_SIZE                         equ 0001h
TXSTA1_TX91_LENGTH                       equ 0001h
TXSTA1_TX91_MASK                         equ 0040h
TXSTA1_TX9D1_POSN                        equ 0000h
TXSTA1_TX9D1_POSITION                    equ 0000h
TXSTA1_TX9D1_SIZE                        equ 0001h
TXSTA1_TX9D1_LENGTH                      equ 0001h
TXSTA1_TX9D1_MASK                        equ 0001h
TXSTA1_TXEN1_POSN                        equ 0005h
TXSTA1_TXEN1_POSITION                    equ 0005h
TXSTA1_TXEN1_SIZE                        equ 0001h
TXSTA1_TXEN1_LENGTH                      equ 0001h
TXSTA1_TXEN1_MASK                        equ 0020h

// Register: TXREG1
#define TXREG1 TXREG1
TXREG1                                   equ 0FADh
// bitfield definitions
TXREG1_TXREG1_POSN                       equ 0000h
TXREG1_TXREG1_POSITION                   equ 0000h
TXREG1_TXREG1_SIZE                       equ 0008h
TXREG1_TXREG1_LENGTH                     equ 0008h
TXREG1_TXREG1_MASK                       equ 00FFh

// Register: RCREG1
#define RCREG1 RCREG1
RCREG1                                   equ 0FAEh
// bitfield definitions
RCREG1_RCREG1_POSN                       equ 0000h
RCREG1_RCREG1_POSITION                   equ 0000h
RCREG1_RCREG1_SIZE                       equ 0008h
RCREG1_RCREG1_LENGTH                     equ 0008h
RCREG1_RCREG1_MASK                       equ 00FFh

// Register: SPBRG1
#define SPBRG1 SPBRG1
SPBRG1                                   equ 0FAFh
// bitfield definitions
SPBRG1_SPBRG1_POSN                       equ 0000h
SPBRG1_SPBRG1_POSITION                   equ 0000h
SPBRG1_SPBRG1_SIZE                       equ 0008h
SPBRG1_SPBRG1_LENGTH                     equ 0008h
SPBRG1_SPBRG1_MASK                       equ 00FFh
SPBRG1_BRG0_POSN                         equ 0000h
SPBRG1_BRG0_POSITION                     equ 0000h
SPBRG1_BRG0_SIZE                         equ 0001h
SPBRG1_BRG0_LENGTH                       equ 0001h
SPBRG1_BRG0_MASK                         equ 0001h
SPBRG1_BRG1_POSN                         equ 0001h
SPBRG1_BRG1_POSITION                     equ 0001h
SPBRG1_BRG1_SIZE                         equ 0001h
SPBRG1_BRG1_LENGTH                       equ 0001h
SPBRG1_BRG1_MASK                         equ 0002h
SPBRG1_BRG2_POSN                         equ 0002h
SPBRG1_BRG2_POSITION                     equ 0002h
SPBRG1_BRG2_SIZE                         equ 0001h
SPBRG1_BRG2_LENGTH                       equ 0001h
SPBRG1_BRG2_MASK                         equ 0004h
SPBRG1_BRG3_POSN                         equ 0003h
SPBRG1_BRG3_POSITION                     equ 0003h
SPBRG1_BRG3_SIZE                         equ 0001h
SPBRG1_BRG3_LENGTH                       equ 0001h
SPBRG1_BRG3_MASK                         equ 0008h
SPBRG1_BRG4_POSN                         equ 0004h
SPBRG1_BRG4_POSITION                     equ 0004h
SPBRG1_BRG4_SIZE                         equ 0001h
SPBRG1_BRG4_LENGTH                       equ 0001h
SPBRG1_BRG4_MASK                         equ 0010h
SPBRG1_BRG5_POSN                         equ 0005h
SPBRG1_BRG5_POSITION                     equ 0005h
SPBRG1_BRG5_SIZE                         equ 0001h
SPBRG1_BRG5_LENGTH                       equ 0001h
SPBRG1_BRG5_MASK                         equ 0020h
SPBRG1_BRG6_POSN                         equ 0006h
SPBRG1_BRG6_POSITION                     equ 0006h
SPBRG1_BRG6_SIZE                         equ 0001h
SPBRG1_BRG6_LENGTH                       equ 0001h
SPBRG1_BRG6_MASK                         equ 0040h
SPBRG1_BRG7_POSN                         equ 0007h
SPBRG1_BRG7_POSITION                     equ 0007h
SPBRG1_BRG7_SIZE                         equ 0001h
SPBRG1_BRG7_LENGTH                       equ 0001h
SPBRG1_BRG7_MASK                         equ 0080h

// Register: T3GCON
#define T3GCON T3GCON
T3GCON                                   equ 0FB0h
// bitfield definitions
T3GCON_T3GGO_NOT_T3DONE_POSN             equ 0003h
T3GCON_T3GGO_NOT_T3DONE_POSITION         equ 0003h
T3GCON_T3GGO_NOT_T3DONE_SIZE             equ 0001h
T3GCON_T3GGO_NOT_T3DONE_LENGTH           equ 0001h
T3GCON_T3GGO_NOT_T3DONE_MASK             equ 0008h
T3GCON_T3GSS_POSN                        equ 0000h
T3GCON_T3GSS_POSITION                    equ 0000h
T3GCON_T3GSS_SIZE                        equ 0002h
T3GCON_T3GSS_LENGTH                      equ 0002h
T3GCON_T3GSS_MASK                        equ 0003h
T3GCON_T3GVAL_POSN                       equ 0002h
T3GCON_T3GVAL_POSITION                   equ 0002h
T3GCON_T3GVAL_SIZE                       equ 0001h
T3GCON_T3GVAL_LENGTH                     equ 0001h
T3GCON_T3GVAL_MASK                       equ 0004h
T3GCON_T3GGO_nT3DONE_POSN                equ 0003h
T3GCON_T3GGO_nT3DONE_POSITION            equ 0003h
T3GCON_T3GGO_nT3DONE_SIZE                equ 0001h
T3GCON_T3GGO_nT3DONE_LENGTH              equ 0001h
T3GCON_T3GGO_nT3DONE_MASK                equ 0008h
T3GCON_T3GSPM_POSN                       equ 0004h
T3GCON_T3GSPM_POSITION                   equ 0004h
T3GCON_T3GSPM_SIZE                       equ 0001h
T3GCON_T3GSPM_LENGTH                     equ 0001h
T3GCON_T3GSPM_MASK                       equ 0010h
T3GCON_T3GTM_POSN                        equ 0005h
T3GCON_T3GTM_POSITION                    equ 0005h
T3GCON_T3GTM_SIZE                        equ 0001h
T3GCON_T3GTM_LENGTH                      equ 0001h
T3GCON_T3GTM_MASK                        equ 0020h
T3GCON_T3GPOL_POSN                       equ 0006h
T3GCON_T3GPOL_POSITION                   equ 0006h
T3GCON_T3GPOL_SIZE                       equ 0001h
T3GCON_T3GPOL_LENGTH                     equ 0001h
T3GCON_T3GPOL_MASK                       equ 0040h
T3GCON_TMR3GE_POSN                       equ 0007h
T3GCON_TMR3GE_POSITION                   equ 0007h
T3GCON_TMR3GE_SIZE                       equ 0001h
T3GCON_TMR3GE_LENGTH                     equ 0001h
T3GCON_TMR3GE_MASK                       equ 0080h
T3GCON_T3GSS0_POSN                       equ 0000h
T3GCON_T3GSS0_POSITION                   equ 0000h
T3GCON_T3GSS0_SIZE                       equ 0001h
T3GCON_T3GSS0_LENGTH                     equ 0001h
T3GCON_T3GSS0_MASK                       equ 0001h
T3GCON_T3GSS1_POSN                       equ 0001h
T3GCON_T3GSS1_POSITION                   equ 0001h
T3GCON_T3GSS1_SIZE                       equ 0001h
T3GCON_T3GSS1_LENGTH                     equ 0001h
T3GCON_T3GSS1_MASK                       equ 0002h
T3GCON_T3GGO_POSN                        equ 0003h
T3GCON_T3GGO_POSITION                    equ 0003h
T3GCON_T3GGO_SIZE                        equ 0001h
T3GCON_T3GGO_LENGTH                      equ 0001h
T3GCON_T3GGO_MASK                        equ 0008h
T3GCON_NOT_T3DONE_POSN                   equ 0003h
T3GCON_NOT_T3DONE_POSITION               equ 0003h
T3GCON_NOT_T3DONE_SIZE                   equ 0001h
T3GCON_NOT_T3DONE_LENGTH                 equ 0001h
T3GCON_NOT_T3DONE_MASK                   equ 0008h
T3GCON_nT3DONE_POSN                      equ 0003h
T3GCON_nT3DONE_POSITION                  equ 0003h
T3GCON_nT3DONE_SIZE                      equ 0001h
T3GCON_nT3DONE_LENGTH                    equ 0001h
T3GCON_nT3DONE_MASK                      equ 0008h

// Register: T3CON
#define T3CON T3CON
T3CON                                    equ 0FB1h
// bitfield definitions
T3CON_NOT_T3SYNC_POSN                    equ 0002h
T3CON_NOT_T3SYNC_POSITION                equ 0002h
T3CON_NOT_T3SYNC_SIZE                    equ 0001h
T3CON_NOT_T3SYNC_LENGTH                  equ 0001h
T3CON_NOT_T3SYNC_MASK                    equ 0004h
T3CON_TMR3ON_POSN                        equ 0000h
T3CON_TMR3ON_POSITION                    equ 0000h
T3CON_TMR3ON_SIZE                        equ 0001h
T3CON_TMR3ON_LENGTH                      equ 0001h
T3CON_TMR3ON_MASK                        equ 0001h
T3CON_RD16_POSN                          equ 0001h
T3CON_RD16_POSITION                      equ 0001h
T3CON_RD16_SIZE                          equ 0001h
T3CON_RD16_LENGTH                        equ 0001h
T3CON_RD16_MASK                          equ 0002h
T3CON_nT3SYNC_POSN                       equ 0002h
T3CON_nT3SYNC_POSITION                   equ 0002h
T3CON_nT3SYNC_SIZE                       equ 0001h
T3CON_nT3SYNC_LENGTH                     equ 0001h
T3CON_nT3SYNC_MASK                       equ 0004h
T3CON_SOSCEN_POSN                        equ 0003h
T3CON_SOSCEN_POSITION                    equ 0003h
T3CON_SOSCEN_SIZE                        equ 0001h
T3CON_SOSCEN_LENGTH                      equ 0001h
T3CON_SOSCEN_MASK                        equ 0008h
T3CON_TCKPS_POSN                         equ 0004h
T3CON_TCKPS_POSITION                     equ 0004h
T3CON_TCKPS_SIZE                         equ 0002h
T3CON_TCKPS_LENGTH                       equ 0002h
T3CON_TCKPS_MASK                         equ 0030h
T3CON_TMR3CS_POSN                        equ 0006h
T3CON_TMR3CS_POSITION                    equ 0006h
T3CON_TMR3CS_SIZE                        equ 0002h
T3CON_TMR3CS_LENGTH                      equ 0002h
T3CON_TMR3CS_MASK                        equ 00C0h
T3CON_T3CKPS0_POSN                       equ 0004h
T3CON_T3CKPS0_POSITION                   equ 0004h
T3CON_T3CKPS0_SIZE                       equ 0001h
T3CON_T3CKPS0_LENGTH                     equ 0001h
T3CON_T3CKPS0_MASK                       equ 0010h
T3CON_T3CKPS1_POSN                       equ 0005h
T3CON_T3CKPS1_POSITION                   equ 0005h
T3CON_T3CKPS1_SIZE                       equ 0001h
T3CON_T3CKPS1_LENGTH                     equ 0001h
T3CON_T3CKPS1_MASK                       equ 0020h
T3CON_TMR3CS0_POSN                       equ 0006h
T3CON_TMR3CS0_POSITION                   equ 0006h
T3CON_TMR3CS0_SIZE                       equ 0001h
T3CON_TMR3CS0_LENGTH                     equ 0001h
T3CON_TMR3CS0_MASK                       equ 0040h
T3CON_TMR3CS1_POSN                       equ 0007h
T3CON_TMR3CS1_POSITION                   equ 0007h
T3CON_TMR3CS1_SIZE                       equ 0001h
T3CON_TMR3CS1_LENGTH                     equ 0001h
T3CON_TMR3CS1_MASK                       equ 0080h
T3CON_RD163_POSN                         equ 0001h
T3CON_RD163_POSITION                     equ 0001h
T3CON_RD163_SIZE                         equ 0001h
T3CON_RD163_LENGTH                       equ 0001h
T3CON_RD163_MASK                         equ 0002h
T3CON_SOSCEN3_POSN                       equ 0003h
T3CON_SOSCEN3_POSITION                   equ 0003h
T3CON_SOSCEN3_SIZE                       equ 0001h
T3CON_SOSCEN3_LENGTH                     equ 0001h
T3CON_SOSCEN3_MASK                       equ 0008h
T3CON_T3RD16_POSN                        equ 0007h
T3CON_T3RD16_POSITION                    equ 0007h
T3CON_T3RD16_SIZE                        equ 0001h
T3CON_T3RD16_LENGTH                      equ 0001h
T3CON_T3RD16_MASK                        equ 0080h
T3CON_T3OSCEN_POSN                       equ 0003h
T3CON_T3OSCEN_POSITION                   equ 0003h
T3CON_T3OSCEN_SIZE                       equ 0001h
T3CON_T3OSCEN_LENGTH                     equ 0001h
T3CON_T3OSCEN_MASK                       equ 0008h

// Register: TMR3
#define TMR3 TMR3
TMR3                                     equ 0FB2h

// Register: TMR3L
#define TMR3L TMR3L
TMR3L                                    equ 0FB2h
// bitfield definitions
TMR3L_TMR3L_POSN                         equ 0000h
TMR3L_TMR3L_POSITION                     equ 0000h
TMR3L_TMR3L_SIZE                         equ 0008h
TMR3L_TMR3L_LENGTH                       equ 0008h
TMR3L_TMR3L_MASK                         equ 00FFh

// Register: TMR3H
#define TMR3H TMR3H
TMR3H                                    equ 0FB3h
// bitfield definitions
TMR3H_TMR3H_POSN                         equ 0000h
TMR3H_TMR3H_POSITION                     equ 0000h
TMR3H_TMR3H_SIZE                         equ 0008h
TMR3H_TMR3H_LENGTH                       equ 0008h
TMR3H_TMR3H_MASK                         equ 00FFh

// Register: PIE4
#define PIE4 PIE4
PIE4                                     equ 0FB4h
// bitfield definitions
PIE4_ECCP3IE_POSN                        equ 0000h
PIE4_ECCP3IE_POSITION                    equ 0000h
PIE4_ECCP3IE_SIZE                        equ 0001h
PIE4_ECCP3IE_LENGTH                      equ 0001h
PIE4_ECCP3IE_MASK                        equ 0001h
PIE4_CCP4IE_POSN                         equ 0001h
PIE4_CCP4IE_POSITION                     equ 0001h
PIE4_CCP4IE_SIZE                         equ 0001h
PIE4_CCP4IE_LENGTH                       equ 0001h
PIE4_CCP4IE_MASK                         equ 0002h
PIE4_CCP5IE_POSN                         equ 0002h
PIE4_CCP5IE_POSITION                     equ 0002h
PIE4_CCP5IE_SIZE                         equ 0001h
PIE4_CCP5IE_LENGTH                       equ 0001h
PIE4_CCP5IE_MASK                         equ 0004h
PIE4_CCP6IE_POSN                         equ 0003h
PIE4_CCP6IE_POSITION                     equ 0003h
PIE4_CCP6IE_SIZE                         equ 0001h
PIE4_CCP6IE_LENGTH                       equ 0001h
PIE4_CCP6IE_MASK                         equ 0008h
PIE4_CCP7IE_POSN                         equ 0004h
PIE4_CCP7IE_POSITION                     equ 0004h
PIE4_CCP7IE_SIZE                         equ 0001h
PIE4_CCP7IE_LENGTH                       equ 0001h
PIE4_CCP7IE_MASK                         equ 0010h
PIE4_CCP8IE_POSN                         equ 0005h
PIE4_CCP8IE_POSITION                     equ 0005h
PIE4_CCP8IE_SIZE                         equ 0001h
PIE4_CCP8IE_LENGTH                       equ 0001h
PIE4_CCP8IE_MASK                         equ 0020h
PIE4_CCP9IE_POSN                         equ 0006h
PIE4_CCP9IE_POSITION                     equ 0006h
PIE4_CCP9IE_SIZE                         equ 0001h
PIE4_CCP9IE_LENGTH                       equ 0001h
PIE4_CCP9IE_MASK                         equ 0040h
PIE4_CCP10IE_POSN                        equ 0007h
PIE4_CCP10IE_POSITION                    equ 0007h
PIE4_CCP10IE_SIZE                        equ 0001h
PIE4_CCP10IE_LENGTH                      equ 0001h
PIE4_CCP10IE_MASK                        equ 0080h

// Register: PIR4
#define PIR4 PIR4
PIR4                                     equ 0FB5h
// bitfield definitions
PIR4_ECCP3IF_POSN                        equ 0000h
PIR4_ECCP3IF_POSITION                    equ 0000h
PIR4_ECCP3IF_SIZE                        equ 0001h
PIR4_ECCP3IF_LENGTH                      equ 0001h
PIR4_ECCP3IF_MASK                        equ 0001h
PIR4_CCP4IF_POSN                         equ 0001h
PIR4_CCP4IF_POSITION                     equ 0001h
PIR4_CCP4IF_SIZE                         equ 0001h
PIR4_CCP4IF_LENGTH                       equ 0001h
PIR4_CCP4IF_MASK                         equ 0002h
PIR4_CCP5IF_POSN                         equ 0002h
PIR4_CCP5IF_POSITION                     equ 0002h
PIR4_CCP5IF_SIZE                         equ 0001h
PIR4_CCP5IF_LENGTH                       equ 0001h
PIR4_CCP5IF_MASK                         equ 0004h
PIR4_CCP6IF_POSN                         equ 0003h
PIR4_CCP6IF_POSITION                     equ 0003h
PIR4_CCP6IF_SIZE                         equ 0001h
PIR4_CCP6IF_LENGTH                       equ 0001h
PIR4_CCP6IF_MASK                         equ 0008h
PIR4_CCP7IF_POSN                         equ 0004h
PIR4_CCP7IF_POSITION                     equ 0004h
PIR4_CCP7IF_SIZE                         equ 0001h
PIR4_CCP7IF_LENGTH                       equ 0001h
PIR4_CCP7IF_MASK                         equ 0010h
PIR4_CCP8IF_POSN                         equ 0005h
PIR4_CCP8IF_POSITION                     equ 0005h
PIR4_CCP8IF_SIZE                         equ 0001h
PIR4_CCP8IF_LENGTH                       equ 0001h
PIR4_CCP8IF_MASK                         equ 0020h
PIR4_CCP9IF_POSN                         equ 0006h
PIR4_CCP9IF_POSITION                     equ 0006h
PIR4_CCP9IF_SIZE                         equ 0001h
PIR4_CCP9IF_LENGTH                       equ 0001h
PIR4_CCP9IF_MASK                         equ 0040h
PIR4_CCP10IF_POSN                        equ 0007h
PIR4_CCP10IF_POSITION                    equ 0007h
PIR4_CCP10IF_SIZE                        equ 0001h
PIR4_CCP10IF_LENGTH                      equ 0001h
PIR4_CCP10IF_MASK                        equ 0080h

// Register: IPR4
#define IPR4 IPR4
IPR4                                     equ 0FB6h
// bitfield definitions
IPR4_ECCP3IP_POSN                        equ 0000h
IPR4_ECCP3IP_POSITION                    equ 0000h
IPR4_ECCP3IP_SIZE                        equ 0001h
IPR4_ECCP3IP_LENGTH                      equ 0001h
IPR4_ECCP3IP_MASK                        equ 0001h
IPR4_CCP4IP_POSN                         equ 0001h
IPR4_CCP4IP_POSITION                     equ 0001h
IPR4_CCP4IP_SIZE                         equ 0001h
IPR4_CCP4IP_LENGTH                       equ 0001h
IPR4_CCP4IP_MASK                         equ 0002h
IPR4_CCP5IP_POSN                         equ 0002h
IPR4_CCP5IP_POSITION                     equ 0002h
IPR4_CCP5IP_SIZE                         equ 0001h
IPR4_CCP5IP_LENGTH                       equ 0001h
IPR4_CCP5IP_MASK                         equ 0004h
IPR4_CCP6IP_POSN                         equ 0003h
IPR4_CCP6IP_POSITION                     equ 0003h
IPR4_CCP6IP_SIZE                         equ 0001h
IPR4_CCP6IP_LENGTH                       equ 0001h
IPR4_CCP6IP_MASK                         equ 0008h
IPR4_CCP7IP_POSN                         equ 0004h
IPR4_CCP7IP_POSITION                     equ 0004h
IPR4_CCP7IP_SIZE                         equ 0001h
IPR4_CCP7IP_LENGTH                       equ 0001h
IPR4_CCP7IP_MASK                         equ 0010h
IPR4_CCP8IP_POSN                         equ 0005h
IPR4_CCP8IP_POSITION                     equ 0005h
IPR4_CCP8IP_SIZE                         equ 0001h
IPR4_CCP8IP_LENGTH                       equ 0001h
IPR4_CCP8IP_MASK                         equ 0020h
IPR4_CCP9IP_POSN                         equ 0006h
IPR4_CCP9IP_POSITION                     equ 0006h
IPR4_CCP9IP_SIZE                         equ 0001h
IPR4_CCP9IP_LENGTH                       equ 0001h
IPR4_CCP9IP_MASK                         equ 0040h
IPR4_CCP10IP_POSN                        equ 0007h
IPR4_CCP10IP_POSITION                    equ 0007h
IPR4_CCP10IP_SIZE                        equ 0001h
IPR4_CCP10IP_LENGTH                      equ 0001h
IPR4_CCP10IP_MASK                        equ 0080h
IPR4_CCIP3IP_POSN                        equ 0000h
IPR4_CCIP3IP_POSITION                    equ 0000h
IPR4_CCIP3IP_SIZE                        equ 0001h
IPR4_CCIP3IP_LENGTH                      equ 0001h
IPR4_CCIP3IP_MASK                        equ 0001h

// Register: PIE5
#define PIE5 PIE5
PIE5                                     equ 0FB7h
// bitfield definitions
PIE5_TMR4IE_POSN                         equ 0000h
PIE5_TMR4IE_POSITION                     equ 0000h
PIE5_TMR4IE_SIZE                         equ 0001h
PIE5_TMR4IE_LENGTH                       equ 0001h
PIE5_TMR4IE_MASK                         equ 0001h
PIE5_TMR5IE_POSN                         equ 0001h
PIE5_TMR5IE_POSITION                     equ 0001h
PIE5_TMR5IE_SIZE                         equ 0001h
PIE5_TMR5IE_LENGTH                       equ 0001h
PIE5_TMR5IE_MASK                         equ 0002h
PIE5_TMR6IE_POSN                         equ 0002h
PIE5_TMR6IE_POSITION                     equ 0002h
PIE5_TMR6IE_SIZE                         equ 0001h
PIE5_TMR6IE_LENGTH                       equ 0001h
PIE5_TMR6IE_MASK                         equ 0004h
PIE5_TMR8IE_POSN                         equ 0004h
PIE5_TMR8IE_POSITION                     equ 0004h
PIE5_TMR8IE_SIZE                         equ 0001h
PIE5_TMR8IE_LENGTH                       equ 0001h
PIE5_TMR8IE_MASK                         equ 0010h
PIE5_ACTLOCKIE_POSN                      equ 0005h
PIE5_ACTLOCKIE_POSITION                  equ 0005h
PIE5_ACTLOCKIE_SIZE                      equ 0001h
PIE5_ACTLOCKIE_LENGTH                    equ 0001h
PIE5_ACTLOCKIE_MASK                      equ 0020h
PIE5_ACTORSIE_POSN                       equ 0006h
PIE5_ACTORSIE_POSITION                   equ 0006h
PIE5_ACTORSIE_SIZE                       equ 0001h
PIE5_ACTORSIE_LENGTH                     equ 0001h
PIE5_ACTORSIE_MASK                       equ 0040h

// Register: PIR5
#define PIR5 PIR5
PIR5                                     equ 0FB8h
// bitfield definitions
PIR5_TMR4IF_POSN                         equ 0000h
PIR5_TMR4IF_POSITION                     equ 0000h
PIR5_TMR4IF_SIZE                         equ 0001h
PIR5_TMR4IF_LENGTH                       equ 0001h
PIR5_TMR4IF_MASK                         equ 0001h
PIR5_TMR5IF_POSN                         equ 0001h
PIR5_TMR5IF_POSITION                     equ 0001h
PIR5_TMR5IF_SIZE                         equ 0001h
PIR5_TMR5IF_LENGTH                       equ 0001h
PIR5_TMR5IF_MASK                         equ 0002h
PIR5_TMR6IF_POSN                         equ 0002h
PIR5_TMR6IF_POSITION                     equ 0002h
PIR5_TMR6IF_SIZE                         equ 0001h
PIR5_TMR6IF_LENGTH                       equ 0001h
PIR5_TMR6IF_MASK                         equ 0004h
PIR5_TMR8IF_POSN                         equ 0004h
PIR5_TMR8IF_POSITION                     equ 0004h
PIR5_TMR8IF_SIZE                         equ 0001h
PIR5_TMR8IF_LENGTH                       equ 0001h
PIR5_TMR8IF_MASK                         equ 0010h
PIR5_ACTLOCKIF_POSN                      equ 0005h
PIR5_ACTLOCKIF_POSITION                  equ 0005h
PIR5_ACTLOCKIF_SIZE                      equ 0001h
PIR5_ACTLOCKIF_LENGTH                    equ 0001h
PIR5_ACTLOCKIF_MASK                      equ 0020h
PIR5_ACTORSIF_POSN                       equ 0006h
PIR5_ACTORSIF_POSITION                   equ 0006h
PIR5_ACTORSIF_SIZE                       equ 0001h
PIR5_ACTORSIF_LENGTH                     equ 0001h
PIR5_ACTORSIF_MASK                       equ 0040h

// Register: CCP1CON
#define CCP1CON CCP1CON
CCP1CON                                  equ 0FB9h
// bitfield definitions
CCP1CON_CCP1M_POSN                       equ 0000h
CCP1CON_CCP1M_POSITION                   equ 0000h
CCP1CON_CCP1M_SIZE                       equ 0004h
CCP1CON_CCP1M_LENGTH                     equ 0004h
CCP1CON_CCP1M_MASK                       equ 000Fh
CCP1CON_DC1B_POSN                        equ 0004h
CCP1CON_DC1B_POSITION                    equ 0004h
CCP1CON_DC1B_SIZE                        equ 0002h
CCP1CON_DC1B_LENGTH                      equ 0002h
CCP1CON_DC1B_MASK                        equ 0030h
CCP1CON_P1M_POSN                         equ 0006h
CCP1CON_P1M_POSITION                     equ 0006h
CCP1CON_P1M_SIZE                         equ 0002h
CCP1CON_P1M_LENGTH                       equ 0002h
CCP1CON_P1M_MASK                         equ 00C0h
CCP1CON_CCP1M0_POSN                      equ 0000h
CCP1CON_CCP1M0_POSITION                  equ 0000h
CCP1CON_CCP1M0_SIZE                      equ 0001h
CCP1CON_CCP1M0_LENGTH                    equ 0001h
CCP1CON_CCP1M0_MASK                      equ 0001h
CCP1CON_CCP1M1_POSN                      equ 0001h
CCP1CON_CCP1M1_POSITION                  equ 0001h
CCP1CON_CCP1M1_SIZE                      equ 0001h
CCP1CON_CCP1M1_LENGTH                    equ 0001h
CCP1CON_CCP1M1_MASK                      equ 0002h
CCP1CON_CCP1M2_POSN                      equ 0002h
CCP1CON_CCP1M2_POSITION                  equ 0002h
CCP1CON_CCP1M2_SIZE                      equ 0001h
CCP1CON_CCP1M2_LENGTH                    equ 0001h
CCP1CON_CCP1M2_MASK                      equ 0004h
CCP1CON_CCP1M3_POSN                      equ 0003h
CCP1CON_CCP1M3_POSITION                  equ 0003h
CCP1CON_CCP1M3_SIZE                      equ 0001h
CCP1CON_CCP1M3_LENGTH                    equ 0001h
CCP1CON_CCP1M3_MASK                      equ 0008h
CCP1CON_DC1B0_POSN                       equ 0004h
CCP1CON_DC1B0_POSITION                   equ 0004h
CCP1CON_DC1B0_SIZE                       equ 0001h
CCP1CON_DC1B0_LENGTH                     equ 0001h
CCP1CON_DC1B0_MASK                       equ 0010h
CCP1CON_DC1B1_POSN                       equ 0005h
CCP1CON_DC1B1_POSITION                   equ 0005h
CCP1CON_DC1B1_SIZE                       equ 0001h
CCP1CON_DC1B1_LENGTH                     equ 0001h
CCP1CON_DC1B1_MASK                       equ 0020h
CCP1CON_P1M0_POSN                        equ 0006h
CCP1CON_P1M0_POSITION                    equ 0006h
CCP1CON_P1M0_SIZE                        equ 0001h
CCP1CON_P1M0_LENGTH                      equ 0001h
CCP1CON_P1M0_MASK                        equ 0040h
CCP1CON_P1M1_POSN                        equ 0007h
CCP1CON_P1M1_POSITION                    equ 0007h
CCP1CON_P1M1_SIZE                        equ 0001h
CCP1CON_P1M1_LENGTH                      equ 0001h
CCP1CON_P1M1_MASK                        equ 0080h
CCP1CON_CCP1Y_POSN                       equ 0004h
CCP1CON_CCP1Y_POSITION                   equ 0004h
CCP1CON_CCP1Y_SIZE                       equ 0001h
CCP1CON_CCP1Y_LENGTH                     equ 0001h
CCP1CON_CCP1Y_MASK                       equ 0010h
CCP1CON_CCP1X_POSN                       equ 0005h
CCP1CON_CCP1X_POSITION                   equ 0005h
CCP1CON_CCP1X_SIZE                       equ 0001h
CCP1CON_CCP1X_LENGTH                     equ 0001h
CCP1CON_CCP1X_MASK                       equ 0020h

// Register: CCPR1
#define CCPR1 CCPR1
CCPR1                                    equ 0FBAh

// Register: CCPR1L
#define CCPR1L CCPR1L
CCPR1L                                   equ 0FBAh
// bitfield definitions
CCPR1L_CCPR1L_POSN                       equ 0000h
CCPR1L_CCPR1L_POSITION                   equ 0000h
CCPR1L_CCPR1L_SIZE                       equ 0008h
CCPR1L_CCPR1L_LENGTH                     equ 0008h
CCPR1L_CCPR1L_MASK                       equ 00FFh

// Register: CCPR1H
#define CCPR1H CCPR1H
CCPR1H                                   equ 0FBBh
// bitfield definitions
CCPR1H_CCPR1H_POSN                       equ 0000h
CCPR1H_CCPR1H_POSITION                   equ 0000h
CCPR1H_CCPR1H_SIZE                       equ 0008h
CCPR1H_CCPR1H_LENGTH                     equ 0008h
CCPR1H_CCPR1H_MASK                       equ 00FFh

// Register: ECCP1DEL
#define ECCP1DEL ECCP1DEL
ECCP1DEL                                 equ 0FBCh
// bitfield definitions
ECCP1DEL_P1DC_POSN                       equ 0000h
ECCP1DEL_P1DC_POSITION                   equ 0000h
ECCP1DEL_P1DC_SIZE                       equ 0007h
ECCP1DEL_P1DC_LENGTH                     equ 0007h
ECCP1DEL_P1DC_MASK                       equ 007Fh
ECCP1DEL_P1RSEN_POSN                     equ 0007h
ECCP1DEL_P1RSEN_POSITION                 equ 0007h
ECCP1DEL_P1RSEN_SIZE                     equ 0001h
ECCP1DEL_P1RSEN_LENGTH                   equ 0001h
ECCP1DEL_P1RSEN_MASK                     equ 0080h
ECCP1DEL_P1DC0_POSN                      equ 0000h
ECCP1DEL_P1DC0_POSITION                  equ 0000h
ECCP1DEL_P1DC0_SIZE                      equ 0001h
ECCP1DEL_P1DC0_LENGTH                    equ 0001h
ECCP1DEL_P1DC0_MASK                      equ 0001h
ECCP1DEL_P1DC1_POSN                      equ 0001h
ECCP1DEL_P1DC1_POSITION                  equ 0001h
ECCP1DEL_P1DC1_SIZE                      equ 0001h
ECCP1DEL_P1DC1_LENGTH                    equ 0001h
ECCP1DEL_P1DC1_MASK                      equ 0002h
ECCP1DEL_P1DC2_POSN                      equ 0002h
ECCP1DEL_P1DC2_POSITION                  equ 0002h
ECCP1DEL_P1DC2_SIZE                      equ 0001h
ECCP1DEL_P1DC2_LENGTH                    equ 0001h
ECCP1DEL_P1DC2_MASK                      equ 0004h
ECCP1DEL_P1DC3_POSN                      equ 0003h
ECCP1DEL_P1DC3_POSITION                  equ 0003h
ECCP1DEL_P1DC3_SIZE                      equ 0001h
ECCP1DEL_P1DC3_LENGTH                    equ 0001h
ECCP1DEL_P1DC3_MASK                      equ 0008h
ECCP1DEL_P1DC4_POSN                      equ 0004h
ECCP1DEL_P1DC4_POSITION                  equ 0004h
ECCP1DEL_P1DC4_SIZE                      equ 0001h
ECCP1DEL_P1DC4_LENGTH                    equ 0001h
ECCP1DEL_P1DC4_MASK                      equ 0010h
ECCP1DEL_P1DC5_POSN                      equ 0005h
ECCP1DEL_P1DC5_POSITION                  equ 0005h
ECCP1DEL_P1DC5_SIZE                      equ 0001h
ECCP1DEL_P1DC5_LENGTH                    equ 0001h
ECCP1DEL_P1DC5_MASK                      equ 0020h
ECCP1DEL_P1DC6_POSN                      equ 0006h
ECCP1DEL_P1DC6_POSITION                  equ 0006h
ECCP1DEL_P1DC6_SIZE                      equ 0001h
ECCP1DEL_P1DC6_LENGTH                    equ 0001h
ECCP1DEL_P1DC6_MASK                      equ 0040h

// Register: ECCP1AS
#define ECCP1AS ECCP1AS
ECCP1AS                                  equ 0FBDh
// bitfield definitions
ECCP1AS_PSS1BD_POSN                      equ 0000h
ECCP1AS_PSS1BD_POSITION                  equ 0000h
ECCP1AS_PSS1BD_SIZE                      equ 0002h
ECCP1AS_PSS1BD_LENGTH                    equ 0002h
ECCP1AS_PSS1BD_MASK                      equ 0003h
ECCP1AS_PSS1AC_POSN                      equ 0002h
ECCP1AS_PSS1AC_POSITION                  equ 0002h
ECCP1AS_PSS1AC_SIZE                      equ 0002h
ECCP1AS_PSS1AC_LENGTH                    equ 0002h
ECCP1AS_PSS1AC_MASK                      equ 000Ch
ECCP1AS_ECCP1AS_POSN                     equ 0004h
ECCP1AS_ECCP1AS_POSITION                 equ 0004h
ECCP1AS_ECCP1AS_SIZE                     equ 0003h
ECCP1AS_ECCP1AS_LENGTH                   equ 0003h
ECCP1AS_ECCP1AS_MASK                     equ 0070h
ECCP1AS_ECCP1ASE_POSN                    equ 0007h
ECCP1AS_ECCP1ASE_POSITION                equ 0007h
ECCP1AS_ECCP1ASE_SIZE                    equ 0001h
ECCP1AS_ECCP1ASE_LENGTH                  equ 0001h
ECCP1AS_ECCP1ASE_MASK                    equ 0080h
ECCP1AS_PSS1BD0_POSN                     equ 0000h
ECCP1AS_PSS1BD0_POSITION                 equ 0000h
ECCP1AS_PSS1BD0_SIZE                     equ 0001h
ECCP1AS_PSS1BD0_LENGTH                   equ 0001h
ECCP1AS_PSS1BD0_MASK                     equ 0001h
ECCP1AS_PSS1BD1_POSN                     equ 0001h
ECCP1AS_PSS1BD1_POSITION                 equ 0001h
ECCP1AS_PSS1BD1_SIZE                     equ 0001h
ECCP1AS_PSS1BD1_LENGTH                   equ 0001h
ECCP1AS_PSS1BD1_MASK                     equ 0002h
ECCP1AS_PSS1AC0_POSN                     equ 0002h
ECCP1AS_PSS1AC0_POSITION                 equ 0002h
ECCP1AS_PSS1AC0_SIZE                     equ 0001h
ECCP1AS_PSS1AC0_LENGTH                   equ 0001h
ECCP1AS_PSS1AC0_MASK                     equ 0004h
ECCP1AS_PSS1AC1_POSN                     equ 0003h
ECCP1AS_PSS1AC1_POSITION                 equ 0003h
ECCP1AS_PSS1AC1_SIZE                     equ 0001h
ECCP1AS_PSS1AC1_LENGTH                   equ 0001h
ECCP1AS_PSS1AC1_MASK                     equ 0008h
ECCP1AS_ECCP1AS0_POSN                    equ 0004h
ECCP1AS_ECCP1AS0_POSITION                equ 0004h
ECCP1AS_ECCP1AS0_SIZE                    equ 0001h
ECCP1AS_ECCP1AS0_LENGTH                  equ 0001h
ECCP1AS_ECCP1AS0_MASK                    equ 0010h
ECCP1AS_ECCP1AS1_POSN                    equ 0005h
ECCP1AS_ECCP1AS1_POSITION                equ 0005h
ECCP1AS_ECCP1AS1_SIZE                    equ 0001h
ECCP1AS_ECCP1AS1_LENGTH                  equ 0001h
ECCP1AS_ECCP1AS1_MASK                    equ 0020h
ECCP1AS_ECCP1AS2_POSN                    equ 0006h
ECCP1AS_ECCP1AS2_POSITION                equ 0006h
ECCP1AS_ECCP1AS2_SIZE                    equ 0001h
ECCP1AS_ECCP1AS2_LENGTH                  equ 0001h
ECCP1AS_ECCP1AS2_MASK                    equ 0040h

// Register: CVRCONL
#define CVRCONL CVRCONL
CVRCONL                                  equ 0FBEh
// bitfield definitions
CVRCONL_CVRNSS_POSN                      equ 0000h
CVRCONL_CVRNSS_POSITION                  equ 0000h
CVRCONL_CVRNSS_SIZE                      equ 0001h
CVRCONL_CVRNSS_LENGTH                    equ 0001h
CVRCONL_CVRNSS_MASK                      equ 0001h
CVRCONL_CVRPSS_POSN                      equ 0004h
CVRCONL_CVRPSS_POSITION                  equ 0004h
CVRCONL_CVRPSS_SIZE                      equ 0002h
CVRCONL_CVRPSS_LENGTH                    equ 0002h
CVRCONL_CVRPSS_MASK                      equ 0030h
CVRCONL_CVROE_POSN                       equ 0006h
CVRCONL_CVROE_POSITION                   equ 0006h
CVRCONL_CVROE_SIZE                       equ 0001h
CVRCONL_CVROE_LENGTH                     equ 0001h
CVRCONL_CVROE_MASK                       equ 0040h
CVRCONL_CVREN_POSN                       equ 0007h
CVRCONL_CVREN_POSITION                   equ 0007h
CVRCONL_CVREN_SIZE                       equ 0001h
CVRCONL_CVREN_LENGTH                     equ 0001h
CVRCONL_CVREN_MASK                       equ 0080h
CVRCONL_CVRPSS0_POSN                     equ 0004h
CVRCONL_CVRPSS0_POSITION                 equ 0004h
CVRCONL_CVRPSS0_SIZE                     equ 0001h
CVRCONL_CVRPSS0_LENGTH                   equ 0001h
CVRCONL_CVRPSS0_MASK                     equ 0010h
CVRCONL_CVRPSS1_POSN                     equ 0005h
CVRCONL_CVRPSS1_POSITION                 equ 0005h
CVRCONL_CVRPSS1_SIZE                     equ 0001h
CVRCONL_CVRPSS1_LENGTH                   equ 0001h
CVRCONL_CVRPSS1_MASK                     equ 0020h

// Register: CVRCONH
#define CVRCONH CVRCONH
CVRCONH                                  equ 0FBFh
// bitfield definitions
CVRCONH_CVR_POSN                         equ 0000h
CVRCONH_CVR_POSITION                     equ 0000h
CVRCONH_CVR_SIZE                         equ 0005h
CVRCONH_CVR_LENGTH                       equ 0005h
CVRCONH_CVR_MASK                         equ 001Fh
CVRCONH_CVR0_POSN                        equ 0000h
CVRCONH_CVR0_POSITION                    equ 0000h
CVRCONH_CVR0_SIZE                        equ 0001h
CVRCONH_CVR0_LENGTH                      equ 0001h
CVRCONH_CVR0_MASK                        equ 0001h
CVRCONH_CVR1_POSN                        equ 0001h
CVRCONH_CVR1_POSITION                    equ 0001h
CVRCONH_CVR1_SIZE                        equ 0001h
CVRCONH_CVR1_LENGTH                      equ 0001h
CVRCONH_CVR1_MASK                        equ 0002h
CVRCONH_CVR2_POSN                        equ 0002h
CVRCONH_CVR2_POSITION                    equ 0002h
CVRCONH_CVR2_SIZE                        equ 0001h
CVRCONH_CVR2_LENGTH                      equ 0001h
CVRCONH_CVR2_MASK                        equ 0004h
CVRCONH_CVR3_POSN                        equ 0003h
CVRCONH_CVR3_POSITION                    equ 0003h
CVRCONH_CVR3_SIZE                        equ 0001h
CVRCONH_CVR3_LENGTH                      equ 0001h
CVRCONH_CVR3_MASK                        equ 0008h
CVRCONH_CVR4_POSN                        equ 0004h
CVRCONH_CVR4_POSITION                    equ 0004h
CVRCONH_CVR4_SIZE                        equ 0001h
CVRCONH_CVR4_LENGTH                      equ 0001h
CVRCONH_CVR4_MASK                        equ 0010h

// Register: ADCON1L
#define ADCON1L ADCON1L
ADCON1L                                  equ 0FC0h
// bitfield definitions
ADCON1L_DONE_POSN                        equ 0000h
ADCON1L_DONE_POSITION                    equ 0000h
ADCON1L_DONE_SIZE                        equ 0001h
ADCON1L_DONE_LENGTH                      equ 0001h
ADCON1L_DONE_MASK                        equ 0001h
ADCON1L_SAMP_POSN                        equ 0001h
ADCON1L_SAMP_POSITION                    equ 0001h
ADCON1L_SAMP_SIZE                        equ 0001h
ADCON1L_SAMP_LENGTH                      equ 0001h
ADCON1L_SAMP_MASK                        equ 0002h
ADCON1L_ASAM_POSN                        equ 0002h
ADCON1L_ASAM_POSITION                    equ 0002h
ADCON1L_ASAM_SIZE                        equ 0001h
ADCON1L_ASAM_LENGTH                      equ 0001h
ADCON1L_ASAM_MASK                        equ 0004h
ADCON1L_SSRC_POSN                        equ 0004h
ADCON1L_SSRC_POSITION                    equ 0004h
ADCON1L_SSRC_SIZE                        equ 0004h
ADCON1L_SSRC_LENGTH                      equ 0004h
ADCON1L_SSRC_MASK                        equ 00F0h
ADCON1L_SSRC0_POSN                       equ 0004h
ADCON1L_SSRC0_POSITION                   equ 0004h
ADCON1L_SSRC0_SIZE                       equ 0001h
ADCON1L_SSRC0_LENGTH                     equ 0001h
ADCON1L_SSRC0_MASK                       equ 0010h
ADCON1L_SSRC1_POSN                       equ 0005h
ADCON1L_SSRC1_POSITION                   equ 0005h
ADCON1L_SSRC1_SIZE                       equ 0001h
ADCON1L_SSRC1_LENGTH                     equ 0001h
ADCON1L_SSRC1_MASK                       equ 0020h
ADCON1L_SSRC2_POSN                       equ 0006h
ADCON1L_SSRC2_POSITION                   equ 0006h
ADCON1L_SSRC2_SIZE                       equ 0001h
ADCON1L_SSRC2_LENGTH                     equ 0001h
ADCON1L_SSRC2_MASK                       equ 0040h
ADCON1L_SSRC3_POSN                       equ 0007h
ADCON1L_SSRC3_POSITION                   equ 0007h
ADCON1L_SSRC3_SIZE                       equ 0001h
ADCON1L_SSRC3_LENGTH                     equ 0001h
ADCON1L_SSRC3_MASK                       equ 0080h

// Register: ADCON1H
#define ADCON1H ADCON1H
ADCON1H                                  equ 0FC1h
// bitfield definitions
ADCON1H_FORM_POSN                        equ 0000h
ADCON1H_FORM_POSITION                    equ 0000h
ADCON1H_FORM_SIZE                        equ 0002h
ADCON1H_FORM_LENGTH                      equ 0002h
ADCON1H_FORM_MASK                        equ 0003h
ADCON1H_MODE12_POSN                      equ 0002h
ADCON1H_MODE12_POSITION                  equ 0002h
ADCON1H_MODE12_SIZE                      equ 0001h
ADCON1H_MODE12_LENGTH                    equ 0001h
ADCON1H_MODE12_MASK                      equ 0004h
ADCON1H_ADON_POSN                        equ 0007h
ADCON1H_ADON_POSITION                    equ 0007h
ADCON1H_ADON_SIZE                        equ 0001h
ADCON1H_ADON_LENGTH                      equ 0001h
ADCON1H_ADON_MASK                        equ 0080h
ADCON1H_FORM0_POSN                       equ 0000h
ADCON1H_FORM0_POSITION                   equ 0000h
ADCON1H_FORM0_SIZE                       equ 0001h
ADCON1H_FORM0_LENGTH                     equ 0001h
ADCON1H_FORM0_MASK                       equ 0001h
ADCON1H_FORM1_POSN                       equ 0001h
ADCON1H_FORM1_POSITION                   equ 0001h
ADCON1H_FORM1_SIZE                       equ 0001h
ADCON1H_FORM1_LENGTH                     equ 0001h
ADCON1H_FORM1_MASK                       equ 0002h

// Register: ADCBUF0
#define ADCBUF0 ADCBUF0
ADCBUF0                                  equ 0FC2h

// Register: ADCBUF0L
#define ADCBUF0L ADCBUF0L
ADCBUF0L                                 equ 0FC2h
// bitfield definitions
ADCBUF0L_ADCBUF0L_POSN                   equ 0000h
ADCBUF0L_ADCBUF0L_POSITION               equ 0000h
ADCBUF0L_ADCBUF0L_SIZE                   equ 0008h
ADCBUF0L_ADCBUF0L_LENGTH                 equ 0008h
ADCBUF0L_ADCBUF0L_MASK                   equ 00FFh

// Register: ADCBUF0H
#define ADCBUF0H ADCBUF0H
ADCBUF0H                                 equ 0FC3h
// bitfield definitions
ADCBUF0H_ADCBUF0H_POSN                   equ 0000h
ADCBUF0H_ADCBUF0H_POSITION               equ 0000h
ADCBUF0H_ADCBUF0H_SIZE                   equ 0008h
ADCBUF0H_ADCBUF0H_LENGTH                 equ 0008h
ADCBUF0H_ADCBUF0H_MASK                   equ 00FFh

// Register: CMSTAT
#define CMSTAT CMSTAT
CMSTAT                                   equ 0FC4h
// bitfield definitions
CMSTAT_C1OUT_POSN                        equ 0000h
CMSTAT_C1OUT_POSITION                    equ 0000h
CMSTAT_C1OUT_SIZE                        equ 0001h
CMSTAT_C1OUT_LENGTH                      equ 0001h
CMSTAT_C1OUT_MASK                        equ 0001h
CMSTAT_C2OUT_POSN                        equ 0001h
CMSTAT_C2OUT_POSITION                    equ 0001h
CMSTAT_C2OUT_SIZE                        equ 0001h
CMSTAT_C2OUT_LENGTH                      equ 0001h
CMSTAT_C2OUT_MASK                        equ 0002h
CMSTAT_C3OUT_POSN                        equ 0002h
CMSTAT_C3OUT_POSITION                    equ 0002h
CMSTAT_C3OUT_SIZE                        equ 0001h
CMSTAT_C3OUT_LENGTH                      equ 0001h
CMSTAT_C3OUT_MASK                        equ 0004h

// Register: SSP1CON2
#define SSP1CON2 SSP1CON2
SSP1CON2                                 equ 0FC5h
// bitfield definitions
SSP1CON2_SEN_POSN                        equ 0000h
SSP1CON2_SEN_POSITION                    equ 0000h
SSP1CON2_SEN_SIZE                        equ 0001h
SSP1CON2_SEN_LENGTH                      equ 0001h
SSP1CON2_SEN_MASK                        equ 0001h
SSP1CON2_RSEN_POSN                       equ 0001h
SSP1CON2_RSEN_POSITION                   equ 0001h
SSP1CON2_RSEN_SIZE                       equ 0001h
SSP1CON2_RSEN_LENGTH                     equ 0001h
SSP1CON2_RSEN_MASK                       equ 0002h
SSP1CON2_PEN_POSN                        equ 0002h
SSP1CON2_PEN_POSITION                    equ 0002h
SSP1CON2_PEN_SIZE                        equ 0001h
SSP1CON2_PEN_LENGTH                      equ 0001h
SSP1CON2_PEN_MASK                        equ 0004h
SSP1CON2_RCEN_POSN                       equ 0003h
SSP1CON2_RCEN_POSITION                   equ 0003h
SSP1CON2_RCEN_SIZE                       equ 0001h
SSP1CON2_RCEN_LENGTH                     equ 0001h
SSP1CON2_RCEN_MASK                       equ 0008h
SSP1CON2_ACKEN_POSN                      equ 0004h
SSP1CON2_ACKEN_POSITION                  equ 0004h
SSP1CON2_ACKEN_SIZE                      equ 0001h
SSP1CON2_ACKEN_LENGTH                    equ 0001h
SSP1CON2_ACKEN_MASK                      equ 0010h
SSP1CON2_ACKDT_POSN                      equ 0005h
SSP1CON2_ACKDT_POSITION                  equ 0005h
SSP1CON2_ACKDT_SIZE                      equ 0001h
SSP1CON2_ACKDT_LENGTH                    equ 0001h
SSP1CON2_ACKDT_MASK                      equ 0020h
SSP1CON2_ACKSTAT_POSN                    equ 0006h
SSP1CON2_ACKSTAT_POSITION                equ 0006h
SSP1CON2_ACKSTAT_SIZE                    equ 0001h
SSP1CON2_ACKSTAT_LENGTH                  equ 0001h
SSP1CON2_ACKSTAT_MASK                    equ 0040h
SSP1CON2_GCEN_POSN                       equ 0007h
SSP1CON2_GCEN_POSITION                   equ 0007h
SSP1CON2_GCEN_SIZE                       equ 0001h
SSP1CON2_GCEN_LENGTH                     equ 0001h
SSP1CON2_GCEN_MASK                       equ 0080h
SSP1CON2_ADMSK_POSN                      equ 0001h
SSP1CON2_ADMSK_POSITION                  equ 0001h
SSP1CON2_ADMSK_SIZE                      equ 0005h
SSP1CON2_ADMSK_LENGTH                    equ 0005h
SSP1CON2_ADMSK_MASK                      equ 003Eh
SSP1CON2_ADMSK1_POSN                     equ 0001h
SSP1CON2_ADMSK1_POSITION                 equ 0001h
SSP1CON2_ADMSK1_SIZE                     equ 0001h
SSP1CON2_ADMSK1_LENGTH                   equ 0001h
SSP1CON2_ADMSK1_MASK                     equ 0002h
SSP1CON2_ADMSK2_POSN                     equ 0002h
SSP1CON2_ADMSK2_POSITION                 equ 0002h
SSP1CON2_ADMSK2_SIZE                     equ 0001h
SSP1CON2_ADMSK2_LENGTH                   equ 0001h
SSP1CON2_ADMSK2_MASK                     equ 0004h
SSP1CON2_ADMSK3_POSN                     equ 0003h
SSP1CON2_ADMSK3_POSITION                 equ 0003h
SSP1CON2_ADMSK3_SIZE                     equ 0001h
SSP1CON2_ADMSK3_LENGTH                   equ 0001h
SSP1CON2_ADMSK3_MASK                     equ 0008h
SSP1CON2_ADMSK4_POSN                     equ 0004h
SSP1CON2_ADMSK4_POSITION                 equ 0004h
SSP1CON2_ADMSK4_SIZE                     equ 0001h
SSP1CON2_ADMSK4_LENGTH                   equ 0001h
SSP1CON2_ADMSK4_MASK                     equ 0010h
SSP1CON2_ADMSK5_POSN                     equ 0005h
SSP1CON2_ADMSK5_POSITION                 equ 0005h
SSP1CON2_ADMSK5_SIZE                     equ 0001h
SSP1CON2_ADMSK5_LENGTH                   equ 0001h
SSP1CON2_ADMSK5_MASK                     equ 0020h
SSP1CON2_SEN1_POSN                       equ 0000h
SSP1CON2_SEN1_POSITION                   equ 0000h
SSP1CON2_SEN1_SIZE                       equ 0001h
SSP1CON2_SEN1_LENGTH                     equ 0001h
SSP1CON2_SEN1_MASK                       equ 0001h
SSP1CON2_ADMSK11_POSN                    equ 0001h
SSP1CON2_ADMSK11_POSITION                equ 0001h
SSP1CON2_ADMSK11_SIZE                    equ 0001h
SSP1CON2_ADMSK11_LENGTH                  equ 0001h
SSP1CON2_ADMSK11_MASK                    equ 0002h
SSP1CON2_ADMSK21_POSN                    equ 0002h
SSP1CON2_ADMSK21_POSITION                equ 0002h
SSP1CON2_ADMSK21_SIZE                    equ 0001h
SSP1CON2_ADMSK21_LENGTH                  equ 0001h
SSP1CON2_ADMSK21_MASK                    equ 0004h
SSP1CON2_ADMSK31_POSN                    equ 0003h
SSP1CON2_ADMSK31_POSITION                equ 0003h
SSP1CON2_ADMSK31_SIZE                    equ 0001h
SSP1CON2_ADMSK31_LENGTH                  equ 0001h
SSP1CON2_ADMSK31_MASK                    equ 0008h
SSP1CON2_ACKEN1_POSN                     equ 0004h
SSP1CON2_ACKEN1_POSITION                 equ 0004h
SSP1CON2_ACKEN1_SIZE                     equ 0001h
SSP1CON2_ACKEN1_LENGTH                   equ 0001h
SSP1CON2_ACKEN1_MASK                     equ 0010h
SSP1CON2_ACKDT1_POSN                     equ 0005h
SSP1CON2_ACKDT1_POSITION                 equ 0005h
SSP1CON2_ACKDT1_SIZE                     equ 0001h
SSP1CON2_ACKDT1_LENGTH                   equ 0001h
SSP1CON2_ACKDT1_MASK                     equ 0020h
SSP1CON2_ACKSTAT1_POSN                   equ 0006h
SSP1CON2_ACKSTAT1_POSITION               equ 0006h
SSP1CON2_ACKSTAT1_SIZE                   equ 0001h
SSP1CON2_ACKSTAT1_LENGTH                 equ 0001h
SSP1CON2_ACKSTAT1_MASK                   equ 0040h
SSP1CON2_GCEN1_POSN                      equ 0007h
SSP1CON2_GCEN1_POSITION                  equ 0007h
SSP1CON2_GCEN1_SIZE                      equ 0001h
SSP1CON2_GCEN1_LENGTH                    equ 0001h
SSP1CON2_GCEN1_MASK                      equ 0080h
SSP1CON2_RSEN1_POSN                      equ 0001h
SSP1CON2_RSEN1_POSITION                  equ 0001h
SSP1CON2_RSEN1_SIZE                      equ 0001h
SSP1CON2_RSEN1_LENGTH                    equ 0001h
SSP1CON2_RSEN1_MASK                      equ 0002h
SSP1CON2_PEN1_POSN                       equ 0002h
SSP1CON2_PEN1_POSITION                   equ 0002h
SSP1CON2_PEN1_SIZE                       equ 0001h
SSP1CON2_PEN1_LENGTH                     equ 0001h
SSP1CON2_PEN1_MASK                       equ 0004h
SSP1CON2_RCEN1_POSN                      equ 0003h
SSP1CON2_RCEN1_POSITION                  equ 0003h
SSP1CON2_RCEN1_SIZE                      equ 0001h
SSP1CON2_RCEN1_LENGTH                    equ 0001h
SSP1CON2_RCEN1_MASK                      equ 0008h
SSP1CON2_ADMSK41_POSN                    equ 0004h
SSP1CON2_ADMSK41_POSITION                equ 0004h
SSP1CON2_ADMSK41_SIZE                    equ 0001h
SSP1CON2_ADMSK41_LENGTH                  equ 0001h
SSP1CON2_ADMSK41_MASK                    equ 0010h
SSP1CON2_ADMSK51_POSN                    equ 0005h
SSP1CON2_ADMSK51_POSITION                equ 0005h
SSP1CON2_ADMSK51_SIZE                    equ 0001h
SSP1CON2_ADMSK51_LENGTH                  equ 0001h
SSP1CON2_ADMSK51_MASK                    equ 0020h

// Register: SSP1CON1
#define SSP1CON1 SSP1CON1
SSP1CON1                                 equ 0FC6h
// bitfield definitions
SSP1CON1_SSPM_POSN                       equ 0000h
SSP1CON1_SSPM_POSITION                   equ 0000h
SSP1CON1_SSPM_SIZE                       equ 0004h
SSP1CON1_SSPM_LENGTH                     equ 0004h
SSP1CON1_SSPM_MASK                       equ 000Fh
SSP1CON1_CKP_POSN                        equ 0004h
SSP1CON1_CKP_POSITION                    equ 0004h
SSP1CON1_CKP_SIZE                        equ 0001h
SSP1CON1_CKP_LENGTH                      equ 0001h
SSP1CON1_CKP_MASK                        equ 0010h
SSP1CON1_SSPEN_POSN                      equ 0005h
SSP1CON1_SSPEN_POSITION                  equ 0005h
SSP1CON1_SSPEN_SIZE                      equ 0001h
SSP1CON1_SSPEN_LENGTH                    equ 0001h
SSP1CON1_SSPEN_MASK                      equ 0020h
SSP1CON1_SSPOV_POSN                      equ 0006h
SSP1CON1_SSPOV_POSITION                  equ 0006h
SSP1CON1_SSPOV_SIZE                      equ 0001h
SSP1CON1_SSPOV_LENGTH                    equ 0001h
SSP1CON1_SSPOV_MASK                      equ 0040h
SSP1CON1_WCOL_POSN                       equ 0007h
SSP1CON1_WCOL_POSITION                   equ 0007h
SSP1CON1_WCOL_SIZE                       equ 0001h
SSP1CON1_WCOL_LENGTH                     equ 0001h
SSP1CON1_WCOL_MASK                       equ 0080h
SSP1CON1_SSPM0_POSN                      equ 0000h
SSP1CON1_SSPM0_POSITION                  equ 0000h
SSP1CON1_SSPM0_SIZE                      equ 0001h
SSP1CON1_SSPM0_LENGTH                    equ 0001h
SSP1CON1_SSPM0_MASK                      equ 0001h
SSP1CON1_SSPM1_POSN                      equ 0001h
SSP1CON1_SSPM1_POSITION                  equ 0001h
SSP1CON1_SSPM1_SIZE                      equ 0001h
SSP1CON1_SSPM1_LENGTH                    equ 0001h
SSP1CON1_SSPM1_MASK                      equ 0002h
SSP1CON1_SSPM2_POSN                      equ 0002h
SSP1CON1_SSPM2_POSITION                  equ 0002h
SSP1CON1_SSPM2_SIZE                      equ 0001h
SSP1CON1_SSPM2_LENGTH                    equ 0001h
SSP1CON1_SSPM2_MASK                      equ 0004h
SSP1CON1_SSPM3_POSN                      equ 0003h
SSP1CON1_SSPM3_POSITION                  equ 0003h
SSP1CON1_SSPM3_SIZE                      equ 0001h
SSP1CON1_SSPM3_LENGTH                    equ 0001h
SSP1CON1_SSPM3_MASK                      equ 0008h
SSP1CON1_SSPM01_POSN                     equ 0000h
SSP1CON1_SSPM01_POSITION                 equ 0000h
SSP1CON1_SSPM01_SIZE                     equ 0001h
SSP1CON1_SSPM01_LENGTH                   equ 0001h
SSP1CON1_SSPM01_MASK                     equ 0001h
SSP1CON1_SSPM11_POSN                     equ 0001h
SSP1CON1_SSPM11_POSITION                 equ 0001h
SSP1CON1_SSPM11_SIZE                     equ 0001h
SSP1CON1_SSPM11_LENGTH                   equ 0001h
SSP1CON1_SSPM11_MASK                     equ 0002h
SSP1CON1_SSPM21_POSN                     equ 0002h
SSP1CON1_SSPM21_POSITION                 equ 0002h
SSP1CON1_SSPM21_SIZE                     equ 0001h
SSP1CON1_SSPM21_LENGTH                   equ 0001h
SSP1CON1_SSPM21_MASK                     equ 0004h
SSP1CON1_SSPM31_POSN                     equ 0003h
SSP1CON1_SSPM31_POSITION                 equ 0003h
SSP1CON1_SSPM31_SIZE                     equ 0001h
SSP1CON1_SSPM31_LENGTH                   equ 0001h
SSP1CON1_SSPM31_MASK                     equ 0008h
SSP1CON1_CKP1_POSN                       equ 0004h
SSP1CON1_CKP1_POSITION                   equ 0004h
SSP1CON1_CKP1_SIZE                       equ 0001h
SSP1CON1_CKP1_LENGTH                     equ 0001h
SSP1CON1_CKP1_MASK                       equ 0010h
SSP1CON1_SSPEN1_POSN                     equ 0005h
SSP1CON1_SSPEN1_POSITION                 equ 0005h
SSP1CON1_SSPEN1_SIZE                     equ 0001h
SSP1CON1_SSPEN1_LENGTH                   equ 0001h
SSP1CON1_SSPEN1_MASK                     equ 0020h
SSP1CON1_SSPOV1_POSN                     equ 0006h
SSP1CON1_SSPOV1_POSITION                 equ 0006h
SSP1CON1_SSPOV1_SIZE                     equ 0001h
SSP1CON1_SSPOV1_LENGTH                   equ 0001h
SSP1CON1_SSPOV1_MASK                     equ 0040h
SSP1CON1_WCOL1_POSN                      equ 0007h
SSP1CON1_WCOL1_POSITION                  equ 0007h
SSP1CON1_WCOL1_SIZE                      equ 0001h
SSP1CON1_WCOL1_LENGTH                    equ 0001h
SSP1CON1_WCOL1_MASK                      equ 0080h

// Register: SSP1STAT
#define SSP1STAT SSP1STAT
SSP1STAT                                 equ 0FC7h
// bitfield definitions
SSP1STAT_R_NOT_W_POSN                    equ 0002h
SSP1STAT_R_NOT_W_POSITION                equ 0002h
SSP1STAT_R_NOT_W_SIZE                    equ 0001h
SSP1STAT_R_NOT_W_LENGTH                  equ 0001h
SSP1STAT_R_NOT_W_MASK                    equ 0004h
SSP1STAT_D_NOT_A_POSN                    equ 0005h
SSP1STAT_D_NOT_A_POSITION                equ 0005h
SSP1STAT_D_NOT_A_SIZE                    equ 0001h
SSP1STAT_D_NOT_A_LENGTH                  equ 0001h
SSP1STAT_D_NOT_A_MASK                    equ 0020h
SSP1STAT_BF_POSN                         equ 0000h
SSP1STAT_BF_POSITION                     equ 0000h
SSP1STAT_BF_SIZE                         equ 0001h
SSP1STAT_BF_LENGTH                       equ 0001h
SSP1STAT_BF_MASK                         equ 0001h
SSP1STAT_UA_POSN                         equ 0001h
SSP1STAT_UA_POSITION                     equ 0001h
SSP1STAT_UA_SIZE                         equ 0001h
SSP1STAT_UA_LENGTH                       equ 0001h
SSP1STAT_UA_MASK                         equ 0002h
SSP1STAT_R_nW_POSN                       equ 0002h
SSP1STAT_R_nW_POSITION                   equ 0002h
SSP1STAT_R_nW_SIZE                       equ 0001h
SSP1STAT_R_nW_LENGTH                     equ 0001h
SSP1STAT_R_nW_MASK                       equ 0004h
SSP1STAT_S_POSN                          equ 0003h
SSP1STAT_S_POSITION                      equ 0003h
SSP1STAT_S_SIZE                          equ 0001h
SSP1STAT_S_LENGTH                        equ 0001h
SSP1STAT_S_MASK                          equ 0008h
SSP1STAT_P_POSN                          equ 0004h
SSP1STAT_P_POSITION                      equ 0004h
SSP1STAT_P_SIZE                          equ 0001h
SSP1STAT_P_LENGTH                        equ 0001h
SSP1STAT_P_MASK                          equ 0010h
SSP1STAT_D_nA_POSN                       equ 0005h
SSP1STAT_D_nA_POSITION                   equ 0005h
SSP1STAT_D_nA_SIZE                       equ 0001h
SSP1STAT_D_nA_LENGTH                     equ 0001h
SSP1STAT_D_nA_MASK                       equ 0020h
SSP1STAT_CKE_POSN                        equ 0006h
SSP1STAT_CKE_POSITION                    equ 0006h
SSP1STAT_CKE_SIZE                        equ 0001h
SSP1STAT_CKE_LENGTH                      equ 0001h
SSP1STAT_CKE_MASK                        equ 0040h
SSP1STAT_SMP_POSN                        equ 0007h
SSP1STAT_SMP_POSITION                    equ 0007h
SSP1STAT_SMP_SIZE                        equ 0001h
SSP1STAT_SMP_LENGTH                      equ 0001h
SSP1STAT_SMP_MASK                        equ 0080h
SSP1STAT_R_W_POSN                        equ 0002h
SSP1STAT_R_W_POSITION                    equ 0002h
SSP1STAT_R_W_SIZE                        equ 0001h
SSP1STAT_R_W_LENGTH                      equ 0001h
SSP1STAT_R_W_MASK                        equ 0004h
SSP1STAT_D_A_POSN                        equ 0005h
SSP1STAT_D_A_POSITION                    equ 0005h
SSP1STAT_D_A_SIZE                        equ 0001h
SSP1STAT_D_A_LENGTH                      equ 0001h
SSP1STAT_D_A_MASK                        equ 0020h
SSP1STAT_nW_POSN                         equ 0002h
SSP1STAT_nW_POSITION                     equ 0002h
SSP1STAT_nW_SIZE                         equ 0001h
SSP1STAT_nW_LENGTH                       equ 0001h
SSP1STAT_nW_MASK                         equ 0004h
SSP1STAT_nA_POSN                         equ 0005h
SSP1STAT_nA_POSITION                     equ 0005h
SSP1STAT_nA_SIZE                         equ 0001h
SSP1STAT_nA_LENGTH                       equ 0001h
SSP1STAT_nA_MASK                         equ 0020h
SSP1STAT_NOT_WRITE_POSN                  equ 0002h
SSP1STAT_NOT_WRITE_POSITION              equ 0002h
SSP1STAT_NOT_WRITE_SIZE                  equ 0001h
SSP1STAT_NOT_WRITE_LENGTH                equ 0001h
SSP1STAT_NOT_WRITE_MASK                  equ 0004h
SSP1STAT_NOT_ADDRESS_POSN                equ 0005h
SSP1STAT_NOT_ADDRESS_POSITION            equ 0005h
SSP1STAT_NOT_ADDRESS_SIZE                equ 0001h
SSP1STAT_NOT_ADDRESS_LENGTH              equ 0001h
SSP1STAT_NOT_ADDRESS_MASK                equ 0020h
SSP1STAT_nWRITE_POSN                     equ 0002h
SSP1STAT_nWRITE_POSITION                 equ 0002h
SSP1STAT_nWRITE_SIZE                     equ 0001h
SSP1STAT_nWRITE_LENGTH                   equ 0001h
SSP1STAT_nWRITE_MASK                     equ 0004h
SSP1STAT_nADDRESS_POSN                   equ 0005h
SSP1STAT_nADDRESS_POSITION               equ 0005h
SSP1STAT_nADDRESS_SIZE                   equ 0001h
SSP1STAT_nADDRESS_LENGTH                 equ 0001h
SSP1STAT_nADDRESS_MASK                   equ 0020h
SSP1STAT_READ_WRITE_POSN                 equ 0002h
SSP1STAT_READ_WRITE_POSITION             equ 0002h
SSP1STAT_READ_WRITE_SIZE                 equ 0001h
SSP1STAT_READ_WRITE_LENGTH               equ 0001h
SSP1STAT_READ_WRITE_MASK                 equ 0004h
SSP1STAT_DATA_ADDRESS_POSN               equ 0005h
SSP1STAT_DATA_ADDRESS_POSITION           equ 0005h
SSP1STAT_DATA_ADDRESS_SIZE               equ 0001h
SSP1STAT_DATA_ADDRESS_LENGTH             equ 0001h
SSP1STAT_DATA_ADDRESS_MASK               equ 0020h
SSP1STAT_I2C_READ_POSN                   equ 0002h
SSP1STAT_I2C_READ_POSITION               equ 0002h
SSP1STAT_I2C_READ_SIZE                   equ 0001h
SSP1STAT_I2C_READ_LENGTH                 equ 0001h
SSP1STAT_I2C_READ_MASK                   equ 0004h
SSP1STAT_I2C_START_POSN                  equ 0003h
SSP1STAT_I2C_START_POSITION              equ 0003h
SSP1STAT_I2C_START_SIZE                  equ 0001h
SSP1STAT_I2C_START_LENGTH                equ 0001h
SSP1STAT_I2C_START_MASK                  equ 0008h
SSP1STAT_I2C_STOP_POSN                   equ 0004h
SSP1STAT_I2C_STOP_POSITION               equ 0004h
SSP1STAT_I2C_STOP_SIZE                   equ 0001h
SSP1STAT_I2C_STOP_LENGTH                 equ 0001h
SSP1STAT_I2C_STOP_MASK                   equ 0010h
SSP1STAT_I2C_DAT_POSN                    equ 0005h
SSP1STAT_I2C_DAT_POSITION                equ 0005h
SSP1STAT_I2C_DAT_SIZE                    equ 0001h
SSP1STAT_I2C_DAT_LENGTH                  equ 0001h
SSP1STAT_I2C_DAT_MASK                    equ 0020h
SSP1STAT_BF1_POSN                        equ 0000h
SSP1STAT_BF1_POSITION                    equ 0000h
SSP1STAT_BF1_SIZE                        equ 0001h
SSP1STAT_BF1_LENGTH                      equ 0001h
SSP1STAT_BF1_MASK                        equ 0001h
SSP1STAT_UA1_POSN                        equ 0001h
SSP1STAT_UA1_POSITION                    equ 0001h
SSP1STAT_UA1_SIZE                        equ 0001h
SSP1STAT_UA1_LENGTH                      equ 0001h
SSP1STAT_UA1_MASK                        equ 0002h
SSP1STAT_I2C_READ1_POSN                  equ 0002h
SSP1STAT_I2C_READ1_POSITION              equ 0002h
SSP1STAT_I2C_READ1_SIZE                  equ 0001h
SSP1STAT_I2C_READ1_LENGTH                equ 0001h
SSP1STAT_I2C_READ1_MASK                  equ 0004h
SSP1STAT_I2C_START1_POSN                 equ 0003h
SSP1STAT_I2C_START1_POSITION             equ 0003h
SSP1STAT_I2C_START1_SIZE                 equ 0001h
SSP1STAT_I2C_START1_LENGTH               equ 0001h
SSP1STAT_I2C_START1_MASK                 equ 0008h
SSP1STAT_I2C_STOP2_POSN                  equ 0004h
SSP1STAT_I2C_STOP2_POSITION              equ 0004h
SSP1STAT_I2C_STOP2_SIZE                  equ 0001h
SSP1STAT_I2C_STOP2_LENGTH                equ 0001h
SSP1STAT_I2C_STOP2_MASK                  equ 0010h
SSP1STAT_DA1_POSN                        equ 0005h
SSP1STAT_DA1_POSITION                    equ 0005h
SSP1STAT_DA1_SIZE                        equ 0001h
SSP1STAT_DA1_LENGTH                      equ 0001h
SSP1STAT_DA1_MASK                        equ 0020h
SSP1STAT_CKE1_POSN                       equ 0006h
SSP1STAT_CKE1_POSITION                   equ 0006h
SSP1STAT_CKE1_SIZE                       equ 0001h
SSP1STAT_CKE1_LENGTH                     equ 0001h
SSP1STAT_CKE1_MASK                       equ 0040h
SSP1STAT_SMP1_POSN                       equ 0007h
SSP1STAT_SMP1_POSITION                   equ 0007h
SSP1STAT_SMP1_SIZE                       equ 0001h
SSP1STAT_SMP1_LENGTH                     equ 0001h
SSP1STAT_SMP1_MASK                       equ 0080h
SSP1STAT_READ_WRITE1_POSN                equ 0002h
SSP1STAT_READ_WRITE1_POSITION            equ 0002h
SSP1STAT_READ_WRITE1_SIZE                equ 0001h
SSP1STAT_READ_WRITE1_LENGTH              equ 0001h
SSP1STAT_READ_WRITE1_MASK                equ 0004h
SSP1STAT_S2_POSN                         equ 0003h
SSP1STAT_S2_POSITION                     equ 0003h
SSP1STAT_S2_SIZE                         equ 0001h
SSP1STAT_S2_LENGTH                       equ 0001h
SSP1STAT_S2_MASK                         equ 0008h
SSP1STAT_P2_POSN                         equ 0004h
SSP1STAT_P2_POSITION                     equ 0004h
SSP1STAT_P2_SIZE                         equ 0001h
SSP1STAT_P2_LENGTH                       equ 0001h
SSP1STAT_P2_MASK                         equ 0010h
SSP1STAT_DATA_ADDRESS1_POSN              equ 0005h
SSP1STAT_DATA_ADDRESS1_POSITION          equ 0005h
SSP1STAT_DATA_ADDRESS1_SIZE              equ 0001h
SSP1STAT_DATA_ADDRESS1_LENGTH            equ 0001h
SSP1STAT_DATA_ADDRESS1_MASK              equ 0020h
SSP1STAT_RW1_POSN                        equ 0002h
SSP1STAT_RW1_POSITION                    equ 0002h
SSP1STAT_RW1_SIZE                        equ 0001h
SSP1STAT_RW1_LENGTH                      equ 0001h
SSP1STAT_RW1_MASK                        equ 0004h
SSP1STAT_START1_POSN                     equ 0003h
SSP1STAT_START1_POSITION                 equ 0003h
SSP1STAT_START1_SIZE                     equ 0001h
SSP1STAT_START1_LENGTH                   equ 0001h
SSP1STAT_START1_MASK                     equ 0008h
SSP1STAT_STOP1_POSN                      equ 0004h
SSP1STAT_STOP1_POSITION                  equ 0004h
SSP1STAT_STOP1_SIZE                      equ 0001h
SSP1STAT_STOP1_LENGTH                    equ 0001h
SSP1STAT_STOP1_MASK                      equ 0010h
SSP1STAT_D_A1_POSN                       equ 0005h
SSP1STAT_D_A1_POSITION                   equ 0005h
SSP1STAT_D_A1_SIZE                       equ 0001h
SSP1STAT_D_A1_LENGTH                     equ 0001h
SSP1STAT_D_A1_MASK                       equ 0020h
SSP1STAT_D_NOT_A1_POSN                   equ 0005h
SSP1STAT_D_NOT_A1_POSITION               equ 0005h
SSP1STAT_D_NOT_A1_SIZE                   equ 0001h
SSP1STAT_D_NOT_A1_LENGTH                 equ 0001h
SSP1STAT_D_NOT_A1_MASK                   equ 0020h
SSP1STAT_R_W1_POSN                       equ 0002h
SSP1STAT_R_W1_POSITION                   equ 0002h
SSP1STAT_R_W1_SIZE                       equ 0001h
SSP1STAT_R_W1_LENGTH                     equ 0001h
SSP1STAT_R_W1_MASK                       equ 0004h
SSP1STAT_START_POSN                      equ 0003h
SSP1STAT_START_POSITION                  equ 0003h
SSP1STAT_START_SIZE                      equ 0001h
SSP1STAT_START_LENGTH                    equ 0001h
SSP1STAT_START_MASK                      equ 0008h
SSP1STAT_STOP_POSN                       equ 0004h
SSP1STAT_STOP_POSITION                   equ 0004h
SSP1STAT_STOP_SIZE                       equ 0001h
SSP1STAT_STOP_LENGTH                     equ 0001h
SSP1STAT_STOP_MASK                       equ 0010h
SSP1STAT_D_nA1_POSN                      equ 0005h
SSP1STAT_D_nA1_POSITION                  equ 0005h
SSP1STAT_D_nA1_SIZE                      equ 0001h
SSP1STAT_D_nA1_LENGTH                    equ 0001h
SSP1STAT_D_nA1_MASK                      equ 0020h
SSP1STAT_R_NOT_W1_POSN                   equ 0002h
SSP1STAT_R_NOT_W1_POSITION               equ 0002h
SSP1STAT_R_NOT_W1_SIZE                   equ 0001h
SSP1STAT_R_NOT_W1_LENGTH                 equ 0001h
SSP1STAT_R_NOT_W1_MASK                   equ 0004h
SSP1STAT_R_nW1_POSN                      equ 0002h
SSP1STAT_R_nW1_POSITION                  equ 0002h
SSP1STAT_R_nW1_SIZE                      equ 0001h
SSP1STAT_R_nW1_LENGTH                    equ 0001h
SSP1STAT_R_nW1_MASK                      equ 0004h
SSP1STAT_I2C_DAT1_POSN                   equ 0005h
SSP1STAT_I2C_DAT1_POSITION               equ 0005h
SSP1STAT_I2C_DAT1_SIZE                   equ 0001h
SSP1STAT_I2C_DAT1_LENGTH                 equ 0001h
SSP1STAT_I2C_DAT1_MASK                   equ 0020h
SSP1STAT_NOT_W2_POSN                     equ 0002h
SSP1STAT_NOT_W2_POSITION                 equ 0002h
SSP1STAT_NOT_W2_SIZE                     equ 0001h
SSP1STAT_NOT_W2_LENGTH                   equ 0001h
SSP1STAT_NOT_W2_MASK                     equ 0004h
SSP1STAT_NOT_A2_POSN                     equ 0005h
SSP1STAT_NOT_A2_POSITION                 equ 0005h
SSP1STAT_NOT_A2_SIZE                     equ 0001h
SSP1STAT_NOT_A2_LENGTH                   equ 0001h
SSP1STAT_NOT_A2_MASK                     equ 0020h
SSP1STAT_nW2_POSN                        equ 0002h
SSP1STAT_nW2_POSITION                    equ 0002h
SSP1STAT_nW2_SIZE                        equ 0001h
SSP1STAT_nW2_LENGTH                      equ 0001h
SSP1STAT_nW2_MASK                        equ 0004h
SSP1STAT_nA2_POSN                        equ 0005h
SSP1STAT_nA2_POSITION                    equ 0005h
SSP1STAT_nA2_SIZE                        equ 0001h
SSP1STAT_nA2_LENGTH                      equ 0001h
SSP1STAT_nA2_MASK                        equ 0020h
SSP1STAT_NOT_WRITE1_POSN                 equ 0002h
SSP1STAT_NOT_WRITE1_POSITION             equ 0002h
SSP1STAT_NOT_WRITE1_SIZE                 equ 0001h
SSP1STAT_NOT_WRITE1_LENGTH               equ 0001h
SSP1STAT_NOT_WRITE1_MASK                 equ 0004h
SSP1STAT_NOT_ADDRESS1_POSN               equ 0005h
SSP1STAT_NOT_ADDRESS1_POSITION           equ 0005h
SSP1STAT_NOT_ADDRESS1_SIZE               equ 0001h
SSP1STAT_NOT_ADDRESS1_LENGTH             equ 0001h
SSP1STAT_NOT_ADDRESS1_MASK               equ 0020h
SSP1STAT_nWRITE1_POSN                    equ 0002h
SSP1STAT_nWRITE1_POSITION                equ 0002h
SSP1STAT_nWRITE1_SIZE                    equ 0001h
SSP1STAT_nWRITE1_LENGTH                  equ 0001h
SSP1STAT_nWRITE1_MASK                    equ 0004h
SSP1STAT_nADDRESS1_POSN                  equ 0005h
SSP1STAT_nADDRESS1_POSITION              equ 0005h
SSP1STAT_nADDRESS1_SIZE                  equ 0001h
SSP1STAT_nADDRESS1_LENGTH                equ 0001h
SSP1STAT_nADDRESS1_MASK                  equ 0020h
SSP1STAT_R_POSN                          equ 0002h
SSP1STAT_R_POSITION                      equ 0002h
SSP1STAT_R_SIZE                          equ 0001h
SSP1STAT_R_LENGTH                        equ 0001h
SSP1STAT_R_MASK                          equ 0004h
SSP1STAT_D_POSN                          equ 0005h
SSP1STAT_D_POSITION                      equ 0005h
SSP1STAT_D_SIZE                          equ 0001h
SSP1STAT_D_LENGTH                        equ 0001h
SSP1STAT_D_MASK                          equ 0020h
SSP1STAT_RW_POSN                         equ 0002h
SSP1STAT_RW_POSITION                     equ 0002h
SSP1STAT_RW_SIZE                         equ 0001h
SSP1STAT_RW_LENGTH                       equ 0001h
SSP1STAT_RW_MASK                         equ 0004h
SSP1STAT_DA_POSN                         equ 0005h
SSP1STAT_DA_POSITION                     equ 0005h
SSP1STAT_DA_SIZE                         equ 0001h
SSP1STAT_DA_LENGTH                       equ 0001h
SSP1STAT_DA_MASK                         equ 0020h

// Register: SSP1ADD
#define SSP1ADD SSP1ADD
SSP1ADD                                  equ 0FC8h
// bitfield definitions
SSP1ADD_SSPADD_POSN                      equ 0000h
SSP1ADD_SSPADD_POSITION                  equ 0000h
SSP1ADD_SSPADD_SIZE                      equ 0008h
SSP1ADD_SSPADD_LENGTH                    equ 0008h
SSP1ADD_SSPADD_MASK                      equ 00FFh
SSP1ADD_MSK01_POSN                       equ 0000h
SSP1ADD_MSK01_POSITION                   equ 0000h
SSP1ADD_MSK01_SIZE                       equ 0001h
SSP1ADD_MSK01_LENGTH                     equ 0001h
SSP1ADD_MSK01_MASK                       equ 0001h
SSP1ADD_MSK11_POSN                       equ 0001h
SSP1ADD_MSK11_POSITION                   equ 0001h
SSP1ADD_MSK11_SIZE                       equ 0001h
SSP1ADD_MSK11_LENGTH                     equ 0001h
SSP1ADD_MSK11_MASK                       equ 0002h
SSP1ADD_MSK21_POSN                       equ 0002h
SSP1ADD_MSK21_POSITION                   equ 0002h
SSP1ADD_MSK21_SIZE                       equ 0001h
SSP1ADD_MSK21_LENGTH                     equ 0001h
SSP1ADD_MSK21_MASK                       equ 0004h
SSP1ADD_MSK31_POSN                       equ 0003h
SSP1ADD_MSK31_POSITION                   equ 0003h
SSP1ADD_MSK31_SIZE                       equ 0001h
SSP1ADD_MSK31_LENGTH                     equ 0001h
SSP1ADD_MSK31_MASK                       equ 0008h
SSP1ADD_MSK41_POSN                       equ 0004h
SSP1ADD_MSK41_POSITION                   equ 0004h
SSP1ADD_MSK41_SIZE                       equ 0001h
SSP1ADD_MSK41_LENGTH                     equ 0001h
SSP1ADD_MSK41_MASK                       equ 0010h
SSP1ADD_MSK51_POSN                       equ 0005h
SSP1ADD_MSK51_POSITION                   equ 0005h
SSP1ADD_MSK51_SIZE                       equ 0001h
SSP1ADD_MSK51_LENGTH                     equ 0001h
SSP1ADD_MSK51_MASK                       equ 0020h
SSP1ADD_MSK61_POSN                       equ 0006h
SSP1ADD_MSK61_POSITION                   equ 0006h
SSP1ADD_MSK61_SIZE                       equ 0001h
SSP1ADD_MSK61_LENGTH                     equ 0001h
SSP1ADD_MSK61_MASK                       equ 0040h
SSP1ADD_MSK71_POSN                       equ 0007h
SSP1ADD_MSK71_POSITION                   equ 0007h
SSP1ADD_MSK71_SIZE                       equ 0001h
SSP1ADD_MSK71_LENGTH                     equ 0001h
SSP1ADD_MSK71_MASK                       equ 0080h
SSP1ADD_MSK0_POSN                        equ 0000h
SSP1ADD_MSK0_POSITION                    equ 0000h
SSP1ADD_MSK0_SIZE                        equ 0001h
SSP1ADD_MSK0_LENGTH                      equ 0001h
SSP1ADD_MSK0_MASK                        equ 0001h
SSP1ADD_MSK1_POSN                        equ 0001h
SSP1ADD_MSK1_POSITION                    equ 0001h
SSP1ADD_MSK1_SIZE                        equ 0001h
SSP1ADD_MSK1_LENGTH                      equ 0001h
SSP1ADD_MSK1_MASK                        equ 0002h
SSP1ADD_MSK2_POSN                        equ 0002h
SSP1ADD_MSK2_POSITION                    equ 0002h
SSP1ADD_MSK2_SIZE                        equ 0001h
SSP1ADD_MSK2_LENGTH                      equ 0001h
SSP1ADD_MSK2_MASK                        equ 0004h
SSP1ADD_MSK3_POSN                        equ 0003h
SSP1ADD_MSK3_POSITION                    equ 0003h
SSP1ADD_MSK3_SIZE                        equ 0001h
SSP1ADD_MSK3_LENGTH                      equ 0001h
SSP1ADD_MSK3_MASK                        equ 0008h
SSP1ADD_MSK4_POSN                        equ 0004h
SSP1ADD_MSK4_POSITION                    equ 0004h
SSP1ADD_MSK4_SIZE                        equ 0001h
SSP1ADD_MSK4_LENGTH                      equ 0001h
SSP1ADD_MSK4_MASK                        equ 0010h
SSP1ADD_MSK5_POSN                        equ 0005h
SSP1ADD_MSK5_POSITION                    equ 0005h
SSP1ADD_MSK5_SIZE                        equ 0001h
SSP1ADD_MSK5_LENGTH                      equ 0001h
SSP1ADD_MSK5_MASK                        equ 0020h
SSP1ADD_MSK6_POSN                        equ 0006h
SSP1ADD_MSK6_POSITION                    equ 0006h
SSP1ADD_MSK6_SIZE                        equ 0001h
SSP1ADD_MSK6_LENGTH                      equ 0001h
SSP1ADD_MSK6_MASK                        equ 0040h
SSP1ADD_MSK7_POSN                        equ 0007h
SSP1ADD_MSK7_POSITION                    equ 0007h
SSP1ADD_MSK7_SIZE                        equ 0001h
SSP1ADD_MSK7_LENGTH                      equ 0001h
SSP1ADD_MSK7_MASK                        equ 0080h

// Register: SSP1BUF
#define SSP1BUF SSP1BUF
SSP1BUF                                  equ 0FC9h
// bitfield definitions
SSP1BUF_SSPBUF_POSN                      equ 0000h
SSP1BUF_SSPBUF_POSITION                  equ 0000h
SSP1BUF_SSPBUF_SIZE                      equ 0008h
SSP1BUF_SSPBUF_LENGTH                    equ 0008h
SSP1BUF_SSPBUF_MASK                      equ 00FFh

// Register: T2CON
#define T2CON T2CON
T2CON                                    equ 0FCAh
// bitfield definitions
T2CON_T2CKPS_POSN                        equ 0000h
T2CON_T2CKPS_POSITION                    equ 0000h
T2CON_T2CKPS_SIZE                        equ 0002h
T2CON_T2CKPS_LENGTH                      equ 0002h
T2CON_T2CKPS_MASK                        equ 0003h
T2CON_TMR2ON_POSN                        equ 0002h
T2CON_TMR2ON_POSITION                    equ 0002h
T2CON_TMR2ON_SIZE                        equ 0001h
T2CON_TMR2ON_LENGTH                      equ 0001h
T2CON_TMR2ON_MASK                        equ 0004h
T2CON_T2OUTPS_POSN                       equ 0003h
T2CON_T2OUTPS_POSITION                   equ 0003h
T2CON_T2OUTPS_SIZE                       equ 0004h
T2CON_T2OUTPS_LENGTH                     equ 0004h
T2CON_T2OUTPS_MASK                       equ 0078h
T2CON_T2CKPS0_POSN                       equ 0000h
T2CON_T2CKPS0_POSITION                   equ 0000h
T2CON_T2CKPS0_SIZE                       equ 0001h
T2CON_T2CKPS0_LENGTH                     equ 0001h
T2CON_T2CKPS0_MASK                       equ 0001h
T2CON_T2CKPS1_POSN                       equ 0001h
T2CON_T2CKPS1_POSITION                   equ 0001h
T2CON_T2CKPS1_SIZE                       equ 0001h
T2CON_T2CKPS1_LENGTH                     equ 0001h
T2CON_T2CKPS1_MASK                       equ 0002h
T2CON_T2OUTPS0_POSN                      equ 0003h
T2CON_T2OUTPS0_POSITION                  equ 0003h
T2CON_T2OUTPS0_SIZE                      equ 0001h
T2CON_T2OUTPS0_LENGTH                    equ 0001h
T2CON_T2OUTPS0_MASK                      equ 0008h
T2CON_T2OUTPS1_POSN                      equ 0004h
T2CON_T2OUTPS1_POSITION                  equ 0004h
T2CON_T2OUTPS1_SIZE                      equ 0001h
T2CON_T2OUTPS1_LENGTH                    equ 0001h
T2CON_T2OUTPS1_MASK                      equ 0010h
T2CON_T2OUTPS2_POSN                      equ 0005h
T2CON_T2OUTPS2_POSITION                  equ 0005h
T2CON_T2OUTPS2_SIZE                      equ 0001h
T2CON_T2OUTPS2_LENGTH                    equ 0001h
T2CON_T2OUTPS2_MASK                      equ 0020h
T2CON_T2OUTPS3_POSN                      equ 0006h
T2CON_T2OUTPS3_POSITION                  equ 0006h
T2CON_T2OUTPS3_SIZE                      equ 0001h
T2CON_T2OUTPS3_LENGTH                    equ 0001h
T2CON_T2OUTPS3_MASK                      equ 0040h

// Register: PR2
#define PR2 PR2
PR2                                      equ 0FCBh
// bitfield definitions
PR2_PR2_POSN                             equ 0000h
PR2_PR2_POSITION                         equ 0000h
PR2_PR2_SIZE                             equ 0008h
PR2_PR2_LENGTH                           equ 0008h
PR2_PR2_MASK                             equ 00FFh
PR2_EBDIS_POSN                           equ 0007h
PR2_EBDIS_POSITION                       equ 0007h
PR2_EBDIS_SIZE                           equ 0001h
PR2_EBDIS_LENGTH                         equ 0001h
PR2_EBDIS_MASK                           equ 0080h
PR2_WAIT0_POSN                           equ 0004h
PR2_WAIT0_POSITION                       equ 0004h
PR2_WAIT0_SIZE                           equ 0001h
PR2_WAIT0_LENGTH                         equ 0001h
PR2_WAIT0_MASK                           equ 0010h
PR2_WAIT1_POSN                           equ 0005h
PR2_WAIT1_POSITION                       equ 0005h
PR2_WAIT1_SIZE                           equ 0001h
PR2_WAIT1_LENGTH                         equ 0001h
PR2_WAIT1_MASK                           equ 0020h
PR2_WM0_POSN                             equ 0000h
PR2_WM0_POSITION                         equ 0000h
PR2_WM0_SIZE                             equ 0001h
PR2_WM0_LENGTH                           equ 0001h
PR2_WM0_MASK                             equ 0001h
PR2_WM1_POSN                             equ 0001h
PR2_WM1_POSITION                         equ 0001h
PR2_WM1_SIZE                             equ 0001h
PR2_WM1_LENGTH                           equ 0001h
PR2_WM1_MASK                             equ 0002h

// Register: TMR2
#define TMR2 TMR2
TMR2                                     equ 0FCCh
// bitfield definitions
TMR2_TMR2_POSN                           equ 0000h
TMR2_TMR2_POSITION                       equ 0000h
TMR2_TMR2_SIZE                           equ 0008h
TMR2_TMR2_LENGTH                         equ 0008h
TMR2_TMR2_MASK                           equ 00FFh

// Register: T1CON
#define T1CON T1CON
T1CON                                    equ 0FCDh
// bitfield definitions
T1CON_NOT_T1SYNC_POSN                    equ 0002h
T1CON_NOT_T1SYNC_POSITION                equ 0002h
T1CON_NOT_T1SYNC_SIZE                    equ 0001h
T1CON_NOT_T1SYNC_LENGTH                  equ 0001h
T1CON_NOT_T1SYNC_MASK                    equ 0004h
T1CON_TMR1ON_POSN                        equ 0000h
T1CON_TMR1ON_POSITION                    equ 0000h
T1CON_TMR1ON_SIZE                        equ 0001h
T1CON_TMR1ON_LENGTH                      equ 0001h
T1CON_TMR1ON_MASK                        equ 0001h
T1CON_RD16_POSN                          equ 0001h
T1CON_RD16_POSITION                      equ 0001h
T1CON_RD16_SIZE                          equ 0001h
T1CON_RD16_LENGTH                        equ 0001h
T1CON_RD16_MASK                          equ 0002h
T1CON_nT1SYNC_POSN                       equ 0002h
T1CON_nT1SYNC_POSITION                   equ 0002h
T1CON_nT1SYNC_SIZE                       equ 0001h
T1CON_nT1SYNC_LENGTH                     equ 0001h
T1CON_nT1SYNC_MASK                       equ 0004h
T1CON_SOSCEN_POSN                        equ 0003h
T1CON_SOSCEN_POSITION                    equ 0003h
T1CON_SOSCEN_SIZE                        equ 0001h
T1CON_SOSCEN_LENGTH                      equ 0001h
T1CON_SOSCEN_MASK                        equ 0008h
T1CON_TCKPS_POSN                         equ 0004h
T1CON_TCKPS_POSITION                     equ 0004h
T1CON_TCKPS_SIZE                         equ 0002h
T1CON_TCKPS_LENGTH                       equ 0002h
T1CON_TCKPS_MASK                         equ 0030h
T1CON_TMR1CS_POSN                        equ 0006h
T1CON_TMR1CS_POSITION                    equ 0006h
T1CON_TMR1CS_SIZE                        equ 0002h
T1CON_TMR1CS_LENGTH                      equ 0002h
T1CON_TMR1CS_MASK                        equ 00C0h
T1CON_T1CKPS0_POSN                       equ 0004h
T1CON_T1CKPS0_POSITION                   equ 0004h
T1CON_T1CKPS0_SIZE                       equ 0001h
T1CON_T1CKPS0_LENGTH                     equ 0001h
T1CON_T1CKPS0_MASK                       equ 0010h
T1CON_T1CKPS1_POSN                       equ 0005h
T1CON_T1CKPS1_POSITION                   equ 0005h
T1CON_T1CKPS1_SIZE                       equ 0001h
T1CON_T1CKPS1_LENGTH                     equ 0001h
T1CON_T1CKPS1_MASK                       equ 0020h
T1CON_TMR1CS0_POSN                       equ 0006h
T1CON_TMR1CS0_POSITION                   equ 0006h
T1CON_TMR1CS0_SIZE                       equ 0001h
T1CON_TMR1CS0_LENGTH                     equ 0001h
T1CON_TMR1CS0_MASK                       equ 0040h
T1CON_TMR1CS1_POSN                       equ 0007h
T1CON_TMR1CS1_POSITION                   equ 0007h
T1CON_TMR1CS1_SIZE                       equ 0001h
T1CON_TMR1CS1_LENGTH                     equ 0001h
T1CON_TMR1CS1_MASK                       equ 0080h
T1CON_RD161_POSN                         equ 0001h
T1CON_RD161_POSITION                     equ 0001h
T1CON_RD161_SIZE                         equ 0001h
T1CON_RD161_LENGTH                       equ 0001h
T1CON_RD161_MASK                         equ 0002h
T1CON_SOSCEN1_POSN                       equ 0003h
T1CON_SOSCEN1_POSITION                   equ 0003h
T1CON_SOSCEN1_SIZE                       equ 0001h
T1CON_SOSCEN1_LENGTH                     equ 0001h
T1CON_SOSCEN1_MASK                       equ 0008h
T1CON_T1RD16_POSN                        equ 0007h
T1CON_T1RD16_POSITION                    equ 0007h
T1CON_T1RD16_SIZE                        equ 0001h
T1CON_T1RD16_LENGTH                      equ 0001h
T1CON_T1RD16_MASK                        equ 0080h
T1CON_T1OSCEN_POSN                       equ 0003h
T1CON_T1OSCEN_POSITION                   equ 0003h
T1CON_T1OSCEN_SIZE                       equ 0001h
T1CON_T1OSCEN_LENGTH                     equ 0001h
T1CON_T1OSCEN_MASK                       equ 0008h

// Register: TMR1
#define TMR1 TMR1
TMR1                                     equ 0FCEh

// Register: TMR1L
#define TMR1L TMR1L
TMR1L                                    equ 0FCEh
// bitfield definitions
TMR1L_TMR1L_POSN                         equ 0000h
TMR1L_TMR1L_POSITION                     equ 0000h
TMR1L_TMR1L_SIZE                         equ 0008h
TMR1L_TMR1L_LENGTH                       equ 0008h
TMR1L_TMR1L_MASK                         equ 00FFh

// Register: TMR1H
#define TMR1H TMR1H
TMR1H                                    equ 0FCFh
// bitfield definitions
TMR1H_TMR1H_POSN                         equ 0000h
TMR1H_TMR1H_POSITION                     equ 0000h
TMR1H_TMR1H_SIZE                         equ 0008h
TMR1H_TMR1H_LENGTH                       equ 0008h
TMR1H_TMR1H_MASK                         equ 00FFh

// Register: RCON
#define RCON RCON
RCON                                     equ 0FD0h
// bitfield definitions
RCON_NOT_BOR_POSN                        equ 0000h
RCON_NOT_BOR_POSITION                    equ 0000h
RCON_NOT_BOR_SIZE                        equ 0001h
RCON_NOT_BOR_LENGTH                      equ 0001h
RCON_NOT_BOR_MASK                        equ 0001h
RCON_NOT_POR_POSN                        equ 0001h
RCON_NOT_POR_POSITION                    equ 0001h
RCON_NOT_POR_SIZE                        equ 0001h
RCON_NOT_POR_LENGTH                      equ 0001h
RCON_NOT_POR_MASK                        equ 0002h
RCON_NOT_PD_POSN                         equ 0002h
RCON_NOT_PD_POSITION                     equ 0002h
RCON_NOT_PD_SIZE                         equ 0001h
RCON_NOT_PD_LENGTH                       equ 0001h
RCON_NOT_PD_MASK                         equ 0004h
RCON_NOT_TO_POSN                         equ 0003h
RCON_NOT_TO_POSITION                     equ 0003h
RCON_NOT_TO_SIZE                         equ 0001h
RCON_NOT_TO_LENGTH                       equ 0001h
RCON_NOT_TO_MASK                         equ 0008h
RCON_NOT_RI_POSN                         equ 0004h
RCON_NOT_RI_POSITION                     equ 0004h
RCON_NOT_RI_SIZE                         equ 0001h
RCON_NOT_RI_LENGTH                       equ 0001h
RCON_NOT_RI_MASK                         equ 0010h
RCON_NOT_CM_POSN                         equ 0005h
RCON_NOT_CM_POSITION                     equ 0005h
RCON_NOT_CM_SIZE                         equ 0001h
RCON_NOT_CM_LENGTH                       equ 0001h
RCON_NOT_CM_MASK                         equ 0020h
RCON_nBOR_POSN                           equ 0000h
RCON_nBOR_POSITION                       equ 0000h
RCON_nBOR_SIZE                           equ 0001h
RCON_nBOR_LENGTH                         equ 0001h
RCON_nBOR_MASK                           equ 0001h
RCON_nPOR_POSN                           equ 0001h
RCON_nPOR_POSITION                       equ 0001h
RCON_nPOR_SIZE                           equ 0001h
RCON_nPOR_LENGTH                         equ 0001h
RCON_nPOR_MASK                           equ 0002h
RCON_nPD_POSN                            equ 0002h
RCON_nPD_POSITION                        equ 0002h
RCON_nPD_SIZE                            equ 0001h
RCON_nPD_LENGTH                          equ 0001h
RCON_nPD_MASK                            equ 0004h
RCON_nTO_POSN                            equ 0003h
RCON_nTO_POSITION                        equ 0003h
RCON_nTO_SIZE                            equ 0001h
RCON_nTO_LENGTH                          equ 0001h
RCON_nTO_MASK                            equ 0008h
RCON_nRI_POSN                            equ 0004h
RCON_nRI_POSITION                        equ 0004h
RCON_nRI_SIZE                            equ 0001h
RCON_nRI_LENGTH                          equ 0001h
RCON_nRI_MASK                            equ 0010h
RCON_nCM_POSN                            equ 0005h
RCON_nCM_POSITION                        equ 0005h
RCON_nCM_SIZE                            equ 0001h
RCON_nCM_LENGTH                          equ 0001h
RCON_nCM_MASK                            equ 0020h
RCON_IPEN_POSN                           equ 0007h
RCON_IPEN_POSITION                       equ 0007h
RCON_IPEN_SIZE                           equ 0001h
RCON_IPEN_LENGTH                         equ 0001h
RCON_IPEN_MASK                           equ 0080h
RCON_BOR_POSN                            equ 0000h
RCON_BOR_POSITION                        equ 0000h
RCON_BOR_SIZE                            equ 0001h
RCON_BOR_LENGTH                          equ 0001h
RCON_BOR_MASK                            equ 0001h
RCON_POR_POSN                            equ 0001h
RCON_POR_POSITION                        equ 0001h
RCON_POR_SIZE                            equ 0001h
RCON_POR_LENGTH                          equ 0001h
RCON_POR_MASK                            equ 0002h
RCON_PD_POSN                             equ 0002h
RCON_PD_POSITION                         equ 0002h
RCON_PD_SIZE                             equ 0001h
RCON_PD_LENGTH                           equ 0001h
RCON_PD_MASK                             equ 0004h
RCON_TO_POSN                             equ 0003h
RCON_TO_POSITION                         equ 0003h
RCON_TO_SIZE                             equ 0001h
RCON_TO_LENGTH                           equ 0001h
RCON_TO_MASK                             equ 0008h
RCON_RI_POSN                             equ 0004h
RCON_RI_POSITION                         equ 0004h
RCON_RI_SIZE                             equ 0001h
RCON_RI_LENGTH                           equ 0001h
RCON_RI_MASK                             equ 0010h
RCON_CM_POSN                             equ 0005h
RCON_CM_POSITION                         equ 0005h
RCON_CM_SIZE                             equ 0001h
RCON_CM_LENGTH                           equ 0001h
RCON_CM_MASK                             equ 0020h

// Register: IOCF
#define IOCF IOCF
IOCF                                     equ 0FD1h
// bitfield definitions
IOCF_IOCF0_POSN                          equ 0000h
IOCF_IOCF0_POSITION                      equ 0000h
IOCF_IOCF0_SIZE                          equ 0001h
IOCF_IOCF0_LENGTH                        equ 0001h
IOCF_IOCF0_MASK                          equ 0001h
IOCF_IOCF1_POSN                          equ 0001h
IOCF_IOCF1_POSITION                      equ 0001h
IOCF_IOCF1_SIZE                          equ 0001h
IOCF_IOCF1_LENGTH                        equ 0001h
IOCF_IOCF1_MASK                          equ 0002h
IOCF_IOCF2_POSN                          equ 0002h
IOCF_IOCF2_POSITION                      equ 0002h
IOCF_IOCF2_SIZE                          equ 0001h
IOCF_IOCF2_LENGTH                        equ 0001h
IOCF_IOCF2_MASK                          equ 0004h
IOCF_IOCF3_POSN                          equ 0003h
IOCF_IOCF3_POSITION                      equ 0003h
IOCF_IOCF3_SIZE                          equ 0001h
IOCF_IOCF3_LENGTH                        equ 0001h
IOCF_IOCF3_MASK                          equ 0008h
IOCF_IOCF4_POSN                          equ 0004h
IOCF_IOCF4_POSITION                      equ 0004h
IOCF_IOCF4_SIZE                          equ 0001h
IOCF_IOCF4_LENGTH                        equ 0001h
IOCF_IOCF4_MASK                          equ 0010h
IOCF_IOCF5_POSN                          equ 0005h
IOCF_IOCF5_POSITION                      equ 0005h
IOCF_IOCF5_SIZE                          equ 0001h
IOCF_IOCF5_LENGTH                        equ 0001h
IOCF_IOCF5_MASK                          equ 0020h
IOCF_IOCF6_POSN                          equ 0006h
IOCF_IOCF6_POSITION                      equ 0006h
IOCF_IOCF6_SIZE                          equ 0001h
IOCF_IOCF6_LENGTH                        equ 0001h
IOCF_IOCF6_MASK                          equ 0040h
IOCF_IOCF7_POSN                          equ 0007h
IOCF_IOCF7_POSITION                      equ 0007h
IOCF_IOCF7_SIZE                          equ 0001h
IOCF_IOCF7_LENGTH                        equ 0001h
IOCF_IOCF7_MASK                          equ 0080h

// Register: IPR5
#define IPR5 IPR5
IPR5                                     equ 0FD2h
// bitfield definitions
IPR5_TMR4IP_POSN                         equ 0000h
IPR5_TMR4IP_POSITION                     equ 0000h
IPR5_TMR4IP_SIZE                         equ 0001h
IPR5_TMR4IP_LENGTH                       equ 0001h
IPR5_TMR4IP_MASK                         equ 0001h
IPR5_TMR5IP_POSN                         equ 0001h
IPR5_TMR5IP_POSITION                     equ 0001h
IPR5_TMR5IP_SIZE                         equ 0001h
IPR5_TMR5IP_LENGTH                       equ 0001h
IPR5_TMR5IP_MASK                         equ 0002h
IPR5_TMR6IP_POSN                         equ 0002h
IPR5_TMR6IP_POSITION                     equ 0002h
IPR5_TMR6IP_SIZE                         equ 0001h
IPR5_TMR6IP_LENGTH                       equ 0001h
IPR5_TMR6IP_MASK                         equ 0004h
IPR5_TMR8IP_POSN                         equ 0004h
IPR5_TMR8IP_POSITION                     equ 0004h
IPR5_TMR8IP_SIZE                         equ 0001h
IPR5_TMR8IP_LENGTH                       equ 0001h
IPR5_TMR8IP_MASK                         equ 0010h
IPR5_ACTLOCKIP_POSN                      equ 0005h
IPR5_ACTLOCKIP_POSITION                  equ 0005h
IPR5_ACTLOCKIP_SIZE                      equ 0001h
IPR5_ACTLOCKIP_LENGTH                    equ 0001h
IPR5_ACTLOCKIP_MASK                      equ 0020h
IPR5_ACTORSIP_POSN                       equ 0006h
IPR5_ACTORSIP_POSITION                   equ 0006h
IPR5_ACTORSIP_SIZE                       equ 0001h
IPR5_ACTORSIP_LENGTH                     equ 0001h
IPR5_ACTORSIP_MASK                       equ 0040h
IPR5_CCH05_POSN                          equ 0000h
IPR5_CCH05_POSITION                      equ 0000h
IPR5_CCH05_SIZE                          equ 0001h
IPR5_CCH05_LENGTH                        equ 0001h
IPR5_CCH05_MASK                          equ 0001h
IPR5_CCH15_POSN                          equ 0001h
IPR5_CCH15_POSITION                      equ 0001h
IPR5_CCH15_SIZE                          equ 0001h
IPR5_CCH15_LENGTH                        equ 0001h
IPR5_CCH15_MASK                          equ 0002h
IPR5_EVPOL15_POSN                        equ 0004h
IPR5_EVPOL15_POSITION                    equ 0004h
IPR5_EVPOL15_SIZE                        equ 0001h
IPR5_EVPOL15_LENGTH                      equ 0001h
IPR5_EVPOL15_MASK                        equ 0010h

// Register: OSCCON
#define OSCCON OSCCON
OSCCON                                   equ 0FD3h
// bitfield definitions
OSCCON_NOSC_POSN                         equ 0000h
OSCCON_NOSC_POSITION                     equ 0000h
OSCCON_NOSC_SIZE                         equ 0003h
OSCCON_NOSC_LENGTH                       equ 0003h
OSCCON_NOSC_MASK                         equ 0007h
OSCCON_COSC_POSN                         equ 0004h
OSCCON_COSC_POSITION                     equ 0004h
OSCCON_COSC_SIZE                         equ 0003h
OSCCON_COSC_LENGTH                       equ 0003h
OSCCON_COSC_MASK                         equ 0070h
OSCCON_IDLEN_POSN                        equ 0007h
OSCCON_IDLEN_POSITION                    equ 0007h
OSCCON_IDLEN_SIZE                        equ 0001h
OSCCON_IDLEN_LENGTH                      equ 0001h
OSCCON_IDLEN_MASK                        equ 0080h
OSCCON_NOSC0_POSN                        equ 0000h
OSCCON_NOSC0_POSITION                    equ 0000h
OSCCON_NOSC0_SIZE                        equ 0001h
OSCCON_NOSC0_LENGTH                      equ 0001h
OSCCON_NOSC0_MASK                        equ 0001h
OSCCON_NOSC1_POSN                        equ 0001h
OSCCON_NOSC1_POSITION                    equ 0001h
OSCCON_NOSC1_SIZE                        equ 0001h
OSCCON_NOSC1_LENGTH                      equ 0001h
OSCCON_NOSC1_MASK                        equ 0002h
OSCCON_NOSC2_POSN                        equ 0002h
OSCCON_NOSC2_POSITION                    equ 0002h
OSCCON_NOSC2_SIZE                        equ 0001h
OSCCON_NOSC2_LENGTH                      equ 0001h
OSCCON_NOSC2_MASK                        equ 0004h
OSCCON_COSC0_POSN                        equ 0004h
OSCCON_COSC0_POSITION                    equ 0004h
OSCCON_COSC0_SIZE                        equ 0001h
OSCCON_COSC0_LENGTH                      equ 0001h
OSCCON_COSC0_MASK                        equ 0010h
OSCCON_COSC1_POSN                        equ 0005h
OSCCON_COSC1_POSITION                    equ 0005h
OSCCON_COSC1_SIZE                        equ 0001h
OSCCON_COSC1_LENGTH                      equ 0001h
OSCCON_COSC1_MASK                        equ 0020h
OSCCON_COSC2_POSN                        equ 0006h
OSCCON_COSC2_POSITION                    equ 0006h
OSCCON_COSC2_SIZE                        equ 0001h
OSCCON_COSC2_LENGTH                      equ 0001h
OSCCON_COSC2_MASK                        equ 0040h
OSCCON_SCS_POSN                          equ 0000h
OSCCON_SCS_POSITION                      equ 0000h
OSCCON_SCS_SIZE                          equ 0001h
OSCCON_SCS_LENGTH                        equ 0001h
OSCCON_SCS_MASK                          equ 0001h

// Register: T0CON
#define T0CON T0CON
T0CON                                    equ 0FD5h
// bitfield definitions
T0CON_T0PS_POSN                          equ 0000h
T0CON_T0PS_POSITION                      equ 0000h
T0CON_T0PS_SIZE                          equ 0003h
T0CON_T0PS_LENGTH                        equ 0003h
T0CON_T0PS_MASK                          equ 0007h
T0CON_PSA_POSN                           equ 0003h
T0CON_PSA_POSITION                       equ 0003h
T0CON_PSA_SIZE                           equ 0001h
T0CON_PSA_LENGTH                         equ 0001h
T0CON_PSA_MASK                           equ 0008h
T0CON_T0CS_POSN                          equ 0004h
T0CON_T0CS_POSITION                      equ 0004h
T0CON_T0CS_SIZE                          equ 0002h
T0CON_T0CS_LENGTH                        equ 0002h
T0CON_T0CS_MASK                          equ 0030h
T0CON_T08BIT_POSN                        equ 0006h
T0CON_T08BIT_POSITION                    equ 0006h
T0CON_T08BIT_SIZE                        equ 0001h
T0CON_T08BIT_LENGTH                      equ 0001h
T0CON_T08BIT_MASK                        equ 0040h
T0CON_TMR0ON_POSN                        equ 0007h
T0CON_TMR0ON_POSITION                    equ 0007h
T0CON_TMR0ON_SIZE                        equ 0001h
T0CON_TMR0ON_LENGTH                      equ 0001h
T0CON_TMR0ON_MASK                        equ 0080h
T0CON_T0PS0_POSN                         equ 0000h
T0CON_T0PS0_POSITION                     equ 0000h
T0CON_T0PS0_SIZE                         equ 0001h
T0CON_T0PS0_LENGTH                       equ 0001h
T0CON_T0PS0_MASK                         equ 0001h
T0CON_T0PS1_POSN                         equ 0001h
T0CON_T0PS1_POSITION                     equ 0001h
T0CON_T0PS1_SIZE                         equ 0001h
T0CON_T0PS1_LENGTH                       equ 0001h
T0CON_T0PS1_MASK                         equ 0002h
T0CON_T0PS2_POSN                         equ 0002h
T0CON_T0PS2_POSITION                     equ 0002h
T0CON_T0PS2_SIZE                         equ 0001h
T0CON_T0PS2_LENGTH                       equ 0001h
T0CON_T0PS2_MASK                         equ 0004h
T0CON_T0CS0_POSN                         equ 0004h
T0CON_T0CS0_POSITION                     equ 0004h
T0CON_T0CS0_SIZE                         equ 0001h
T0CON_T0CS0_LENGTH                       equ 0001h
T0CON_T0CS0_MASK                         equ 0010h
T0CON_T0CS1_POSN                         equ 0005h
T0CON_T0CS1_POSITION                     equ 0005h
T0CON_T0CS1_SIZE                         equ 0001h
T0CON_T0CS1_LENGTH                       equ 0001h
T0CON_T0CS1_MASK                         equ 0020h

// Register: TMR0
#define TMR0 TMR0
TMR0                                     equ 0FD6h

// Register: TMR0L
#define TMR0L TMR0L
TMR0L                                    equ 0FD6h
// bitfield definitions
TMR0L_TMR0L_POSN                         equ 0000h
TMR0L_TMR0L_POSITION                     equ 0000h
TMR0L_TMR0L_SIZE                         equ 0008h
TMR0L_TMR0L_LENGTH                       equ 0008h
TMR0L_TMR0L_MASK                         equ 00FFh

// Register: TMR0H
#define TMR0H TMR0H
TMR0H                                    equ 0FD7h
// bitfield definitions
TMR0H_TMR0H_POSN                         equ 0000h
TMR0H_TMR0H_POSITION                     equ 0000h
TMR0H_TMR0H_SIZE                         equ 0008h
TMR0H_TMR0H_LENGTH                       equ 0008h
TMR0H_TMR0H_MASK                         equ 00FFh

// Register: STATUS
#define STATUS STATUS
STATUS                                   equ 0FD8h
// bitfield definitions
STATUS_C_POSN                            equ 0000h
STATUS_C_POSITION                        equ 0000h
STATUS_C_SIZE                            equ 0001h
STATUS_C_LENGTH                          equ 0001h
STATUS_C_MASK                            equ 0001h
STATUS_DC_POSN                           equ 0001h
STATUS_DC_POSITION                       equ 0001h
STATUS_DC_SIZE                           equ 0001h
STATUS_DC_LENGTH                         equ 0001h
STATUS_DC_MASK                           equ 0002h
STATUS_Z_POSN                            equ 0002h
STATUS_Z_POSITION                        equ 0002h
STATUS_Z_SIZE                            equ 0001h
STATUS_Z_LENGTH                          equ 0001h
STATUS_Z_MASK                            equ 0004h
STATUS_OV_POSN                           equ 0003h
STATUS_OV_POSITION                       equ 0003h
STATUS_OV_SIZE                           equ 0001h
STATUS_OV_LENGTH                         equ 0001h
STATUS_OV_MASK                           equ 0008h
STATUS_N_POSN                            equ 0004h
STATUS_N_POSITION                        equ 0004h
STATUS_N_SIZE                            equ 0001h
STATUS_N_LENGTH                          equ 0001h
STATUS_N_MASK                            equ 0010h
STATUS_CARRY_POSN                        equ 0000h
STATUS_CARRY_POSITION                    equ 0000h
STATUS_CARRY_SIZE                        equ 0001h
STATUS_CARRY_LENGTH                      equ 0001h
STATUS_CARRY_MASK                        equ 0001h
STATUS_ZERO_POSN                         equ 0002h
STATUS_ZERO_POSITION                     equ 0002h
STATUS_ZERO_SIZE                         equ 0001h
STATUS_ZERO_LENGTH                       equ 0001h
STATUS_ZERO_MASK                         equ 0004h
STATUS_OVERFLOW_POSN                     equ 0003h
STATUS_OVERFLOW_POSITION                 equ 0003h
STATUS_OVERFLOW_SIZE                     equ 0001h
STATUS_OVERFLOW_LENGTH                   equ 0001h
STATUS_OVERFLOW_MASK                     equ 0008h
STATUS_NEGATIVE_POSN                     equ 0004h
STATUS_NEGATIVE_POSITION                 equ 0004h
STATUS_NEGATIVE_SIZE                     equ 0001h
STATUS_NEGATIVE_LENGTH                   equ 0001h
STATUS_NEGATIVE_MASK                     equ 0010h

// Register: FSR2
#define FSR2 FSR2
FSR2                                     equ 0FD9h

// Register: FSR2L
#define FSR2L FSR2L
FSR2L                                    equ 0FD9h
// bitfield definitions
FSR2L_FSR2L_POSN                         equ 0000h
FSR2L_FSR2L_POSITION                     equ 0000h
FSR2L_FSR2L_SIZE                         equ 0008h
FSR2L_FSR2L_LENGTH                       equ 0008h
FSR2L_FSR2L_MASK                         equ 00FFh

// Register: FSR2H
#define FSR2H FSR2H
FSR2H                                    equ 0FDAh

// Register: PLUSW2
#define PLUSW2 PLUSW2
PLUSW2                                   equ 0FDBh
// bitfield definitions
PLUSW2_PLUSW2_POSN                       equ 0000h
PLUSW2_PLUSW2_POSITION                   equ 0000h
PLUSW2_PLUSW2_SIZE                       equ 0008h
PLUSW2_PLUSW2_LENGTH                     equ 0008h
PLUSW2_PLUSW2_MASK                       equ 00FFh

// Register: PREINC2
#define PREINC2 PREINC2
PREINC2                                  equ 0FDCh
// bitfield definitions
PREINC2_PREINC2_POSN                     equ 0000h
PREINC2_PREINC2_POSITION                 equ 0000h
PREINC2_PREINC2_SIZE                     equ 0008h
PREINC2_PREINC2_LENGTH                   equ 0008h
PREINC2_PREINC2_MASK                     equ 00FFh

// Register: POSTDEC2
#define POSTDEC2 POSTDEC2
POSTDEC2                                 equ 0FDDh
// bitfield definitions
POSTDEC2_POSTDEC2_POSN                   equ 0000h
POSTDEC2_POSTDEC2_POSITION               equ 0000h
POSTDEC2_POSTDEC2_SIZE                   equ 0008h
POSTDEC2_POSTDEC2_LENGTH                 equ 0008h
POSTDEC2_POSTDEC2_MASK                   equ 00FFh

// Register: POSTINC2
#define POSTINC2 POSTINC2
POSTINC2                                 equ 0FDEh
// bitfield definitions
POSTINC2_POSTINC2_POSN                   equ 0000h
POSTINC2_POSTINC2_POSITION               equ 0000h
POSTINC2_POSTINC2_SIZE                   equ 0008h
POSTINC2_POSTINC2_LENGTH                 equ 0008h
POSTINC2_POSTINC2_MASK                   equ 00FFh

// Register: INDF2
#define INDF2 INDF2
INDF2                                    equ 0FDFh
// bitfield definitions
INDF2_INDF2_POSN                         equ 0000h
INDF2_INDF2_POSITION                     equ 0000h
INDF2_INDF2_SIZE                         equ 0008h
INDF2_INDF2_LENGTH                       equ 0008h
INDF2_INDF2_MASK                         equ 00FFh

// Register: BSR
#define BSR BSR
BSR                                      equ 0FE0h

// Register: FSR1
#define FSR1 FSR1
FSR1                                     equ 0FE1h

// Register: FSR1L
#define FSR1L FSR1L
FSR1L                                    equ 0FE1h
// bitfield definitions
FSR1L_FSR1L_POSN                         equ 0000h
FSR1L_FSR1L_POSITION                     equ 0000h
FSR1L_FSR1L_SIZE                         equ 0008h
FSR1L_FSR1L_LENGTH                       equ 0008h
FSR1L_FSR1L_MASK                         equ 00FFh

// Register: FSR1H
#define FSR1H FSR1H
FSR1H                                    equ 0FE2h

// Register: PLUSW1
#define PLUSW1 PLUSW1
PLUSW1                                   equ 0FE3h
// bitfield definitions
PLUSW1_PLUSW1_POSN                       equ 0000h
PLUSW1_PLUSW1_POSITION                   equ 0000h
PLUSW1_PLUSW1_SIZE                       equ 0008h
PLUSW1_PLUSW1_LENGTH                     equ 0008h
PLUSW1_PLUSW1_MASK                       equ 00FFh

// Register: PREINC1
#define PREINC1 PREINC1
PREINC1                                  equ 0FE4h
// bitfield definitions
PREINC1_PREINC1_POSN                     equ 0000h
PREINC1_PREINC1_POSITION                 equ 0000h
PREINC1_PREINC1_SIZE                     equ 0008h
PREINC1_PREINC1_LENGTH                   equ 0008h
PREINC1_PREINC1_MASK                     equ 00FFh

// Register: POSTDEC1
#define POSTDEC1 POSTDEC1
POSTDEC1                                 equ 0FE5h
// bitfield definitions
POSTDEC1_POSTDEC1_POSN                   equ 0000h
POSTDEC1_POSTDEC1_POSITION               equ 0000h
POSTDEC1_POSTDEC1_SIZE                   equ 0008h
POSTDEC1_POSTDEC1_LENGTH                 equ 0008h
POSTDEC1_POSTDEC1_MASK                   equ 00FFh

// Register: POSTINC1
#define POSTINC1 POSTINC1
POSTINC1                                 equ 0FE6h
// bitfield definitions
POSTINC1_POSTINC1_POSN                   equ 0000h
POSTINC1_POSTINC1_POSITION               equ 0000h
POSTINC1_POSTINC1_SIZE                   equ 0008h
POSTINC1_POSTINC1_LENGTH                 equ 0008h
POSTINC1_POSTINC1_MASK                   equ 00FFh

// Register: INDF1
#define INDF1 INDF1
INDF1                                    equ 0FE7h
// bitfield definitions
INDF1_INDF1_POSN                         equ 0000h
INDF1_INDF1_POSITION                     equ 0000h
INDF1_INDF1_SIZE                         equ 0008h
INDF1_INDF1_LENGTH                       equ 0008h
INDF1_INDF1_MASK                         equ 00FFh

// Register: WREG
#define WREG WREG
WREG                                     equ 0FE8h
// bitfield definitions
WREG_WREG_POSN                           equ 0000h
WREG_WREG_POSITION                       equ 0000h
WREG_WREG_SIZE                           equ 0008h
WREG_WREG_LENGTH                         equ 0008h
WREG_WREG_MASK                           equ 00FFh

// Register: FSR0
#define FSR0 FSR0
FSR0                                     equ 0FE9h

// Register: FSR0L
#define FSR0L FSR0L
FSR0L                                    equ 0FE9h
// bitfield definitions
FSR0L_FSR0L_POSN                         equ 0000h
FSR0L_FSR0L_POSITION                     equ 0000h
FSR0L_FSR0L_SIZE                         equ 0008h
FSR0L_FSR0L_LENGTH                       equ 0008h
FSR0L_FSR0L_MASK                         equ 00FFh

// Register: FSR0H
#define FSR0H FSR0H
FSR0H                                    equ 0FEAh

// Register: PLUSW0
#define PLUSW0 PLUSW0
PLUSW0                                   equ 0FEBh
// bitfield definitions
PLUSW0_PLUSW0_POSN                       equ 0000h
PLUSW0_PLUSW0_POSITION                   equ 0000h
PLUSW0_PLUSW0_SIZE                       equ 0008h
PLUSW0_PLUSW0_LENGTH                     equ 0008h
PLUSW0_PLUSW0_MASK                       equ 00FFh

// Register: PREINC0
#define PREINC0 PREINC0
PREINC0                                  equ 0FECh
// bitfield definitions
PREINC0_PREINC0_POSN                     equ 0000h
PREINC0_PREINC0_POSITION                 equ 0000h
PREINC0_PREINC0_SIZE                     equ 0008h
PREINC0_PREINC0_LENGTH                   equ 0008h
PREINC0_PREINC0_MASK                     equ 00FFh

// Register: POSTDEC0
#define POSTDEC0 POSTDEC0
POSTDEC0                                 equ 0FEDh
// bitfield definitions
POSTDEC0_POSTDEC0_POSN                   equ 0000h
POSTDEC0_POSTDEC0_POSITION               equ 0000h
POSTDEC0_POSTDEC0_SIZE                   equ 0008h
POSTDEC0_POSTDEC0_LENGTH                 equ 0008h
POSTDEC0_POSTDEC0_MASK                   equ 00FFh

// Register: POSTINC0
#define POSTINC0 POSTINC0
POSTINC0                                 equ 0FEEh
// bitfield definitions
POSTINC0_POSTINC0_POSN                   equ 0000h
POSTINC0_POSTINC0_POSITION               equ 0000h
POSTINC0_POSTINC0_SIZE                   equ 0008h
POSTINC0_POSTINC0_LENGTH                 equ 0008h
POSTINC0_POSTINC0_MASK                   equ 00FFh

// Register: INDF0
#define INDF0 INDF0
INDF0                                    equ 0FEFh
// bitfield definitions
INDF0_INDF0_POSN                         equ 0000h
INDF0_INDF0_POSITION                     equ 0000h
INDF0_INDF0_SIZE                         equ 0008h
INDF0_INDF0_LENGTH                       equ 0008h
INDF0_INDF0_MASK                         equ 00FFh

// Register: INTCON3
#define INTCON3 INTCON3
INTCON3                                  equ 0FF0h
// bitfield definitions
INTCON3_INT1IF_POSN                      equ 0000h
INTCON3_INT1IF_POSITION                  equ 0000h
INTCON3_INT1IF_SIZE                      equ 0001h
INTCON3_INT1IF_LENGTH                    equ 0001h
INTCON3_INT1IF_MASK                      equ 0001h
INTCON3_INT2IF_POSN                      equ 0001h
INTCON3_INT2IF_POSITION                  equ 0001h
INTCON3_INT2IF_SIZE                      equ 0001h
INTCON3_INT2IF_LENGTH                    equ 0001h
INTCON3_INT2IF_MASK                      equ 0002h
INTCON3_INT3IF_POSN                      equ 0002h
INTCON3_INT3IF_POSITION                  equ 0002h
INTCON3_INT3IF_SIZE                      equ 0001h
INTCON3_INT3IF_LENGTH                    equ 0001h
INTCON3_INT3IF_MASK                      equ 0004h
INTCON3_INT1IE_POSN                      equ 0003h
INTCON3_INT1IE_POSITION                  equ 0003h
INTCON3_INT1IE_SIZE                      equ 0001h
INTCON3_INT1IE_LENGTH                    equ 0001h
INTCON3_INT1IE_MASK                      equ 0008h
INTCON3_INT2IE_POSN                      equ 0004h
INTCON3_INT2IE_POSITION                  equ 0004h
INTCON3_INT2IE_SIZE                      equ 0001h
INTCON3_INT2IE_LENGTH                    equ 0001h
INTCON3_INT2IE_MASK                      equ 0010h
INTCON3_INT3IE_POSN                      equ 0005h
INTCON3_INT3IE_POSITION                  equ 0005h
INTCON3_INT3IE_SIZE                      equ 0001h
INTCON3_INT3IE_LENGTH                    equ 0001h
INTCON3_INT3IE_MASK                      equ 0020h
INTCON3_INT1IP_POSN                      equ 0006h
INTCON3_INT1IP_POSITION                  equ 0006h
INTCON3_INT1IP_SIZE                      equ 0001h
INTCON3_INT1IP_LENGTH                    equ 0001h
INTCON3_INT1IP_MASK                      equ 0040h
INTCON3_INT2IP_POSN                      equ 0007h
INTCON3_INT2IP_POSITION                  equ 0007h
INTCON3_INT2IP_SIZE                      equ 0001h
INTCON3_INT2IP_LENGTH                    equ 0001h
INTCON3_INT2IP_MASK                      equ 0080h
INTCON3_INT1F_POSN                       equ 0000h
INTCON3_INT1F_POSITION                   equ 0000h
INTCON3_INT1F_SIZE                       equ 0001h
INTCON3_INT1F_LENGTH                     equ 0001h
INTCON3_INT1F_MASK                       equ 0001h
INTCON3_INT2F_POSN                       equ 0001h
INTCON3_INT2F_POSITION                   equ 0001h
INTCON3_INT2F_SIZE                       equ 0001h
INTCON3_INT2F_LENGTH                     equ 0001h
INTCON3_INT2F_MASK                       equ 0002h
INTCON3_INT3F_POSN                       equ 0002h
INTCON3_INT3F_POSITION                   equ 0002h
INTCON3_INT3F_SIZE                       equ 0001h
INTCON3_INT3F_LENGTH                     equ 0001h
INTCON3_INT3F_MASK                       equ 0004h
INTCON3_INT1E_POSN                       equ 0003h
INTCON3_INT1E_POSITION                   equ 0003h
INTCON3_INT1E_SIZE                       equ 0001h
INTCON3_INT1E_LENGTH                     equ 0001h
INTCON3_INT1E_MASK                       equ 0008h
INTCON3_INT2E_POSN                       equ 0004h
INTCON3_INT2E_POSITION                   equ 0004h
INTCON3_INT2E_SIZE                       equ 0001h
INTCON3_INT2E_LENGTH                     equ 0001h
INTCON3_INT2E_MASK                       equ 0010h
INTCON3_INT3E_POSN                       equ 0005h
INTCON3_INT3E_POSITION                   equ 0005h
INTCON3_INT3E_SIZE                       equ 0001h
INTCON3_INT3E_LENGTH                     equ 0001h
INTCON3_INT3E_MASK                       equ 0020h
INTCON3_INT1P_POSN                       equ 0006h
INTCON3_INT1P_POSITION                   equ 0006h
INTCON3_INT1P_SIZE                       equ 0001h
INTCON3_INT1P_LENGTH                     equ 0001h
INTCON3_INT1P_MASK                       equ 0040h
INTCON3_INT2P_POSN                       equ 0007h
INTCON3_INT2P_POSITION                   equ 0007h
INTCON3_INT2P_SIZE                       equ 0001h
INTCON3_INT2P_LENGTH                     equ 0001h
INTCON3_INT2P_MASK                       equ 0080h

// Register: INTCON2
#define INTCON2 INTCON2
INTCON2                                  equ 0FF1h
// bitfield definitions
INTCON2_NOT_RBPU_POSN                    equ 0007h
INTCON2_NOT_RBPU_POSITION                equ 0007h
INTCON2_NOT_RBPU_SIZE                    equ 0001h
INTCON2_NOT_RBPU_LENGTH                  equ 0001h
INTCON2_NOT_RBPU_MASK                    equ 0080h
INTCON2_IOCIP_POSN                       equ 0000h
INTCON2_IOCIP_POSITION                   equ 0000h
INTCON2_IOCIP_SIZE                       equ 0001h
INTCON2_IOCIP_LENGTH                     equ 0001h
INTCON2_IOCIP_MASK                       equ 0001h
INTCON2_INT3IP_POSN                      equ 0001h
INTCON2_INT3IP_POSITION                  equ 0001h
INTCON2_INT3IP_SIZE                      equ 0001h
INTCON2_INT3IP_LENGTH                    equ 0001h
INTCON2_INT3IP_MASK                      equ 0002h
INTCON2_TMR0IP_POSN                      equ 0002h
INTCON2_TMR0IP_POSITION                  equ 0002h
INTCON2_TMR0IP_SIZE                      equ 0001h
INTCON2_TMR0IP_LENGTH                    equ 0001h
INTCON2_TMR0IP_MASK                      equ 0004h
INTCON2_INTEDG3_POSN                     equ 0003h
INTCON2_INTEDG3_POSITION                 equ 0003h
INTCON2_INTEDG3_SIZE                     equ 0001h
INTCON2_INTEDG3_LENGTH                   equ 0001h
INTCON2_INTEDG3_MASK                     equ 0008h
INTCON2_INTEDG2_POSN                     equ 0004h
INTCON2_INTEDG2_POSITION                 equ 0004h
INTCON2_INTEDG2_SIZE                     equ 0001h
INTCON2_INTEDG2_LENGTH                   equ 0001h
INTCON2_INTEDG2_MASK                     equ 0010h
INTCON2_INTEDG1_POSN                     equ 0005h
INTCON2_INTEDG1_POSITION                 equ 0005h
INTCON2_INTEDG1_SIZE                     equ 0001h
INTCON2_INTEDG1_LENGTH                   equ 0001h
INTCON2_INTEDG1_MASK                     equ 0020h
INTCON2_INTEDG0_POSN                     equ 0006h
INTCON2_INTEDG0_POSITION                 equ 0006h
INTCON2_INTEDG0_SIZE                     equ 0001h
INTCON2_INTEDG0_LENGTH                   equ 0001h
INTCON2_INTEDG0_MASK                     equ 0040h
INTCON2_nRBPU_POSN                       equ 0007h
INTCON2_nRBPU_POSITION                   equ 0007h
INTCON2_nRBPU_SIZE                       equ 0001h
INTCON2_nRBPU_LENGTH                     equ 0001h
INTCON2_nRBPU_MASK                       equ 0080h
INTCON2_INT3P_POSN                       equ 0001h
INTCON2_INT3P_POSITION                   equ 0001h
INTCON2_INT3P_SIZE                       equ 0001h
INTCON2_INT3P_LENGTH                     equ 0001h
INTCON2_INT3P_MASK                       equ 0002h
INTCON2_T0IP_POSN                        equ 0002h
INTCON2_T0IP_POSITION                    equ 0002h
INTCON2_T0IP_SIZE                        equ 0001h
INTCON2_T0IP_LENGTH                      equ 0001h
INTCON2_T0IP_MASK                        equ 0004h
INTCON2_RBPU_POSN                        equ 0007h
INTCON2_RBPU_POSITION                    equ 0007h
INTCON2_RBPU_SIZE                        equ 0001h
INTCON2_RBPU_LENGTH                      equ 0001h
INTCON2_RBPU_MASK                        equ 0080h

// Register: INTCON
#define INTCON INTCON
INTCON                                   equ 0FF2h
// bitfield definitions
INTCON_IOCIF_POSN                        equ 0000h
INTCON_IOCIF_POSITION                    equ 0000h
INTCON_IOCIF_SIZE                        equ 0001h
INTCON_IOCIF_LENGTH                      equ 0001h
INTCON_IOCIF_MASK                        equ 0001h
INTCON_INT0IF_POSN                       equ 0001h
INTCON_INT0IF_POSITION                   equ 0001h
INTCON_INT0IF_SIZE                       equ 0001h
INTCON_INT0IF_LENGTH                     equ 0001h
INTCON_INT0IF_MASK                       equ 0002h
INTCON_TMR0IF_POSN                       equ 0002h
INTCON_TMR0IF_POSITION                   equ 0002h
INTCON_TMR0IF_SIZE                       equ 0001h
INTCON_TMR0IF_LENGTH                     equ 0001h
INTCON_TMR0IF_MASK                       equ 0004h
INTCON_IOCIE_POSN                        equ 0003h
INTCON_IOCIE_POSITION                    equ 0003h
INTCON_IOCIE_SIZE                        equ 0001h
INTCON_IOCIE_LENGTH                      equ 0001h
INTCON_IOCIE_MASK                        equ 0008h
INTCON_INT0IE_POSN                       equ 0004h
INTCON_INT0IE_POSITION                   equ 0004h
INTCON_INT0IE_SIZE                       equ 0001h
INTCON_INT0IE_LENGTH                     equ 0001h
INTCON_INT0IE_MASK                       equ 0010h
INTCON_TMR0IE_POSN                       equ 0005h
INTCON_TMR0IE_POSITION                   equ 0005h
INTCON_TMR0IE_SIZE                       equ 0001h
INTCON_TMR0IE_LENGTH                     equ 0001h
INTCON_TMR0IE_MASK                       equ 0020h
INTCON_PEIE_GIEL_POSN                    equ 0006h
INTCON_PEIE_GIEL_POSITION                equ 0006h
INTCON_PEIE_GIEL_SIZE                    equ 0001h
INTCON_PEIE_GIEL_LENGTH                  equ 0001h
INTCON_PEIE_GIEL_MASK                    equ 0040h
INTCON_GIE_GIEH_POSN                     equ 0007h
INTCON_GIE_GIEH_POSITION                 equ 0007h
INTCON_GIE_GIEH_SIZE                     equ 0001h
INTCON_GIE_GIEH_LENGTH                   equ 0001h
INTCON_GIE_GIEH_MASK                     equ 0080h
INTCON_INT0F_POSN                        equ 0001h
INTCON_INT0F_POSITION                    equ 0001h
INTCON_INT0F_SIZE                        equ 0001h
INTCON_INT0F_LENGTH                      equ 0001h
INTCON_INT0F_MASK                        equ 0002h
INTCON_T0IF_POSN                         equ 0002h
INTCON_T0IF_POSITION                     equ 0002h
INTCON_T0IF_SIZE                         equ 0001h
INTCON_T0IF_LENGTH                       equ 0001h
INTCON_T0IF_MASK                         equ 0004h
INTCON_INT0E_POSN                        equ 0004h
INTCON_INT0E_POSITION                    equ 0004h
INTCON_INT0E_SIZE                        equ 0001h
INTCON_INT0E_LENGTH                      equ 0001h
INTCON_INT0E_MASK                        equ 0010h
INTCON_T0IE_POSN                         equ 0005h
INTCON_T0IE_POSITION                     equ 0005h
INTCON_T0IE_SIZE                         equ 0001h
INTCON_T0IE_LENGTH                       equ 0001h
INTCON_T0IE_MASK                         equ 0020h
INTCON_PEIE_POSN                         equ 0006h
INTCON_PEIE_POSITION                     equ 0006h
INTCON_PEIE_SIZE                         equ 0001h
INTCON_PEIE_LENGTH                       equ 0001h
INTCON_PEIE_MASK                         equ 0040h
INTCON_GIE_POSN                          equ 0007h
INTCON_GIE_POSITION                      equ 0007h
INTCON_GIE_SIZE                          equ 0001h
INTCON_GIE_LENGTH                        equ 0001h
INTCON_GIE_MASK                          equ 0080h
INTCON_GIEL_POSN                         equ 0006h
INTCON_GIEL_POSITION                     equ 0006h
INTCON_GIEL_SIZE                         equ 0001h
INTCON_GIEL_LENGTH                       equ 0001h
INTCON_GIEL_MASK                         equ 0040h
INTCON_GIEH_POSN                         equ 0007h
INTCON_GIEH_POSITION                     equ 0007h
INTCON_GIEH_SIZE                         equ 0001h
INTCON_GIEH_LENGTH                       equ 0001h
INTCON_GIEH_MASK                         equ 0080h

// Register: PROD
#define PROD PROD
PROD                                     equ 0FF3h

// Register: PRODL
#define PRODL PRODL
PRODL                                    equ 0FF3h
// bitfield definitions
PRODL_PRODL_POSN                         equ 0000h
PRODL_PRODL_POSITION                     equ 0000h
PRODL_PRODL_SIZE                         equ 0008h
PRODL_PRODL_LENGTH                       equ 0008h
PRODL_PRODL_MASK                         equ 00FFh

// Register: PRODH
#define PRODH PRODH
PRODH                                    equ 0FF4h
// bitfield definitions
PRODH_PRODH_POSN                         equ 0000h
PRODH_PRODH_POSITION                     equ 0000h
PRODH_PRODH_SIZE                         equ 0008h
PRODH_PRODH_LENGTH                       equ 0008h
PRODH_PRODH_MASK                         equ 00FFh

// Register: TABLAT
#define TABLAT TABLAT
TABLAT                                   equ 0FF5h
// bitfield definitions
TABLAT_TABLAT_POSN                       equ 0000h
TABLAT_TABLAT_POSITION                   equ 0000h
TABLAT_TABLAT_SIZE                       equ 0008h
TABLAT_TABLAT_LENGTH                     equ 0008h
TABLAT_TABLAT_MASK                       equ 00FFh

// Register: TBLPTR
#define TBLPTR TBLPTR
TBLPTR                                   equ 0FF6h

// Register: TBLPTRL
#define TBLPTRL TBLPTRL
TBLPTRL                                  equ 0FF6h
// bitfield definitions
TBLPTRL_TBLPTRL_POSN                     equ 0000h
TBLPTRL_TBLPTRL_POSITION                 equ 0000h
TBLPTRL_TBLPTRL_SIZE                     equ 0008h
TBLPTRL_TBLPTRL_LENGTH                   equ 0008h
TBLPTRL_TBLPTRL_MASK                     equ 00FFh

// Register: TBLPTRH
#define TBLPTRH TBLPTRH
TBLPTRH                                  equ 0FF7h
// bitfield definitions
TBLPTRH_TBLPTRH_POSN                     equ 0000h
TBLPTRH_TBLPTRH_POSITION                 equ 0000h
TBLPTRH_TBLPTRH_SIZE                     equ 0008h
TBLPTRH_TBLPTRH_LENGTH                   equ 0008h
TBLPTRH_TBLPTRH_MASK                     equ 00FFh

// Register: TBLPTRU
#define TBLPTRU TBLPTRU
TBLPTRU                                  equ 0FF8h

// Register: PCLAT
#define PCLAT PCLAT
PCLAT                                    equ 0FF9h

// Register: PCL
#define PCL PCL
PCL                                      equ 0FF9h
// bitfield definitions
PCL_PCL_POSN                             equ 0000h
PCL_PCL_POSITION                         equ 0000h
PCL_PCL_SIZE                             equ 0008h
PCL_PCL_LENGTH                           equ 0008h
PCL_PCL_MASK                             equ 00FFh

// Register: PCLATH
#define PCLATH PCLATH
PCLATH                                   equ 0FFAh
// bitfield definitions
PCLATH_PCH_POSN                          equ 0000h
PCLATH_PCH_POSITION                      equ 0000h
PCLATH_PCH_SIZE                          equ 0008h
PCLATH_PCH_LENGTH                        equ 0008h
PCLATH_PCH_MASK                          equ 00FFh

// Register: PCLATU
#define PCLATU PCLATU
PCLATU                                   equ 0FFBh

// Register: STKPTR
#define STKPTR STKPTR
STKPTR                                   equ 0FFCh
// bitfield definitions
STKPTR_STKPTR_POSN                       equ 0000h
STKPTR_STKPTR_POSITION                   equ 0000h
STKPTR_STKPTR_SIZE                       equ 0005h
STKPTR_STKPTR_LENGTH                     equ 0005h
STKPTR_STKPTR_MASK                       equ 001Fh
STKPTR_STKUNF_POSN                       equ 0006h
STKPTR_STKUNF_POSITION                   equ 0006h
STKPTR_STKUNF_SIZE                       equ 0001h
STKPTR_STKUNF_LENGTH                     equ 0001h
STKPTR_STKUNF_MASK                       equ 0040h
STKPTR_STKFUL_POSN                       equ 0007h
STKPTR_STKFUL_POSITION                   equ 0007h
STKPTR_STKFUL_SIZE                       equ 0001h
STKPTR_STKFUL_LENGTH                     equ 0001h
STKPTR_STKFUL_MASK                       equ 0080h
STKPTR_SP0_POSN                          equ 0000h
STKPTR_SP0_POSITION                      equ 0000h
STKPTR_SP0_SIZE                          equ 0001h
STKPTR_SP0_LENGTH                        equ 0001h
STKPTR_SP0_MASK                          equ 0001h
STKPTR_SP1_POSN                          equ 0001h
STKPTR_SP1_POSITION                      equ 0001h
STKPTR_SP1_SIZE                          equ 0001h
STKPTR_SP1_LENGTH                        equ 0001h
STKPTR_SP1_MASK                          equ 0002h
STKPTR_SP2_POSN                          equ 0002h
STKPTR_SP2_POSITION                      equ 0002h
STKPTR_SP2_SIZE                          equ 0001h
STKPTR_SP2_LENGTH                        equ 0001h
STKPTR_SP2_MASK                          equ 0004h
STKPTR_SP3_POSN                          equ 0003h
STKPTR_SP3_POSITION                      equ 0003h
STKPTR_SP3_SIZE                          equ 0001h
STKPTR_SP3_LENGTH                        equ 0001h
STKPTR_SP3_MASK                          equ 0008h
STKPTR_SP4_POSN                          equ 0004h
STKPTR_SP4_POSITION                      equ 0004h
STKPTR_SP4_SIZE                          equ 0001h
STKPTR_SP4_LENGTH                        equ 0001h
STKPTR_SP4_MASK                          equ 0010h
STKPTR_STKOVF_POSN                       equ 0007h
STKPTR_STKOVF_POSITION                   equ 0007h
STKPTR_STKOVF_SIZE                       equ 0001h
STKPTR_STKOVF_LENGTH                     equ 0001h
STKPTR_STKOVF_MASK                       equ 0080h

// Register: TOS
#define TOS TOS
TOS                                      equ 0FFDh

// Register: TOSL
#define TOSL TOSL
TOSL                                     equ 0FFDh
// bitfield definitions
TOSL_TOSL_POSN                           equ 0000h
TOSL_TOSL_POSITION                       equ 0000h
TOSL_TOSL_SIZE                           equ 0008h
TOSL_TOSL_LENGTH                         equ 0008h
TOSL_TOSL_MASK                           equ 00FFh

// Register: TOSH
#define TOSH TOSH
TOSH                                     equ 0FFEh
// bitfield definitions
TOSH_TOSH_POSN                           equ 0000h
TOSH_TOSH_POSITION                       equ 0000h
TOSH_TOSH_SIZE                           equ 0008h
TOSH_TOSH_LENGTH                         equ 0008h
TOSH_TOSH_MASK                           equ 00FFh

// Register: TOSU
#define TOSU TOSU
TOSU                                     equ 0FFFh

/*
 * Bit Access Macros
 */

#ifndef PAGEMASK
#define PAGEMASK(addr) ((addr) and 0FFFFFh)
#endif
#ifndef BANKMASK
#define BANKMASK(addr) ((addr) and 0FFh)
#endif
#define ABDEN1                           BANKMASK(BAUDCON1), 0, a
#define ABDEN2                           BANKMASK(BAUDCON2), 0, b
#define ABDEN3                           BANKMASK(BAUDCON3), 0, b
#define ABDEN4                           BANKMASK(BAUDCON4), 0, b
#define ABDOVF1                          BANKMASK(BAUDCON1), 7, a
#define ABDOVF2                          BANKMASK(BAUDCON2), 7, b
#define ABDOVF3                          BANKMASK(BAUDCON3), 7, b
#define ABDOVF4                          BANKMASK(BAUDCON4), 7, b
#define ACKDT1                           BANKMASK(SSP1CON2), 5, a
#define ACKDT2                           BANKMASK(SSP2CON2), 5, b
#define ACKEN1                           BANKMASK(SSP1CON2), 4, a
#define ACKEN2                           BANKMASK(SSP2CON2), 4, b
#define ACKSTAT1                         BANKMASK(SSP1CON2), 6, a
#define ACKSTAT2                         BANKMASK(SSP2CON2), 6, b
#define ACTEN                            BANKMASK(ACTCON), 7, a
#define ACTLOCK                          BANKMASK(ACTCON), 3, a
#define ACTLOCKIE                        BANKMASK(PIE5), 5, a
#define ACTLOCKIF                        BANKMASK(PIR5), 5, a
#define ACTLOCKIP                        BANKMASK(IPR5), 5, a
#define ACTLOCKPOL                       BANKMASK(ACTCON), 2, a
#define ACTORS                           BANKMASK(ACTCON), 1, a
#define ACTORSIE                         BANKMASK(PIE5), 6, a
#define ACTORSIF                         BANKMASK(PIR5), 6, a
#define ACTORSIP                         BANKMASK(IPR5), 6, a
#define ACTORSPOL                        BANKMASK(ACTCON), 0, a
#define ACTSIDL                          BANKMASK(ACTCON), 5, a
#define ACTSRC                           BANKMASK(ACTCON), 4, a
#define ACTVIE                           BANKMASK(UIE), 2, b
#define ACTVIF                           BANKMASK(UIR), 2, a
#define ADCMD                            BANKMASK(PMD3), 5, b
#define ADCS0                            BANKMASK(ADCON3L), 0, b
#define ADCS1                            BANKMASK(ADCON3L), 1, b
#define ADCS2                            BANKMASK(ADCON3L), 2, b
#define ADCS3                            BANKMASK(ADCON3L), 3, b
#define ADCS4                            BANKMASK(ADCON3L), 4, b
#define ADCS5                            BANKMASK(ADCON3L), 5, b
#define ADCS6                            BANKMASK(ADCON3L), 6, b
#define ADCS7                            BANKMASK(ADCON3L), 7, b
#define ADDR0                            BANKMASK(UADDR), 0, a
#define ADDR1                            BANKMASK(UADDR), 1, a
#define ADDR2                            BANKMASK(UADDR), 2, a
#define ADDR3                            BANKMASK(UADDR), 3, a
#define ADDR4                            BANKMASK(UADDR), 4, a
#define ADDR5                            BANKMASK(UADDR), 5, a
#define ADDR6                            BANKMASK(UADDR), 6, a
#define ADEN                             BANKMASK(RCSTA1), 3, a
#define ADIE                             BANKMASK(PIE1), 6, a
#define ADIF                             BANKMASK(PIR1), 6, a
#define ADIP                             BANKMASK(IPR1), 6, a
#define ADMSK11                          BANKMASK(SSP1CON2), 1, a
#define ADMSK12                          BANKMASK(SSP2CON2), 1, b
#define ADMSK21                          BANKMASK(SSP1CON2), 2, a
#define ADMSK22                          BANKMASK(SSP2CON2), 2, b
#define ADMSK31                          BANKMASK(SSP1CON2), 3, a
#define ADMSK32                          BANKMASK(SSP2CON2), 3, b
#define ADMSK41                          BANKMASK(SSP1CON2), 4, a
#define ADMSK42                          BANKMASK(SSP2CON2), 4, b
#define ADMSK51                          BANKMASK(SSP1CON2), 5, a
#define ADMSK52                          BANKMASK(SSP2CON2), 5, b
#define ADON                             BANKMASK(ADCON1H), 7, a
#define ADRC                             BANKMASK(ADCON3H), 7, b
#define ALRMEN                           BANKMASK(ALRMCFG), 7, b
#define ALRMPTR0                         BANKMASK(ALRMCFG), 0, b
#define ALRMPTR1                         BANKMASK(ALRMCFG), 1, b
#define ALTS                             BANKMASK(ADCON2L), 0, b
#define AMASK0                           BANKMASK(ALRMCFG), 2, b
#define AMASK1                           BANKMASK(ALRMCFG), 3, b
#define AMASK2                           BANKMASK(ALRMCFG), 4, b
#define AMASK3                           BANKMASK(ALRMCFG), 5, b
#define ANSEL0                           BANKMASK(ANCON1), 0, b
#define ANSEL1                           BANKMASK(ANCON1), 1, b
#define ANSEL10                          BANKMASK(ANCON2), 2, b
#define ANSEL11                          BANKMASK(ANCON2), 3, b
#define ANSEL12                          BANKMASK(ANCON2), 4, b
#define ANSEL13                          BANKMASK(ANCON2), 5, b
#define ANSEL14                          BANKMASK(ANCON2), 6, b
#define ANSEL15                          BANKMASK(ANCON2), 7, b
#define ANSEL16                          BANKMASK(ANCON3), 0, b
#define ANSEL17                          BANKMASK(ANCON3), 1, b
#define ANSEL18                          BANKMASK(ANCON3), 2, b
#define ANSEL19                          BANKMASK(ANCON3), 3, b
#define ANSEL2                           BANKMASK(ANCON1), 2, b
#define ANSEL20                          BANKMASK(ANCON3), 4, b
#define ANSEL21                          BANKMASK(ANCON3), 5, b
#define ANSEL22                          BANKMASK(ANCON3), 6, b
#define ANSEL23                          BANKMASK(ANCON3), 7, b
#define ANSEL3                           BANKMASK(ANCON1), 3, b
#define ANSEL4                           BANKMASK(ANCON1), 4, b
#define ANSEL5                           BANKMASK(ANCON1), 5, b
#define ANSEL6                           BANKMASK(ANCON1), 6, b
#define ANSEL7                           BANKMASK(ANCON1), 7, b
#define ANSEL8                           BANKMASK(ANCON2), 0, b
#define ANSEL9                           BANKMASK(ANCON2), 1, b
#define ARPT0                            BANKMASK(ALRMRPT), 0, b
#define ARPT1                            BANKMASK(ALRMRPT), 1, b
#define ARPT2                            BANKMASK(ALRMRPT), 2, b
#define ARPT3                            BANKMASK(ALRMRPT), 3, b
#define ARPT4                            BANKMASK(ALRMRPT), 4, b
#define ARPT5                            BANKMASK(ALRMRPT), 5, b
#define ARPT6                            BANKMASK(ALRMRPT), 6, b
#define ARPT7                            BANKMASK(ALRMRPT), 7, b
#define ASAM                             BANKMASK(ADCON1L), 2, a
#define ASENA                            BANKMASK(ADCON5H), 7, b
#define ASINTMD0                         BANKMASK(ADCON5H), 0, b
#define ASINTMD1                         BANKMASK(ADCON5H), 1, b
#define BC0                              BANKMASK(DMABCL), 0, a
#define BC1                              BANKMASK(DMABCL), 1, a
#define BC2                              BANKMASK(DMABCL), 2, a
#define BC3                              BANKMASK(DMABCL), 3, a
#define BC4                              BANKMASK(DMABCL), 4, a
#define BC5                              BANKMASK(DMABCL), 5, a
#define BC6                              BANKMASK(DMABCL), 6, a
#define BC7                              BANKMASK(DMABCL), 7, a
#define BC8                              BANKMASK(DMABCH), 0, a
#define BC9                              BANKMASK(DMABCH), 1, a
#define BCL1IE                           BANKMASK(PIE2), 3, a
#define BCL1IF                           BANKMASK(PIR2), 3, a
#define BCL1IP                           BANKMASK(IPR2), 3, a
#define BCL2IE                           BANKMASK(PIE2), 5, a
#define BCL2IF                           BANKMASK(PIR2), 5, a
#define BCL2IP                           BANKMASK(IPR2), 5, a
#define BF1                              BANKMASK(SSP1STAT), 0, a
#define BF2                              BANKMASK(SSP2STAT), 0, b
#define BGVST                            BANKMASK(HLVDCON), 6, a
#define BIAS0                            BANKMASK(LCDREG), 3, b
#define BIAS1                            BANKMASK(LCDREG), 4, b
#define BIAS2                            BANKMASK(LCDREG), 5, b
#define BIASMD                           BANKMASK(LCDPS), 6, b
#define BRG161                           BANKMASK(BAUDCON1), 3, a
#define BRG162                           BANKMASK(BAUDCON2), 3, b
#define BRG163                           BANKMASK(BAUDCON3), 3, b
#define BRG164                           BANKMASK(BAUDCON4), 3, b
#define BRGH1                            BANKMASK(TXSTA1), 2, a
#define BTOEE                            BANKMASK(UEIE), 4, b
#define BTOEF                            BANKMASK(UEIR), 4, a
#define BTSEE                            BANKMASK(UEIE), 7, b
#define BTSEF                            BANKMASK(UEIR), 7, a
#define BUFM                             BANKMASK(ADCON2L), 1, b
#define BUFREGEN                         BANKMASK(ADCON2H), 3, b
#define BUFS                             BANKMASK(ADCON2L), 7, b
#define C10TSEL                          BANKMASK(CCPTMRS2), 4, b
#define C10TSEL0                         BANKMASK(CCPTMRS2), 4, b
#define C1CH0                            BANKMASK(CM1CON), 0, b
#define C1CH1                            BANKMASK(CM1CON), 1, b
#define C1OUT                            BANKMASK(CMSTAT), 0, a
#define C1OUTF                           BANKMASK(PORTF), 2, a
#define C1TSEL0                          BANKMASK(CCPTMRS0), 0, b
#define C1TSEL1                          BANKMASK(CCPTMRS0), 1, b
#define C1TSEL2                          BANKMASK(CCPTMRS0), 2, b
#define C2OUT                            BANKMASK(CMSTAT), 1, a
#define C2TSEL0                          BANKMASK(CCPTMRS0), 3, b
#define C2TSEL1                          BANKMASK(CCPTMRS0), 4, b
#define C2TSEL2                          BANKMASK(CCPTMRS0), 5, b
#define C3OUT                            BANKMASK(CMSTAT), 2, a
#define C3OUTG                           BANKMASK(PORTG), 1, a
#define C3TSEL0                          BANKMASK(CCPTMRS0), 6, b
#define C3TSEL1                          BANKMASK(CCPTMRS0), 7, b
#define C4TSEL0                          BANKMASK(CCPTMRS1), 0, b
#define C4TSEL1                          BANKMASK(CCPTMRS1), 1, b
#define C5TSEL                           BANKMASK(CCPTMRS1), 2, b
#define C5TSEL0                          BANKMASK(CCPTMRS1), 2, b
#define C6TSEL                           BANKMASK(CCPTMRS1), 4, b
#define C6TSEL0                          BANKMASK(CCPTMRS1), 4, b
#define C7TSEL0                          BANKMASK(CCPTMRS1), 6, b
#define C7TSEL1                          BANKMASK(CCPTMRS1), 7, b
#define C8TSEL0                          BANKMASK(CCPTMRS2), 0, b
#define C8TSEL1                          BANKMASK(CCPTMRS2), 1, b
#define C9TSEL                           BANKMASK(CCPTMRS2), 2, b
#define C9TSEL0                          BANKMASK(CCPTMRS2), 2, b
#define CAL0                             BANKMASK(RTCCAL), 0, b
#define CAL1                             BANKMASK(RTCCAL), 1, b
#define CAL2                             BANKMASK(RTCCAL), 2, b
#define CAL3                             BANKMASK(RTCCAL), 3, b
#define CAL4                             BANKMASK(RTCCAL), 4, b
#define CAL5                             BANKMASK(RTCCAL), 5, b
#define CAL6                             BANKMASK(RTCCAL), 6, b
#define CAL7                             BANKMASK(RTCCAL), 7, b
#define CARRY                            BANKMASK(STATUS), 0, a
#define CCH01                            BANKMASK(CM1CON), 0, b
#define CCH02                            BANKMASK(CM2CON), 0, b
#define CCH03                            BANKMASK(CM3CON), 0, b
#define CCH05                            BANKMASK(IPR5), 0, a
#define CCH11                            BANKMASK(CM1CON), 1, b
#define CCH12                            BANKMASK(CM2CON), 1, b
#define CCH13                            BANKMASK(CM3CON), 1, b
#define CCH15                            BANKMASK(IPR5), 1, a
#define CCIP3IP                          BANKMASK(IPR4), 0, a
#define CCP10                            BANKMASK(PORTE), 2, a
#define CCP10IE                          BANKMASK(PIE4), 7, a
#define CCP10IF                          BANKMASK(PIR4), 7, a
#define CCP10IP                          BANKMASK(IPR4), 7, a
#define CCP10M0                          BANKMASK(CCP10CON), 0, b
#define CCP10M1                          BANKMASK(CCP10CON), 1, b
#define CCP10M2                          BANKMASK(CCP10CON), 2, b
#define CCP10M3                          BANKMASK(CCP10CON), 3, b
#define CCP10MD                          BANKMASK(PMD0), 7, b
#define CCP10OD                          BANKMASK(ODCON2), 7, b
#define CCP10R0                          BANKMASK(RPINR38_39), 0, b
#define CCP10R1                          BANKMASK(RPINR38_39), 1, b
#define CCP10R2                          BANKMASK(RPINR38_39), 2, b
#define CCP10R3                          BANKMASK(RPINR38_39), 3, b
#define CCP10X                           BANKMASK(CCP10CON), 5, b
#define CCP10Y                           BANKMASK(CCP10CON), 4, b
#define CCP1IE                           BANKMASK(PIE3), 1, a
#define CCP1IF                           BANKMASK(PIR3), 1, a
#define CCP1IP                           BANKMASK(IPR3), 1, a
#define CCP1M0                           BANKMASK(CCP1CON), 0, a
#define CCP1M1                           BANKMASK(CCP1CON), 1, a
#define CCP1M2                           BANKMASK(CCP1CON), 2, a
#define CCP1M3                           BANKMASK(CCP1CON), 3, a
#define CCP1X                            BANKMASK(CCP1CON), 5, a
#define CCP1Y                            BANKMASK(CCP1CON), 4, a
#define CCP2                             BANKMASK(PORTC), 1, a
#define CCP2E                            BANKMASK(PORTE), 7, a
#define CCP2IE                           BANKMASK(PIE3), 2, a
#define CCP2IF                           BANKMASK(PIR3), 2, a
#define CCP2IP                           BANKMASK(IPR3), 2, a
#define CCP2M0                           BANKMASK(CCP2CON), 0, b
#define CCP2M1                           BANKMASK(CCP2CON), 1, b
#define CCP2M2                           BANKMASK(CCP2CON), 2, b
#define CCP2M3                           BANKMASK(CCP2CON), 3, b
#define CCP2X                            BANKMASK(CCP2CON), 5, b
#define CCP2Y                            BANKMASK(CCP2CON), 4, b
#define CCP2_PA2                         BANKMASK(PORTB), 3, a
#define CCP3M0                           BANKMASK(CCP3CON), 0, b
#define CCP3M1                           BANKMASK(CCP3CON), 1, b
#define CCP3M2                           BANKMASK(CCP3CON), 2, b
#define CCP3M3                           BANKMASK(CCP3CON), 3, b
#define CCP3X                            BANKMASK(CCP3CON), 5, b
#define CCP3Y                            BANKMASK(CCP3CON), 4, b
#define CCP4IE                           BANKMASK(PIE4), 1, a
#define CCP4IF                           BANKMASK(PIR4), 1, a
#define CCP4IP                           BANKMASK(IPR4), 1, a
#define CCP4M0                           BANKMASK(CCP4CON), 0, b
#define CCP4M1                           BANKMASK(CCP4CON), 1, b
#define CCP4M2                           BANKMASK(CCP4CON), 2, b
#define CCP4M3                           BANKMASK(CCP4CON), 3, b
#define CCP4MD                           BANKMASK(PMD0), 1, b
#define CCP4OD                           BANKMASK(ODCON2), 1, b
#define CCP4R0                           BANKMASK(RPINR32_33), 0, b
#define CCP4R1                           BANKMASK(RPINR32_33), 1, b
#define CCP4R2                           BANKMASK(RPINR32_33), 2, b
#define CCP4R3                           BANKMASK(RPINR32_33), 3, b
#define CCP4X                            BANKMASK(CCP4CON), 5, b
#define CCP4Y                            BANKMASK(CCP4CON), 4, b
#define CCP5IE                           BANKMASK(PIE4), 2, a
#define CCP5IF                           BANKMASK(PIR4), 2, a
#define CCP5IP                           BANKMASK(IPR4), 2, a
#define CCP5M0                           BANKMASK(CCP5CON), 0, b
#define CCP5M1                           BANKMASK(CCP5CON), 1, b
#define CCP5M2                           BANKMASK(CCP5CON), 2, b
#define CCP5M3                           BANKMASK(CCP5CON), 3, b
#define CCP5MD                           BANKMASK(PMD0), 2, b
#define CCP5OD                           BANKMASK(ODCON2), 2, b
#define CCP5R0                           BANKMASK(RPINR32_33), 4, b
#define CCP5R1                           BANKMASK(RPINR32_33), 5, b
#define CCP5R2                           BANKMASK(RPINR32_33), 6, b
#define CCP5R3                           BANKMASK(RPINR32_33), 7, b
#define CCP5X                            BANKMASK(CCP5CON), 5, b
#define CCP5Y                            BANKMASK(CCP5CON), 4, b
#define CCP6E                            BANKMASK(PORTE), 6, a
#define CCP6IE                           BANKMASK(PIE4), 3, a
#define CCP6IF                           BANKMASK(PIR4), 3, a
#define CCP6IP                           BANKMASK(IPR4), 3, a
#define CCP6M0                           BANKMASK(CCP6CON), 0, b
#define CCP6M1                           BANKMASK(CCP6CON), 1, b
#define CCP6M2                           BANKMASK(CCP6CON), 2, b
#define CCP6M3                           BANKMASK(CCP6CON), 3, b
#define CCP6MD                           BANKMASK(PMD0), 3, b
#define CCP6OD                           BANKMASK(ODCON2), 3, b
#define CCP6R0                           BANKMASK(RPINR34_35), 0, b
#define CCP6R1                           BANKMASK(RPINR34_35), 1, b
#define CCP6R2                           BANKMASK(RPINR34_35), 2, b
#define CCP6R3                           BANKMASK(RPINR34_35), 3, b
#define CCP6X                            BANKMASK(CCP6CON), 5, b
#define CCP6Y                            BANKMASK(CCP6CON), 4, b
#define CCP7E                            BANKMASK(PORTE), 5, a
#define CCP7IE                           BANKMASK(PIE4), 4, a
#define CCP7IF                           BANKMASK(PIR4), 4, a
#define CCP7IP                           BANKMASK(IPR4), 4, a
#define CCP7M0                           BANKMASK(CCP7CON), 0, b
#define CCP7M1                           BANKMASK(CCP7CON), 1, b
#define CCP7M2                           BANKMASK(CCP7CON), 2, b
#define CCP7M3                           BANKMASK(CCP7CON), 3, b
#define CCP7MD                           BANKMASK(PMD0), 4, b
#define CCP7OD                           BANKMASK(ODCON2), 4, b
#define CCP7R0                           BANKMASK(RPINR34_35), 4, b
#define CCP7R1                           BANKMASK(RPINR34_35), 5, b
#define CCP7R2                           BANKMASK(RPINR34_35), 6, b
#define CCP7R3                           BANKMASK(RPINR34_35), 7, b
#define CCP7X                            BANKMASK(CCP7CON), 5, b
#define CCP7Y                            BANKMASK(CCP7CON), 4, b
#define CCP8E                            BANKMASK(PORTE), 4, a
#define CCP8IE                           BANKMASK(PIE4), 5, a
#define CCP8IF                           BANKMASK(PIR4), 5, a
#define CCP8IP                           BANKMASK(IPR4), 5, a
#define CCP8M0                           BANKMASK(CCP8CON), 0, b
#define CCP8M1                           BANKMASK(CCP8CON), 1, b
#define CCP8M2                           BANKMASK(CCP8CON), 2, b
#define CCP8M3                           BANKMASK(CCP8CON), 3, b
#define CCP8MD                           BANKMASK(PMD0), 5, b
#define CCP8OD                           BANKMASK(ODCON2), 5, b
#define CCP8R0                           BANKMASK(RPINR36_37), 0, b
#define CCP8R1                           BANKMASK(RPINR36_37), 1, b
#define CCP8R2                           BANKMASK(RPINR36_37), 2, b
#define CCP8R3                           BANKMASK(RPINR36_37), 3, b
#define CCP8X                            BANKMASK(CCP8CON), 5, b
#define CCP8Y                            BANKMASK(CCP8CON), 4, b
#define CCP9E                            BANKMASK(PORTE), 3, a
#define CCP9IE                           BANKMASK(PIE4), 6, a
#define CCP9IF                           BANKMASK(PIR4), 6, a
#define CCP9IP                           BANKMASK(IPR4), 6, a
#define CCP9M0                           BANKMASK(CCP9CON), 0, b
#define CCP9M1                           BANKMASK(CCP9CON), 1, b
#define CCP9M2                           BANKMASK(CCP9CON), 2, b
#define CCP9M3                           BANKMASK(CCP9CON), 3, b
#define CCP9MD                           BANKMASK(PMD0), 6, b
#define CCP9OD                           BANKMASK(ODCON2), 6, b
#define CCP9R0                           BANKMASK(RPINR36_37), 4, b
#define CCP9R1                           BANKMASK(RPINR36_37), 5, b
#define CCP9R2                           BANKMASK(RPINR36_37), 6, b
#define CCP9R3                           BANKMASK(RPINR36_37), 7, b
#define CCP9X                            BANKMASK(CCP9CON), 5, b
#define CCP9Y                            BANKMASK(CCP9CON), 4, b
#define CF                               BANKMASK(OSCCON2), 3, a
#define CH0NA0                           BANKMASK(ADCHS0L), 5, b
#define CH0NA1                           BANKMASK(ADCHS0L), 6, b
#define CH0NA2                           BANKMASK(ADCHS0L), 7, b
#define CH0NB0                           BANKMASK(ADCHS0H), 5, b
#define CH0NB1                           BANKMASK(ADCHS0H), 6, b
#define CH0NB2                           BANKMASK(ADCHS0H), 7, b
#define CH0SA0                           BANKMASK(ADCHS0L), 0, b
#define CH0SA1                           BANKMASK(ADCHS0L), 1, b
#define CH0SA2                           BANKMASK(ADCHS0L), 2, b
#define CH0SA3                           BANKMASK(ADCHS0L), 3, b
#define CH0SA4                           BANKMASK(ADCHS0L), 4, b
#define CH0SB0                           BANKMASK(ADCHS0H), 0, b
#define CH0SB1                           BANKMASK(ADCHS0H), 1, b
#define CH0SB2                           BANKMASK(ADCHS0H), 2, b
#define CH0SB3                           BANKMASK(ADCHS0H), 3, b
#define CH0SB4                           BANKMASK(ADCHS0H), 4, b
#define CHH0                             BANKMASK(ADCHIT0L), 0, b
#define CHH1                             BANKMASK(ADCHIT0L), 1, b
#define CHH10                            BANKMASK(ADCHIT0H), 2, b
#define CHH11                            BANKMASK(ADCHIT0H), 3, b
#define CHH12                            BANKMASK(ADCHIT0H), 4, b
#define CHH13                            BANKMASK(ADCHIT0H), 5, b
#define CHH14                            BANKMASK(ADCHIT0H), 6, b
#define CHH15                            BANKMASK(ADCHIT0H), 7, b
#define CHH16                            BANKMASK(ADCHIT1L), 0, b
#define CHH17                            BANKMASK(ADCHIT1L), 1, b
#define CHH18                            BANKMASK(ADCHIT1L), 2, b
#define CHH19                            BANKMASK(ADCHIT1L), 3, b
#define CHH2                             BANKMASK(ADCHIT0L), 2, b
#define CHH20                            BANKMASK(ADCHIT1L), 4, b
#define CHH21                            BANKMASK(ADCHIT1L), 5, b
#define CHH22                            BANKMASK(ADCHIT1L), 6, b
#define CHH23                            BANKMASK(ADCHIT1L), 7, b
#define CHH24                            BANKMASK(ADCHIT1H), 0, b
#define CHH25                            BANKMASK(ADCHIT1H), 1, b
#define CHH26                            BANKMASK(ADCHIT1H), 2, b
#define CHH27                            BANKMASK(ADCHIT1H), 3, b
#define CHH28                            BANKMASK(ADCHIT1H), 4, b
#define CHH29                            BANKMASK(ADCHIT1H), 5, b
#define CHH3                             BANKMASK(ADCHIT0L), 3, b
#define CHH30                            BANKMASK(ADCHIT1H), 6, b
#define CHH4                             BANKMASK(ADCHIT0L), 4, b
#define CHH5                             BANKMASK(ADCHIT0L), 5, b
#define CHH6                             BANKMASK(ADCHIT0L), 6, b
#define CHH7                             BANKMASK(ADCHIT0L), 7, b
#define CHH8                             BANKMASK(ADCHIT0H), 0, b
#define CHH9                             BANKMASK(ADCHIT0H), 1, b
#define CHIME                            BANKMASK(ALRMCFG), 6, b
#define CKE1                             BANKMASK(SSP1STAT), 6, a
#define CKE2                             BANKMASK(SSP2STAT), 6, b
#define CKP1                             BANKMASK(SSP1CON1), 4, a
#define CKP2                             BANKMASK(SSP2CON1), 4, b
#define CKTXP                            BANKMASK(BAUDCON1), 4, a
#define CLKLOCK                          BANKMASK(OSCCON2), 7, a
#define CLKSEL0                          BANKMASK(LCDREG), 0, b
#define CLKSEL1                          BANKMASK(LCDREG), 1, b
#define CM                               BANKMASK(RCON), 5, a
#define CM0                              BANKMASK(ADCON5L), 0, b
#define CM1                              BANKMASK(ADCON5L), 1, b
#define CMIE                             BANKMASK(PIE2), 6, a
#define CMIF                             BANKMASK(PIR2), 6, a
#define CMIP                             BANKMASK(IPR2), 6, a
#define CMP1IE                           BANKMASK(PIE6), 0, a
#define CMP1IF                           BANKMASK(PIR6), 0, a
#define CMP1IP                           BANKMASK(IPR6), 0, a
#define CMP1MD                           BANKMASK(PMD4), 7, b
#define CMP2IE                           BANKMASK(PIE6), 1, a
#define CMP2IF                           BANKMASK(PIR6), 1, a
#define CMP2IP                           BANKMASK(IPR6), 1, a
#define CMP2MD                           BANKMASK(PMD4), 6, b
#define CMP3IE                           BANKMASK(PIE6), 2, a
#define CMP3IF                           BANKMASK(PIR6), 2, a
#define CMP3IP                           BANKMASK(IPR6), 2, a
#define CMP3MD                           BANKMASK(PMD4), 5, b
#define CMPL01                           BANKMASK(PSTR1CON), 6, a
#define CMPL02                           BANKMASK(PSTR2CON), 6, b
#define CMPL03                           BANKMASK(PSTR3CON), 6, b
#define CMPL11                           BANKMASK(PSTR1CON), 7, a
#define CMPL12                           BANKMASK(PSTR2CON), 7, b
#define CMPL13                           BANKMASK(PSTR3CON), 7, b
#define COE1                             BANKMASK(CM1CON), 6, b
#define COE2                             BANKMASK(CM2CON), 6, b
#define COE3                             BANKMASK(CM3CON), 6, b
#define CON1                             BANKMASK(CM1CON), 7, b
#define CON2                             BANKMASK(CM2CON), 7, b
#define CON3                             BANKMASK(CM3CON), 7, b
#define COSC0                            BANKMASK(OSCCON), 4, a
#define COSC1                            BANKMASK(OSCCON), 5, a
#define COSC2                            BANKMASK(OSCCON), 6, a
#define CPDIV0                           BANKMASK(OSCCON4), 6, a
#define CPDIV1                           BANKMASK(OSCCON4), 7, a
#define CPEN                             BANKMASK(LCDREG), 7, b
#define CPOL1                            BANKMASK(CM1CON), 5, b
#define CPOL2                            BANKMASK(CM2CON), 5, b
#define CPOL3                            BANKMASK(CM3CON), 5, b
#define CRC16EE                          BANKMASK(UEIE), 2, b
#define CRC16EF                          BANKMASK(UEIR), 2, a
#define CRC5EE                           BANKMASK(UEIE), 1, b
#define CRC5EF                           BANKMASK(UEIR), 1, a
#define CREF1                            BANKMASK(CM1CON), 2, b
#define CREF2                            BANKMASK(CM2CON), 2, b
#define CREF3                            BANKMASK(CM3CON), 2, b
#define CS                               BANKMASK(PORTE), 2, a
#define CS0                              BANKMASK(LCDCON), 3, b
#define CS1                              BANKMASK(LCDCON), 4, b
#define CSCNA                            BANKMASK(ADCON2H), 2, b
#define CSRC1                            BANKMASK(TXSTA1), 7, a
#define CSS0                             BANKMASK(ADCSS0L), 0, b
#define CSS1                             BANKMASK(ADCSS0L), 1, b
#define CSS10                            BANKMASK(ADCSS0H), 2, b
#define CSS11                            BANKMASK(ADCSS0H), 3, b
#define CSS12                            BANKMASK(ADCSS0H), 4, b
#define CSS13                            BANKMASK(ADCSS0H), 5, b
#define CSS14                            BANKMASK(ADCSS0H), 6, b
#define CSS15                            BANKMASK(ADCSS0H), 7, b
#define CSS16                            BANKMASK(ADCSS1L), 0, b
#define CSS17                            BANKMASK(ADCSS1L), 1, b
#define CSS18                            BANKMASK(ADCSS1L), 2, b
#define CSS19                            BANKMASK(ADCSS1L), 3, b
#define CSS2                             BANKMASK(ADCSS0L), 2, b
#define CSS20                            BANKMASK(ADCSS1L), 4, b
#define CSS21                            BANKMASK(ADCSS1L), 5, b
#define CSS22                            BANKMASK(ADCSS1L), 6, b
#define CSS23                            BANKMASK(ADCSS1L), 7, b
#define CSS24                            BANKMASK(ADCSS1H), 0, b
#define CSS25                            BANKMASK(ADCSS1H), 1, b
#define CSS26                            BANKMASK(ADCSS1H), 2, b
#define CSS27                            BANKMASK(ADCSS1H), 3, b
#define CSS28                            BANKMASK(ADCSS1H), 4, b
#define CSS29                            BANKMASK(ADCSS1H), 5, b
#define CSS3                             BANKMASK(ADCSS0L), 3, b
#define CSS30                            BANKMASK(ADCSS1H), 6, b
#define CSS4                             BANKMASK(ADCSS0L), 4, b
#define CSS5                             BANKMASK(ADCSS0L), 5, b
#define CSS6                             BANKMASK(ADCSS0L), 6, b
#define CSS7                             BANKMASK(ADCSS0L), 7, b
#define CSS8                             BANKMASK(ADCSS0H), 0, b
#define CSS9                             BANKMASK(ADCSS0H), 1, b
#define CTMUEN                           BANKMASK(CTMUCON1), 7, b
#define CTMUEN0                          BANKMASK(ADCTMUEN0L), 0, b
#define CTMUEN1                          BANKMASK(ADCTMUEN0L), 1, b
#define CTMUEN10                         BANKMASK(ADCTMUEN0H), 2, b
#define CTMUEN11                         BANKMASK(ADCTMUEN0H), 3, b
#define CTMUEN12                         BANKMASK(ADCTMUEN0H), 4, b
#define CTMUEN13                         BANKMASK(ADCTMUEN0H), 5, b
#define CTMUEN14                         BANKMASK(ADCTMUEN0H), 6, b
#define CTMUEN15                         BANKMASK(ADCTMUEN0H), 7, b
#define CTMUEN2                          BANKMASK(ADCTMUEN0L), 2, b
#define CTMUEN20                         BANKMASK(ADCTMUEN1L), 4, b
#define CTMUEN21                         BANKMASK(ADCTMUEN1L), 5, b
#define CTMUEN22                         BANKMASK(ADCTMUEN1L), 6, b
#define CTMUEN23                         BANKMASK(ADCTMUEN1L), 7, b
#define CTMUEN3                          BANKMASK(ADCTMUEN0L), 3, b
#define CTMUEN30                         BANKMASK(ADCTMUEN1H), 6, b
#define CTMUEN4                          BANKMASK(ADCTMUEN0L), 4, b
#define CTMUEN5                          BANKMASK(ADCTMUEN0L), 5, b
#define CTMUEN6                          BANKMASK(ADCTMUEN0L), 6, b
#define CTMUEN7                          BANKMASK(ADCTMUEN0L), 7, b
#define CTMUEN8                          BANKMASK(ADCTMUEN0H), 0, b
#define CTMUEN9                          BANKMASK(ADCTMUEN0H), 1, b
#define CTMUIE                           BANKMASK(PIE3), 3, a
#define CTMUIF                           BANKMASK(PIR3), 3, a
#define CTMUIP                           BANKMASK(IPR3), 3, a
#define CTMUMD                           BANKMASK(PMD3), 6, b
#define CTMUREQ                          BANKMASK(ADCON5H), 5, b
#define CTMUSIDL                         BANKMASK(CTMUCON1), 5, b
#define CTTRIG                           BANKMASK(CTMUCON1), 0, b
#define CTUMEN16                         BANKMASK(ADCTMUEN1L), 0, b
#define CTUMEN17                         BANKMASK(ADCTMUEN1L), 1, b
#define CTUMEN18                         BANKMASK(ADCTMUEN1L), 2, b
#define CTUMEN19                         BANKMASK(ADCTMUEN1L), 3, b
#define CTUMEN24                         BANKMASK(ADCTMUEN1H), 0, b
#define CTUMEN25                         BANKMASK(ADCTMUEN1H), 1, b
#define CTUMEN26                         BANKMASK(ADCTMUEN1H), 2, b
#define CTUMEN27                         BANKMASK(ADCTMUEN1H), 3, b
#define CTUMEN28                         BANKMASK(ADCTMUEN1H), 4, b
#define CTUMEN29                         BANKMASK(ADCTMUEN1H), 5, b
#define CVR0                             BANKMASK(CVRCONH), 0, a
#define CVR1                             BANKMASK(CVRCONH), 1, a
#define CVR2                             BANKMASK(CVRCONH), 2, a
#define CVR3                             BANKMASK(CVRCONH), 3, a
#define CVR4                             BANKMASK(CVRCONH), 4, a
#define CVREN                            BANKMASK(CVRCONL), 7, a
#define CVRNSS                           BANKMASK(CVRCONL), 0, a
#define CVROE                            BANKMASK(CVRCONL), 6, a
#define CVRPSS0                          BANKMASK(CVRCONL), 4, a
#define CVRPSS1                          BANKMASK(CVRCONL), 5, a
#define DA1                              BANKMASK(SSP1STAT), 5, a
#define DA2                              BANKMASK(SSP2STAT), 5, b
#define DATA_ADDRESS1                    BANKMASK(SSP1STAT), 5, a
#define DATA_ADDRESS2                    BANKMASK(SSP2STAT), 5, b
#define DC                               BANKMASK(STATUS), 1, a
#define DC10B0                           BANKMASK(CCP10CON), 4, b
#define DC10B1                           BANKMASK(CCP10CON), 5, b
#define DC1B0                            BANKMASK(CCP1CON), 4, a
#define DC1B1                            BANKMASK(CCP1CON), 5, a
#define DC2B0                            BANKMASK(CCP2CON), 4, b
#define DC2B1                            BANKMASK(CCP2CON), 5, b
#define DC3B0                            BANKMASK(CCP3CON), 4, b
#define DC3B1                            BANKMASK(CCP3CON), 5, b
#define DC4B0                            BANKMASK(CCP4CON), 4, b
#define DC4B1                            BANKMASK(CCP4CON), 5, b
#define DC5B0                            BANKMASK(CCP5CON), 4, b
#define DC5B1                            BANKMASK(CCP5CON), 5, b
#define DC6B0                            BANKMASK(CCP6CON), 4, b
#define DC6B1                            BANKMASK(CCP6CON), 5, b
#define DC7B0                            BANKMASK(CCP7CON), 4, b
#define DC7B1                            BANKMASK(CCP7CON), 5, b
#define DC8B0                            BANKMASK(CCP8CON), 4, b
#define DC8B1                            BANKMASK(CCP8CON), 5, b
#define DC9B0                            BANKMASK(CCP9CON), 4, b
#define DC9B1                            BANKMASK(CCP9CON), 5, b
#define DFN8EE                           BANKMASK(UEIE), 3, b
#define DFN8EF                           BANKMASK(UEIR), 3, a
#define DIR                              BANKMASK(USTAT), 2, a
#define DLYCYC0                          BANKMASK(DMACON2), 4, b
#define DLYCYC1                          BANKMASK(DMACON2), 5, b
#define DLYCYC2                          BANKMASK(DMACON2), 6, b
#define DLYCYC3                          BANKMASK(DMACON2), 7, b
#define DLYINTEN                         BANKMASK(DMACON1), 1, a
#define DMAEN                            BANKMASK(DMACON1), 0, a
#define DONE                             BANKMASK(ADCON1L), 0, a
#define DPSLP                            BANKMASK(RCON4), 2, a
#define DSBOR                            BANKMASK(DSCONL), 1, b
#define DSEN                             BANKMASK(DSCONH), 7, b
#define DSFLT                            BANKMASK(DSWAKEL), 7, b
#define DSICD                            BANKMASK(DSWAKEL), 1, b
#define DSINT0                           BANKMASK(DSWAKEH), 0, b
#define DSMCLR                           BANKMASK(DSWAKEL), 2, b
#define DSPOR                            BANKMASK(DSWAKEL), 0, b
#define DSRTC                            BANKMASK(DSWAKEL), 3, b
#define DSULP                            BANKMASK(DSWAKEL), 5, b
#define DSWDT                            BANKMASK(DSWAKEL), 4, b
#define DTRXP                            BANKMASK(BAUDCON1), 5, a
#define DTRXP1                           BANKMASK(BAUDCON1), 5, a
#define DTRXP2                           BANKMASK(BAUDCON2), 5, b
#define DTRXP3                           BANKMASK(BAUDCON3), 5, b
#define DTRXP4                           BANKMASK(BAUDCON4), 5, b
#define DUPLEX0                          BANKMASK(DMACON1), 2, a
#define DUPLEX1                          BANKMASK(DMACON1), 3, a
#define D_A1                             BANKMASK(SSP1STAT), 5, a
#define D_A2                             BANKMASK(SSP2STAT), 5, b
#define D_NOT_A1                         BANKMASK(SSP1STAT), 5, a
#define D_NOT_A2                         BANKMASK(SSP2STAT), 5, b
#define D_nA1                            BANKMASK(SSP1STAT), 5, a
#define D_nA2                            BANKMASK(SSP2STAT), 5, b
#define EBDIS                            BANKMASK(PR2), 7, a
#define ECCP1AS0                         BANKMASK(ECCP1AS), 4, a
#define ECCP1AS1                         BANKMASK(ECCP1AS), 5, a
#define ECCP1AS2                         BANKMASK(ECCP1AS), 6, a
#define ECCP1ASE                         BANKMASK(ECCP1AS), 7, a
#define ECCP1MD                          BANKMASK(PMD1), 6, b
#define ECCP1OD                          BANKMASK(ODCON1), 6, b
#define ECCP1R0                          BANKMASK(RPINR14_15), 4, b
#define ECCP1R1                          BANKMASK(RPINR14_15), 5, b
#define ECCP1R2                          BANKMASK(RPINR14_15), 6, b
#define ECCP1R3                          BANKMASK(RPINR14_15), 7, b
#define ECCP2AS0                         BANKMASK(ECCP2AS), 4, b
#define ECCP2AS1                         BANKMASK(ECCP2AS), 5, b
#define ECCP2AS2                         BANKMASK(ECCP2AS), 6, b
#define ECCP2ASE                         BANKMASK(ECCP2AS), 7, b
#define ECCP2MD                          BANKMASK(PMD1), 7, b
#define ECCP2OD                          BANKMASK(ODCON1), 7, b
#define ECCP2R0                          BANKMASK(RPINR16_17), 0, b
#define ECCP2R1                          BANKMASK(RPINR16_17), 1, b
#define ECCP2R2                          BANKMASK(RPINR16_17), 2, b
#define ECCP2R3                          BANKMASK(RPINR16_17), 3, b
#define ECCP3AS0                         BANKMASK(ECCP3AS), 4, b
#define ECCP3AS1                         BANKMASK(ECCP3AS), 5, b
#define ECCP3AS2                         BANKMASK(ECCP3AS), 6, b
#define ECCP3ASE                         BANKMASK(ECCP3AS), 7, b
#define ECCP3IE                          BANKMASK(PIE4), 0, a
#define ECCP3IF                          BANKMASK(PIR4), 0, a
#define ECCP3IP                          BANKMASK(IPR4), 0, a
#define ECCP3MD                          BANKMASK(PMD0), 0, b
#define ECCP3OD                          BANKMASK(ODCON2), 0, b
#define ECCP3R0                          BANKMASK(RPINR16_17), 4, b
#define ECCP3R1                          BANKMASK(RPINR16_17), 5, b
#define ECCP3R2                          BANKMASK(RPINR16_17), 6, b
#define ECCP3R3                          BANKMASK(RPINR16_17), 7, b
#define EDG1EN                           BANKMASK(CTMUCON4), 7, b
#define EDG1POL                          BANKMASK(CTMUCON4), 6, b
#define EDG1SEL0                         BANKMASK(CTMUCON4), 2, b
#define EDG1SEL1                         BANKMASK(CTMUCON4), 3, b
#define EDG1SEL2                         BANKMASK(CTMUCON4), 4, b
#define EDG1SEL3                         BANKMASK(CTMUCON4), 5, b
#define EDG1STAT                         BANKMASK(CTMUCON4), 0, b
#define EDG2EN                           BANKMASK(CTMUCON3), 7, b
#define EDG2POL                          BANKMASK(CTMUCON3), 6, b
#define EDG2SEL0                         BANKMASK(CTMUCON3), 2, b
#define EDG2SEL1                         BANKMASK(CTMUCON3), 3, b
#define EDG2SEL2                         BANKMASK(CTMUCON3), 4, b
#define EDG2SEL3                         BANKMASK(CTMUCON3), 5, b
#define EDG2STAT                         BANKMASK(CTMUCON4), 1, b
#define EDGEN                            BANKMASK(CTMUCON1), 3, b
#define EDGSEQEN                         BANKMASK(CTMUCON1), 2, b
#define ENDP0                            BANKMASK(USTAT), 3, a
#define ENDP1                            BANKMASK(USTAT), 4, a
#define ENDP2                            BANKMASK(USTAT), 5, a
#define ENDP3                            BANKMASK(USTAT), 6, a
#define EP0CONDIS                        BANKMASK(UEP0), 3, b
#define EP0HSHK                          BANKMASK(UEP0), 4, b
#define EP0INEN                          BANKMASK(UEP0), 1, b
#define EP0OUTEN                         BANKMASK(UEP0), 2, b
#define EP0STALL                         BANKMASK(UEP0), 0, b
#define EP1CONDIS                        BANKMASK(UEP1), 3, b
#define EP1HSHK                          BANKMASK(UEP1), 4, b
#define EP1INEN                          BANKMASK(UEP1), 1, b
#define EP1OUTEN                         BANKMASK(UEP1), 2, b
#define EP1STALL                         BANKMASK(UEP1), 0, b
#define EP2CONDIS                        BANKMASK(UEP2), 3, b
#define EP2HSHK                          BANKMASK(UEP2), 4, b
#define EP2INEN                          BANKMASK(UEP2), 1, b
#define EP2OUTEN                         BANKMASK(UEP2), 2, b
#define EP2STALL                         BANKMASK(UEP2), 0, b
#define EP3CONDIS                        BANKMASK(UEP3), 3, b
#define EP3HSHK                          BANKMASK(UEP3), 4, b
#define EP3INEN                          BANKMASK(UEP3), 1, b
#define EP3OUTEN                         BANKMASK(UEP3), 2, b
#define EP3STALL                         BANKMASK(UEP3), 0, b
#define EP4CONDIS                        BANKMASK(UEP4), 3, b
#define EP4HSHK                          BANKMASK(UEP4), 4, b
#define EP4INEN                          BANKMASK(UEP4), 1, b
#define EP4OUTEN                         BANKMASK(UEP4), 2, b
#define EP4STALL                         BANKMASK(UEP4), 0, b
#define EP5CONDIS                        BANKMASK(UEP5), 3, b
#define EP5HSHK                          BANKMASK(UEP5), 4, b
#define EP5INEN                          BANKMASK(UEP5), 1, b
#define EP5OUTEN                         BANKMASK(UEP5), 2, b
#define EP5STALL                         BANKMASK(UEP5), 0, b
#define EP6CONDIS                        BANKMASK(UEP6), 3, b
#define EP6HSHK                          BANKMASK(UEP6), 4, b
#define EP6INEN                          BANKMASK(UEP6), 1, b
#define EP6OUTEN                         BANKMASK(UEP6), 2, b
#define EP6STALL                         BANKMASK(UEP6), 0, b
#define EP7CONDIS                        BANKMASK(UEP7), 3, b
#define EP7HSHK                          BANKMASK(UEP7), 4, b
#define EP7INEN                          BANKMASK(UEP7), 1, b
#define EP7OUTEN                         BANKMASK(UEP7), 2, b
#define EP7STALL                         BANKMASK(UEP7), 0, b
#define EPCONDIS0                        BANKMASK(UEP0), 3, b
#define EPCONDIS1                        BANKMASK(UEP1), 3, b
#define EPCONDIS10                       BANKMASK(UEP10), 3, b
#define EPCONDIS11                       BANKMASK(UEP11), 3, b
#define EPCONDIS12                       BANKMASK(UEP12), 3, b
#define EPCONDIS13                       BANKMASK(UEP13), 3, b
#define EPCONDIS14                       BANKMASK(UEP14), 3, b
#define EPCONDIS15                       BANKMASK(UEP15), 3, b
#define EPCONDIS2                        BANKMASK(UEP2), 3, b
#define EPCONDIS3                        BANKMASK(UEP3), 3, b
#define EPCONDIS4                        BANKMASK(UEP4), 3, b
#define EPCONDIS5                        BANKMASK(UEP5), 3, b
#define EPCONDIS6                        BANKMASK(UEP6), 3, b
#define EPCONDIS7                        BANKMASK(UEP7), 3, b
#define EPCONDIS8                        BANKMASK(UEP8), 3, b
#define EPCONDIS9                        BANKMASK(UEP9), 3, b
#define EPHSHK0                          BANKMASK(UEP0), 4, b
#define EPHSHK1                          BANKMASK(UEP1), 4, b
#define EPHSHK10                         BANKMASK(UEP10), 4, b
#define EPHSHK11                         BANKMASK(UEP11), 4, b
#define EPHSHK12                         BANKMASK(UEP12), 4, b
#define EPHSHK13                         BANKMASK(UEP13), 4, b
#define EPHSHK14                         BANKMASK(UEP14), 4, b
#define EPHSHK15                         BANKMASK(UEP15), 4, b
#define EPHSHK2                          BANKMASK(UEP2), 4, b
#define EPHSHK3                          BANKMASK(UEP3), 4, b
#define EPHSHK4                          BANKMASK(UEP4), 4, b
#define EPHSHK5                          BANKMASK(UEP5), 4, b
#define EPHSHK6                          BANKMASK(UEP6), 4, b
#define EPHSHK7                          BANKMASK(UEP7), 4, b
#define EPHSHK8                          BANKMASK(UEP8), 4, b
#define EPHSHK9                          BANKMASK(UEP9), 4, b
#define EPINEN0                          BANKMASK(UEP0), 1, b
#define EPINEN1                          BANKMASK(UEP1), 1, b
#define EPINEN10                         BANKMASK(UEP10), 1, b
#define EPINEN11                         BANKMASK(UEP11), 1, b
#define EPINEN12                         BANKMASK(UEP12), 1, b
#define EPINEN13                         BANKMASK(UEP13), 1, b
#define EPINEN14                         BANKMASK(UEP14), 1, b
#define EPINEN15                         BANKMASK(UEP15), 1, b
#define EPINEN2                          BANKMASK(UEP2), 1, b
#define EPINEN3                          BANKMASK(UEP3), 1, b
#define EPINEN4                          BANKMASK(UEP4), 1, b
#define EPINEN5                          BANKMASK(UEP5), 1, b
#define EPINEN6                          BANKMASK(UEP6), 1, b
#define EPINEN7                          BANKMASK(UEP7), 1, b
#define EPINEN8                          BANKMASK(UEP8), 1, b
#define EPINEN9                          BANKMASK(UEP9), 1, b
#define EPOUTEN0                         BANKMASK(UEP0), 2, b
#define EPOUTEN1                         BANKMASK(UEP1), 2, b
#define EPOUTEN10                        BANKMASK(UEP10), 2, b
#define EPOUTEN11                        BANKMASK(UEP11), 2, b
#define EPOUTEN12                        BANKMASK(UEP12), 2, b
#define EPOUTEN13                        BANKMASK(UEP13), 2, b
#define EPOUTEN14                        BANKMASK(UEP14), 2, b
#define EPOUTEN15                        BANKMASK(UEP15), 2, b
#define EPOUTEN2                         BANKMASK(UEP2), 2, b
#define EPOUTEN3                         BANKMASK(UEP3), 2, b
#define EPOUTEN4                         BANKMASK(UEP4), 2, b
#define EPOUTEN5                         BANKMASK(UEP5), 2, b
#define EPOUTEN6                         BANKMASK(UEP6), 2, b
#define EPOUTEN7                         BANKMASK(UEP7), 2, b
#define EPOUTEN8                         BANKMASK(UEP8), 2, b
#define EPOUTEN9                         BANKMASK(UEP9), 2, b
#define EPSTALL0                         BANKMASK(UEP0), 0, b
#define EPSTALL1                         BANKMASK(UEP1), 0, b
#define EPSTALL10                        BANKMASK(UEP10), 0, b
#define EPSTALL11                        BANKMASK(UEP11), 0, b
#define EPSTALL12                        BANKMASK(UEP12), 0, b
#define EPSTALL13                        BANKMASK(UEP13), 0, b
#define EPSTALL14                        BANKMASK(UEP14), 0, b
#define EPSTALL15                        BANKMASK(UEP15), 0, b
#define EPSTALL2                         BANKMASK(UEP2), 0, b
#define EPSTALL3                         BANKMASK(UEP3), 0, b
#define EPSTALL4                         BANKMASK(UEP4), 0, b
#define EPSTALL5                         BANKMASK(UEP5), 0, b
#define EPSTALL6                         BANKMASK(UEP6), 0, b
#define EPSTALL7                         BANKMASK(UEP7), 0, b
#define EPSTALL8                         BANKMASK(UEP8), 0, b
#define EPSTALL9                         BANKMASK(UEP9), 0, b
#define EVPOL01                          BANKMASK(CM1CON), 3, b
#define EVPOL02                          BANKMASK(CM2CON), 3, b
#define EVPOL03                          BANKMASK(CM3CON), 3, b
#define EVPOL11                          BANKMASK(CM1CON), 4, b
#define EVPOL12                          BANKMASK(CM2CON), 4, b
#define EVPOL13                          BANKMASK(CM3CON), 4, b
#define EVPOL15                          BANKMASK(IPR5), 4, a
#define EXTR                             BANKMASK(RCON2), 7, a
#define EXTSAM                           BANKMASK(ADCON3H), 6, b
#define FLT0R0                           BANKMASK(RPINR14_15), 0, b
#define FLT0R1                           BANKMASK(RPINR14_15), 1, b
#define FLT0R2                           BANKMASK(RPINR14_15), 2, b
#define FLT0R3                           BANKMASK(RPINR14_15), 3, b
#define FORM0                            BANKMASK(ADCON1H), 0, a
#define FORM1                            BANKMASK(ADCON1H), 1, a
#define FREE                             BANKMASK(EECON1), 4, a
#define FRM0                             BANKMASK(UFRML), 0, a
#define FRM1                             BANKMASK(UFRML), 1, a
#define FRM10                            BANKMASK(UFRMH), 2, a
#define FRM2                             BANKMASK(UFRML), 2, a
#define FRM3                             BANKMASK(UFRML), 3, a
#define FRM4                             BANKMASK(UFRML), 4, a
#define FRM5                             BANKMASK(UFRML), 5, a
#define FRM6                             BANKMASK(UFRML), 6, a
#define FRM7                             BANKMASK(UFRML), 7, a
#define FRM8                             BANKMASK(UFRMH), 0, a
#define FRM9                             BANKMASK(UFRMH), 1, a
#define FSEN                             BANKMASK(UCFG), 2, b
#define GCEN1                            BANKMASK(SSP1CON2), 7, a
#define GCEN2                            BANKMASK(SSP2CON2), 7, b
#define GIE                              BANKMASK(INTCON), 7, a
#define GIEH                             BANKMASK(INTCON), 7, a
#define GIEL                             BANKMASK(INTCON), 6, a
#define GIE_GIEH                         BANKMASK(INTCON), 7, a
#define HALFSEC                          BANKMASK(RTCCON1), 3, b
#define HLVDEN                           BANKMASK(HLVDCON), 4, a
#define HLVDIE                           BANKMASK(PIE2), 2, a
#define HLVDIF                           BANKMASK(PIR2), 2, a
#define HLVDIP                           BANKMASK(IPR2), 2, a
#define HLVDL0                           BANKMASK(HLVDCON), 0, a
#define HLVDL1                           BANKMASK(HLVDCON), 1, a
#define HLVDL2                           BANKMASK(HLVDCON), 2, a
#define HLVDL3                           BANKMASK(HLVDCON), 3, a
#define I2C_DAT1                         BANKMASK(SSP1STAT), 5, a
#define I2C_DAT2                         BANKMASK(SSP2STAT), 5, b
#define I2C_READ1                        BANKMASK(SSP1STAT), 2, a
#define I2C_READ2                        BANKMASK(SSP2STAT), 2, b
#define I2C_START1                       BANKMASK(SSP1STAT), 3, a
#define I2C_START2                       BANKMASK(SSP2STAT), 3, b
#define IBF                              BANKMASK(PSPCON), 7, a
#define IBOV                             BANKMASK(PSPCON), 5, a
#define IDISSEN                          BANKMASK(CTMUCON1), 1, b
#define IDLEIE                           BANKMASK(UIE), 4, b
#define IDLEIF                           BANKMASK(UIR), 4, a
#define IDLEN                            BANKMASK(OSCCON), 7, a
#define INT0E                            BANKMASK(INTCON), 4, a
#define INT0F                            BANKMASK(INTCON), 1, a
#define INT0IE                           BANKMASK(INTCON), 4, a
#define INT0IF                           BANKMASK(INTCON), 1, a
#define INT1E                            BANKMASK(INTCON3), 3, a
#define INT1F                            BANKMASK(INTCON3), 0, a
#define INT1IE                           BANKMASK(INTCON3), 3, a
#define INT1IF                           BANKMASK(INTCON3), 0, a
#define INT1IP                           BANKMASK(INTCON3), 6, a
#define INT1P                            BANKMASK(INTCON3), 6, a
#define INT1R0                           BANKMASK(RPINR26_27), 0, b
#define INT1R1                           BANKMASK(RPINR26_27), 1, b
#define INT1R2                           BANKMASK(RPINR26_27), 2, b
#define INT1R3                           BANKMASK(RPINR26_27), 3, b
#define INT2E                            BANKMASK(INTCON3), 4, a
#define INT2F                            BANKMASK(INTCON3), 1, a
#define INT2IE                           BANKMASK(INTCON3), 4, a
#define INT2IF                           BANKMASK(INTCON3), 1, a
#define INT2IP                           BANKMASK(INTCON3), 7, a
#define INT2P                            BANKMASK(INTCON3), 7, a
#define INT2R0                           BANKMASK(RPINR26_27), 4, b
#define INT2R1                           BANKMASK(RPINR26_27), 5, b
#define INT2R2                           BANKMASK(RPINR26_27), 6, b
#define INT2R3                           BANKMASK(RPINR26_27), 7, b
#define INT3E                            BANKMASK(INTCON3), 5, a
#define INT3F                            BANKMASK(INTCON3), 2, a
#define INT3IE                           BANKMASK(INTCON3), 5, a
#define INT3IF                           BANKMASK(INTCON3), 2, a
#define INT3IP                           BANKMASK(INTCON2), 1, a
#define INT3P                            BANKMASK(INTCON2), 1, a
#define INT3R0                           BANKMASK(RPINR28_29), 0, b
#define INT3R1                           BANKMASK(RPINR28_29), 1, b
#define INT3R2                           BANKMASK(RPINR28_29), 2, b
#define INT3R3                           BANKMASK(RPINR28_29), 3, b
#define INTEDG0                          BANKMASK(INTCON2), 6, a
#define INTEDG1                          BANKMASK(INTCON2), 5, a
#define INTEDG2                          BANKMASK(INTCON2), 4, a
#define INTEDG3                          BANKMASK(INTCON2), 3, a
#define INTLVL0                          BANKMASK(DMACON2), 0, b
#define INTLVL1                          BANKMASK(DMACON2), 1, b
#define INTLVL2                          BANKMASK(DMACON2), 2, b
#define INTLVL3                          BANKMASK(DMACON2), 3, b
#define IOC0R0                           BANKMASK(RPINR18_19), 0, b
#define IOC0R1                           BANKMASK(RPINR18_19), 1, b
#define IOC0R2                           BANKMASK(RPINR18_19), 2, b
#define IOC0R3                           BANKMASK(RPINR18_19), 3, b
#define IOC1R0                           BANKMASK(RPINR18_19), 4, b
#define IOC1R1                           BANKMASK(RPINR18_19), 5, b
#define IOC1R2                           BANKMASK(RPINR18_19), 6, b
#define IOC1R3                           BANKMASK(RPINR18_19), 7, b
#define IOC2R0                           BANKMASK(RPINR20_21), 0, b
#define IOC2R1                           BANKMASK(RPINR20_21), 1, b
#define IOC2R2                           BANKMASK(RPINR20_21), 2, b
#define IOC2R3                           BANKMASK(RPINR20_21), 3, b
#define IOC3R0                           BANKMASK(RPINR20_21), 4, b
#define IOC3R1                           BANKMASK(RPINR20_21), 5, b
#define IOC3R2                           BANKMASK(RPINR20_21), 6, b
#define IOC3R3                           BANKMASK(RPINR20_21), 7, b
#define IOC4R0                           BANKMASK(RPINR22_23), 0, b
#define IOC4R1                           BANKMASK(RPINR22_23), 1, b
#define IOC4R2                           BANKMASK(RPINR22_23), 2, b
#define IOC4R3                           BANKMASK(RPINR22_23), 3, b
#define IOC5R0                           BANKMASK(RPINR22_23), 4, b
#define IOC5R1                           BANKMASK(RPINR22_23), 5, b
#define IOC5R2                           BANKMASK(RPINR22_23), 6, b
#define IOC5R3                           BANKMASK(RPINR22_23), 7, b
#define IOC6R0                           BANKMASK(RPINR24_25), 0, b
#define IOC6R1                           BANKMASK(RPINR24_25), 1, b
#define IOC6R2                           BANKMASK(RPINR24_25), 2, b
#define IOC6R3                           BANKMASK(RPINR24_25), 3, b
#define IOC7R0                           BANKMASK(RPINR24_25), 4, b
#define IOC7R1                           BANKMASK(RPINR24_25), 5, b
#define IOC7R2                           BANKMASK(RPINR24_25), 6, b
#define IOC7R3                           BANKMASK(RPINR24_25), 7, b
#define IOCF0                            BANKMASK(IOCF), 0, a
#define IOCF1                            BANKMASK(IOCF), 1, a
#define IOCF2                            BANKMASK(IOCF), 2, a
#define IOCF3                            BANKMASK(IOCF), 3, a
#define IOCF4                            BANKMASK(IOCF), 4, a
#define IOCF5                            BANKMASK(IOCF), 5, a
#define IOCF6                            BANKMASK(IOCF), 6, a
#define IOCF7                            BANKMASK(IOCF), 7, a
#define IOCIE                            BANKMASK(INTCON), 3, a
#define IOCIF                            BANKMASK(INTCON), 0, a
#define IOCIP                            BANKMASK(INTCON2), 0, a
#define IOCMD                            BANKMASK(PMD4), 3, b
#define IOCN0                            BANKMASK(IOCN), 0, b
#define IOCN1                            BANKMASK(IOCN), 1, b
#define IOCN2                            BANKMASK(IOCN), 2, b
#define IOCN3                            BANKMASK(IOCN), 3, b
#define IOCN4                            BANKMASK(IOCN), 4, b
#define IOCN5                            BANKMASK(IOCN), 5, b
#define IOCN6                            BANKMASK(IOCN), 6, b
#define IOCN7                            BANKMASK(IOCN), 7, b
#define IOCP0                            BANKMASK(IOCP), 0, b
#define IOCP1                            BANKMASK(IOCP), 1, b
#define IOCP2                            BANKMASK(IOCP), 2, b
#define IOCP3                            BANKMASK(IOCP), 3, b
#define IOCP4                            BANKMASK(IOCP), 4, b
#define IOCP5                            BANKMASK(IOCP), 5, b
#define IOCP6                            BANKMASK(IOCP), 6, b
#define IOCP7                            BANKMASK(IOCP), 7, b
#define IOLOCK                           BANKMASK(OSCCON2), 6, a
#define IPEN                             BANKMASK(RCON), 7, a
#define IRCF0                            BANKMASK(OSCCON3), 0, a
#define IRCF1                            BANKMASK(OSCCON3), 1, a
#define IRCF2                            BANKMASK(OSCCON3), 2, a
#define IRNG0                            BANKMASK(CTMUCON2), 0, b
#define IRNG1                            BANKMASK(CTMUCON2), 1, b
#define IRVST                            BANKMASK(HLVDCON), 5, a
#define ITRIM0                           BANKMASK(CTMUCON2), 2, b
#define ITRIM1                           BANKMASK(CTMUCON2), 3, b
#define ITRIM2                           BANKMASK(CTMUCON2), 4, b
#define ITRIM3                           BANKMASK(CTMUCON2), 5, b
#define ITRIM4                           BANKMASK(CTMUCON2), 6, b
#define ITRIM5                           BANKMASK(CTMUCON2), 7, b
#define LA0                              BANKMASK(LATA), 0, a
#define LA1                              BANKMASK(LATA), 1, a
#define LA2                              BANKMASK(LATA), 2, a
#define LA3                              BANKMASK(LATA), 3, a
#define LA4                              BANKMASK(LATA), 4, a
#define LA5                              BANKMASK(LATA), 5, a
#define LA6                              BANKMASK(LATA), 6, a
#define LA7                              BANKMASK(LATA), 7, a
#define LATA0                            BANKMASK(LATA), 0, a
#define LATA1                            BANKMASK(LATA), 1, a
#define LATA2                            BANKMASK(LATA), 2, a
#define LATA3                            BANKMASK(LATA), 3, a
#define LATA4                            BANKMASK(LATA), 4, a
#define LATA5                            BANKMASK(LATA), 5, a
#define LATA6                            BANKMASK(LATA), 6, a
#define LATA7                            BANKMASK(LATA), 7, a
#define LATB0                            BANKMASK(LATB), 0, a
#define LATB1                            BANKMASK(LATB), 1, a
#define LATB2                            BANKMASK(LATB), 2, a
#define LATB3                            BANKMASK(LATB), 3, a
#define LATB4                            BANKMASK(LATB), 4, a
#define LATB5                            BANKMASK(LATB), 5, a
#define LATB6                            BANKMASK(LATB), 6, a
#define LATB7                            BANKMASK(LATB), 7, a
#define LATC0                            BANKMASK(LATC), 0, a
#define LATC1                            BANKMASK(LATC), 1, a
#define LATC2                            BANKMASK(LATC), 2, a
#define LATC3                            BANKMASK(LATC), 3, a
#define LATC4                            BANKMASK(LATC), 4, a
#define LATC5                            BANKMASK(LATC), 5, a
#define LATC6                            BANKMASK(LATC), 6, a
#define LATC7                            BANKMASK(LATC), 7, a
#define LATD0                            BANKMASK(LATD), 0, a
#define LATD1                            BANKMASK(LATD), 1, a
#define LATD2                            BANKMASK(LATD), 2, a
#define LATD3                            BANKMASK(LATD), 3, a
#define LATD4                            BANKMASK(LATD), 4, a
#define LATD5                            BANKMASK(LATD), 5, a
#define LATD6                            BANKMASK(LATD), 6, a
#define LATD7                            BANKMASK(LATD), 7, a
#define LATE0                            BANKMASK(LATE), 0, a
#define LATE1                            BANKMASK(LATE), 1, a
#define LATE2                            BANKMASK(LATE), 2, a
#define LATE3                            BANKMASK(LATE), 3, a
#define LATE4                            BANKMASK(LATE), 4, a
#define LATE5                            BANKMASK(LATE), 5, a
#define LATE6                            BANKMASK(LATE), 6, a
#define LATE7                            BANKMASK(LATE), 7, a
#define LATF2                            BANKMASK(LATF), 2, a
#define LATF3                            BANKMASK(LATF), 3, a
#define LATF4                            BANKMASK(LATF), 4, a
#define LATF5                            BANKMASK(LATF), 5, a
#define LATF6                            BANKMASK(LATF), 6, a
#define LATF7                            BANKMASK(LATF), 7, a
#define LATG0                            BANKMASK(LATG), 0, a
#define LATG1                            BANKMASK(LATG), 1, a
#define LATG2                            BANKMASK(LATG), 2, a
#define LATG3                            BANKMASK(LATG), 3, a
#define LATG4                            BANKMASK(LATG), 4, a
#define LATVP0                           BANKMASK(LATVP), 0, a
#define LATVP1                           BANKMASK(LATVP), 1, a
#define LATVP2                           BANKMASK(LATVP), 2, a
#define LATVP3                           BANKMASK(LATVP), 3, a
#define LATVP4                           BANKMASK(LATVP), 4, a
#define LATVP5                           BANKMASK(LATVP), 5, a
#define LATVP6                           BANKMASK(LATVP), 6, a
#define LATVP7                           BANKMASK(LATVP), 7, a
#define LB0                              BANKMASK(LATB), 0, a
#define LB1                              BANKMASK(LATB), 1, a
#define LB2                              BANKMASK(LATB), 2, a
#define LB3                              BANKMASK(LATB), 3, a
#define LB4                              BANKMASK(LATB), 4, a
#define LB5                              BANKMASK(LATB), 5, a
#define LB6                              BANKMASK(LATB), 6, a
#define LB7                              BANKMASK(LATB), 7, a
#define LC0                              BANKMASK(LATC), 0, a
#define LC1                              BANKMASK(LATC), 1, a
#define LC2                              BANKMASK(LATC), 2, a
#define LC3                              BANKMASK(LATC), 3, a
#define LC4                              BANKMASK(LATC), 4, a
#define LC5                              BANKMASK(LATC), 5, a
#define LC6                              BANKMASK(LATC), 6, a
#define LC7                              BANKMASK(LATC), 7, a
#define LCDA                             BANKMASK(LCDPS), 5, b
#define LCDCST0                          BANKMASK(LCDREF), 3, b
#define LCDCST1                          BANKMASK(LCDREF), 4, b
#define LCDCST2                          BANKMASK(LCDREF), 5, b
#define LCDEN                            BANKMASK(LCDCON), 7, b
#define LCDIE                            BANKMASK(PIE3), 6, a
#define LCDIF                            BANKMASK(PIR3), 6, a
#define LCDIP                            BANKMASK(IPR3), 6, a
#define LCDIRE                           BANKMASK(LCDREF), 7, b
#define LCDMD                            BANKMASK(PMD3), 3, b
#define LD0                              BANKMASK(LATD), 0, a
#define LD1                              BANKMASK(LATD), 1, a
#define LD2                              BANKMASK(LATD), 2, a
#define LD3                              BANKMASK(LATD), 3, a
#define LD4                              BANKMASK(LATD), 4, a
#define LD5                              BANKMASK(LATD), 5, a
#define LD6                              BANKMASK(LATD), 6, a
#define LD7                              BANKMASK(LATD), 7, a
#define LE0                              BANKMASK(LATE), 0, a
#define LE1                              BANKMASK(LATE), 1, a
#define LE2                              BANKMASK(LATE), 2, a
#define LE3                              BANKMASK(LATE), 3, a
#define LE4                              BANKMASK(LATE), 4, a
#define LE5                              BANKMASK(LATE), 5, a
#define LE6                              BANKMASK(LATE), 6, a
#define LE7                              BANKMASK(LATE), 7, a
#define LF2                              BANKMASK(LATF), 2, a
#define LF3                              BANKMASK(LATF), 3, a
#define LF4                              BANKMASK(LATF), 4, a
#define LF5                              BANKMASK(LATF), 5, a
#define LF6                              BANKMASK(LATF), 6, a
#define LF7                              BANKMASK(LATF), 7, a
#define LG0                              BANKMASK(LATG), 0, a
#define LG1                              BANKMASK(LATG), 1, a
#define LG2                              BANKMASK(LATG), 2, a
#define LG3                              BANKMASK(LATG), 3, a
#define LG4                              BANKMASK(LATG), 4, a
#define LMUX0                            BANKMASK(LCDCON), 0, b
#define LMUX1                            BANKMASK(LCDCON), 1, b
#define LMUX2                            BANKMASK(LCDCON), 2, b
#define LOCK                             BANKMASK(OSCCON2), 5, a
#define LP0                              BANKMASK(LCDPS), 0, b
#define LP1                              BANKMASK(LCDPS), 1, b
#define LP2                              BANKMASK(LCDPS), 2, b
#define LP3                              BANKMASK(LCDPS), 3, b
#define LPENA                            BANKMASK(ADCON5H), 6, b
#define LRLAP0                           BANKMASK(LCDRL), 6, b
#define LRLAP1                           BANKMASK(LCDRL), 7, b
#define LRLAT0                           BANKMASK(LCDRL), 0, b
#define LRLAT1                           BANKMASK(LCDRL), 1, b
#define LRLAT2                           BANKMASK(LCDRL), 2, b
#define LRLBP0                           BANKMASK(LCDRL), 4, b
#define LRLBP1                           BANKMASK(LCDRL), 5, b
#define LVDIF                            BANKMASK(PIR2), 2, a
#define LVDIN                            BANKMASK(PORTA), 5, a
#define LVDMD                            BANKMASK(PMD4), 2, b
#define MDBIT                            BANKMASK(MDCON), 0, b
#define MDCH0                            BANKMASK(MDCARH), 0, b
#define MDCH1                            BANKMASK(MDCARH), 1, b
#define MDCH2                            BANKMASK(MDCARH), 2, b
#define MDCH3                            BANKMASK(MDCARH), 3, b
#define MDCHODIS                         BANKMASK(MDCARH), 7, b
#define MDCHPOL                          BANKMASK(MDCARH), 6, b
#define MDCHSYNC                         BANKMASK(MDCARH), 5, b
#define MDCIN1R0                         BANKMASK(RPINR30_31), 0, b
#define MDCIN1R1                         BANKMASK(RPINR30_31), 1, b
#define MDCIN1R2                         BANKMASK(RPINR30_31), 2, b
#define MDCIN1R3                         BANKMASK(RPINR30_31), 3, b
#define MDCIN2R0                         BANKMASK(RPINR30_31), 4, b
#define MDCIN2R1                         BANKMASK(RPINR30_31), 5, b
#define MDCIN2R2                         BANKMASK(RPINR30_31), 6, b
#define MDCIN2R3                         BANKMASK(RPINR30_31), 7, b
#define MDCL0                            BANKMASK(MDCARL), 0, b
#define MDCL1                            BANKMASK(MDCARL), 1, b
#define MDCL2                            BANKMASK(MDCARL), 2, b
#define MDCL3                            BANKMASK(MDCARL), 3, b
#define MDCLODIS                         BANKMASK(MDCARL), 7, b
#define MDCLPOL                          BANKMASK(MDCARL), 6, b
#define MDCLSYNC                         BANKMASK(MDCARL), 5, b
#define MDEN                             BANKMASK(MDCON), 7, b
#define MDMINR0                          BANKMASK(RPINR28_29), 4, b
#define MDMINR1                          BANKMASK(RPINR28_29), 5, b
#define MDMINR2                          BANKMASK(RPINR28_29), 6, b
#define MDMINR3                          BANKMASK(RPINR28_29), 7, b
#define MDO                              BANKMASK(MDCON), 3, b
#define MDOE                             BANKMASK(MDCON), 6, b
#define MDOPOL                           BANKMASK(MDCON), 4, b
#define MDSLR                            BANKMASK(MDCON), 5, b
#define MDSODIS                          BANKMASK(MDSRC), 7, b
#define MDSRC0                           BANKMASK(MDSRC), 0, b
#define MDSRC1                           BANKMASK(MDSRC), 1, b
#define MDSRC2                           BANKMASK(MDSRC), 2, b
#define MDSRC3                           BANKMASK(MDSRC), 3, b
#define MODE12                           BANKMASK(ADCON1H), 2, a
#define MODE13                           BANKMASK(LCDREG), 2, b
#define MODMD                            BANKMASK(PMD3), 7, b
#define MSK01                            BANKMASK(SSP1ADD), 0, a
#define MSK02                            BANKMASK(SSP2ADD), 0, b
#define MSK11                            BANKMASK(SSP1ADD), 1, a
#define MSK12                            BANKMASK(SSP2ADD), 1, b
#define MSK21                            BANKMASK(SSP1ADD), 2, a
#define MSK22                            BANKMASK(SSP2ADD), 2, b
#define MSK31                            BANKMASK(SSP1ADD), 3, a
#define MSK32                            BANKMASK(SSP2ADD), 3, b
#define MSK41                            BANKMASK(SSP1ADD), 4, a
#define MSK42                            BANKMASK(SSP2ADD), 4, b
#define MSK51                            BANKMASK(SSP1ADD), 5, a
#define MSK52                            BANKMASK(SSP2ADD), 5, b
#define MSK61                            BANKMASK(SSP1ADD), 6, a
#define MSK62                            BANKMASK(SSP2ADD), 6, b
#define MSK71                            BANKMASK(SSP1ADD), 7, a
#define MSK72                            BANKMASK(SSP2ADD), 7, b
#define NEGATIVE                         BANKMASK(STATUS), 4, a
#define NOSC0                            BANKMASK(OSCCON), 0, a
#define NOSC1                            BANKMASK(OSCCON), 1, a
#define NOSC2                            BANKMASK(OSCCON), 2, a
#define NOT_ADDRESS1                     BANKMASK(SSP1STAT), 5, a
#define NOT_ADDRESS2                     BANKMASK(SSP2STAT), 5, b
#define NOT_BOR                          BANKMASK(RCON), 0, a
#define NOT_CM                           BANKMASK(RCON), 5, a
#define NOT_PD                           BANKMASK(RCON), 2, a
#define NOT_POR                          BANKMASK(RCON), 1, a
#define NOT_RBPU                         BANKMASK(INTCON2), 7, a
#define NOT_RI                           BANKMASK(RCON), 4, a
#define NOT_T1DONE                       BANKMASK(T1GCON), 3, a
#define NOT_T1SYNC                       BANKMASK(T1CON), 2, a
#define NOT_T3DONE                       BANKMASK(T3GCON), 3, a
#define NOT_T3SYNC                       BANKMASK(T3CON), 2, a
#define NOT_T5DONE                       BANKMASK(T5GCON), 3, b
#define NOT_T5SYNC                       BANKMASK(T5CON), 2, b
#define NOT_TO                           BANKMASK(RCON), 3, a
#define NOT_WRITE1                       BANKMASK(SSP1STAT), 2, a
#define NOT_WRITE2                       BANKMASK(SSP2STAT), 2, b
#define NVCFG0                           BANKMASK(ADCON2H), 5, b
#define OBF                              BANKMASK(PSPCON), 6, a
#define OFFCAL                           BANKMASK(ADCON2H), 4, b
#define OSCFIE                           BANKMASK(PIE2), 7, a
#define OSCFIF                           BANKMASK(PIR2), 7, a
#define OSCFIP                           BANKMASK(IPR2), 7, a
#define OV                               BANKMASK(STATUS), 3, a
#define OVERFLOW                         BANKMASK(STATUS), 3, a
#define P1DC0                            BANKMASK(ECCP1DEL), 0, a
#define P1DC02                           BANKMASK(PSTR1CON), 0, a
#define P1DC0CON                         BANKMASK(PSTR1CON), 0, a
#define P1DC1                            BANKMASK(ECCP1DEL), 1, a
#define P1DC12                           BANKMASK(PSTR1CON), 1, a
#define P1DC1CON                         BANKMASK(PSTR1CON), 1, a
#define P1DC2                            BANKMASK(ECCP1DEL), 2, a
#define P1DC22                           BANKMASK(PSTR1CON), 2, a
#define P1DC2CON                         BANKMASK(PSTR1CON), 2, a
#define P1DC3                            BANKMASK(ECCP1DEL), 3, a
#define P1DC32                           BANKMASK(PSTR1CON), 3, a
#define P1DC3CON                         BANKMASK(PSTR1CON), 3, a
#define P1DC4                            BANKMASK(ECCP1DEL), 4, a
#define P1DC42                           BANKMASK(PSTR1CON), 4, a
#define P1DC4CON                         BANKMASK(PSTR1CON), 4, a
#define P1DC5                            BANKMASK(ECCP1DEL), 5, a
#define P1DC6                            BANKMASK(ECCP1DEL), 6, a
#define P1DC62                           BANKMASK(PSTR1CON), 6, a
#define P1DC6CON                         BANKMASK(PSTR1CON), 6, a
#define P1M0                             BANKMASK(CCP1CON), 6, a
#define P1M1                             BANKMASK(CCP1CON), 7, a
#define P1RSEN                           BANKMASK(ECCP1DEL), 7, a
#define P2DC0                            BANKMASK(ECCP2DEL), 0, b
#define P2DC02                           BANKMASK(PSTR2CON), 0, b
#define P2DC0CON                         BANKMASK(PSTR2CON), 0, b
#define P2DC1                            BANKMASK(ECCP2DEL), 1, b
#define P2DC12                           BANKMASK(PSTR2CON), 1, b
#define P2DC1CON                         BANKMASK(PSTR2CON), 1, b
#define P2DC2                            BANKMASK(ECCP2DEL), 2, b
#define P2DC22                           BANKMASK(PSTR2CON), 2, b
#define P2DC2CON                         BANKMASK(PSTR2CON), 2, b
#define P2DC3                            BANKMASK(ECCP2DEL), 3, b
#define P2DC32                           BANKMASK(PSTR2CON), 3, b
#define P2DC3CON                         BANKMASK(PSTR2CON), 3, b
#define P2DC4                            BANKMASK(ECCP2DEL), 4, b
#define P2DC42                           BANKMASK(PSTR2CON), 4, b
#define P2DC4CON                         BANKMASK(PSTR2CON), 4, b
#define P2DC5                            BANKMASK(ECCP2DEL), 5, b
#define P2DC6                            BANKMASK(ECCP2DEL), 6, b
#define P2DC62                           BANKMASK(PSTR2CON), 6, b
#define P2DC6CON                         BANKMASK(PSTR2CON), 6, b
#define P2M0                             BANKMASK(CCP2CON), 6, b
#define P2M1                             BANKMASK(CCP2CON), 7, b
#define P2RSEN                           BANKMASK(ECCP2DEL), 7, b
#define P3DC0                            BANKMASK(ECCP3DEL), 0, b
#define P3DC02                           BANKMASK(PSTR3CON), 0, b
#define P3DC0CON                         BANKMASK(PSTR3CON), 0, b
#define P3DC1                            BANKMASK(ECCP3DEL), 1, b
#define P3DC12                           BANKMASK(PSTR3CON), 1, b
#define P3DC1CON                         BANKMASK(PSTR3CON), 1, b
#define P3DC2                            BANKMASK(ECCP3DEL), 2, b
#define P3DC22                           BANKMASK(PSTR3CON), 2, b
#define P3DC2CON                         BANKMASK(PSTR3CON), 2, b
#define P3DC3                            BANKMASK(ECCP3DEL), 3, b
#define P3DC32                           BANKMASK(PSTR3CON), 3, b
#define P3DC3CON                         BANKMASK(PSTR3CON), 3, b
#define P3DC4                            BANKMASK(ECCP3DEL), 4, b
#define P3DC42                           BANKMASK(PSTR3CON), 4, b
#define P3DC4CON                         BANKMASK(PSTR3CON), 4, b
#define P3DC5                            BANKMASK(ECCP3DEL), 5, b
#define P3DC6                            BANKMASK(ECCP3DEL), 6, b
#define P3DC62                           BANKMASK(PSTR3CON), 6, b
#define P3DC6CON                         BANKMASK(PSTR3CON), 6, b
#define P3M0                             BANKMASK(CCP3CON), 6, b
#define P3M1                             BANKMASK(CCP3CON), 7, b
#define P3RSEN                           BANKMASK(ECCP3DEL), 7, b
#define PA1                              BANKMASK(PORTC), 2, a
#define PA2                              BANKMASK(PORTC), 1, a
#define PA2E                             BANKMASK(PORTE), 7, a
#define PB1E                             BANKMASK(PORTE), 6, a
#define PB2                              BANKMASK(PORTE), 2, a
#define PB3E                             BANKMASK(PORTE), 4, a
#define PBIO0R0                          BANKMASK(RPINR46_47), 0, b
#define PBIO0R1                          BANKMASK(RPINR46_47), 1, b
#define PBIO0R2                          BANKMASK(RPINR46_47), 2, b
#define PBIO0R3                          BANKMASK(RPINR46_47), 3, b
#define PBIO1R0                          BANKMASK(RPINR46_47), 4, b
#define PBIO1R1                          BANKMASK(RPINR46_47), 5, b
#define PBIO1R2                          BANKMASK(RPINR46_47), 6, b
#define PBIO1R3                          BANKMASK(RPINR46_47), 7, b
#define PBIO2R0                          BANKMASK(RPINR48_49), 0, b
#define PBIO2R1                          BANKMASK(RPINR48_49), 1, b
#define PBIO2R2                          BANKMASK(RPINR48_49), 2, b
#define PBIO2R3                          BANKMASK(RPINR48_49), 3, b
#define PBIO3R0                          BANKMASK(RPINR48_49), 4, b
#define PBIO3R1                          BANKMASK(RPINR48_49), 5, b
#define PBIO3R2                          BANKMASK(RPINR48_49), 6, b
#define PBIO3R3                          BANKMASK(RPINR48_49), 7, b
#define PBIO4R0                          BANKMASK(RPINR50_51), 0, b
#define PBIO4R1                          BANKMASK(RPINR50_51), 1, b
#define PBIO4R2                          BANKMASK(RPINR50_51), 2, b
#define PBIO4R3                          BANKMASK(RPINR50_51), 3, b
#define PBIO5R0                          BANKMASK(RPINR50_51), 4, b
#define PBIO5R1                          BANKMASK(RPINR50_51), 5, b
#define PBIO5R2                          BANKMASK(RPINR50_51), 6, b
#define PBIO5R3                          BANKMASK(RPINR50_51), 7, b
#define PBIO6R0                          BANKMASK(RPINR52_53), 0, b
#define PBIO6R1                          BANKMASK(RPINR52_53), 1, b
#define PBIO6R2                          BANKMASK(RPINR52_53), 2, b
#define PBIO6R3                          BANKMASK(RPINR52_53), 3, b
#define PBIO7R0                          BANKMASK(RPINR52_53), 4, b
#define PBIO7R1                          BANKMASK(RPINR52_53), 5, b
#define PBIO7R2                          BANKMASK(RPINR52_53), 6, b
#define PBIO7R3                          BANKMASK(RPINR52_53), 7, b
#define PC1E                             BANKMASK(PORTE), 5, a
#define PC2                              BANKMASK(PORTE), 1, a
#define PC3E                             BANKMASK(PORTE), 3, a
#define PCFG10                           BANKMASK(ANCON1), 2, b
#define PCFG11                           BANKMASK(ANCON1), 3, b
#define PCFG12                           BANKMASK(ANCON1), 4, b
#define PCFG13                           BANKMASK(ANCON1), 5, b
#define PCFG14                           BANKMASK(ANCON1), 6, b
#define PCFG15                           BANKMASK(ANCON1), 7, b
#define PCFG16                           BANKMASK(ANCON2), 0, b
#define PCFG17                           BANKMASK(ANCON2), 1, b
#define PCFG18                           BANKMASK(ANCON2), 2, b
#define PCFG19                           BANKMASK(ANCON2), 3, b
#define PCFG20                           BANKMASK(ANCON2), 4, b
#define PCFG21                           BANKMASK(ANCON2), 5, b
#define PCFG22                           BANKMASK(ANCON2), 6, b
#define PCFG23                           BANKMASK(ANCON2), 7, b
#define PCFG8                            BANKMASK(ANCON1), 0, b
#define PCFG9                            BANKMASK(ANCON1), 1, b
#define PD                               BANKMASK(RCON), 2, a
#define PD2                              BANKMASK(PORTE), 0, a
#define PEIE                             BANKMASK(INTCON), 6, a
#define PEIE_GIEL                        BANKMASK(INTCON), 6, a
#define PEN1                             BANKMASK(SSP1CON2), 2, a
#define PEN2                             BANKMASK(SSP2CON2), 2, b
#define PIDEE                            BANKMASK(UEIE), 0, b
#define PIDEF                            BANKMASK(UEIR), 0, a
#define PKTDIS                           BANKMASK(UCON), 4, a
#define PLLEN                            BANKMASK(OSCCON4), 5, a
#define PMPTTL                           BANKMASK(PADCFG1), 0, b
#define PMSLP                            BANKMASK(RCON4), 0, a
#define POR                              BANKMASK(RCON), 1, a
#define POSCEN                           BANKMASK(OSCCON2), 2, a
#define PPB0                             BANKMASK(UCFG), 0, b
#define PPB1                             BANKMASK(UCFG), 1, b
#define PPBI                             BANKMASK(USTAT), 1, a
#define PPBRST                           BANKMASK(UCON), 6, a
#define PSA                              BANKMASK(T0CON), 3, a
#define PSPIE                            BANKMASK(PIE1), 7, a
#define PSPIF                            BANKMASK(PIR1), 7, a
#define PSPIP                            BANKMASK(IPR1), 7, a
#define PSPMD                            BANKMASK(PMD3), 2, b
#define PSPMODE                          BANKMASK(PSPCON), 4, a
#define PSS1AC0                          BANKMASK(ECCP1AS), 2, a
#define PSS1AC1                          BANKMASK(ECCP1AS), 3, a
#define PSS1BD0                          BANKMASK(ECCP1AS), 0, a
#define PSS1BD1                          BANKMASK(ECCP1AS), 1, a
#define PSS2AC0                          BANKMASK(ECCP2AS), 2, b
#define PSS2AC1                          BANKMASK(ECCP2AS), 3, b
#define PSS2BD0                          BANKMASK(ECCP2AS), 0, b
#define PSS2BD1                          BANKMASK(ECCP2AS), 1, b
#define PSS3AC0                          BANKMASK(ECCP3AS), 2, b
#define PSS3AC1                          BANKMASK(ECCP3AS), 3, b
#define PSS3BD0                          BANKMASK(ECCP3AS), 0, b
#define PSS3BD1                          BANKMASK(ECCP3AS), 1, b
#define PUMPEN                           BANKMASK(ADCON3H), 5, b
#define PVCFG0                           BANKMASK(ADCON2H), 6, b
#define PVCFG1                           BANKMASK(ADCON2H), 7, b
#define PWCCPRE                          BANKMASK(RTCCON2), 5, b
#define PWCEN                            BANKMASK(RTCCON2), 7, b
#define PWCPOL                           BANKMASK(RTCCON2), 6, b
#define PWCSPRE                          BANKMASK(RTCCON2), 4, b
#define RA0                              BANKMASK(PORTA), 0, a
#define RA1                              BANKMASK(PORTA), 1, a
#define RA2                              BANKMASK(PORTA), 2, a
#define RA3                              BANKMASK(PORTA), 3, a
#define RA4                              BANKMASK(PORTA), 4, a
#define RA5                              BANKMASK(PORTA), 5, a
#define RA6                              BANKMASK(PORTA), 6, a
#define RA7                              BANKMASK(PORTA), 7, a
#define RB0                              BANKMASK(PORTB), 0, a
#define RB1                              BANKMASK(PORTB), 1, a
#define RB2                              BANKMASK(PORTB), 2, a
#define RB3                              BANKMASK(PORTB), 3, a
#define RB4                              BANKMASK(PORTB), 4, a
#define RB5                              BANKMASK(PORTB), 5, a
#define RB6                              BANKMASK(PORTB), 6, a
#define RB7                              BANKMASK(PORTB), 7, a
#define RBPU                             BANKMASK(INTCON2), 7, a
#define RC0                              BANKMASK(PORTC), 0, a
#define RC1                              BANKMASK(PORTC), 1, a
#define RC1IE                            BANKMASK(PIE1), 5, a
#define RC1IF                            BANKMASK(PIR1), 5, a
#define RC1IP                            BANKMASK(IPR1), 5, a
#define RC2                              BANKMASK(PORTC), 2, a
#define RC2IE                            BANKMASK(PIE3), 5, a
#define RC2IF                            BANKMASK(PIR3), 5, a
#define RC2IP                            BANKMASK(IPR3), 5, a
#define RC3                              BANKMASK(PORTC), 3, a
#define RC3IE                            BANKMASK(PIE6), 5, a
#define RC3IF                            BANKMASK(PIR6), 5, a
#define RC3IP                            BANKMASK(IPR6), 5, a
#define RC4                              BANKMASK(PORTC), 4, a
#define RC4IE                            BANKMASK(PIE6), 7, a
#define RC4IF                            BANKMASK(PIR6), 7, a
#define RC4IP                            BANKMASK(IPR6), 7, a
#define RC5                              BANKMASK(PORTC), 5, a
#define RC6                              BANKMASK(PORTC), 6, a
#define RC7                              BANKMASK(PORTC), 7, a
#define RC8_9                            BANKMASK(RCSTA1), 6, a
#define RC9                              BANKMASK(RCSTA1), 6, a
#define RC92                             BANKMASK(RCSTA2), 6, b
#define RC93                             BANKMASK(RCSTA3), 6, b
#define RC94                             BANKMASK(RCSTA4), 6, b
#define RCD8                             BANKMASK(RCSTA1), 0, a
#define RCD82                            BANKMASK(RCSTA2), 0, b
#define RCD83                            BANKMASK(RCSTA3), 0, b
#define RCD84                            BANKMASK(RCSTA4), 0, b
#define RCEN1                            BANKMASK(SSP1CON2), 3, a
#define RCEN2                            BANKMASK(SSP2CON2), 3, b
#define RCIDL1                           BANKMASK(BAUDCON1), 6, a
#define RCIDL2                           BANKMASK(BAUDCON2), 6, b
#define RCIDL3                           BANKMASK(BAUDCON3), 6, b
#define RCIDL4                           BANKMASK(BAUDCON4), 6, b
#define RCMT                             BANKMASK(BAUDCON1), 6, a
#define RCMT1                            BANKMASK(BAUDCON1), 6, a
#define RCMT2                            BANKMASK(BAUDCON2), 6, b
#define RCMT3                            BANKMASK(BAUDCON3), 6, b
#define RCMT4                            BANKMASK(BAUDCON4), 6, b
#define RD0                              BANKMASK(PORTD), 0, a
#define RD1                              BANKMASK(PORTD), 1, a
#define RD161                            BANKMASK(T1CON), 1, a
#define RD163                            BANKMASK(T3CON), 1, a
#define RD165                            BANKMASK(T5CON), 1, b
#define RD2                              BANKMASK(PORTD), 2, a
#define RD3                              BANKMASK(PORTD), 3, a
#define RD4                              BANKMASK(PORTD), 4, a
#define RD5                              BANKMASK(PORTD), 5, a
#define RD6                              BANKMASK(PORTD), 6, a
#define RD7                              BANKMASK(PORTD), 7, a
#define RDE                              BANKMASK(PORTE), 0, a
#define RDPU                             BANKMASK(PADCFG1), 7, b
#define RE0                              BANKMASK(PORTE), 0, a
#define RE1                              BANKMASK(PORTE), 1, a
#define RE2                              BANKMASK(PORTE), 2, a
#define RE3                              BANKMASK(PORTE), 3, a
#define RE4                              BANKMASK(PORTE), 4, a
#define RE5                              BANKMASK(PORTE), 5, a
#define RE6                              BANKMASK(PORTE), 6, a
#define RE7                              BANKMASK(PORTE), 7, a
#define READ_WRITE1                      BANKMASK(SSP1STAT), 2, a
#define READ_WRITE2                      BANKMASK(SSP2STAT), 2, b
#define REFO1MD                          BANKMASK(PMD3), 1, b
#define REFO2MD                          BANKMASK(PMD3), 0, b
#define RELEASE                          BANKMASK(DSCONL), 0, b
#define REPU                             BANKMASK(PADCFG1), 6, b
#define RESUME                           BANKMASK(UCON), 2, a
#define RF2                              BANKMASK(PORTF), 2, a
#define RF3                              BANKMASK(PORTF), 3, a
#define RF4                              BANKMASK(PORTF), 4, a
#define RF5                              BANKMASK(PORTF), 5, a
#define RF6                              BANKMASK(PORTF), 6, a
#define RF7                              BANKMASK(PORTF), 7, a
#define RFPU                             BANKMASK(PADCFG1), 5, b
#define RG0                              BANKMASK(PORTG), 0, a
#define RG1                              BANKMASK(PORTG), 1, a
#define RG2                              BANKMASK(PORTG), 2, a
#define RG3                              BANKMASK(PORTG), 3, a
#define RG4                              BANKMASK(PORTG), 4, a
#define RGPU                             BANKMASK(PADCFG1), 4, b
#define RHPU                             BANKMASK(PADCFG1), 3, b
#define RI                               BANKMASK(RCON), 4, a
#define RKPU                             BANKMASK(PADCFG1), 1, b
#define RLPU                             BANKMASK(PADCFG1), 0, b
#define RPO0R0                           BANKMASK(RPOR0_1), 0, b
#define RPO0R1                           BANKMASK(RPOR0_1), 1, b
#define RPO0R2                           BANKMASK(RPOR0_1), 2, b
#define RPO0R3                           BANKMASK(RPOR0_1), 3, b
#define RPO10R0                          BANKMASK(RPOR10_11), 0, b
#define RPO10R1                          BANKMASK(RPOR10_11), 1, b
#define RPO10R2                          BANKMASK(RPOR10_11), 2, b
#define RPO10R3                          BANKMASK(RPOR10_11), 3, b
#define RPO11R0                          BANKMASK(RPOR10_11), 4, b
#define RPO11R1                          BANKMASK(RPOR10_11), 5, b
#define RPO11R2                          BANKMASK(RPOR10_11), 6, b
#define RPO11R3                          BANKMASK(RPOR10_11), 7, b
#define RPO12R0                          BANKMASK(RPOR12_13), 0, b
#define RPO12R1                          BANKMASK(RPOR12_13), 1, b
#define RPO12R2                          BANKMASK(RPOR12_13), 2, b
#define RPO12R3                          BANKMASK(RPOR12_13), 3, b
#define RPO13R0                          BANKMASK(RPOR12_13), 4, b
#define RPO13R1                          BANKMASK(RPOR12_13), 5, b
#define RPO13R2                          BANKMASK(RPOR12_13), 6, b
#define RPO13R3                          BANKMASK(RPOR12_13), 7, b
#define RPO14R0                          BANKMASK(RPOR14_15), 0, b
#define RPO14R1                          BANKMASK(RPOR14_15), 1, b
#define RPO14R2                          BANKMASK(RPOR14_15), 2, b
#define RPO14R3                          BANKMASK(RPOR14_15), 3, b
#define RPO15R0                          BANKMASK(RPOR14_15), 4, b
#define RPO15R1                          BANKMASK(RPOR14_15), 5, b
#define RPO15R2                          BANKMASK(RPOR14_15), 6, b
#define RPO15R3                          BANKMASK(RPOR14_15), 7, b
#define RPO16R0                          BANKMASK(RPOR16_17), 0, b
#define RPO16R1                          BANKMASK(RPOR16_17), 1, b
#define RPO16R2                          BANKMASK(RPOR16_17), 2, b
#define RPO16R3                          BANKMASK(RPOR16_17), 3, b
#define RPO17R0                          BANKMASK(RPOR16_17), 4, b
#define RPO17R1                          BANKMASK(RPOR16_17), 5, b
#define RPO17R2                          BANKMASK(RPOR16_17), 6, b
#define RPO17R3                          BANKMASK(RPOR16_17), 7, b
#define RPO18R0                          BANKMASK(RPOR18_19), 0, b
#define RPO18R1                          BANKMASK(RPOR18_19), 1, b
#define RPO18R2                          BANKMASK(RPOR18_19), 2, b
#define RPO18R3                          BANKMASK(RPOR18_19), 3, b
#define RPO19R0                          BANKMASK(RPOR18_19), 4, b
#define RPO19R1                          BANKMASK(RPOR18_19), 5, b
#define RPO19R2                          BANKMASK(RPOR18_19), 6, b
#define RPO19R3                          BANKMASK(RPOR18_19), 7, b
#define RPO1R0                           BANKMASK(RPOR0_1), 4, b
#define RPO1R1                           BANKMASK(RPOR0_1), 5, b
#define RPO1R2                           BANKMASK(RPOR0_1), 6, b
#define RPO1R3                           BANKMASK(RPOR0_1), 7, b
#define RPO20R0                          BANKMASK(RPOR20_21), 0, b
#define RPO20R1                          BANKMASK(RPOR20_21), 1, b
#define RPO20R2                          BANKMASK(RPOR20_21), 2, b
#define RPO20R3                          BANKMASK(RPOR20_21), 3, b
#define RPO21R0                          BANKMASK(RPOR20_21), 4, b
#define RPO21R1                          BANKMASK(RPOR20_21), 5, b
#define RPO21R2                          BANKMASK(RPOR20_21), 6, b
#define RPO21R3                          BANKMASK(RPOR20_21), 7, b
#define RPO22R0                          BANKMASK(RPOR22_23), 0, b
#define RPO22R1                          BANKMASK(RPOR22_23), 1, b
#define RPO22R2                          BANKMASK(RPOR22_23), 2, b
#define RPO22R3                          BANKMASK(RPOR22_23), 3, b
#define RPO23R0                          BANKMASK(RPOR22_23), 4, b
#define RPO23R1                          BANKMASK(RPOR22_23), 5, b
#define RPO23R2                          BANKMASK(RPOR22_23), 6, b
#define RPO23R3                          BANKMASK(RPOR22_23), 7, b
#define RPO24R0                          BANKMASK(RPOR24_25), 0, b
#define RPO24R1                          BANKMASK(RPOR24_25), 1, b
#define RPO24R2                          BANKMASK(RPOR24_25), 2, b
#define RPO24R3                          BANKMASK(RPOR24_25), 3, b
#define RPO25R0                          BANKMASK(RPOR24_25), 4, b
#define RPO25R1                          BANKMASK(RPOR24_25), 5, b
#define RPO25R2                          BANKMASK(RPOR24_25), 6, b
#define RPO25R3                          BANKMASK(RPOR24_25), 7, b
#define RPO26R0                          BANKMASK(RPOR26_27), 0, b
#define RPO26R1                          BANKMASK(RPOR26_27), 1, b
#define RPO26R2                          BANKMASK(RPOR26_27), 2, b
#define RPO26R3                          BANKMASK(RPOR26_27), 3, b
#define RPO27R0                          BANKMASK(RPOR26_27), 4, b
#define RPO27R1                          BANKMASK(RPOR26_27), 5, b
#define RPO27R2                          BANKMASK(RPOR26_27), 6, b
#define RPO27R3                          BANKMASK(RPOR26_27), 7, b
#define RPO28R0                          BANKMASK(RPOR28_29), 0, b
#define RPO28R1                          BANKMASK(RPOR28_29), 1, b
#define RPO28R2                          BANKMASK(RPOR28_29), 2, b
#define RPO28R3                          BANKMASK(RPOR28_29), 3, b
#define RPO29R0                          BANKMASK(RPOR28_29), 4, b
#define RPO29R1                          BANKMASK(RPOR28_29), 5, b
#define RPO29R2                          BANKMASK(RPOR28_29), 6, b
#define RPO29R3                          BANKMASK(RPOR28_29), 7, b
#define RPO2R0                           BANKMASK(RPOR2_3), 0, b
#define RPO2R1                           BANKMASK(RPOR2_3), 1, b
#define RPO2R2                           BANKMASK(RPOR2_3), 2, b
#define RPO2R3                           BANKMASK(RPOR2_3), 3, b
#define RPO30R0                          BANKMASK(RPOR30_31), 0, b
#define RPO30R1                          BANKMASK(RPOR30_31), 1, b
#define RPO30R2                          BANKMASK(RPOR30_31), 2, b
#define RPO30R3                          BANKMASK(RPOR30_31), 3, b
#define RPO31R0                          BANKMASK(RPOR30_31), 4, b
#define RPO31R1                          BANKMASK(RPOR30_31), 5, b
#define RPO31R2                          BANKMASK(RPOR30_31), 6, b
#define RPO31R3                          BANKMASK(RPOR30_31), 7, b
#define RPO32R0                          BANKMASK(RPOR32_33), 0, b
#define RPO32R1                          BANKMASK(RPOR32_33), 1, b
#define RPO32R2                          BANKMASK(RPOR32_33), 2, b
#define RPO32R3                          BANKMASK(RPOR32_33), 3, b
#define RPO33R0                          BANKMASK(RPOR32_33), 4, b
#define RPO33R1                          BANKMASK(RPOR32_33), 5, b
#define RPO33R2                          BANKMASK(RPOR32_33), 6, b
#define RPO33R3                          BANKMASK(RPOR32_33), 7, b
#define RPO34R0                          BANKMASK(RPOR34_35), 0, b
#define RPO34R1                          BANKMASK(RPOR34_35), 1, b
#define RPO34R2                          BANKMASK(RPOR34_35), 2, b
#define RPO34R3                          BANKMASK(RPOR34_35), 3, b
#define RPO35R0                          BANKMASK(RPOR34_35), 4, b
#define RPO35R1                          BANKMASK(RPOR34_35), 5, b
#define RPO35R2                          BANKMASK(RPOR34_35), 6, b
#define RPO35R3                          BANKMASK(RPOR34_35), 7, b
#define RPO36R0                          BANKMASK(RPOR36_37), 0, b
#define RPO36R1                          BANKMASK(RPOR36_37), 1, b
#define RPO36R2                          BANKMASK(RPOR36_37), 2, b
#define RPO36R3                          BANKMASK(RPOR36_37), 3, b
#define RPO37R0                          BANKMASK(RPOR36_37), 4, b
#define RPO37R1                          BANKMASK(RPOR36_37), 5, b
#define RPO37R2                          BANKMASK(RPOR36_37), 6, b
#define RPO37R3                          BANKMASK(RPOR36_37), 7, b
#define RPO38R0                          BANKMASK(RPOR38_39), 0, b
#define RPO38R1                          BANKMASK(RPOR38_39), 1, b
#define RPO38R2                          BANKMASK(RPOR38_39), 2, b
#define RPO38R3                          BANKMASK(RPOR38_39), 3, b
#define RPO39R0                          BANKMASK(RPOR38_39), 4, b
#define RPO39R1                          BANKMASK(RPOR38_39), 5, b
#define RPO39R2                          BANKMASK(RPOR38_39), 6, b
#define RPO39R3                          BANKMASK(RPOR38_39), 7, b
#define RPO3R0                           BANKMASK(RPOR2_3), 4, b
#define RPO3R1                           BANKMASK(RPOR2_3), 5, b
#define RPO3R2                           BANKMASK(RPOR2_3), 6, b
#define RPO3R3                           BANKMASK(RPOR2_3), 7, b
#define RPO40R0                          BANKMASK(RPOR40_41), 0, b
#define RPO40R1                          BANKMASK(RPOR40_41), 1, b
#define RPO40R2                          BANKMASK(RPOR40_41), 2, b
#define RPO40R3                          BANKMASK(RPOR40_41), 3, b
#define RPO41R0                          BANKMASK(RPOR40_41), 4, b
#define RPO41R1                          BANKMASK(RPOR40_41), 5, b
#define RPO41R2                          BANKMASK(RPOR40_41), 6, b
#define RPO41R3                          BANKMASK(RPOR40_41), 7, b
#define RPO42R0                          BANKMASK(RPOR42_43), 0, b
#define RPO42R1                          BANKMASK(RPOR42_43), 1, b
#define RPO42R2                          BANKMASK(RPOR42_43), 2, b
#define RPO42R3                          BANKMASK(RPOR42_43), 3, b
#define RPO43R0                          BANKMASK(RPOR42_43), 4, b
#define RPO43R1                          BANKMASK(RPOR42_43), 5, b
#define RPO43R2                          BANKMASK(RPOR42_43), 6, b
#define RPO43R3                          BANKMASK(RPOR42_43), 7, b
#define RPO44R0                          BANKMASK(RPOR44_45), 0, b
#define RPO44R1                          BANKMASK(RPOR44_45), 1, b
#define RPO44R2                          BANKMASK(RPOR44_45), 2, b
#define RPO44R3                          BANKMASK(RPOR44_45), 3, b
#define RPO45R0                          BANKMASK(RPOR44_45), 4, b
#define RPO45R1                          BANKMASK(RPOR44_45), 5, b
#define RPO45R2                          BANKMASK(RPOR44_45), 6, b
#define RPO45R3                          BANKMASK(RPOR44_45), 7, b
#define RPO46R0                          BANKMASK(RPOR46), 0, b
#define RPO46R1                          BANKMASK(RPOR46), 1, b
#define RPO46R2                          BANKMASK(RPOR46), 2, b
#define RPO46R3                          BANKMASK(RPOR46), 3, b
#define RPO4R0                           BANKMASK(RPOR4_5), 0, b
#define RPO4R1                           BANKMASK(RPOR4_5), 1, b
#define RPO4R2                           BANKMASK(RPOR4_5), 2, b
#define RPO4R3                           BANKMASK(RPOR4_5), 3, b
#define RPO5R0                           BANKMASK(RPOR4_5), 4, b
#define RPO5R1                           BANKMASK(RPOR4_5), 5, b
#define RPO5R2                           BANKMASK(RPOR4_5), 6, b
#define RPO5R3                           BANKMASK(RPOR4_5), 7, b
#define RPO6R0                           BANKMASK(RPOR6_7), 0, b
#define RPO6R1                           BANKMASK(RPOR6_7), 1, b
#define RPO6R2                           BANKMASK(RPOR6_7), 2, b
#define RPO6R3                           BANKMASK(RPOR6_7), 3, b
#define RPO7R0                           BANKMASK(RPOR6_7), 4, b
#define RPO7R1                           BANKMASK(RPOR6_7), 5, b
#define RPO7R2                           BANKMASK(RPOR6_7), 6, b
#define RPO7R3                           BANKMASK(RPOR6_7), 7, b
#define RPO8R0                           BANKMASK(RPOR8_9), 0, b
#define RPO8R1                           BANKMASK(RPOR8_9), 1, b
#define RPO8R2                           BANKMASK(RPOR8_9), 2, b
#define RPO8R3                           BANKMASK(RPOR8_9), 3, b
#define RPO9R0                           BANKMASK(RPOR8_9), 4, b
#define RPO9R1                           BANKMASK(RPOR8_9), 5, b
#define RPO9R2                           BANKMASK(RPOR8_9), 6, b
#define RPO9R3                           BANKMASK(RPOR8_9), 7, b
#define RSEN1                            BANKMASK(SSP1CON2), 1, a
#define RSEN2                            BANKMASK(SSP2CON2), 1, b
#define RTCCIE                           BANKMASK(PIE3), 0, a
#define RTCCIF                           BANKMASK(PIR3), 0, a
#define RTCCIP                           BANKMASK(IPR3), 0, a
#define RTCCLKSEL0                       BANKMASK(RTCCON2), 2, b
#define RTCCLKSEL1                       BANKMASK(RTCCON2), 3, b
#define RTCCMD                           BANKMASK(PMD3), 4, b
#define RTCEN                            BANKMASK(RTCCON1), 7, b
#define RTCOE                            BANKMASK(RTCCON1), 2, b
#define RTCPTR0                          BANKMASK(RTCCON1), 0, b
#define RTCPTR1                          BANKMASK(RTCCON1), 1, b
#define RTCSECSEL0                       BANKMASK(RTCCON2), 0, b
#define RTCSECSEL1                       BANKMASK(RTCCON2), 1, b
#define RTCSYNC                          BANKMASK(RTCCON1), 4, b
#define RTCWDIS                          BANKMASK(DSCONH), 0, b
#define RTCWREN                          BANKMASK(RTCCON1), 5, b
#define RVP0                             BANKMASK(PORTVP), 0, a
#define RVP1                             BANKMASK(PORTVP), 1, a
#define RVP2                             BANKMASK(PORTVP), 2, a
#define RVP3                             BANKMASK(PORTVP), 3, a
#define RVP4                             BANKMASK(PORTVP), 4, a
#define RVP5                             BANKMASK(PORTVP), 5, a
#define RVP6                             BANKMASK(PORTVP), 6, a
#define RVP7                             BANKMASK(PORTVP), 7, a
#define RW1                              BANKMASK(SSP1STAT), 2, a
#define RW2                              BANKMASK(SSP2STAT), 2, b
#define RXADDR0                          BANKMASK(RXADDRL), 0, a
#define RXADDR1                          BANKMASK(RXADDRL), 1, a
#define RXADDR10                         BANKMASK(RXADDRH), 2, a
#define RXADDR11                         BANKMASK(RXADDRH), 3, a
#define RXADDR2                          BANKMASK(RXADDRL), 2, a
#define RXADDR3                          BANKMASK(RXADDRL), 3, a
#define RXADDR4                          BANKMASK(RXADDRL), 4, a
#define RXADDR5                          BANKMASK(RXADDRL), 5, a
#define RXADDR6                          BANKMASK(RXADDRL), 6, a
#define RXADDR7                          BANKMASK(RXADDRL), 7, a
#define RXADDR8                          BANKMASK(RXADDRH), 0, a
#define RXADDR9                          BANKMASK(RXADDRH), 1, a
#define RXB0IE                           BANKMASK(PIE3), 0, a
#define RXB1IE                           BANKMASK(PIE3), 1, a
#define RXBNIE                           BANKMASK(PIE3), 1, a
#define RXBNIF                           BANKMASK(PIR3), 1, a
#define RXBNIP                           BANKMASK(IPR3), 1, a
#define RXCKP                            BANKMASK(BAUDCON1), 5, a
#define RXDTP1                           BANKMASK(BAUDCON1), 5, a
#define RXDTP2                           BANKMASK(BAUDCON2), 5, b
#define RXDTP3                           BANKMASK(BAUDCON3), 5, b
#define RXDTP4                           BANKMASK(BAUDCON4), 5, b
#define RXINC                            BANKMASK(DMACON1), 4, a
#define R_NOT_W1                         BANKMASK(SSP1STAT), 2, a
#define R_NOT_W2                         BANKMASK(SSP2STAT), 2, b
#define R_W1                             BANKMASK(SSP1STAT), 2, a
#define R_W2                             BANKMASK(SSP2STAT), 2, b
#define R_nW1                            BANKMASK(SSP1STAT), 2, a
#define R_nW2                            BANKMASK(SSP2STAT), 2, b
#define S00C0                            BANKMASK(LCDDATA0), 0, b
#define S00C1                            BANKMASK(LCDDATA8), 0, b
#define S00C2                            BANKMASK(LCDDATA16), 0, b
#define S00C3                            BANKMASK(LCDDATA24), 0, b
#define S00C4                            BANKMASK(LCDDATA32), 0, b
#define S00C5                            BANKMASK(LCDDATA40), 0, b
#define S00C6                            BANKMASK(LCDDATA48), 0, b
#define S00C7                            BANKMASK(LCDDATA56), 0, b
#define S01C0                            BANKMASK(LCDDATA0), 1, b
#define S01C1                            BANKMASK(LCDDATA8), 1, b
#define S01C2                            BANKMASK(LCDDATA16), 1, b
#define S01C3                            BANKMASK(LCDDATA24), 1, b
#define S01C4                            BANKMASK(LCDDATA32), 1, b
#define S01C5                            BANKMASK(LCDDATA40), 1, b
#define S01C6                            BANKMASK(LCDDATA48), 1, b
#define S01C7                            BANKMASK(LCDDATA56), 1, b
#define S02C0                            BANKMASK(LCDDATA0), 2, b
#define S02C1                            BANKMASK(LCDDATA8), 2, b
#define S02C2                            BANKMASK(LCDDATA16), 2, b
#define S02C3                            BANKMASK(LCDDATA24), 2, b
#define S02C4                            BANKMASK(LCDDATA32), 2, b
#define S02C5                            BANKMASK(LCDDATA40), 2, b
#define S02C6                            BANKMASK(LCDDATA48), 2, b
#define S02C7                            BANKMASK(LCDDATA56), 2, b
#define S03C0                            BANKMASK(LCDDATA0), 3, b
#define S03C1                            BANKMASK(LCDDATA8), 3, b
#define S03C2                            BANKMASK(LCDDATA16), 3, b
#define S03C3                            BANKMASK(LCDDATA24), 3, b
#define S03C4                            BANKMASK(LCDDATA32), 3, b
#define S03C5                            BANKMASK(LCDDATA40), 3, b
#define S03C6                            BANKMASK(LCDDATA48), 3, b
#define S03C7                            BANKMASK(LCDDATA56), 3, b
#define S04C0                            BANKMASK(LCDDATA0), 4, b
#define S04C1                            BANKMASK(LCDDATA8), 4, b
#define S04C2                            BANKMASK(LCDDATA16), 4, b
#define S04C3                            BANKMASK(LCDDATA24), 4, b
#define S04C4                            BANKMASK(LCDDATA32), 4, b
#define S04C5                            BANKMASK(LCDDATA40), 4, b
#define S04C6                            BANKMASK(LCDDATA48), 4, b
#define S04C7                            BANKMASK(LCDDATA56), 4, b
#define S05C0                            BANKMASK(LCDDATA0), 5, b
#define S05C1                            BANKMASK(LCDDATA8), 5, b
#define S05C2                            BANKMASK(LCDDATA16), 5, b
#define S05C3                            BANKMASK(LCDDATA24), 5, b
#define S05C4                            BANKMASK(LCDDATA32), 5, b
#define S05C5                            BANKMASK(LCDDATA40), 5, b
#define S05C6                            BANKMASK(LCDDATA48), 5, b
#define S05C7                            BANKMASK(LCDDATA56), 5, b
#define S06C0                            BANKMASK(LCDDATA0), 6, b
#define S06C1                            BANKMASK(LCDDATA8), 6, b
#define S06C2                            BANKMASK(LCDDATA16), 6, b
#define S06C3                            BANKMASK(LCDDATA24), 6, b
#define S06C4                            BANKMASK(LCDDATA32), 6, b
#define S06C5                            BANKMASK(LCDDATA40), 6, b
#define S06C6                            BANKMASK(LCDDATA48), 6, b
#define S06C7                            BANKMASK(LCDDATA56), 6, b
#define S07C0                            BANKMASK(LCDDATA0), 7, b
#define S07C1                            BANKMASK(LCDDATA8), 7, b
#define S07C2                            BANKMASK(LCDDATA16), 7, b
#define S07C3                            BANKMASK(LCDDATA24), 7, b
#define S07C4                            BANKMASK(LCDDATA32), 7, b
#define S07C5                            BANKMASK(LCDDATA40), 7, b
#define S07C6                            BANKMASK(LCDDATA48), 7, b
#define S07C7                            BANKMASK(LCDDATA56), 7, b
#define S08C0                            BANKMASK(LCDDATA1), 0, b
#define S08C1                            BANKMASK(LCDDATA9), 0, b
#define S08C2                            BANKMASK(LCDDATA17), 0, b
#define S08C3                            BANKMASK(LCDDATA25), 0, b
#define S08C4                            BANKMASK(LCDDATA33), 0, b
#define S08C5                            BANKMASK(LCDDATA41), 0, b
#define S08C6                            BANKMASK(LCDDATA49), 0, b
#define S08C7                            BANKMASK(LCDDATA57), 0, b
#define S09C0                            BANKMASK(LCDDATA1), 1, b
#define S09C1                            BANKMASK(LCDDATA9), 1, b
#define S09C2                            BANKMASK(LCDDATA17), 1, b
#define S09C3                            BANKMASK(LCDDATA25), 1, b
#define S09C4                            BANKMASK(LCDDATA33), 1, b
#define S09C5                            BANKMASK(LCDDATA41), 1, b
#define S09C6                            BANKMASK(LCDDATA49), 1, b
#define S09C7                            BANKMASK(LCDDATA57), 1, b
#define S10C0                            BANKMASK(LCDDATA1), 2, b
#define S10C1                            BANKMASK(LCDDATA9), 2, b
#define S10C2                            BANKMASK(LCDDATA17), 2, b
#define S10C3                            BANKMASK(LCDDATA25), 2, b
#define S10C4                            BANKMASK(LCDDATA33), 2, b
#define S10C5                            BANKMASK(LCDDATA41), 2, b
#define S10C6                            BANKMASK(LCDDATA49), 2, b
#define S10C7                            BANKMASK(LCDDATA57), 2, b
#define S11C0                            BANKMASK(LCDDATA1), 3, b
#define S11C1                            BANKMASK(LCDDATA9), 3, b
#define S11C2                            BANKMASK(LCDDATA17), 3, b
#define S11C3                            BANKMASK(LCDDATA25), 3, b
#define S11C4                            BANKMASK(LCDDATA33), 3, b
#define S11C5                            BANKMASK(LCDDATA41), 3, b
#define S11C6                            BANKMASK(LCDDATA49), 3, b
#define S11C7                            BANKMASK(LCDDATA57), 3, b
#define S12C0                            BANKMASK(LCDDATA1), 4, b
#define S12C1                            BANKMASK(LCDDATA9), 4, b
#define S12C2                            BANKMASK(LCDDATA17), 4, b
#define S12C3                            BANKMASK(LCDDATA25), 4, b
#define S12C4                            BANKMASK(LCDDATA33), 4, b
#define S12C5                            BANKMASK(LCDDATA41), 4, b
#define S12C6                            BANKMASK(LCDDATA49), 4, b
#define S12C7                            BANKMASK(LCDDATA57), 4, b
#define S13C0                            BANKMASK(LCDDATA1), 5, b
#define S13C1                            BANKMASK(LCDDATA9), 5, b
#define S13C2                            BANKMASK(LCDDATA17), 5, b
#define S13C3                            BANKMASK(LCDDATA25), 5, b
#define S13C4                            BANKMASK(LCDDATA33), 5, b
#define S13C5                            BANKMASK(LCDDATA41), 5, b
#define S13C6                            BANKMASK(LCDDATA49), 5, b
#define S13C7                            BANKMASK(LCDDATA57), 5, b
#define S14C0                            BANKMASK(LCDDATA1), 6, b
#define S14C1                            BANKMASK(LCDDATA9), 6, b
#define S14C2                            BANKMASK(LCDDATA17), 6, b
#define S14C3                            BANKMASK(LCDDATA25), 6, b
#define S14C4                            BANKMASK(LCDDATA33), 6, b
#define S14C5                            BANKMASK(LCDDATA41), 6, b
#define S14C6                            BANKMASK(LCDDATA49), 6, b
#define S14C7                            BANKMASK(LCDDATA57), 6, b
#define S15C0                            BANKMASK(LCDDATA1), 7, b
#define S15C1                            BANKMASK(LCDDATA9), 7, b
#define S15C2                            BANKMASK(LCDDATA17), 7, b
#define S15C3                            BANKMASK(LCDDATA25), 7, b
#define S15C4                            BANKMASK(LCDDATA33), 7, b
#define S15C5                            BANKMASK(LCDDATA41), 7, b
#define S15C6                            BANKMASK(LCDDATA49), 7, b
#define S15C7                            BANKMASK(LCDDATA57), 7, b
#define S16C0                            BANKMASK(LCDDATA2), 0, b
#define S16C1                            BANKMASK(LCDDATA10), 0, b
#define S16C2                            BANKMASK(LCDDATA18), 0, b
#define S16C3                            BANKMASK(LCDDATA26), 0, b
#define S16C4                            BANKMASK(LCDDATA34), 0, b
#define S16C5                            BANKMASK(LCDDATA42), 0, b
#define S16C6                            BANKMASK(LCDDATA50), 0, b
#define S16C7                            BANKMASK(LCDDATA58), 0, b
#define S17C0                            BANKMASK(LCDDATA2), 1, b
#define S17C1                            BANKMASK(LCDDATA10), 1, b
#define S17C2                            BANKMASK(LCDDATA18), 1, b
#define S17C3                            BANKMASK(LCDDATA26), 1, b
#define S17C4                            BANKMASK(LCDDATA34), 1, b
#define S17C5                            BANKMASK(LCDDATA42), 1, b
#define S17C6                            BANKMASK(LCDDATA50), 1, b
#define S17C7                            BANKMASK(LCDDATA58), 1, b
#define S18C0                            BANKMASK(LCDDATA2), 2, b
#define S18C1                            BANKMASK(LCDDATA10), 2, b
#define S18C2                            BANKMASK(LCDDATA18), 2, b
#define S18C3                            BANKMASK(LCDDATA26), 2, b
#define S18C4                            BANKMASK(LCDDATA34), 2, b
#define S18C5                            BANKMASK(LCDDATA42), 2, b
#define S18C6                            BANKMASK(LCDDATA50), 2, b
#define S18C7                            BANKMASK(LCDDATA58), 2, b
#define S19C0                            BANKMASK(LCDDATA2), 3, b
#define S19C1                            BANKMASK(LCDDATA10), 3, b
#define S19C2                            BANKMASK(LCDDATA18), 3, b
#define S19C3                            BANKMASK(LCDDATA26), 3, b
#define S19C4                            BANKMASK(LCDDATA34), 3, b
#define S19C5                            BANKMASK(LCDDATA42), 3, b
#define S19C6                            BANKMASK(LCDDATA50), 3, b
#define S19C7                            BANKMASK(LCDDATA58), 3, b
#define S20C0                            BANKMASK(LCDDATA2), 4, b
#define S20C1                            BANKMASK(LCDDATA10), 4, b
#define S20C2                            BANKMASK(LCDDATA18), 4, b
#define S20C3                            BANKMASK(LCDDATA26), 4, b
#define S20C4                            BANKMASK(LCDDATA34), 4, b
#define S20C5                            BANKMASK(LCDDATA42), 4, b
#define S20C6                            BANKMASK(LCDDATA50), 4, b
#define S20C7                            BANKMASK(LCDDATA58), 4, b
#define S21C0                            BANKMASK(LCDDATA2), 5, b
#define S21C1                            BANKMASK(LCDDATA10), 5, b
#define S21C2                            BANKMASK(LCDDATA18), 5, b
#define S21C3                            BANKMASK(LCDDATA26), 5, b
#define S21C4                            BANKMASK(LCDDATA34), 5, b
#define S21C5                            BANKMASK(LCDDATA42), 5, b
#define S21C6                            BANKMASK(LCDDATA50), 5, b
#define S21C7                            BANKMASK(LCDDATA58), 5, b
#define S22C0                            BANKMASK(LCDDATA2), 6, b
#define S22C1                            BANKMASK(LCDDATA10), 6, b
#define S22C2                            BANKMASK(LCDDATA18), 6, b
#define S22C3                            BANKMASK(LCDDATA26), 6, b
#define S22C4                            BANKMASK(LCDDATA34), 6, b
#define S22C5                            BANKMASK(LCDDATA42), 6, b
#define S22C6                            BANKMASK(LCDDATA50), 6, b
#define S22C7                            BANKMASK(LCDDATA58), 6, b
#define S23C0                            BANKMASK(LCDDATA2), 7, b
#define S23C1                            BANKMASK(LCDDATA10), 7, b
#define S23C2                            BANKMASK(LCDDATA18), 7, b
#define S23C3                            BANKMASK(LCDDATA26), 7, b
#define S23C4                            BANKMASK(LCDDATA34), 7, b
#define S23C5                            BANKMASK(LCDDATA42), 7, b
#define S23C6                            BANKMASK(LCDDATA50), 7, b
#define S23C7                            BANKMASK(LCDDATA58), 7, b
#define S24C0                            BANKMASK(LCDDATA3), 0, b
#define S24C1                            BANKMASK(LCDDATA11), 0, b
#define S24C2                            BANKMASK(LCDDATA19), 0, b
#define S24C3                            BANKMASK(LCDDATA27), 0, b
#define S24C4                            BANKMASK(LCDDATA35), 0, b
#define S24C5                            BANKMASK(LCDDATA43), 0, b
#define S24C6                            BANKMASK(LCDDATA51), 0, b
#define S24C7                            BANKMASK(LCDDATA59), 0, b
#define S25C0                            BANKMASK(LCDDATA3), 1, b
#define S25C1                            BANKMASK(LCDDATA11), 1, b
#define S25C2                            BANKMASK(LCDDATA19), 1, b
#define S25C3                            BANKMASK(LCDDATA27), 1, b
#define S25C4                            BANKMASK(LCDDATA35), 1, b
#define S25C5                            BANKMASK(LCDDATA43), 1, b
#define S25C6                            BANKMASK(LCDDATA51), 1, b
#define S25C7                            BANKMASK(LCDDATA59), 1, b
#define S26C0                            BANKMASK(LCDDATA3), 2, b
#define S26C1                            BANKMASK(LCDDATA11), 2, b
#define S26C2                            BANKMASK(LCDDATA19), 2, b
#define S26C3                            BANKMASK(LCDDATA27), 2, b
#define S26C4                            BANKMASK(LCDDATA35), 2, b
#define S26C5                            BANKMASK(LCDDATA43), 2, b
#define S26C6                            BANKMASK(LCDDATA51), 2, b
#define S26C7                            BANKMASK(LCDDATA59), 2, b
#define S27C0                            BANKMASK(LCDDATA3), 3, b
#define S27C1                            BANKMASK(LCDDATA11), 3, b
#define S27C2                            BANKMASK(LCDDATA19), 3, b
#define S27C3                            BANKMASK(LCDDATA27), 3, b
#define S27C4                            BANKMASK(LCDDATA35), 3, b
#define S27C5                            BANKMASK(LCDDATA43), 3, b
#define S27C6                            BANKMASK(LCDDATA51), 3, b
#define S27C7                            BANKMASK(LCDDATA59), 3, b
#define S28C0                            BANKMASK(LCDDATA3), 4, b
#define S28C1                            BANKMASK(LCDDATA11), 4, b
#define S28C2                            BANKMASK(LCDDATA19), 4, b
#define S28C3                            BANKMASK(LCDDATA27), 4, b
#define S28C4                            BANKMASK(LCDDATA35), 4, b
#define S28C5                            BANKMASK(LCDDATA43), 4, b
#define S28C6                            BANKMASK(LCDDATA51), 4, b
#define S28C7                            BANKMASK(LCDDATA59), 4, b
#define S29C0                            BANKMASK(LCDDATA3), 5, b
#define S29C1                            BANKMASK(LCDDATA11), 5, b
#define S29C2                            BANKMASK(LCDDATA19), 5, b
#define S29C3                            BANKMASK(LCDDATA27), 5, b
#define S29C4                            BANKMASK(LCDDATA35), 5, b
#define S29C5                            BANKMASK(LCDDATA43), 5, b
#define S29C6                            BANKMASK(LCDDATA51), 5, b
#define S29C7                            BANKMASK(LCDDATA59), 5, b
#define S30C0                            BANKMASK(LCDDATA3), 6, b
#define S30C1                            BANKMASK(LCDDATA11), 6, b
#define S30C2                            BANKMASK(LCDDATA19), 6, b
#define S30C3                            BANKMASK(LCDDATA27), 6, b
#define S30C4                            BANKMASK(LCDDATA35), 6, b
#define S30C5                            BANKMASK(LCDDATA43), 6, b
#define S30C6                            BANKMASK(LCDDATA51), 6, b
#define S30C7                            BANKMASK(LCDDATA59), 6, b
#define S31C0                            BANKMASK(LCDDATA3), 7, b
#define S31C1                            BANKMASK(LCDDATA11), 7, b
#define S31C2                            BANKMASK(LCDDATA19), 7, b
#define S31C3                            BANKMASK(LCDDATA27), 7, b
#define S31C4                            BANKMASK(LCDDATA35), 7, b
#define S31C5                            BANKMASK(LCDDATA43), 7, b
#define S31C6                            BANKMASK(LCDDATA51), 7, b
#define S31C7                            BANKMASK(LCDDATA59), 7, b
#define S32C0                            BANKMASK(LCDDATA4), 0, b
#define S32C1                            BANKMASK(LCDDATA12), 0, b
#define S32C2                            BANKMASK(LCDDATA20), 0, b
#define S32C3                            BANKMASK(LCDDATA28), 0, b
#define S32C4                            BANKMASK(LCDDATA36), 0, b
#define S32C5                            BANKMASK(LCDDATA44), 0, b
#define S32C6                            BANKMASK(LCDDATA52), 0, b
#define S32C7                            BANKMASK(LCDDATA60), 0, b
#define S33C0                            BANKMASK(LCDDATA4), 1, b
#define S33C1                            BANKMASK(LCDDATA12), 1, b
#define S33C2                            BANKMASK(LCDDATA20), 1, b
#define S33C3                            BANKMASK(LCDDATA28), 1, b
#define S33C4                            BANKMASK(LCDDATA36), 1, b
#define S33C5                            BANKMASK(LCDDATA44), 1, b
#define S33C6                            BANKMASK(LCDDATA52), 1, b
#define S33C7                            BANKMASK(LCDDATA60), 1, b
#define S34C0                            BANKMASK(LCDDATA4), 2, b
#define S34C1                            BANKMASK(LCDDATA12), 2, b
#define S34C2                            BANKMASK(LCDDATA20), 2, b
#define S34C3                            BANKMASK(LCDDATA28), 2, b
#define S34C4                            BANKMASK(LCDDATA36), 2, b
#define S34C5                            BANKMASK(LCDDATA44), 2, b
#define S34C6                            BANKMASK(LCDDATA52), 2, b
#define S34C7                            BANKMASK(LCDDATA60), 2, b
#define S35C0                            BANKMASK(LCDDATA4), 3, b
#define S35C1                            BANKMASK(LCDDATA12), 3, b
#define S35C2                            BANKMASK(LCDDATA20), 3, b
#define S35C3                            BANKMASK(LCDDATA28), 3, b
#define S35C4                            BANKMASK(LCDDATA36), 3, b
#define S35C5                            BANKMASK(LCDDATA44), 3, b
#define S35C6                            BANKMASK(LCDDATA52), 3, b
#define S35C7                            BANKMASK(LCDDATA60), 3, b
#define S36C0                            BANKMASK(LCDDATA4), 4, b
#define S36C1                            BANKMASK(LCDDATA12), 4, b
#define S36C2                            BANKMASK(LCDDATA20), 4, b
#define S36C3                            BANKMASK(LCDDATA28), 4, b
#define S36C4                            BANKMASK(LCDDATA36), 4, b
#define S36C5                            BANKMASK(LCDDATA44), 4, b
#define S36C6                            BANKMASK(LCDDATA52), 4, b
#define S36C7                            BANKMASK(LCDDATA60), 4, b
#define S37C0                            BANKMASK(LCDDATA4), 5, b
#define S37C1                            BANKMASK(LCDDATA12), 5, b
#define S37C2                            BANKMASK(LCDDATA20), 5, b
#define S37C3                            BANKMASK(LCDDATA28), 5, b
#define S37C4                            BANKMASK(LCDDATA36), 5, b
#define S37C5                            BANKMASK(LCDDATA44), 5, b
#define S37C6                            BANKMASK(LCDDATA52), 5, b
#define S37C7                            BANKMASK(LCDDATA60), 5, b
#define S38C0                            BANKMASK(LCDDATA4), 6, b
#define S38C1                            BANKMASK(LCDDATA12), 6, b
#define S38C2                            BANKMASK(LCDDATA20), 6, b
#define S38C3                            BANKMASK(LCDDATA28), 6, b
#define S38C4                            BANKMASK(LCDDATA36), 6, b
#define S38C5                            BANKMASK(LCDDATA44), 6, b
#define S38C6                            BANKMASK(LCDDATA52), 6, b
#define S38C7                            BANKMASK(LCDDATA60), 6, b
#define S39C0                            BANKMASK(LCDDATA4), 7, b
#define S39C1                            BANKMASK(LCDDATA12), 7, b
#define S39C2                            BANKMASK(LCDDATA20), 7, b
#define S39C3                            BANKMASK(LCDDATA28), 7, b
#define S39C4                            BANKMASK(LCDDATA36), 7, b
#define S39C5                            BANKMASK(LCDDATA44), 7, b
#define S39C6                            BANKMASK(LCDDATA52), 7, b
#define S39C7                            BANKMASK(LCDDATA60), 7, b
#define S40C0                            BANKMASK(LCDDATA5), 0, b
#define S40C1                            BANKMASK(LCDDATA13), 0, b
#define S40C15                           BANKMASK(LCDDATA5), 0, b
#define S40C2                            BANKMASK(LCDDATA21), 0, b
#define S40C3                            BANKMASK(LCDDATA29), 0, b
#define S40C4                            BANKMASK(LCDDATA37), 0, b
#define S40C5                            BANKMASK(LCDDATA45), 0, b
#define S40C6                            BANKMASK(LCDDATA53), 0, b
#define S40C7                            BANKMASK(LCDDATA61), 0, b
#define S41C0                            BANKMASK(LCDDATA5), 1, b
#define S41C1                            BANKMASK(LCDDATA13), 1, b
#define S41C2                            BANKMASK(LCDDATA21), 1, b
#define S41C3                            BANKMASK(LCDDATA29), 1, b
#define S41C4                            BANKMASK(LCDDATA37), 1, b
#define S41C5                            BANKMASK(LCDDATA45), 1, b
#define S41C6                            BANKMASK(LCDDATA53), 1, b
#define S41C7                            BANKMASK(LCDDATA61), 1, b
#define S42C0                            BANKMASK(LCDDATA5), 2, b
#define S42C1                            BANKMASK(LCDDATA13), 2, b
#define S42C2                            BANKMASK(LCDDATA21), 2, b
#define S42C3                            BANKMASK(LCDDATA29), 2, b
#define S42C4                            BANKMASK(LCDDATA37), 2, b
#define S42C5                            BANKMASK(LCDDATA45), 2, b
#define S42C6                            BANKMASK(LCDDATA53), 2, b
#define S42C7                            BANKMASK(LCDDATA61), 2, b
#define S43C0                            BANKMASK(LCDDATA5), 3, b
#define S43C1                            BANKMASK(LCDDATA13), 3, b
#define S43C2                            BANKMASK(LCDDATA21), 3, b
#define S43C3                            BANKMASK(LCDDATA29), 3, b
#define S43C4                            BANKMASK(LCDDATA37), 3, b
#define S43C5                            BANKMASK(LCDDATA45), 3, b
#define S43C6                            BANKMASK(LCDDATA53), 3, b
#define S43C7                            BANKMASK(LCDDATA61), 3, b
#define S44C0                            BANKMASK(LCDDATA5), 4, b
#define S44C1                            BANKMASK(LCDDATA13), 4, b
#define S44C2                            BANKMASK(LCDDATA21), 4, b
#define S44C3                            BANKMASK(LCDDATA29), 4, b
#define S44C4                            BANKMASK(LCDDATA37), 4, b
#define S44C5                            BANKMASK(LCDDATA45), 4, b
#define S44C6                            BANKMASK(LCDDATA53), 4, b
#define S44C7                            BANKMASK(LCDDATA61), 4, b
#define S45C0                            BANKMASK(LCDDATA5), 5, b
#define S45C1                            BANKMASK(LCDDATA13), 5, b
#define S45C2                            BANKMASK(LCDDATA21), 5, b
#define S45C3                            BANKMASK(LCDDATA29), 5, b
#define S45C4                            BANKMASK(LCDDATA37), 5, b
#define S45C5                            BANKMASK(LCDDATA45), 5, b
#define S45C6                            BANKMASK(LCDDATA53), 5, b
#define S45C7                            BANKMASK(LCDDATA61), 5, b
#define S46C0                            BANKMASK(LCDDATA5), 6, b
#define S46C1                            BANKMASK(LCDDATA13), 6, b
#define S46C2                            BANKMASK(LCDDATA21), 6, b
#define S46C3                            BANKMASK(LCDDATA29), 6, b
#define S46C4                            BANKMASK(LCDDATA37), 6, b
#define S46C5                            BANKMASK(LCDDATA45), 6, b
#define S46C6                            BANKMASK(LCDDATA53), 6, b
#define S46C7                            BANKMASK(LCDDATA61), 6, b
#define S47C0                            BANKMASK(LCDDATA5), 7, b
#define S47C1                            BANKMASK(LCDDATA13), 7, b
#define S47C2                            BANKMASK(LCDDATA21), 7, b
#define S47C3                            BANKMASK(LCDDATA29), 7, b
#define S47C4                            BANKMASK(LCDDATA37), 7, b
#define S47C5                            BANKMASK(LCDDATA45), 7, b
#define S47C6                            BANKMASK(LCDDATA53), 7, b
#define S47C7                            BANKMASK(LCDDATA61), 7, b
#define S48C0                            BANKMASK(LCDDATA6), 0, b
#define S48C1                            BANKMASK(LCDDATA14), 0, b
#define S48C2                            BANKMASK(LCDDATA22), 0, b
#define S48C3                            BANKMASK(LCDDATA30), 0, b
#define S48C4                            BANKMASK(LCDDATA38), 0, b
#define S48C5                            BANKMASK(LCDDATA46), 0, b
#define S48C6                            BANKMASK(LCDDATA54), 0, b
#define S48C7                            BANKMASK(LCDDATA62), 0, b
#define S49C0                            BANKMASK(LCDDATA6), 1, b
#define S49C1                            BANKMASK(LCDDATA14), 1, b
#define S49C2                            BANKMASK(LCDDATA22), 1, b
#define S49C3                            BANKMASK(LCDDATA30), 1, b
#define S49C4                            BANKMASK(LCDDATA38), 1, b
#define S49C5                            BANKMASK(LCDDATA46), 1, b
#define S49C6                            BANKMASK(LCDDATA54), 1, b
#define S49C7                            BANKMASK(LCDDATA62), 1, b
#define S50C0                            BANKMASK(LCDDATA6), 2, b
#define S50C1                            BANKMASK(LCDDATA14), 2, b
#define S50C2                            BANKMASK(LCDDATA22), 2, b
#define S50C3                            BANKMASK(LCDDATA30), 2, b
#define S50C4                            BANKMASK(LCDDATA38), 2, b
#define S50C5                            BANKMASK(LCDDATA46), 2, b
#define S50C6                            BANKMASK(LCDDATA54), 2, b
#define S50C7                            BANKMASK(LCDDATA62), 2, b
#define S51C0                            BANKMASK(LCDDATA6), 3, b
#define S51C1                            BANKMASK(LCDDATA14), 3, b
#define S51C2                            BANKMASK(LCDDATA22), 3, b
#define S51C3                            BANKMASK(LCDDATA30), 3, b
#define S51C4                            BANKMASK(LCDDATA38), 3, b
#define S51C5                            BANKMASK(LCDDATA46), 3, b
#define S51C6                            BANKMASK(LCDDATA54), 3, b
#define S51C7                            BANKMASK(LCDDATA62), 3, b
#define S52C0                            BANKMASK(LCDDATA6), 4, b
#define S52C1                            BANKMASK(LCDDATA14), 4, b
#define S52C2                            BANKMASK(LCDDATA22), 4, b
#define S52C3                            BANKMASK(LCDDATA30), 4, b
#define S52C4                            BANKMASK(LCDDATA38), 4, b
#define S52C5                            BANKMASK(LCDDATA46), 4, b
#define S52C6                            BANKMASK(LCDDATA54), 4, b
#define S52C7                            BANKMASK(LCDDATA62), 4, b
#define S53C0                            BANKMASK(LCDDATA6), 5, b
#define S53C1                            BANKMASK(LCDDATA14), 5, b
#define S53C2                            BANKMASK(LCDDATA22), 5, b
#define S53C3                            BANKMASK(LCDDATA30), 5, b
#define S53C4                            BANKMASK(LCDDATA38), 5, b
#define S53C5                            BANKMASK(LCDDATA46), 5, b
#define S53C6                            BANKMASK(LCDDATA54), 5, b
#define S53C7                            BANKMASK(LCDDATA62), 5, b
#define S54C0                            BANKMASK(LCDDATA6), 6, b
#define S54C1                            BANKMASK(LCDDATA14), 6, b
#define S54C2                            BANKMASK(LCDDATA22), 6, b
#define S54C3                            BANKMASK(LCDDATA30), 6, b
#define S54C4                            BANKMASK(LCDDATA38), 6, b
#define S54C5                            BANKMASK(LCDDATA46), 6, b
#define S54C6                            BANKMASK(LCDDATA54), 6, b
#define S54C7                            BANKMASK(LCDDATA62), 6, b
#define S55C0                            BANKMASK(LCDDATA6), 7, b
#define S55C1                            BANKMASK(LCDDATA14), 7, b
#define S55C2                            BANKMASK(LCDDATA22), 7, b
#define S55C3                            BANKMASK(LCDDATA30), 7, b
#define S55C4                            BANKMASK(LCDDATA38), 7, b
#define S55C5                            BANKMASK(LCDDATA46), 7, b
#define S55C6                            BANKMASK(LCDDATA54), 7, b
#define S55C7                            BANKMASK(LCDDATA62), 7, b
#define S56C0                            BANKMASK(LCDDATA7), 0, b
#define S56C1                            BANKMASK(LCDDATA15), 0, b
#define S56C2                            BANKMASK(LCDDATA23), 0, b
#define S56C3                            BANKMASK(LCDDATA31), 0, b
#define S56C4                            BANKMASK(LCDDATA39), 0, b
#define S56C5                            BANKMASK(LCDDATA47), 0, b
#define S56C6                            BANKMASK(LCDDATA55), 0, b
#define S56C7                            BANKMASK(LCDDATA63), 0, b
#define S57C0                            BANKMASK(LCDDATA7), 1, b
#define S57C1                            BANKMASK(LCDDATA15), 1, b
#define S57C2                            BANKMASK(LCDDATA23), 1, b
#define S57C3                            BANKMASK(LCDDATA31), 1, b
#define S57C4                            BANKMASK(LCDDATA39), 1, b
#define S57C5                            BANKMASK(LCDDATA47), 1, b
#define S57C6                            BANKMASK(LCDDATA55), 1, b
#define S57C7                            BANKMASK(LCDDATA63), 1, b
#define S58C0                            BANKMASK(LCDDATA7), 2, b
#define S58C1                            BANKMASK(LCDDATA15), 2, b
#define S58C2                            BANKMASK(LCDDATA23), 2, b
#define S58C3                            BANKMASK(LCDDATA31), 2, b
#define S58C4                            BANKMASK(LCDDATA39), 2, b
#define S58C5                            BANKMASK(LCDDATA47), 2, b
#define S58C6                            BANKMASK(LCDDATA55), 2, b
#define S58C7                            BANKMASK(LCDDATA63), 2, b
#define S59C0                            BANKMASK(LCDDATA7), 3, b
#define S59C1                            BANKMASK(LCDDATA15), 3, b
#define S59C2                            BANKMASK(LCDDATA23), 3, b
#define S59C3                            BANKMASK(LCDDATA31), 3, b
#define S59C4                            BANKMASK(LCDDATA39), 3, b
#define S59C5                            BANKMASK(LCDDATA47), 3, b
#define S59C6                            BANKMASK(LCDDATA55), 3, b
#define S59C7                            BANKMASK(LCDDATA63), 3, b
#define S60C0                            BANKMASK(LCDDATA7), 4, b
#define S60C1                            BANKMASK(LCDDATA15), 4, b
#define S60C2                            BANKMASK(LCDDATA23), 4, b
#define S60C3                            BANKMASK(LCDDATA31), 4, b
#define S60C4                            BANKMASK(LCDDATA39), 4, b
#define S60C5                            BANKMASK(LCDDATA47), 4, b
#define S60C6                            BANKMASK(LCDDATA55), 4, b
#define S60C7                            BANKMASK(LCDDATA63), 4, b
#define S61C0                            BANKMASK(LCDDATA7), 5, b
#define S61C1                            BANKMASK(LCDDATA15), 5, b
#define S61C2                            BANKMASK(LCDDATA23), 5, b
#define S61C3                            BANKMASK(LCDDATA31), 5, b
#define S61C4                            BANKMASK(LCDDATA39), 5, b
#define S61C5                            BANKMASK(LCDDATA47), 5, b
#define S61C6                            BANKMASK(LCDDATA55), 5, b
#define S61C7                            BANKMASK(LCDDATA63), 5, b
#define S62C0                            BANKMASK(LCDDATA7), 6, b
#define S62C1                            BANKMASK(LCDDATA15), 6, b
#define S62C2                            BANKMASK(LCDDATA23), 6, b
#define S62C3                            BANKMASK(LCDDATA31), 6, b
#define S62C4                            BANKMASK(LCDDATA39), 6, b
#define S62C5                            BANKMASK(LCDDATA47), 6, b
#define S62C6                            BANKMASK(LCDDATA55), 6, b
#define S62C7                            BANKMASK(LCDDATA63), 6, b
#define S63C0                            BANKMASK(LCDDATA7), 7, b
#define S63C1                            BANKMASK(LCDDATA15), 7, b
#define S63C2                            BANKMASK(LCDDATA23), 7, b
#define S63C3                            BANKMASK(LCDDATA31), 7, b
#define S63C4                            BANKMASK(LCDDATA39), 7, b
#define S63C5                            BANKMASK(LCDDATA47), 7, b
#define S63C6                            BANKMASK(LCDDATA55), 7, b
#define S63C7                            BANKMASK(LCDDATA63), 7, b
#define SAMC0                            BANKMASK(ADCON3H), 0, b
#define SAMC1                            BANKMASK(ADCON3H), 1, b
#define SAMC2                            BANKMASK(ADCON3H), 2, b
#define SAMC3                            BANKMASK(ADCON3H), 3, b
#define SAMC4                            BANKMASK(ADCON3H), 4, b
#define SAMP                             BANKMASK(ADCON1L), 1, a
#define SCK1R0                           BANKMASK(RPINR8_9), 0, b
#define SCK1R1                           BANKMASK(RPINR8_9), 1, b
#define SCK1R2                           BANKMASK(RPINR8_9), 2, b
#define SCK1R3                           BANKMASK(RPINR8_9), 3, b
#define SCK2R0                           BANKMASK(RPINR10_11), 4, b
#define SCK2R1                           BANKMASK(RPINR10_11), 5, b
#define SCK2R2                           BANKMASK(RPINR10_11), 6, b
#define SCK2R3                           BANKMASK(RPINR10_11), 7, b
#define SCKP                             BANKMASK(BAUDCON1), 4, a
#define SCKP1                            BANKMASK(BAUDCON1), 4, a
#define SCKP2                            BANKMASK(BAUDCON2), 4, b
#define SCKP3                            BANKMASK(BAUDCON3), 4, b
#define SCKP4                            BANKMASK(BAUDCON4), 4, b
#define SCS                              BANKMASK(OSCCON), 0, a
#define SDI1R0                           BANKMASK(RPINR8_9), 4, b
#define SDI1R1                           BANKMASK(RPINR8_9), 5, b
#define SDI1R2                           BANKMASK(RPINR8_9), 6, b
#define SDI1R3                           BANKMASK(RPINR8_9), 7, b
#define SDI2R0                           BANKMASK(RPINR12_13), 0, b
#define SDI2R1                           BANKMASK(RPINR12_13), 1, b
#define SDI2R2                           BANKMASK(RPINR12_13), 2, b
#define SDI2R3                           BANKMASK(RPINR12_13), 3, b
#define SE0                              BANKMASK(UCON), 5, a
#define SE00                             BANKMASK(LCDSE0), 0, b
#define SE01                             BANKMASK(LCDSE0), 1, b
#define SE02                             BANKMASK(LCDSE0), 2, b
#define SE03                             BANKMASK(LCDSE0), 3, b
#define SE04                             BANKMASK(LCDSE0), 4, b
#define SE05                             BANKMASK(LCDSE0), 5, b
#define SE06                             BANKMASK(LCDSE0), 6, b
#define SE07                             BANKMASK(LCDSE0), 7, b
#define SE08                             BANKMASK(LCDSE1), 0, b
#define SE09                             BANKMASK(LCDSE1), 1, b
#define SE10                             BANKMASK(LCDSE1), 2, b
#define SE11                             BANKMASK(LCDSE1), 3, b
#define SE12                             BANKMASK(LCDSE1), 4, b
#define SE13                             BANKMASK(LCDSE1), 5, b
#define SE14                             BANKMASK(LCDSE1), 6, b
#define SE15                             BANKMASK(LCDSE1), 7, b
#define SE16                             BANKMASK(LCDSE2), 0, b
#define SE17                             BANKMASK(LCDSE2), 1, b
#define SE18                             BANKMASK(LCDSE2), 2, b
#define SE19                             BANKMASK(LCDSE2), 3, b
#define SE20                             BANKMASK(LCDSE2), 4, b
#define SE21                             BANKMASK(LCDSE2), 5, b
#define SE22                             BANKMASK(LCDSE2), 6, b
#define SE23                             BANKMASK(LCDSE2), 7, b
#define SE24                             BANKMASK(LCDSE3), 0, b
#define SE25                             BANKMASK(LCDSE3), 1, b
#define SE26                             BANKMASK(LCDSE3), 2, b
#define SE27                             BANKMASK(LCDSE3), 3, b
#define SE28                             BANKMASK(LCDSE3), 4, b
#define SE29                             BANKMASK(LCDSE3), 5, b
#define SE30                             BANKMASK(LCDSE3), 6, b
#define SE31                             BANKMASK(LCDSE3), 7, b
#define SE32                             BANKMASK(LCDSE4), 0, b
#define SE33                             BANKMASK(LCDSE4), 1, b
#define SE34                             BANKMASK(LCDSE4), 2, b
#define SE35                             BANKMASK(LCDSE4), 3, b
#define SE36                             BANKMASK(LCDSE4), 4, b
#define SE37                             BANKMASK(LCDSE4), 5, b
#define SE38                             BANKMASK(LCDSE4), 6, b
#define SE39                             BANKMASK(LCDSE4), 7, b
#define SE40                             BANKMASK(LCDSE5), 0, b
#define SE41                             BANKMASK(LCDSE5), 1, b
#define SE42                             BANKMASK(LCDSE5), 2, b
#define SE43                             BANKMASK(LCDSE5), 3, b
#define SE44                             BANKMASK(LCDSE5), 4, b
#define SE45                             BANKMASK(LCDSE5), 5, b
#define SE46                             BANKMASK(LCDSE5), 6, b
#define SE47                             BANKMASK(LCDSE5), 7, b
#define SE48                             BANKMASK(LCDSE6), 0, b
#define SE49                             BANKMASK(LCDSE6), 1, b
#define SE50                             BANKMASK(LCDSE6), 2, b
#define SE51                             BANKMASK(LCDSE6), 3, b
#define SE52                             BANKMASK(LCDSE6), 4, b
#define SE53                             BANKMASK(LCDSE6), 5, b
#define SE54                             BANKMASK(LCDSE6), 6, b
#define SE55                             BANKMASK(LCDSE6), 7, b
#define SE56                             BANKMASK(LCDSE7), 0, b
#define SE57                             BANKMASK(LCDSE7), 1, b
#define SE58                             BANKMASK(LCDSE7), 2, b
#define SE59                             BANKMASK(LCDSE7), 3, b
#define SE60                             BANKMASK(LCDSE7), 4, b
#define SE61                             BANKMASK(LCDSE7), 5, b
#define SE62                             BANKMASK(LCDSE7), 6, b
#define SE63                             BANKMASK(LCDSE7), 7, b
#define SEN1                             BANKMASK(SSP1CON2), 0, a
#define SEN2                             BANKMASK(SSP2CON2), 0, b
#define SENDB1                           BANKMASK(TXSTA1), 3, a
#define SLPEN                            BANKMASK(LCDCON), 6, b
#define SMP1                             BANKMASK(SSP1STAT), 7, a
#define SMP2                             BANKMASK(SSP2STAT), 7, b
#define SMPI0                            BANKMASK(ADCON2L), 2, b
#define SMPI1                            BANKMASK(ADCON2L), 3, b
#define SMPI2                            BANKMASK(ADCON2L), 4, b
#define SMPI3                            BANKMASK(ADCON2L), 5, b
#define SMPI4                            BANKMASK(ADCON2L), 6, b
#define SOFIE                            BANKMASK(UIE), 6, b
#define SOFIF                            BANKMASK(UIR), 6, a
#define SOSCEN1                          BANKMASK(T1CON), 3, a
#define SOSCEN3                          BANKMASK(T3CON), 3, a
#define SOSCEN5                          BANKMASK(T5CON), 3, b
#define SOSCGO                           BANKMASK(OSCCON2), 1, a
#define SP0                              BANKMASK(STKPTR), 0, a
#define SP1                              BANKMASK(STKPTR), 1, a
#define SP2                              BANKMASK(STKPTR), 2, a
#define SP3                              BANKMASK(STKPTR), 3, a
#define SP4                              BANKMASK(STKPTR), 4, a
#define SPI1MD                           BANKMASK(PMD0), 1, b
#define SPI2MD                           BANKMASK(PMD0), 2, b
#define SRENA                            BANKMASK(RCSTA1), 5, a
#define SRETEN                           BANKMASK(RCON4), 4, a
#define SS1R0                            BANKMASK(RPINR10_11), 0, b
#define SS1R1                            BANKMASK(RPINR10_11), 1, b
#define SS1R2                            BANKMASK(RPINR10_11), 2, b
#define SS1R3                            BANKMASK(RPINR10_11), 3, b
#define SS2                              BANKMASK(PORTD), 7, a
#define SS2R0                            BANKMASK(RPINR12_13), 4, b
#define SS2R1                            BANKMASK(RPINR12_13), 5, b
#define SS2R2                            BANKMASK(RPINR12_13), 6, b
#define SS2R3                            BANKMASK(RPINR12_13), 7, b
#define SSCON0                           BANKMASK(DMACON1), 6, a
#define SSCON1                           BANKMASK(DMACON1), 7, a
#define SSP1IE                           BANKMASK(PIE1), 3, a
#define SSP1IF                           BANKMASK(PIR1), 3, a
#define SSP1IP                           BANKMASK(IPR1), 3, a
#define SSP1MD                           BANKMASK(PMD1), 0, b
#define SSP1OD                           BANKMASK(ODCON1), 0, b
#define SSP2IE                           BANKMASK(PIE2), 6, a
#define SSP2IF                           BANKMASK(PIR2), 6, a
#define SSP2IP                           BANKMASK(IPR2), 6, a
#define SSP2MD                           BANKMASK(PMD1), 1, b
#define SSP2OD                           BANKMASK(ODCON1), 1, b
#define SSPEN1                           BANKMASK(SSP1CON1), 5, a
#define SSPEN2                           BANKMASK(SSP2CON1), 5, b
#define SSPM01                           BANKMASK(SSP1CON1), 0, a
#define SSPM012                          BANKMASK(LCDDATA12), 0, b
#define SSPM02                           BANKMASK(SSP2CON1), 0, b
#define SSPM11                           BANKMASK(SSP1CON1), 1, a
#define SSPM112                          BANKMASK(LCDDATA12), 1, b
#define SSPM12                           BANKMASK(SSP2CON1), 1, b
#define SSPM21                           BANKMASK(SSP1CON1), 2, a
#define SSPM212                          BANKMASK(LCDDATA12), 2, b
#define SSPM22                           BANKMASK(SSP2CON1), 2, b
#define SSPM31                           BANKMASK(SSP1CON1), 3, a
#define SSPM312                          BANKMASK(LCDDATA12), 3, b
#define SSPM32                           BANKMASK(SSP2CON1), 3, b
#define SSPOV1                           BANKMASK(SSP1CON1), 6, a
#define SSPOV2                           BANKMASK(SSP2CON1), 6, b
#define SSRC0                            BANKMASK(ADCON1L), 4, a
#define SSRC1                            BANKMASK(ADCON1L), 5, a
#define SSRC2                            BANKMASK(ADCON1L), 6, a
#define SSRC3                            BANKMASK(ADCON1L), 7, a
#define STALLIE                          BANKMASK(UIE), 5, b
#define STALLIF                          BANKMASK(UIR), 5, a
#define START1                           BANKMASK(SSP1STAT), 3, a
#define START2                           BANKMASK(SSP2STAT), 3, b
#define STKERR                           BANKMASK(RCON3), 7, a
#define STKFUL                           BANKMASK(STKPTR), 7, a
#define STKOVF                           BANKMASK(STKPTR), 7, a
#define STKUNF                           BANKMASK(STKPTR), 6, a
#define STOP1                            BANKMASK(SSP1STAT), 4, a
#define STOP2                            BANKMASK(SSP2STAT), 4, b
#define STRA1                            BANKMASK(PSTR1CON), 0, a
#define STRA2                            BANKMASK(PSTR2CON), 0, b
#define STRA3                            BANKMASK(PSTR3CON), 0, b
#define STRB1                            BANKMASK(PSTR1CON), 1, a
#define STRB2                            BANKMASK(PSTR2CON), 1, b
#define STRB3                            BANKMASK(PSTR3CON), 1, b
#define STRC1                            BANKMASK(PSTR1CON), 2, a
#define STRC2                            BANKMASK(PSTR2CON), 2, b
#define STRC3                            BANKMASK(PSTR3CON), 2, b
#define STRD1                            BANKMASK(PSTR1CON), 3, a
#define STRD2                            BANKMASK(PSTR2CON), 3, b
#define STRD3                            BANKMASK(PSTR3CON), 3, b
#define STRSYNC1                         BANKMASK(PSTR1CON), 4, a
#define STRSYNC2                         BANKMASK(PSTR2CON), 4, b
#define STRSYNC3                         BANKMASK(PSTR3CON), 4, b
#define SUSPND                           BANKMASK(UCON), 1, a
#define SWDTEN                           BANKMASK(RCON2), 5, a
#define SYNC1                            BANKMASK(TXSTA1), 4, a
#define T08BIT                           BANKMASK(T0CON), 6, a
#define T0CKIR0                          BANKMASK(RPINR38_39), 4, b
#define T0CKIR1                          BANKMASK(RPINR38_39), 5, b
#define T0CKIR2                          BANKMASK(RPINR38_39), 6, b
#define T0CKIR3                          BANKMASK(RPINR38_39), 7, b
#define T0CS0                            BANKMASK(T0CON), 4, a
#define T0CS1                            BANKMASK(T0CON), 5, a
#define T0IE                             BANKMASK(INTCON), 5, a
#define T0IF                             BANKMASK(INTCON), 2, a
#define T0IP                             BANKMASK(INTCON2), 2, a
#define T0PS0                            BANKMASK(T0CON), 0, a
#define T0PS1                            BANKMASK(T0CON), 1, a
#define T0PS2                            BANKMASK(T0CON), 2, a
#define T1CKIR0                          BANKMASK(RPINR40_41), 4, b
#define T1CKIR1                          BANKMASK(RPINR40_41), 5, b
#define T1CKIR2                          BANKMASK(RPINR40_41), 6, b
#define T1CKIR3                          BANKMASK(RPINR40_41), 7, b
#define T1CKPS0                          BANKMASK(T1CON), 4, a
#define T1CKPS1                          BANKMASK(T1CON), 5, a
#define T1GGO                            BANKMASK(T1GCON), 3, a
#define T1GGO_NOT_T1DONE                 BANKMASK(T1GCON), 3, a
#define T1GGO_nT1DONE                    BANKMASK(T1GCON), 3, a
#define T1GPOL                           BANKMASK(T1GCON), 6, a
#define T1GR0                            BANKMASK(RPINR40_41), 0, b
#define T1GR1                            BANKMASK(RPINR40_41), 1, b
#define T1GR2                            BANKMASK(RPINR40_41), 2, b
#define T1GR3                            BANKMASK(RPINR40_41), 3, b
#define T1GSPM                           BANKMASK(T1GCON), 4, a
#define T1GSS0                           BANKMASK(T1GCON), 0, a
#define T1GSS1                           BANKMASK(T1GCON), 1, a
#define T1GTM                            BANKMASK(T1GCON), 5, a
#define T1GVAL                           BANKMASK(T1GCON), 2, a
#define T1OSCEN                          BANKMASK(T1CON), 3, a
#define T1RD16                           BANKMASK(T1CON), 7, a
#define T2CKPS0                          BANKMASK(T2CON), 0, a
#define T2CKPS1                          BANKMASK(T2CON), 1, a
#define T2OUTPS0                         BANKMASK(T2CON), 3, a
#define T2OUTPS1                         BANKMASK(T2CON), 4, a
#define T2OUTPS2                         BANKMASK(T2CON), 5, a
#define T2OUTPS3                         BANKMASK(T2CON), 6, a
#define T3CKIR0                          BANKMASK(RPINR42_43), 4, b
#define T3CKIR1                          BANKMASK(RPINR42_43), 5, b
#define T3CKIR2                          BANKMASK(RPINR42_43), 6, b
#define T3CKIR3                          BANKMASK(RPINR42_43), 7, b
#define T3CKPS0                          BANKMASK(T3CON), 4, a
#define T3CKPS019                        BANKMASK(LCDDATA19), 4, b
#define T3CKPS1                          BANKMASK(T3CON), 5, a
#define T3CKPS119                        BANKMASK(LCDDATA19), 5, b
#define T3GGO                            BANKMASK(T3GCON), 3, a
#define T3GGO_NOT_T3DONE                 BANKMASK(T3GCON), 3, a
#define T3GGO_nT3DONE                    BANKMASK(T3GCON), 3, a
#define T3GPOL                           BANKMASK(T3GCON), 6, a
#define T3GR0                            BANKMASK(RPINR42_43), 0, b
#define T3GR1                            BANKMASK(RPINR42_43), 1, b
#define T3GR2                            BANKMASK(RPINR42_43), 2, b
#define T3GR3                            BANKMASK(RPINR42_43), 3, b
#define T3GSPM                           BANKMASK(T3GCON), 4, a
#define T3GSS0                           BANKMASK(T3GCON), 0, a
#define T3GSS1                           BANKMASK(T3GCON), 1, a
#define T3GTM                            BANKMASK(T3GCON), 5, a
#define T3GVAL                           BANKMASK(T3GCON), 2, a
#define T3OSCEN                          BANKMASK(T3CON), 3, a
#define T3RD16                           BANKMASK(T3CON), 7, a
#define T4CKPS0                          BANKMASK(T4CON), 0, b
#define T4CKPS016                        BANKMASK(LCDDATA16), 0, b
#define T4CKPS1                          BANKMASK(T4CON), 1, b
#define T4CKPS116                        BANKMASK(LCDDATA16), 1, b
#define T4OUTPS0                         BANKMASK(T4CON), 3, b
#define T4OUTPS016                       BANKMASK(LCDDATA16), 3, b
#define T4OUTPS1                         BANKMASK(T4CON), 4, b
#define T4OUTPS116                       BANKMASK(LCDDATA16), 4, b
#define T4OUTPS2                         BANKMASK(T4CON), 5, b
#define T4OUTPS216                       BANKMASK(LCDDATA16), 5, b
#define T4OUTPS3                         BANKMASK(T4CON), 6, b
#define T4OUTPS316                       BANKMASK(LCDDATA16), 6, b
#define T5CKIR0                          BANKMASK(RPINR44_45), 4, b
#define T5CKIR1                          BANKMASK(RPINR44_45), 5, b
#define T5CKIR2                          BANKMASK(RPINR44_45), 6, b
#define T5CKIR3                          BANKMASK(RPINR44_45), 7, b
#define T5CKPS0                          BANKMASK(T5CON), 4, b
#define T5CKPS1                          BANKMASK(T5CON), 5, b
#define T5GGO                            BANKMASK(T5GCON), 3, b
#define T5GGO_NOT_T5DONE                 BANKMASK(T5GCON), 3, b
#define T5GGO_nT5DONE                    BANKMASK(T5GCON), 3, b
#define T5GPOL                           BANKMASK(T5GCON), 6, b
#define T5GR0                            BANKMASK(RPINR44_45), 0, b
#define T5GR1                            BANKMASK(RPINR44_45), 1, b
#define T5GR2                            BANKMASK(RPINR44_45), 2, b
#define T5GR3                            BANKMASK(RPINR44_45), 3, b
#define T5GSPM                           BANKMASK(T5GCON), 4, b
#define T5GSS0                           BANKMASK(T5GCON), 0, b
#define T5GSS1                           BANKMASK(T5GCON), 1, b
#define T5GTM                            BANKMASK(T5GCON), 5, b
#define T5GVAL                           BANKMASK(T5GCON), 2, b
#define T5OSCEN                          BANKMASK(T5CON), 3, b
#define T5RD16                           BANKMASK(T5CON), 7, b
#define T6CKPS0                          BANKMASK(T6CON), 0, b
#define T6CKPS1                          BANKMASK(T6CON), 1, b
#define T6OUTPS0                         BANKMASK(T6CON), 3, b
#define T6OUTPS1                         BANKMASK(T6CON), 4, b
#define T6OUTPS2                         BANKMASK(T6CON), 5, b
#define T6OUTPS3                         BANKMASK(T6CON), 6, b
#define T8CKPS0                          BANKMASK(T8CON), 0, b
#define T8CKPS1                          BANKMASK(T8CON), 1, b
#define T8OUTPS0                         BANKMASK(T8CON), 3, b
#define T8OUTPS1                         BANKMASK(T8CON), 4, b
#define T8OUTPS2                         BANKMASK(T8CON), 5, b
#define T8OUTPS3                         BANKMASK(T8CON), 6, b
#define TGEN                             BANKMASK(CTMUCON1), 4, b
#define TMR0IE                           BANKMASK(INTCON), 5, a
#define TMR0IF                           BANKMASK(INTCON), 2, a
#define TMR0IP                           BANKMASK(INTCON2), 2, a
#define TMR0MD                           BANKMASK(PMD2), 0, b
#define TMR0ON                           BANKMASK(T0CON), 7, a
#define TMR1CS0                          BANKMASK(T1CON), 6, a
#define TMR1CS1                          BANKMASK(T1CON), 7, a
#define TMR1GE                           BANKMASK(T1GCON), 7, a
#define TMR1GIE                          BANKMASK(PIE1), 2, a
#define TMR1GIF                          BANKMASK(PIR1), 2, a
#define TMR1GIP                          BANKMASK(IPR1), 2, a
#define TMR1IE                           BANKMASK(PIE1), 0, a
#define TMR1IF                           BANKMASK(PIR1), 0, a
#define TMR1IP                           BANKMASK(IPR1), 0, a
#define TMR1MD                           BANKMASK(PMD2), 1, b
#define TMR1ON                           BANKMASK(T1CON), 0, a
#define TMR2IE                           BANKMASK(PIE1), 1, a
#define TMR2IF                           BANKMASK(PIR1), 1, a
#define TMR2IP                           BANKMASK(IPR1), 1, a
#define TMR2MD                           BANKMASK(PMD2), 2, b
#define TMR2ON                           BANKMASK(T2CON), 2, a
#define TMR3CS0                          BANKMASK(T3CON), 6, a
#define TMR3CS019                        BANKMASK(LCDDATA19), 6, b
#define TMR3CS1                          BANKMASK(T3CON), 7, a
#define TMR3CS119                        BANKMASK(LCDDATA19), 7, b
#define TMR3GE                           BANKMASK(T3GCON), 7, a
#define TMR3GIE                          BANKMASK(PIE2), 0, a
#define TMR3GIF                          BANKMASK(PIR2), 0, a
#define TMR3GIP                          BANKMASK(IPR2), 0, a
#define TMR3IE                           BANKMASK(PIE2), 1, a
#define TMR3IF                           BANKMASK(PIR2), 1, a
#define TMR3IP                           BANKMASK(IPR2), 1, a
#define TMR3MD                           BANKMASK(PMD2), 3, b
#define TMR3ON                           BANKMASK(T3CON), 0, a
#define TMR4IE                           BANKMASK(PIE5), 0, a
#define TMR4IF                           BANKMASK(PIR5), 0, a
#define TMR4IP                           BANKMASK(IPR5), 0, a
#define TMR4MD                           BANKMASK(PMD2), 4, b
#define TMR4ON                           BANKMASK(T4CON), 2, b
#define TMR5CS0                          BANKMASK(T5CON), 6, b
#define TMR5CS1                          BANKMASK(T5CON), 7, b
#define TMR5GE                           BANKMASK(T5GCON), 7, b
#define TMR5GIE                          BANKMASK(PIE3), 7, a
#define TMR5GIF                          BANKMASK(PIR3), 7, a
#define TMR5GIP                          BANKMASK(IPR3), 7, a
#define TMR5IE                           BANKMASK(PIE5), 1, a
#define TMR5IF                           BANKMASK(PIR5), 1, a
#define TMR5IP                           BANKMASK(IPR5), 1, a
#define TMR5MD                           BANKMASK(PMD2), 5, b
#define TMR5ON                           BANKMASK(T5CON), 0, b
#define TMR6IE                           BANKMASK(PIE5), 2, a
#define TMR6IF                           BANKMASK(PIR5), 2, a
#define TMR6IP                           BANKMASK(IPR5), 2, a
#define TMR6MD                           BANKMASK(PMD2), 6, b
#define TMR6ON                           BANKMASK(T6CON), 2, b
#define TMR8IE                           BANKMASK(PIE5), 4, a
#define TMR8IF                           BANKMASK(PIR5), 4, a
#define TMR8IP                           BANKMASK(IPR5), 4, a
#define TMR8MD                           BANKMASK(PMD2), 7, b
#define TMR8ON                           BANKMASK(T8CON), 2, b
#define TO                               BANKMASK(RCON), 3, a
#define TRISA0                           BANKMASK(TRISA), 0, a
#define TRISA1                           BANKMASK(TRISA), 1, a
#define TRISA2                           BANKMASK(TRISA), 2, a
#define TRISA3                           BANKMASK(TRISA), 3, a
#define TRISA4                           BANKMASK(TRISA), 4, a
#define TRISA5                           BANKMASK(TRISA), 5, a
#define TRISA6                           BANKMASK(TRISA), 6, a
#define TRISA7                           BANKMASK(TRISA), 7, a
#define TRISB0                           BANKMASK(TRISB), 0, a
#define TRISB1                           BANKMASK(TRISB), 1, a
#define TRISB2                           BANKMASK(TRISB), 2, a
#define TRISB3                           BANKMASK(TRISB), 3, a
#define TRISB4                           BANKMASK(TRISB), 4, a
#define TRISB5                           BANKMASK(TRISB), 5, a
#define TRISB6                           BANKMASK(TRISB), 6, a
#define TRISB7                           BANKMASK(TRISB), 7, a
#define TRISC0                           BANKMASK(TRISC), 0, a
#define TRISC1                           BANKMASK(TRISC), 1, a
#define TRISC2                           BANKMASK(TRISC), 2, a
#define TRISC3                           BANKMASK(TRISC), 3, a
#define TRISC4                           BANKMASK(TRISC), 4, a
#define TRISC5                           BANKMASK(TRISC), 5, a
#define TRISC6                           BANKMASK(TRISC), 6, a
#define TRISC7                           BANKMASK(TRISC), 7, a
#define TRISD0                           BANKMASK(TRISD), 0, a
#define TRISD1                           BANKMASK(TRISD), 1, a
#define TRISD2                           BANKMASK(TRISD), 2, a
#define TRISD3                           BANKMASK(TRISD), 3, a
#define TRISD4                           BANKMASK(TRISD), 4, a
#define TRISD5                           BANKMASK(TRISD), 5, a
#define TRISD6                           BANKMASK(TRISD), 6, a
#define TRISD7                           BANKMASK(TRISD), 7, a
#define TRISE0                           BANKMASK(TRISE), 0, a
#define TRISE1                           BANKMASK(TRISE), 1, a
#define TRISE2                           BANKMASK(TRISE), 2, a
#define TRISE3                           BANKMASK(TRISE), 3, a
#define TRISE4                           BANKMASK(TRISE), 4, a
#define TRISE5                           BANKMASK(TRISE), 5, a
#define TRISE6                           BANKMASK(TRISE), 6, a
#define TRISE7                           BANKMASK(TRISE), 7, a
#define TRISF2                           BANKMASK(TRISF), 2, a
#define TRISF3                           BANKMASK(TRISF), 3, a
#define TRISF4                           BANKMASK(TRISF), 4, a
#define TRISF5                           BANKMASK(TRISF), 5, a
#define TRISF6                           BANKMASK(TRISF), 6, a
#define TRISF7                           BANKMASK(TRISF), 7, a
#define TRISG0                           BANKMASK(TRISG), 0, a
#define TRISG1                           BANKMASK(TRISG), 1, a
#define TRISG2                           BANKMASK(TRISG), 2, a
#define TRISG3                           BANKMASK(TRISG), 3, a
#define TRISG4                           BANKMASK(TRISG), 4, a
#define TRISVP0                          BANKMASK(TRISVP), 0, a
#define TRISVP1                          BANKMASK(TRISVP), 1, a
#define TRISVP2                          BANKMASK(TRISVP), 2, a
#define TRISVP3                          BANKMASK(TRISVP), 3, a
#define TRISVP4                          BANKMASK(TRISVP), 4, a
#define TRISVP5                          BANKMASK(TRISVP), 5, a
#define TRISVP6                          BANKMASK(TRISVP), 6, a
#define TRISVP7                          BANKMASK(TRISVP), 7, a
#define TRMT1                            BANKMASK(TXSTA1), 1, a
#define TRNIE                            BANKMASK(UIE), 3, b
#define TRNIF                            BANKMASK(UIR), 3, a
#define TUN0                             BANKMASK(OSCTUNE), 0, a
#define TUN1                             BANKMASK(OSCTUNE), 1, a
#define TUN2                             BANKMASK(OSCTUNE), 2, a
#define TUN3                             BANKMASK(OSCTUNE), 3, a
#define TUN4                             BANKMASK(OSCTUNE), 4, a
#define TUN5                             BANKMASK(OSCTUNE), 5, a
#define TX1IE                            BANKMASK(PIE1), 4, a
#define TX1IF                            BANKMASK(PIR1), 4, a
#define TX1IP                            BANKMASK(IPR1), 4, a
#define TX2IE                            BANKMASK(PIE3), 4, a
#define TX2IF                            BANKMASK(PIR3), 4, a
#define TX2IP                            BANKMASK(IPR3), 4, a
#define TX3IE                            BANKMASK(PIE6), 4, a
#define TX3IF                            BANKMASK(PIR6), 4, a
#define TX3IP                            BANKMASK(IPR6), 4, a
#define TX4IE                            BANKMASK(PIE6), 6, a
#define TX4IF                            BANKMASK(PIR6), 6, a
#define TX4IP                            BANKMASK(IPR6), 6, a
#define TX8_9                            BANKMASK(TXSTA1), 6, a
#define TX8_92                           BANKMASK(TXSTA2), 6, b
#define TX8_93                           BANKMASK(TXSTA3), 6, b
#define TX8_94                           BANKMASK(TXSTA4), 6, b
#define TX91                             BANKMASK(TXSTA1), 6, a
#define TX9D1                            BANKMASK(TXSTA1), 0, a
#define TXADDR0                          BANKMASK(TXADDRL), 0, a
#define TXADDR1                          BANKMASK(TXADDRL), 1, a
#define TXADDR10                         BANKMASK(TXADDRH), 2, a
#define TXADDR11                         BANKMASK(TXADDRH), 3, a
#define TXADDR2                          BANKMASK(TXADDRL), 2, a
#define TXADDR3                          BANKMASK(TXADDRL), 3, a
#define TXADDR4                          BANKMASK(TXADDRL), 4, a
#define TXADDR5                          BANKMASK(TXADDRL), 5, a
#define TXADDR6                          BANKMASK(TXADDRL), 6, a
#define TXADDR7                          BANKMASK(TXADDRL), 7, a
#define TXADDR8                          BANKMASK(TXADDRH), 0, a
#define TXADDR9                          BANKMASK(TXADDRH), 1, a
#define TXB0IE                           BANKMASK(PIE3), 2, a
#define TXB1IE                           BANKMASK(PIE3), 3, a
#define TXB2IE                           BANKMASK(PIE3), 4, a
#define TXBNIE                           BANKMASK(PIE3), 4, a
#define TXBNIF                           BANKMASK(PIR3), 4, a
#define TXBNIP                           BANKMASK(IPR3), 4, a
#define TXBUF0                           BANKMASK(TXBUF), 0, a
#define TXBUF1                           BANKMASK(TXBUF), 1, a
#define TXBUF2                           BANKMASK(TXBUF), 2, a
#define TXBUF3                           BANKMASK(TXBUF), 3, a
#define TXBUF4                           BANKMASK(TXBUF), 4, a
#define TXBUF5                           BANKMASK(TXBUF), 5, a
#define TXBUF6                           BANKMASK(TXBUF), 6, a
#define TXBUF7                           BANKMASK(TXBUF), 7, a
#define TXCKP1                           BANKMASK(BAUDCON1), 4, a
#define TXCKP2                           BANKMASK(BAUDCON2), 4, b
#define TXCKP3                           BANKMASK(BAUDCON3), 4, b
#define TXCKP4                           BANKMASK(BAUDCON4), 4, b
#define TXD8                             BANKMASK(TXSTA1), 0, a
#define TXD82                            BANKMASK(TXSTA2), 0, b
#define TXD83                            BANKMASK(TXSTA3), 0, b
#define TXD84                            BANKMASK(TXSTA4), 0, b
#define TXEN1                            BANKMASK(TXSTA1), 5, a
#define TXIE                             BANKMASK(PIE1), 4, a
#define TXIF                             BANKMASK(PIR1), 4, a
#define TXINC                            BANKMASK(DMACON1), 5, a
#define TXMMD                            BANKMASK(PMD3), 7, b
#define U1RXR0                           BANKMASK(RPINR0_1), 0, b
#define U1RXR1                           BANKMASK(RPINR0_1), 1, b
#define U1RXR2                           BANKMASK(RPINR0_1), 2, b
#define U1RXR3                           BANKMASK(RPINR0_1), 3, b
#define U1TXR0                           BANKMASK(RPINR0_1), 4, b
#define U1TXR1                           BANKMASK(RPINR0_1), 5, b
#define U1TXR2                           BANKMASK(RPINR0_1), 6, b
#define U1TXR3                           BANKMASK(RPINR0_1), 7, b
#define U2RXR0                           BANKMASK(RPINR2_3), 0, b
#define U2RXR1                           BANKMASK(RPINR2_3), 1, b
#define U2RXR2                           BANKMASK(RPINR2_3), 2, b
#define U2RXR3                           BANKMASK(RPINR2_3), 3, b
#define U2TXR0                           BANKMASK(RPINR2_3), 4, b
#define U2TXR1                           BANKMASK(RPINR2_3), 5, b
#define U2TXR2                           BANKMASK(RPINR2_3), 6, b
#define U2TXR3                           BANKMASK(RPINR2_3), 7, b
#define U3RXR0                           BANKMASK(RPINR4_5), 0, b
#define U3RXR1                           BANKMASK(RPINR4_5), 1, b
#define U3RXR2                           BANKMASK(RPINR4_5), 2, b
#define U3RXR3                           BANKMASK(RPINR4_5), 3, b
#define U3TXR0                           BANKMASK(RPINR4_5), 4, b
#define U3TXR1                           BANKMASK(RPINR4_5), 5, b
#define U3TXR2                           BANKMASK(RPINR4_5), 6, b
#define U3TXR3                           BANKMASK(RPINR4_5), 7, b
#define U4RXR0                           BANKMASK(RPINR6_7), 0, b
#define U4RXR1                           BANKMASK(RPINR6_7), 1, b
#define U4RXR2                           BANKMASK(RPINR6_7), 2, b
#define U4RXR3                           BANKMASK(RPINR6_7), 3, b
#define U4TXR0                           BANKMASK(RPINR6_7), 4, b
#define U4TXR1                           BANKMASK(RPINR6_7), 5, b
#define U4TXR2                           BANKMASK(RPINR6_7), 6, b
#define U4TXR3                           BANKMASK(RPINR6_7), 7, b
#define UA1                              BANKMASK(SSP1STAT), 1, a
#define UA2                              BANKMASK(SSP2STAT), 1, b
#define UART1MD                          BANKMASK(PMD1), 2, b
#define UART2MD                          BANKMASK(PMD1), 3, b
#define UART3MD                          BANKMASK(PMD1), 4, b
#define UART4MD                          BANKMASK(PMD1), 5, b
#define UERRIE                           BANKMASK(UIE), 1, b
#define UERRIF                           BANKMASK(UIR), 1, a
#define ULPWDIS                          BANKMASK(DSCONL), 2, b
#define ULPWUIN                          BANKMASK(PORTA), 0, a
#define UOEMON                           BANKMASK(UCFG), 6, b
#define UPP0                             BANKMASK(UCFG), 0, b
#define UPP1                             BANKMASK(UCFG), 1, b
#define UPUEN                            BANKMASK(UCFG), 4, b
#define URSTIE                           BANKMASK(UIE), 0, b
#define URSTIF                           BANKMASK(UIR), 0, a
#define USART1OD                         BANKMASK(ODCON1), 2, b
#define USART2OD                         BANKMASK(ODCON1), 3, b
#define USART3OD                         BANKMASK(ODCON1), 4, b
#define USART4OD                         BANKMASK(ODCON1), 5, b
#define USBEN                            BANKMASK(UCON), 3, a
#define USBIE                            BANKMASK(PIE2), 4, a
#define USBIF                            BANKMASK(PIR2), 4, a
#define USBIP                            BANKMASK(IPR2), 4, a
#define USBMD                            BANKMASK(PMD4), 4, b
#define UTEYE                            BANKMASK(UCFG), 7, b
#define UTRDIS                           BANKMASK(UCFG), 3, b
#define VBAT                             BANKMASK(RCON3), 0, a
#define VBG2EN                           BANKMASK(ANCFG), 1, b
#define VBG6EN                           BANKMASK(ANCFG), 2, b
#define VBGEN                            BANKMASK(ANCFG), 0, b
#define VBPOR                            BANKMASK(RCON3), 1, a
#define VDDBOR                           BANKMASK(RCON3), 3, a
#define VDDPOR                           BANKMASK(RCON3), 2, a
#define VDIRMAG                          BANKMASK(HLVDCON), 7, a
#define VLCD1PE                          BANKMASK(LCDREF), 0, b
#define VLCD2PE                          BANKMASK(LCDREF), 1, b
#define VLCD3PE                          BANKMASK(LCDREF), 2, b
#define WA                               BANKMASK(LCDPS), 4, b
#define WAIT0                            BANKMASK(PR2), 4, a
#define WAIT1                            BANKMASK(PR2), 5, a
#define WAITB0                           BANKMASK(RTCVALH), 6, b
#define WAITB1                           BANKMASK(RTCVALH), 7, b
#define WAITE0                           BANKMASK(RTCVALH), 0, b
#define WAITE1                           BANKMASK(RTCVALH), 1, b
#define WAITM0                           BANKMASK(RTCVALH), 2, b
#define WAITM1                           BANKMASK(RTCVALH), 3, b
#define WAITM2                           BANKMASK(RTCVALH), 4, b
#define WAITM3                           BANKMASK(RTCVALH), 5, b
#define WCOL1                            BANKMASK(SSP1CON1), 7, a
#define WCOL2                            BANKMASK(SSP2CON1), 7, b
#define WERR                             BANKMASK(LCDCON), 5, b
#define WFT                              BANKMASK(LCDPS), 7, b
#define WPUB0                            BANKMASK(WPUB), 0, a
#define WPUB1                            BANKMASK(WPUB), 1, a
#define WPUB2                            BANKMASK(WPUB), 2, a
#define WPUB3                            BANKMASK(WPUB), 3, a
#define WPUB4                            BANKMASK(WPUB), 4, a
#define WPUB5                            BANKMASK(WPUB), 5, a
#define WPUB6                            BANKMASK(WPUB), 6, a
#define WPUB7                            BANKMASK(WPUB), 7, a
#define WR                               BANKMASK(EECON1), 1, a
#define WRE                              BANKMASK(PORTE), 1, a
#define WREN                             BANKMASK(EECON1), 2, a
#define WRERR                            BANKMASK(EECON1), 3, a
#define WUE1                             BANKMASK(BAUDCON1), 1, a
#define WUE2                             BANKMASK(BAUDCON2), 1, b
#define WUE3                             BANKMASK(BAUDCON3), 1, b
#define WUE4                             BANKMASK(BAUDCON4), 1, b
#define WWPROG                           BANKMASK(EECON1), 5, a
#define ZERO                             BANKMASK(STATUS), 2, a
#define nADDRESS1                        BANKMASK(SSP1STAT), 5, a
#define nADDRESS2                        BANKMASK(SSP2STAT), 5, b
#define nBOR                             BANKMASK(RCON), 0, a
#define nCM                              BANKMASK(RCON), 5, a
#define nPD                              BANKMASK(RCON), 2, a
#define nPOR                             BANKMASK(RCON), 1, a
#define nRBPU                            BANKMASK(INTCON2), 7, a
#define nRI                              BANKMASK(RCON), 4, a
#define nT1DONE                          BANKMASK(T1GCON), 3, a
#define nT1SYNC                          BANKMASK(T1CON), 2, a
#define nT3DONE                          BANKMASK(T3GCON), 3, a
#define nT3SYNC                          BANKMASK(T3CON), 2, a
#define nT5DONE                          BANKMASK(T5GCON), 3, b
#define nT5SYNC                          BANKMASK(T5CON), 2, b
#define nTO                              BANKMASK(RCON), 3, a
#define nWRITE1                          BANKMASK(SSP1STAT), 2, a
#define nWRITE2                          BANKMASK(SSP2STAT), 2, b

/*
 * Device Psects
 */

#ifdef _XC_INC_

// Memory Spaces
#define SPACE_CODE   0
#define SPACE_DATA   1
#define SPACE_EEPROM 3

#if _COMMON_SIZE_
psect udata_acs,class=COMRAM,space=SPACE_DATA,noexec,lowdata
#endif
psect udata_bank0,class=BANK0,space=SPACE_DATA,noexec,lowdata
psect udata_bank1,class=BANK1,space=SPACE_DATA,noexec,lowdata
psect udata_bank2,class=BANK2,space=SPACE_DATA,noexec,lowdata
psect udata_bank3,class=BANK3,space=SPACE_DATA,noexec,lowdata
psect udata_bank4,class=BANK4,space=SPACE_DATA,noexec,lowdata
psect udata_bank5,class=BANK5,space=SPACE_DATA,noexec,lowdata
psect udata_bank6,class=BANK6,space=SPACE_DATA,noexec,lowdata
psect udata_bank7,class=BANK7,space=SPACE_DATA,noexec,lowdata
psect udata_bank8,class=BANK8,space=SPACE_DATA,noexec,lowdata
psect udata_bank9,class=BANK9,space=SPACE_DATA,noexec,lowdata
psect udata_bank10,class=BANK10,space=SPACE_DATA,noexec,lowdata
psect udata_bank11,class=BANK11,space=SPACE_DATA,noexec,lowdata
psect udata_bank12,class=BANK12,space=SPACE_DATA,noexec,lowdata
psect udata_bank13,class=BANK13,space=SPACE_DATA,noexec,lowdata
psect udata,class=RAM,space=SPACE_DATA,noexec
psect code,class=CODE,space=SPACE_CODE,reloc=2
psect data,class=CONST,space=SPACE_CODE,reloc=2,noexec

#endif // _XC_INC_

#endif // _PIC18F67J94_INC_
