/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  wire [9:0] _04_;
  reg [18:0] _05_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_57z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_84z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] & in_data[0]);
  assign celloutsig_0_32z = ~(celloutsig_0_5z[12] & celloutsig_0_1z);
  assign celloutsig_0_79z = !(celloutsig_0_65z ? _00_ : celloutsig_0_68z);
  assign celloutsig_0_41z = ~celloutsig_0_40z;
  assign celloutsig_1_9z = ~celloutsig_1_6z;
  assign celloutsig_1_11z = ~celloutsig_1_5z[2];
  assign celloutsig_0_16z = ~celloutsig_0_7z;
  assign celloutsig_0_18z = ~celloutsig_0_5z[8];
  assign celloutsig_0_23z = ~celloutsig_0_1z;
  assign celloutsig_0_37z = ~((celloutsig_0_14z[2] | celloutsig_0_6z) & celloutsig_0_34z[1]);
  assign celloutsig_0_65z = ~((celloutsig_0_46z | celloutsig_0_41z) & celloutsig_0_57z[2]);
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_2z) & celloutsig_0_0z[2]);
  assign celloutsig_1_0z = ~((in_data[180] | in_data[116]) & in_data[102]);
  assign celloutsig_0_15z = ~((celloutsig_0_3z | celloutsig_0_0z[6]) & celloutsig_0_8z);
  assign celloutsig_0_26z = ~((_02_ | celloutsig_0_25z[7]) & (celloutsig_0_13z[2] | celloutsig_0_17z));
  assign celloutsig_0_95z = celloutsig_0_24z[0] | ~(celloutsig_0_88z);
  assign celloutsig_1_4z = in_data[174] | ~(celloutsig_1_2z);
  assign celloutsig_0_10z = celloutsig_0_2z | ~(celloutsig_0_9z);
  assign celloutsig_0_3z = celloutsig_0_0z[4] | celloutsig_0_1z;
  assign celloutsig_0_53z = celloutsig_0_7z | celloutsig_0_47z;
  assign celloutsig_1_6z = celloutsig_1_5z[4] | in_data[148];
  assign celloutsig_0_38z = celloutsig_0_37z ^ celloutsig_0_1z;
  assign celloutsig_0_40z = in_data[43] ^ celloutsig_0_3z;
  assign celloutsig_0_61z = celloutsig_0_35z ^ celloutsig_0_57z[2];
  assign celloutsig_0_6z = celloutsig_0_5z[9] ^ celloutsig_0_2z;
  assign celloutsig_0_9z = celloutsig_0_5z[4] ^ celloutsig_0_3z;
  assign celloutsig_0_96z = celloutsig_0_38z ^ celloutsig_0_84z[5];
  assign celloutsig_0_2z = celloutsig_0_1z ^ in_data[86];
  assign celloutsig_0_17z = ~(celloutsig_0_14z[0] ^ celloutsig_0_10z);
  reg [18:0] _35_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _35_ <= 19'h00000;
    else _35_ <= { celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_10z };
  assign { _03_[18], _01_, _03_[16:0] } = _35_;
  reg [9:0] _36_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _36_ <= 10'h000;
    else _36_ <= { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_0z };
  assign { _04_[9:6], _00_, _04_[4], _02_, _04_[2:0] } = _36_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 19'h00000;
    else _05_ <= { _04_[9:6], _00_, _04_[4], _02_, _04_[2], celloutsig_0_3z, _04_[9:6], _00_, _04_[4], _02_, _04_[2:0] };
  assign celloutsig_0_31z = celloutsig_0_5z[13:8] / { 1'h1, _05_[9:5] };
  assign celloutsig_0_46z = { celloutsig_0_5z[10:7], celloutsig_0_20z, celloutsig_0_23z } > { celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[150], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } > { in_data[113:112], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } > { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_19z = { in_data[107:96], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_3z } > { celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_12z[7:0], celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } <= { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_3z } && { celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_28z };
  assign celloutsig_0_55z = ! { celloutsig_0_31z[4:3], celloutsig_0_23z };
  assign celloutsig_1_2z = ! in_data[122:120];
  assign celloutsig_1_15z = ! { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_20z = ! { celloutsig_0_14z[2:1], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_4z = { celloutsig_0_0z[6:1], celloutsig_0_1z } || celloutsig_0_0z;
  assign celloutsig_0_63z = { celloutsig_0_25z[12:1], celloutsig_0_29z, celloutsig_0_61z, celloutsig_0_53z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_38z } || _05_[18:1];
  assign celloutsig_1_14z = { in_data[182:169], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z } || { celloutsig_1_5z[2:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_70z = { celloutsig_0_24z[2:1], celloutsig_0_68z, celloutsig_0_63z } < in_data[65:62];
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_5z } < { celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[76:70] % { 1'h1, in_data[84:79] };
  assign celloutsig_1_5z = { in_data[181:178], celloutsig_1_4z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_15z } % { 1'h1, in_data[92:88], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_57z = celloutsig_0_7z ? _05_[18:16] : { celloutsig_0_25z[2:1], celloutsig_0_41z };
  assign celloutsig_1_12z[7:0] = celloutsig_1_8z ? { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } : { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_12z[0] ? { celloutsig_0_12z[2:1], 1'h1, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z } : { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_0z[0] ? { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z } : { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_24z = ~ { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_39z = & celloutsig_0_19z[8:5];
  assign celloutsig_1_13z = & { celloutsig_1_9z, in_data[151:136] };
  assign celloutsig_0_33z = | { _04_[1:0], celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_0_35z = | { _04_[8:6], _00_, _04_[4], _02_, _04_[2:0], _04_[9:6], _00_, _04_[4], _02_, _04_[2:0] };
  assign celloutsig_1_8z = | { celloutsig_1_5z[2], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_22z = | { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_11z = in_data[93] & celloutsig_0_6z;
  assign celloutsig_0_47z = | _03_[14:0];
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_0z[2:1] };
  assign celloutsig_1_1z = | in_data[146:141];
  assign celloutsig_0_68z = ^ celloutsig_0_5z[10:7];
  assign celloutsig_0_88z = ^ celloutsig_0_84z[5:1];
  assign celloutsig_0_34z = celloutsig_0_0z[5:3] >> { celloutsig_0_14z[2], celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_84z = { celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_55z, celloutsig_0_39z, celloutsig_0_70z, celloutsig_0_70z, celloutsig_0_79z } >> { _04_[8:6], _00_, _04_[4], _02_, _04_[2] };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z } << { celloutsig_0_5z[2], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_28z = { _00_, _04_[4], _02_, celloutsig_0_18z } << { celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[43:30], celloutsig_0_2z } <<< in_data[40:26];
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z } >>> { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_17z } >>> { celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_22z, _04_[9:6], _00_, _04_[4], _02_, _04_[2:0] };
  assign _03_[17] = _01_;
  assign { _04_[5], _04_[3] } = { _00_, _02_ };
  assign celloutsig_1_12z[8] = celloutsig_1_3z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
