C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 344352 work.tb_spi_master -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 1-ac675dfda9e9-68686bed-101-4264 +__design_bin_path+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/sim_master +__betafsm