// Seed: 3681041399
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  wand  id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_0 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input tri id_5,
    output supply1 id_6,
    output wire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    output uwire id_11
);
  assign id_2 = -1;
  wire id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_2,
      id_5,
      id_1,
      id_3,
      id_8
  );
  assign id_13 = id_15;
endmodule
