// Seed: 3599353489
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply1 id_3 = id_2 + id_2;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output logic id_1,
    input uwire id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    output logic id_10,
    input uwire id_11,
    input uwire id_12,
    output wand id_13,
    input supply1 id_14,
    input supply1 id_15
);
  always @(*) begin
    if (1) begin
      id_10 = #id_17 1;
      if (1) if (1) disable id_18;
      id_1 <= 1;
      #1;
      id_10 = id_15 == 1;
      assume (1);
    end
  end
  module_0();
endmodule
