INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/src/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/src/rtl/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/src/rtl/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/src/rtl/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/solution/week05_sol/week05_student_sol/lab02_datapath/sim/xsim/lab02_datapath/lab02_datapath.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
