Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b9ae1409b91f429593aae47e43ef4019 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab1_tb_behav xil_defaultlib.lab1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.lab1 [lab1_default_uniq_0]
Compiling architecture behavioral2 of entity xil_defaultlib.lab1 [lab1_default_uniq_1]
Compiling architecture tb of entity xil_defaultlib.lab1_tb
Built simulation snapshot lab1_tb_behav
