{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 16:38:27 2018 " "Info: Processing started: Tue Dec 11 16:38:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-Behavioral " "Info: Found design unit 1: hex7seg-Behavioral" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Info: Found entity 1: hex7seg" {  } { { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4-Behavioral " "Info: Found design unit 1: counter4-Behavioral" {  } { { "counter4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/counter4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "counter4.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/counter4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavioral " "Info: Found design unit 1: part1-Behavioral" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_ff-Behavioral " "Info: Found design unit 1: T_ff-Behavioral" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Info: Found entity 1: T_ff" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Info: Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 part1.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at part1.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 part1.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at part1.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 part1.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at part1.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:counter " "Info: Elaborating entity \"counter4\" for hierarchy \"counter4:counter\"" {  } { { "part1.vhd" "counter" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_ff counter4:counter\|T_ff:T1 " "Info: Elaborating entity \"T_ff\" for hierarchy \"counter4:counter\|T_ff:T1\"" {  } { { "counter4.vhd" "T1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/counter4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:d7 " "Info: Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:d7\"" {  } { { "part1.vhd" "d7" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[0\]~0 HEX4\[0\] " "Error: Net \"HEX4\[0\]~0\", which fans out to \"HEX4\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[0\] " "Error: Net is fed by \"hex7seg:d4\|display\[0\]\"" {  } { { "7seg.vhd" "display\[0\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[0\] " "Error: Net is fed by \"hex7seg:d3\|display\[0\]\"" {  } { { "7seg.vhd" "display\[0\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[0\] " "Error: Net is fed by \"hex7seg:d2\|display\[0\]\"" {  } { { "7seg.vhd" "display\[0\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[0\] " "Error: Net is fed by \"hex7seg:d1\|display\[0\]\"" {  } { { "7seg.vhd" "display\[0\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[0\]~0" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[0\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[1\]~1 HEX4\[1\] " "Error: Net \"HEX4\[1\]~1\", which fans out to \"HEX4\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[1\] " "Error: Net is fed by \"hex7seg:d4\|display\[1\]\"" {  } { { "7seg.vhd" "display\[1\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[1\] " "Error: Net is fed by \"hex7seg:d3\|display\[1\]\"" {  } { { "7seg.vhd" "display\[1\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[1\] " "Error: Net is fed by \"hex7seg:d2\|display\[1\]\"" {  } { { "7seg.vhd" "display\[1\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[1\] " "Error: Net is fed by \"hex7seg:d1\|display\[1\]\"" {  } { { "7seg.vhd" "display\[1\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[1\]~1" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[1\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[2\]~2 HEX4\[2\] " "Error: Net \"HEX4\[2\]~2\", which fans out to \"HEX4\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[2\] " "Error: Net is fed by \"hex7seg:d4\|display\[2\]\"" {  } { { "7seg.vhd" "display\[2\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[2\] " "Error: Net is fed by \"hex7seg:d3\|display\[2\]\"" {  } { { "7seg.vhd" "display\[2\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[2\] " "Error: Net is fed by \"hex7seg:d2\|display\[2\]\"" {  } { { "7seg.vhd" "display\[2\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[2\] " "Error: Net is fed by \"hex7seg:d1\|display\[2\]\"" {  } { { "7seg.vhd" "display\[2\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[2\]~2" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[2\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[3\]~3 HEX4\[3\] " "Error: Net \"HEX4\[3\]~3\", which fans out to \"HEX4\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[3\] " "Error: Net is fed by \"hex7seg:d4\|display\[3\]\"" {  } { { "7seg.vhd" "display\[3\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[3\] " "Error: Net is fed by \"hex7seg:d3\|display\[3\]\"" {  } { { "7seg.vhd" "display\[3\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[3\] " "Error: Net is fed by \"hex7seg:d2\|display\[3\]\"" {  } { { "7seg.vhd" "display\[3\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[3\] " "Error: Net is fed by \"hex7seg:d1\|display\[3\]\"" {  } { { "7seg.vhd" "display\[3\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[3\]~3" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[3\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[4\]~4 HEX4\[4\] " "Error: Net \"HEX4\[4\]~4\", which fans out to \"HEX4\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[4\] " "Error: Net is fed by \"hex7seg:d4\|display\[4\]\"" {  } { { "7seg.vhd" "display\[4\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[4\] " "Error: Net is fed by \"hex7seg:d3\|display\[4\]\"" {  } { { "7seg.vhd" "display\[4\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[4\] " "Error: Net is fed by \"hex7seg:d2\|display\[4\]\"" {  } { { "7seg.vhd" "display\[4\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[4\] " "Error: Net is fed by \"hex7seg:d1\|display\[4\]\"" {  } { { "7seg.vhd" "display\[4\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[4\]~4" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[4\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[5\]~5 HEX4\[5\] " "Error: Net \"HEX4\[5\]~5\", which fans out to \"HEX4\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[5\] " "Error: Net is fed by \"hex7seg:d4\|display\[5\]\"" {  } { { "7seg.vhd" "display\[5\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[5\] " "Error: Net is fed by \"hex7seg:d3\|display\[5\]\"" {  } { { "7seg.vhd" "display\[5\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[5\] " "Error: Net is fed by \"hex7seg:d2\|display\[5\]\"" {  } { { "7seg.vhd" "display\[5\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[5\] " "Error: Net is fed by \"hex7seg:d1\|display\[5\]\"" {  } { { "7seg.vhd" "display\[5\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[5\]~5" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[5\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX4\[6\]~6 HEX4\[6\] " "Error: Net \"HEX4\[6\]~6\", which fans out to \"HEX4\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d4\|display\[6\] " "Error: Net is fed by \"hex7seg:d4\|display\[6\]\"" {  } { { "7seg.vhd" "display\[6\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d3\|display\[6\] " "Error: Net is fed by \"hex7seg:d3\|display\[6\]\"" {  } { { "7seg.vhd" "display\[6\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d2\|display\[6\] " "Error: Net is fed by \"hex7seg:d2\|display\[6\]\"" {  } { { "7seg.vhd" "display\[6\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex7seg:d1\|display\[6\] " "Error: Net is fed by \"hex7seg:d1\|display\[6\]\"" {  } { { "7seg.vhd" "display\[6\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part1.vhd" "HEX4\[6\]~6" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } } { "part1.vhd" "HEX4\[6\]" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 9 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 35 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 35 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Error: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 11 16:38:28 2018 " "Error: Processing ended: Tue Dec 11 16:38:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
