#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[0]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[1]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[2]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[3]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[4]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[5]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[6]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[0]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[1]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[2]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[3]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[4]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[5]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[6]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_value4[0]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_value4[1]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_value4[2]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_value4[3]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_value4[4]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_value4[5]}]
#set_property MARK_DEBUG true [get_nets design_1_i/KI_Trigger_0/U0/pixel_thr_EC4]

#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[0]_i_1_n_0}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[1]_i_1_n_0}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[2]_i_1_n_0}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[3]_i_1_n_0}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[4]_i_1_n_0}]
#set_property MARK_DEBUG true [get_nets {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[5]_i_1_n_0}]

#set_property MARK_DEBUG true [get_nets design_1_i/axi_data_provider_z3_0_FRAME_KI]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[3]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[0]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[1]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[2]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[4]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[5]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[6]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[7]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[8]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[9]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[10]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[11]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[12]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[13]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[14]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[15]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[16]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0_DATA_KI[17]}]
#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 6 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_value4[0]} {design_1_i/KI_Trigger_0/U0/pixel_value4[1]} {design_1_i/KI_Trigger_0/U0/pixel_value4[2]} {design_1_i/KI_Trigger_0/U0/pixel_value4[3]} {design_1_i/KI_Trigger_0/U0/pixel_value4[4]} {design_1_i/KI_Trigger_0/U0/pixel_value4[5]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 18 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_data_provider_z3_0_DATA_KI[0]} {design_1_i/axi_data_provider_z3_0_DATA_KI[1]} {design_1_i/axi_data_provider_z3_0_DATA_KI[2]} {design_1_i/axi_data_provider_z3_0_DATA_KI[3]} {design_1_i/axi_data_provider_z3_0_DATA_KI[4]} {design_1_i/axi_data_provider_z3_0_DATA_KI[5]} {design_1_i/axi_data_provider_z3_0_DATA_KI[6]} {design_1_i/axi_data_provider_z3_0_DATA_KI[7]} {design_1_i/axi_data_provider_z3_0_DATA_KI[8]} {design_1_i/axi_data_provider_z3_0_DATA_KI[9]} {design_1_i/axi_data_provider_z3_0_DATA_KI[10]} {design_1_i/axi_data_provider_z3_0_DATA_KI[11]} {design_1_i/axi_data_provider_z3_0_DATA_KI[12]} {design_1_i/axi_data_provider_z3_0_DATA_KI[13]} {design_1_i/axi_data_provider_z3_0_DATA_KI[14]} {design_1_i/axi_data_provider_z3_0_DATA_KI[15]} {design_1_i/axi_data_provider_z3_0_DATA_KI[16]} {design_1_i/axi_data_provider_z3_0_DATA_KI[17]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 1 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/axi_data_provider_z3_0_FRAME_KI]]
#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
#set_property port_width 7 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[0]} {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[1]} {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[2]} {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[3]} {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[4]} {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[5]} {design_1_i/KI_Trigger_0/U0/Ncounter_EC4[6]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
#set_property port_width 7 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[0]} {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[1]} {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[2]} {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[3]} {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[4]} {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[5]} {design_1_i/KI_Trigger_0/U0/ncounter_thr_EC4[6]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
#set_property port_width 1 [get_debug_ports u_ila_1/probe2]
#connect_debug_port u_ila_1/probe2 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[0]_i_1_n_0}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
#set_property port_width 1 [get_debug_ports u_ila_1/probe3]
#connect_debug_port u_ila_1/probe3 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[1]_i_1_n_0}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
#set_property port_width 1 [get_debug_ports u_ila_1/probe4]
#connect_debug_port u_ila_1/probe4 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[2]_i_1_n_0}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
#set_property port_width 1 [get_debug_ports u_ila_1/probe5]
#connect_debug_port u_ila_1/probe5 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[3]_i_1_n_0}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
#set_property port_width 1 [get_debug_ports u_ila_1/probe6]
#connect_debug_port u_ila_1/probe6 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[4]_i_1_n_0}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
#set_property port_width 1 [get_debug_ports u_ila_1/probe7]
#connect_debug_port u_ila_1/probe7 [get_nets [list {design_1_i/KI_Trigger_0/U0/pixel_thr_EC4[5]_i_1_n_0}]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets clk]
