m255
K4
z2
!s11f vlog 2022.2 2022.04, Apr 26 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/simulation
vadd_rd
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1677916605
!i10b 1
!s100 ]QC:SDa>MK3R2ad_aEL<Q0
IYY4R>Cf>lcS?FBkz7A<>P0
S1
R0
Z3 w1677820311
Z4 8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/add_sub_rd.v
Z5 FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/add_sub_rd.v
!i122 82
L0 23 17
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OW;L;2022.2;75
r1
!s85 0
31
Z8 !s108 1677916605.000000
Z9 !s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/parameter.v|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/add_sub_rd.v|
Z10 !s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/add_sub_rd.v|
!s101 -O0
!i113 1
Z11 o-sv -work presynth -O0
Z12 !s92 {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl} -sv -work presynth -O0
Z13 tCvgOpt 0
vaddress_generator
R1
!s110 1677916604
!i10b 1
!s100 9oDnKV`1mOVBT]bcLbB<K3
Izk^IPBPoGR0IVAjMg8R4z2
S1
R0
w1677817546
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/address_generator.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/address_generator.v
!i122 78
L0 21 49
R6
R7
r1
!s85 0
31
!s108 1677916604.000000
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/address_generator.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/address_generator.v|
!s101 -O0
!i113 1
R11
R12
R13
varbiter
R1
R2
!i10b 1
!s100 ?_LTi>>z`Wk=ZGcIk78E[1
IcIf5RMkQn7ERY0Hj98]d^2
S1
R0
w1677739958
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/arbiter.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/arbiter.v
!i122 85
L0 21 58
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/arbiter.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/arbiter.v|
!s101 -O0
!i113 1
R11
R12
R13
vconflict_free_memory_map
R1
R2
!i10b 1
!s100 JYXnkjICgX3>MokS^C<@]0
I=Z>jn[1cYbeUP^EPMTQH=3
S1
R0
w1677818072
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/conflict_free_memory_map.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/conflict_free_memory_map.v
!i122 79
L0 21 67
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/conflict_free_memory_map.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/conflict_free_memory_map.v|
!s101 -O0
!i113 1
R11
R12
R13
vdelay
R1
R2
!i10b 1
!s100 cza4UdNPmONzUBc]ZecU91
I`?0<:jei>nJ4c@XJJCdjO0
S1
R0
w1677753783
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/delay.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/delay.v
!i122 80
L0 21 36
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/delay.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/delay.v|
!s101 -O0
!i113 1
R11
R12
R13
vfsm
R1
R2
!i10b 1
!s100 9PFTmMB<8]jW;IdEiScFM2
In1;IZZja@f>=I@CBK5ain1
S1
R0
w1677912000
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/fsm.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/fsm.v
!i122 81
L0 21 178
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/fsm.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/fsm.v|
!s101 -O0
!i113 1
R11
R12
R13
vGPIO_GPIO_0_BFM_APB
R1
Z14 !s110 1677639750
!i10b 1
!s100 5?_bz?=6HZm9THNnVnF842
ISZ3>0kH7c4S8bRYBDoPA>2
S1
R0
Z15 w1677549146
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_apb.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_apb.v
!i122 8
L0 12 1424
R6
R7
r1
!s85 0
31
Z16 !s108 1677639750.000000
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_apb.v|
!s90 +incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_apb.v|
!s101 -O0
!i113 1
R11
Z17 !s92 {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm} {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user} -sv -work presynth -O0
R13
n@g@p@i@o_@g@p@i@o_0_@b@f@m_@a@p@b
vGPIO_GPIO_0_BFM_MAIN
R1
R14
!i10b 1
!s100 6VbJbOl;=n?QBi]ZiN48A3
IPFVBHYofFfPa8jTD3bS3T0
S1
R0
R15
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_main.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_main.v
!i122 7
L0 12 20968
R6
R7
r1
!s85 0
31
R16
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_main.v|
!s90 +incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_main.v|
!s101 -O0
!i113 1
R11
R17
R13
n@g@p@i@o_@g@p@i@o_0_@b@f@m_@m@a@i@n
vGPIO_GPIO_0_BFMA1l1OII
R1
R14
!i10b 1
!s100 T9YWib^FX2;R3HdPDAQ=53
IkJl:G0<m5NLUUfoXE6Nl>3
S1
R0
R15
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v
!i122 6
L0 12 806
R6
R7
r1
!s85 0
31
R16
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v|
!s90 +incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm/bfm_ahbtoapb.v|
!s101 -O0
!i113 1
R11
R17
R13
n@g@p@i@o_@g@p@i@o_0_@b@f@m@a1l1@o@i@i
vGPIO_GPIO_0_CoreGPIO
R1
R14
!i10b 1
!s100 g8kUU<d8mWc@0VPQ?5<kO1
I;KP:LJnLE3PJ]<GFZQ@M]3
S1
R0
R15
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/core/coregpio.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/core/coregpio.v
!i122 5
L0 23 795
R6
R7
r1
!s85 0
31
!s108 1677639749.000000
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/core/coregpio.v|
!s90 -sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/core/coregpio.v|
!s101 -O0
!i113 1
R11
R13
n@g@p@i@o_@g@p@i@o_0_@core@g@p@i@o
vmult_half
R1
R2
!i10b 1
!s100 L:kgmWGgcGl3Jb6`L>VOA1
I4`;kU11^I6cCR9d_9lGlh3
S1
R0
Z18 w1677819968
Z19 8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/mult_rd.v
Z20 FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/mult_rd.v
!i122 83
L0 87 11
R6
R7
r1
!s85 0
31
R8
Z21 !s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/parameter.v|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/mult_rd.v|
Z22 !s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/mult_rd.v|
!s101 -O0
!i113 1
R11
R12
R13
vmult_rd
R1
R2
!i10b 1
!s100 E7YKodn9DWf[1O32b>:A63
IWlBb5OU`3MY?az4UN>PC41
S1
R0
R18
R19
R20
!i122 83
L0 22 64
R6
R7
r1
!s85 0
31
R8
R21
R22
!s101 -O0
!i113 1
R11
R12
R13
vnetwork_bank_in
R1
R2
!i10b 1
!s100 JTcB_h3m01Z4j;WCXFDkN3
I;EbmNV4G]YE`f]XG=c@T_2
S1
R0
w1677752719
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bank_in.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bank_in.v
!i122 86
L0 21 47
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bank_in.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bank_in.v|
!s101 -O0
!i113 1
R11
R12
R13
vnetwork_bf_in
R1
R2
!i10b 1
!s100 Fn7[Y[h>51SbK9E64Eh203
I_E_9k?g`BTmigL_cR`YOk1
S1
R0
w1677753470
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_in.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_in.v
!i122 87
L0 21 64
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_in.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_in.v|
!s101 -O0
!i113 1
R11
R12
R13
vnetwork_bf_out
R1
R2
!i10b 1
!s100 60GocfW9fiIXF7LJNoN8i3
IJ2^T40JC`Kji>:kX4BBlg2
S1
R0
w1677754083
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_out.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_out.v
!i122 88
L0 21 57
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_out.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/network_bf_out.v|
!s101 -O0
!i113 1
R11
R12
R13
vpoly_bank
R1
Z23 !s110 1677916606
!i10b 1
!s100 LDA=DzbXYm38TDgJVk]LM1
IZo0R0oV9m?d_<ZjZcbMhe2
S1
R0
w1677739311
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_bank.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_bank.v
!i122 89
L0 21 22
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_bank.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_bank.v|
!s101 -O0
!i113 1
R11
R12
R13
vpoly_mul
R1
R2
!i10b 1
!s100 jAM]KohU2l9QOWOc[SkZ>2
IZ[W6Dcg5Hm^nGUBXdmV@A2
S1
R0
w1677819519
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_mul.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_mul.v
!i122 84
L0 21 371
R6
R7
r1
!s85 0
31
R8
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_mul.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_mul.v|
!s101 -O0
!i113 1
R11
R12
R13
vpoly_ntt
R1
R23
!i10b 1
!s100 5K2`JoMn;6Zo4e48bLA@60
IkOfl5GfNGJa7l@eogkTYF1
S1
R0
w1677911905
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ntt.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ntt.v
!i122 93
L0 21 317
R6
R7
r1
!s85 0
31
Z24 !s108 1677916606.000000
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ntt.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ntt.v|
!s101 -O0
!i113 1
R11
R12
R13
vpoly_ram
R1
R23
!i10b 1
!s100 hVCD3MNP<1g<@P37@cQEe0
I]F[X[j6OGBz?PBoB^<4a83
S1
R0
w1677754431
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ram.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ram.v
!i122 90
L0 21 89
R6
R7
r1
!s85 0
31
R24
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ram.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/poly_ram.v|
!s101 -O0
!i113 1
R11
R12
R13
vsub_rd
R1
R2
!i10b 1
!s100 o_NzXf^^VCQd95^d1jiz=1
I:P4^2C=baa5CRNz3iRLae3
S1
R0
R3
R4
R5
!i122 82
L0 41 17
R6
R7
r1
!s85 0
31
R8
R9
R10
!s101 -O0
!i113 1
R11
R12
R13
vtb_poly_ntt
R1
R23
!i10b 1
!s100 mgPX=AKX>a^1cf64<7@cf3
Im8zAZNM89@E@`h6Y]9d5B3
S1
R0
w1677915914
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/stimulus/tb_poly_ntt.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/stimulus/tb_poly_ntt.v
!i122 94
L0 30 95
R6
R7
r1
!s85 0
31
R24
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/stimulus/tb_poly_ntt.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/stimulus|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/stimulus/tb_poly_ntt.v|
!s101 -O0
!i113 1
R11
!s92 {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl} {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/stimulus} -sv -work presynth -O0
R13
vtestbench
R1
R14
!i10b 1
!s100 _eg8d^=FYRO6IP7im1@oV0
I8jE8`j<NMnB_D^[23m1Zc0
S1
R0
R15
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user/testbench.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user/testbench.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user/../../../../coreparameters.v
!i122 9
L0 37 363
R6
R7
r1
!s85 0
31
R16
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user/../../../../coreparameters.v|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user/testbench.v|
!s90 +incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user/testbench.v|
!s101 -O0
!i113 1
R11
!s92 {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0} {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/amba_bfm} {+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/component/work/GPIO/GPIO_0/rtl/vlog/test/user} -sv -work presynth -O0
R13
vtf_address_generator
R1
R23
!i10b 1
!s100 W4`KdKoTWXfj4dYJIYCF11
IfjbzPW13EnlHO=0U999dW2
S1
R0
w1677817861
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_address_generator.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_address_generator.v
!i122 92
L0 21 31
R6
R7
r1
!s85 0
31
R24
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_address_generator.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_address_generator.v|
!s101 -O0
!i113 1
R11
R12
R13
vtf_ROM
R1
R23
!i10b 1
!s100 6`A6dVjJ=WXI7CS50S:h_2
I;GGR43:CWRETP:ieZaz0e0
S1
R0
w1677818398
8F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_ROM.v
FF:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_ROM.v
!i122 91
L0 21 98
R6
R7
r1
!s85 0
31
R24
!s107 F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_ROM.v|
!s90 -reportprogress|300|+incdir+F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl|-sv|-work|presynth|F:/RISC-V/Reference Code/icicle-kit-reference-design-master/MPFS_ICICLE/hdl/tf_ROM.v|
!s101 -O0
!i113 1
R11
R12
R13
ntf_@r@o@m
