{
	"author": [
		"Saraju P. Mohanty",
		"Ramakrishna Velagapudi",
		"Elias Kougianos"
	],
	"booktitle": "Proceedings of the 10th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2006p",
	"dblpkey": "conf/date/MohantyVK06",
	"doi": "10.1145/1131810",
	"ee": "http://doi.acm.org/10.1145/1131810",
	"pages": "1191-1196",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": [
		"physic",
		"awar",
		"simul",
		"anneal",
		"optim",
		"of",
		"gate",
		"leakag",
		"in",
		"nanoscal",
		"datapath",
		"circuit"
	],
	"tag": [
		"optimisation"
	],
	"title": "Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}