
---------- Begin Simulation Statistics ----------
host_inst_rate                                 235832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403460                       # Number of bytes of host memory used
host_seconds                                    84.81                       # Real time elapsed on the host
host_tick_rate                              286233494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024274                       # Number of seconds simulated
sim_ticks                                 24274496000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37172.788861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 26099.247629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2340408                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    19056370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.179682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               512643                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            198966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   8186681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61427.792808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 53007.607494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1162533                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   31185600425                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.303961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              507679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           298742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  11075250487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42286.583131                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.702757                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           69451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2936845485                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 49241.288951                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36857.041145                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3502941                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     50241970425                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.225572                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1020322                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             497708                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19261931987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.998080                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1022.033727                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 49241.288951                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36857.041145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3502941                       # number of overall hits
system.cpu.dcache.overall_miss_latency    50241970425                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.225572                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1020322                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            497708                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19261931987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1022.033727                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3502941                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500252725000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11830724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 59937.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58675.925926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11830668                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3356500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               215103.054545                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11830724                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 59937.500000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58675.925926                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11830668                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3356500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105790                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.164508                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11830724                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 59937.500000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58675.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11830668                       # number of overall hits
system.cpu.icache.overall_miss_latency        3356500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3168500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.164508                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11830668                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 72533.767669                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     18214679737                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                251120                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     94947.103189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 87346.608983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       106048                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           9769012500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.492440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                     102889                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   18637                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      7359126500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.403241                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 84252                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       96502.232018                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  101922.638189                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         260193                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             5166633000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.170652                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        53539                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     20574                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3359574000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.105064                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   32962                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.988997                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        95479.361112                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   91445.565376                       # average overall mshr miss latency
system.l2.demand_hits                          366241                       # number of demand (read+write) hits
system.l2.demand_miss_latency             14935645500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.299287                       # miss rate for demand accesses
system.l2.demand_misses                        156428                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      39211                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        10718700500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.224260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   117214                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.310911                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346721                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5093.973635                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5680.680600                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       95479.361112                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  78552.021364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         366241                       # number of overall hits
system.l2.overall_miss_latency            14935645500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.299287                       # miss rate for overall accesses
system.l2.overall_misses                       156428                       # number of overall misses
system.l2.overall_mshr_hits                     39211                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       28933380237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.704718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  368334                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.495417                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        124409                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        61779                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       368425                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           257151                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        49486                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         356632                       # number of replacements
system.l2.sampled_refs                         367627                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10774.654236                       # Cycle average of tags in use
system.l2.total_refs                           363582                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202714                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34560130                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54827                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56269                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          530                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56070                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56387                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       998478                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12116596                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.825341                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.312973                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10524178     86.86%     86.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       138245      1.14%     88.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       115899      0.96%     88.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        72779      0.60%     89.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        79138      0.65%     90.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        71248      0.59%     90.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        65092      0.54%     91.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        51539      0.43%     91.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       998478      8.24%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12116596                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          529                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2685379                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.398885                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.398885                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5857792                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          314                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     17529304                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3832063                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2362463                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       543897                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        64277                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3429280                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3424429                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4851                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2551181                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2549074                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2107                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        878099                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            875355                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2744                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56387                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1829261                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4263023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         6770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             17581266                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        486771                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004031                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1829261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54827                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.256805                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12660493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.388672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.947606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10226734     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          68831      0.54%     81.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          36136      0.29%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          75119      0.59%     82.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          79983      0.63%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50283      0.40%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         123237      0.97%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          97323      0.77%     84.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1902847     15.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12660493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1328368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54572                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 325                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.879323                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4081439                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1108260                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6410396                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11184807                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.834391                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5348776                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.799551                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11189759                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          532                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       1029801                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      3016969                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       706206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1111707                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12699819                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2973179                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       293649                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12300722                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        27085                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       543897                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        58708                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1153157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1293647                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        68103                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           58                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.714855                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.714855                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3108143     24.68%     24.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          285      0.00%     24.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2748604     21.82%     46.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     46.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     46.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2387009     18.95%     65.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       252782      2.01%     67.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2988817     23.73%     91.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1108734      8.80%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12594374                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1082102                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.085919                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           13      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2088      0.19%      0.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       779848     72.07%     72.26% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       280755     25.95%     98.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        17223      1.59%     99.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2175      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12660493                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.994778                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.532430                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7391778     58.38%     58.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1889837     14.93%     73.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1452731     11.47%     84.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       866676      6.85%     91.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       520686      4.11%     95.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       258118      2.04%     97.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       153315      1.21%     98.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       112993      0.89%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        14359      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12660493                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.900314                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12699494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12594374                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2699295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        34076                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1304846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1829264                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1829261                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               3                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      3016969                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1111707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13988861                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3933027                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       193688                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4371442                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1914543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12720                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     23549057                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     15043969                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     13212005                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1802016                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       543897                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2010110                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4621365                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6776872                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 21503                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
