static int F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned int V_3 = V_1 + ( V_2 * V_4 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nif ( V_1 >= V_4 ||\r\nV_2 >= V_6 )\r\nreturn - V_7 ;\r\nif ( ! F_3 ( V_3 ) ) {\r\nF_4 ( V_3 ) ;\r\nif ( V_2 &&\r\nV_2 == F_5 ( F_6 ( 0 ) , 1 ) ) {\r\nwhile ( ! F_7 ( V_8 ) )\r\nF_8 ( 10 ) ;\r\nF_9 ( F_10 ( V_1 ) ,\r\nV_9 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_11 ( unsigned int V_2 )\r\n{\r\nF_2 ( L_2 , V_5 , V_2 ) ;\r\nif ( V_2 >= V_6 )\r\nreturn - V_7 ;\r\nF_12 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned int V_3 = V_1 + ( V_2 * V_4 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nF_14 ( V_1 >= V_4 ||\r\nV_2 >= V_6 ) ;\r\nF_15 ( V_3 ) ;\r\n}\r\nstatic void F_16 ( unsigned int V_2 )\r\n{\r\nF_2 ( L_2 , V_5 , V_2 ) ;\r\nF_14 ( V_2 >= V_6 ) ;\r\nF_17 ( V_2 ) ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nF_19 ( V_10 ) ;\r\n}\r\nstatic void F_20 ( void )\r\n{\r\nif ( F_21 () == V_11 ) {\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3\n\t"\r\n"isb\n\t"\r\n"dsb"\r\n: : "r" (0x400));\r\n}\r\nF_19 ( V_12 ) ;\r\nF_22 ( F_23 () ) ;\r\n}\r\nstatic int F_24 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned int V_13 = 100 ;\r\nunsigned int V_3 = V_1 + ( V_2 * V_4 ) ;\r\nF_2 ( L_1 , V_5 , V_1 , V_2 ) ;\r\nF_14 ( V_1 >= V_4 ||\r\nV_2 >= V_6 ) ;\r\nwhile ( V_13 -- ) {\r\nif ( ( F_3 ( V_3 ) == 0 ) )\r\nreturn 0 ;\r\nF_25 ( 1 ) ;\r\n}\r\nreturn - V_14 ;\r\n}\r\nstatic void F_26 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nF_1 ( V_1 , V_2 ) ;\r\n}\r\nstatic void T_1 F_27 ( unsigned int V_15 )\r\n{\r\nasm volatile ("\n"\r\n"cmp r0, #1\n"\r\n"bxne lr\n"\r\n"b cci_enable_port_for_self");\r\n}\r\nstatic void F_28 ( void )\r\n{\r\nF_29 ( 0xe59f0000 , V_16 ) ;\r\nF_29 ( 0xe12fff10 , V_16 + 4 ) ;\r\nF_29 ( F_30 ( V_17 ) , V_16 + 8 ) ;\r\n}\r\nstatic int T_2 F_31 ( void )\r\n{\r\nstruct V_18 * V_19 ;\r\nunsigned int V_20 , V_21 ;\r\nint V_22 ;\r\nV_19 = F_32 ( NULL , V_23 ) ;\r\nif ( ! V_19 )\r\nreturn - V_24 ;\r\nF_33 ( V_19 ) ;\r\nif ( ! F_34 () )\r\nreturn - V_24 ;\r\nV_19 = F_35 ( NULL , NULL ,\r\nL_3 ) ;\r\nif ( ! V_19 )\r\nreturn - V_24 ;\r\nV_16 = F_36 ( V_19 , 0 ) ;\r\nF_33 ( V_19 ) ;\r\nif ( ! V_16 ) {\r\nF_37 ( L_4 ) ;\r\nreturn - V_25 ;\r\n}\r\nF_9 ( V_26 , V_27 ) ;\r\nV_22 = F_38 ( & V_28 ) ;\r\nif ( ! V_22 )\r\nV_22 = F_39 ( F_27 ) ;\r\nif ( ! V_22 )\r\nV_22 = F_40 ( F_20 ) ;\r\nif ( V_22 ) {\r\nF_41 ( V_16 ) ;\r\nreturn V_22 ;\r\n}\r\nF_42 () ;\r\nF_43 ( L_5 ) ;\r\nfor ( V_21 = 0 ; V_21 < V_6 ; V_21 ++ ) {\r\nV_20 = F_7 ( F_44 ( V_21 ) ) ;\r\nV_20 |= V_29 |\r\nV_30 |\r\nV_31 ;\r\nF_9 ( V_20 , F_44 ( V_21 ) ) ;\r\n}\r\nF_28 () ;\r\nF_45 ( & V_32 ) ;\r\nreturn V_22 ;\r\n}
