<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_synch_dldg.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_synch_dldg.v</a>
time_elapsed: 0.035s
ram usage: 10196 KB
</pre>
<pre class="log">

module ctu_clsp_synch_dldg (
	start_clk_dg,
	ctu_ddr0_dram_cken_dg,
	ctu_ddr1_dram_cken_dg,
	ctu_ddr2_dram_cken_dg,
	ctu_ddr3_dram_cken_dg,
	ctu_dram02_dram_cken_dg,
	ctu_dram13_dram_cken_dg,
	a_grst_dg,
	a_dbginit_dg,
	de_grst_dsync_edge_dg,
	de_dbginit_dsync_edge_dg,
	io_pwron_rst_l,
	cmp_gclk,
	ctu_ddr0_dram_cken_dl,
	ctu_ddr1_dram_cken_dl,
	ctu_ddr2_dram_cken_dl,
	ctu_ddr3_dram_cken_dl,
	ctu_dram02_dram_cken_dl,
	ctu_dram13_dram_cken_dl,
	start_clk_dl,
	a_grst_dl,
	a_dbginit_dl,
	de_grst_dsync_edge_dl,
	de_dbginit_dsync_edge_dl
);
	input io_pwron_rst_l;
	input cmp_gclk;
	input ctu_ddr0_dram_cken_dl;
	input ctu_ddr1_dram_cken_dl;
	input ctu_ddr2_dram_cken_dl;
	input ctu_ddr3_dram_cken_dl;
	input ctu_dram02_dram_cken_dl;
	input ctu_dram13_dram_cken_dl;
	input start_clk_dl;
	input a_grst_dl;
	input a_dbginit_dl;
	input de_grst_dsync_edge_dl;
	input de_dbginit_dsync_edge_dl;
	output start_clk_dg;
	output ctu_ddr0_dram_cken_dg;
	output ctu_ddr1_dram_cken_dg;
	output ctu_ddr2_dram_cken_dg;
	output ctu_ddr3_dram_cken_dg;
	output ctu_dram02_dram_cken_dg;
	output ctu_dram13_dram_cken_dg;
	output a_grst_dg;
	output a_dbginit_dg;
	output de_grst_dsync_edge_dg;
	output de_dbginit_dsync_edge_dg;
	dffrl_async_ns u_start_clk_dg(
		.din(start_clk_dl),
		.clk(cmp_gclk),
		.rst_l(io_pwron_rst_l),
		.q(start_clk_dg)
	);
	dff_ns u_ctu_ddr0_dram_cken_dg(
		.din(ctu_ddr0_dram_cken_dl),
		.clk(cmp_gclk),
		.q(ctu_ddr0_dram_cken_dg)
	);
	dff_ns u_ctu_ddr1_dram_cken_dg(
		.din(ctu_ddr1_dram_cken_dl),
		.clk(cmp_gclk),
		.q(ctu_ddr1_dram_cken_dg)
	);
	dff_ns u_ctu_ddr2_dram_cken_dg(
		.din(ctu_ddr2_dram_cken_dl),
		.clk(cmp_gclk),
		.q(ctu_ddr2_dram_cken_dg)
	);
	dff_ns u_ctu_ddr3_dram_cken_dg(
		.din(ctu_ddr3_dram_cken_dl),
		.clk(cmp_gclk),
		.q(ctu_ddr3_dram_cken_dg)
	);
	dff_ns u_ctu_dram02_dram_cken_dg(
		.din(ctu_dram02_dram_cken_dl),
		.clk(cmp_gclk),
		.q(ctu_dram02_dram_cken_dg)
	);
	dff_ns u_ctu_dram13_dram_cken_dg(
		.din(ctu_dram13_dram_cken_dl),
		.clk(cmp_gclk),
		.q(ctu_dram13_dram_cken_dg)
	);
	dff_ns u_a_grst_dg(
		.din(a_grst_dl),
		.clk(cmp_gclk),
		.q(a_grst_dg)
	);
	dff_ns u_a_dbginit_dl(
		.din(a_dbginit_dl),
		.clk(cmp_gclk),
		.q(a_dbginit_dg)
	);
	dff_ns u_de_grst_dsync_edge_dl(
		.din(de_grst_dsync_edge_dl),
		.clk(cmp_gclk),
		.q(de_grst_dsync_edge_dg)
	);
	dff_ns u_de_dbginit_dsync_edge_dl(
		.din(de_dbginit_dsync_edge_dl),
		.clk(cmp_gclk),
		.q(de_dbginit_dsync_edge_dg)
	);
endmodule

</pre>
</body>