# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PearsonHashing.srcs/sources_1/new/PearsonHashing.vhd" \
"../../../../PearsonHashing.srcs/sim_1/new/PearsonHashing_tb.vhd" \

# Do not sort compile order
nosort
