IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     128 K    796 K    0.84    0.14    0.00    0.02     3528        4        2     70
   1    1     0.04   0.04   1.20    1.20      31 M     37 M    0.16    0.24    0.07    0.08     2184     4273        4     55
   2    0     0.00   0.41   0.00    0.60      42 K    328 K    0.87    0.14    0.00    0.02      616        1        0     69
   3    1     0.07   0.06   1.20    1.20      29 M     36 M    0.19    0.29    0.04    0.05     3864     4161        4     56
   4    0     0.00   0.43   0.00    0.60      12 K    141 K    0.91    0.23    0.00    0.01     2408        4        0     70
   5    1     0.04   0.03   1.20    1.20      32 M     38 M    0.16    0.23    0.09    0.11     3304     5259        3     56
   6    0     0.00   0.50   0.00    0.60    8041      124 K    0.94    0.28    0.00    0.01      616        2        0     69
   7    1     0.07   0.06   1.17    1.20      25 M     32 M    0.22    0.27    0.04    0.05     1456     4638        5     56
   8    0     0.06   1.73   0.03    1.05      40 K    640 K    0.94    0.58    0.00    0.00     8232        8        1     68
   9    1     0.04   0.42   0.09    0.60    1007 K   1795 K    0.44    0.26    0.00    0.00      112      258        4     57
  10    0     0.06   1.70   0.03    1.04      46 K    728 K    0.94    0.56    0.00    0.00     8456        9        1     68
  11    1     0.05   0.04   1.20    1.20      33 M     39 M    0.15    0.23    0.07    0.08     1624     2748        4     55
  12    0     0.00   0.73   0.00    0.60      30 K    237 K    0.87    0.33    0.00    0.01     1456        2        1     69
  13    1     0.04   0.03   1.20    1.20      35 M     40 M    0.14    0.23    0.10    0.11     1680     1975       25     54
  14    0     0.00   0.78   0.01    0.60      23 K    226 K    0.90    0.35    0.00    0.01      392        1        0     70
  15    1     0.04   0.03   1.20    1.20      34 M     40 M    0.14    0.23    0.09    0.11      784     2409       37     55
  16    0     0.01   0.50   0.02    0.60     223 K   2038 K    0.89    0.10    0.00    0.03      280        7       11     69
  17    1     0.03   0.03   0.91    1.20      22 M     27 M    0.18    0.21    0.09    0.10     3360     4631       92     56
  18    0     0.00   0.58   0.01    0.60      57 K    592 K    0.90    0.11    0.00    0.02      168        2        2     70
  19    1     0.06   0.05   1.15    1.20      24 M     31 M    0.22    0.27    0.04    0.05     4256     4960        5     57
  20    0     0.00   0.56   0.00    0.60      30 K    345 K    0.91    0.19    0.00    0.01      448        1        0     70
  21    1     0.03   0.03   0.95    1.20      22 M     27 M    0.20    0.23    0.07    0.08     3696     4581        9     56
  22    0     0.00   0.68   0.00    0.60      22 K    228 K    0.90    0.29    0.00    0.01      336        1        1     70
  23    1     0.05   0.05   1.09    1.20      24 M     31 M    0.22    0.25    0.05    0.06     2632     4725        8     56
  24    0     0.00   0.66   0.00    0.60      14 K    144 K    0.90    0.24    0.00    0.01     2184        2        0     70
  25    1     0.07   0.06   1.10    1.20      23 M     29 M    0.22    0.30    0.03    0.04     3528     4415       61     56
  26    0     0.00   0.50   0.00    0.60    9576      113 K    0.92    0.19    0.00    0.01      504        0        0     70
  27    1     0.03   0.02   1.20    1.20      35 M     41 M    0.14    0.21    0.13    0.15     1960     3410        5     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.77     690 K   6685 K    0.90    0.30    0.00    0.00    29624       44       18     62
 SKT    1     0.05   0.04   1.06    1.19     375 M    456 M    0.18    0.25    0.06    0.07    34440    52443      266     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     376 M    463 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7951 M ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.10 %

 C1 core residency: 7.29 %; C3 core residency: 0.27 %; C6 core residency: 47.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5052 M   5054 M   |    5%     5%   
 SKT    1     4954 M   4952 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.31     0.09     205.26       8.65         185.54
 SKT   1    48.81    32.39     374.17      22.13         402.13
---------------------------------------------------------------------------------------------------------------
       *    49.12    32.47     579.43      30.78         402.08
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.34   0.02    0.79     134 K    948 K    0.86    0.32    0.00    0.00     4200       11        3     70
   1    1     0.06   0.05   1.20    1.20      29 M     36 M    0.18    0.26    0.05    0.06     2856     4338       32     55
   2    0     0.03   1.49   0.02    0.84      61 K    640 K    0.90    0.47    0.00    0.00     4984        7        2     69
   3    1     0.05   0.04   1.20    1.20      30 M     37 M    0.18    0.24    0.06    0.08     3192     4114       15     55
   4    0     0.00   0.66   0.01    0.60      46 K    286 K    0.84    0.30    0.00    0.01      392        2        1     70
   5    1     0.04   0.04   1.20    1.20      31 M     37 M    0.16    0.24    0.07    0.09     2352     4690       27     56
   6    0     0.00   0.60   0.01    0.61      26 K    237 K    0.89    0.32    0.00    0.01      784        2        1     70
   7    1     0.04   0.03   1.05    1.20      23 M     29 M    0.20    0.23    0.06    0.08     1736     4219       23     55
   8    0     0.00   0.60   0.00    0.60      14 K    173 K    0.91    0.30    0.00    0.01      448        1        0     68
   9    1     0.01   0.30   0.05    0.62     507 K   1223 K    0.58    0.09    0.00    0.01      224      106       12     57
  10    0     0.00   0.67   0.00    0.60      18 K    214 K    0.91    0.32    0.00    0.01      448        1        0     68
  11    1     0.04   0.03   1.20    1.20      34 M     39 M    0.14    0.22    0.09    0.10     1736     2816        4     54
  12    0     0.00   0.54   0.01    0.60      90 K    885 K    0.90    0.13    0.00    0.02     1064        4        0     69
  13    1     0.03   0.03   1.20    1.20      34 M     40 M    0.14    0.22    0.10    0.12     1680     2680       11     54
  14    0     0.01   0.58   0.01    0.60     126 K   1231 K    0.90    0.12    0.00    0.02     1008        3        0     70
  15    1     0.05   0.04   1.20    1.20      32 M     38 M    0.16    0.25    0.07    0.08     1456     2566        6     54
  16    0     0.00   0.50   0.01    0.60      74 K    760 K    0.90    0.12    0.00    0.02      504        4        0     69
  17    1     0.08   0.07   1.18    1.20      25 M     32 M    0.22    0.28    0.03    0.04     2520     5002       22     55
  18    0     0.00   0.44   0.00    0.60      36 K    394 K    0.91    0.09    0.00    0.02      224        2        0     70
  19    1     0.05   0.05   1.14    1.20      24 M     32 M    0.23    0.26    0.05    0.06     2464     4957       10     56
  20    0     0.00   0.51   0.00    0.60      14 K    197 K    0.92    0.25    0.00    0.01      840        0        1     70
  21    1     0.07   0.06   1.10    1.20      23 M     29 M    0.21    0.30    0.03    0.04     3192     4328        4     55
  22    0     0.02   1.31   0.01    0.98      26 K    380 K    0.93    0.53    0.00    0.00     6384        6        1     71
  23    1     0.04   0.03   1.05    1.20      23 M     29 M    0.21    0.23    0.07    0.08     2576     4566       20     56
  24    0     0.03   1.65   0.02    1.00      26 K    390 K    0.93    0.54    0.00    0.00     5320        8        1     70
  25    1     0.07   0.06   1.08    1.20      23 M     29 M    0.21    0.28    0.04    0.04     4480     4336       23     56
  26    0     0.03   1.55   0.02    0.94      45 K    533 K    0.91    0.50    0.00    0.00     5544        7        2     70
  27    1     0.03   0.02   1.20    1.20      35 M     40 M    0.14    0.21    0.13    0.15     2128     3271        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.15   0.01    0.76     743 K   7275 K    0.90    0.31    0.00    0.00    32144       58       11     61
 SKT    1     0.05   0.04   1.08    1.20     372 M    454 M    0.18    0.25    0.06    0.07    32592    51989      214     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     373 M    461 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8262 M ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.63 %

 C1 core residency: 7.11 %; C3 core residency: 0.66 %; C6 core residency: 46.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5069 M   5071 M   |    5%     5%   
 SKT    1     4973 M   4974 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.32     0.11     206.64       8.79         204.41
 SKT   1    48.84    32.38     374.66      22.10         404.61
---------------------------------------------------------------------------------------------------------------
       *    49.15    32.49     581.30      30.89         403.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   1.54   0.04    0.92     115 K   1100 K    0.89    0.46    0.00    0.00     8736        7        3     70
   1    1     0.05   0.04   1.20    1.20      31 M     37 M    0.16    0.25    0.07    0.08     1792     4301       39     55
   2    0     0.05   1.50   0.03    0.92      79 K    897 K    0.91    0.51    0.00    0.00    10472        9        1     69
   3    1     0.07   0.05   1.20    1.20      30 M     36 M    0.18    0.28    0.05    0.06     2520     3966        8     54
   4    0     0.02   1.51   0.01    0.70      42 K    350 K    0.88    0.37    0.00    0.00     1232        4        1     70
   5    1     0.04   0.03   1.20    1.20      32 M     38 M    0.16    0.23    0.09    0.11     3024     4464        4     55
   6    0     0.01   0.78   0.01    0.60      71 K    377 K    0.81    0.32    0.00    0.01     1736        2        2     69
   7    1     0.07   0.06   1.14    1.20      25 M     31 M    0.20    0.28    0.04    0.05     3248     4248        3     54
   8    0     0.00   0.66   0.01    0.60      32 K    246 K    0.87    0.34    0.00    0.01      616        0        0     68
   9    1     0.03   0.37   0.08    0.60     977 K   1906 K    0.49    0.24    0.00    0.01       56      167       10     57
  10    0     0.00   0.55   0.00    0.60      20 K    215 K    0.91    0.28    0.00    0.01      112        0        1     68
  11    1     0.02   0.02   1.20    1.20      36 M     41 M    0.13    0.20    0.15    0.17      504     1751        2     54
  12    0     0.00   0.43   0.00    0.60      14 K    150 K    0.91    0.24    0.00    0.01      728        1        0     70
  13    1     0.05   0.04   1.20    1.20      33 M     39 M    0.16    0.24    0.06    0.08     2296     3706       18     53
  14    0     0.00   0.70   0.00    0.60      22 K    197 K    0.89    0.28    0.00    0.01     1568        2        0     70
  15    1     0.03   0.02   1.20    1.20      35 M     41 M    0.13    0.21    0.13    0.15     1680     2809        4     54
  16    0     0.01   0.49   0.01    0.60     152 K   1442 K    0.89    0.10    0.00    0.03      504        5        0     70
  17    1     0.06   0.06   1.05    1.20      23 M     29 M    0.20    0.27    0.04    0.05     2632     4327       14     54
  18    0     0.00   0.47   0.01    0.60      59 K    604 K    0.90    0.09    0.00    0.02      336        1        0     70
  19    1     0.06   0.05   1.16    1.20      25 M     33 M    0.24    0.29    0.04    0.05     2856     4621        6     56
  20    0     0.00   0.49   0.00    0.60      27 K    296 K    0.91    0.15    0.00    0.02      448        0        1     70
  21    1     0.03   0.03   0.97    1.20      22 M     28 M    0.20    0.23    0.07    0.08     3584     4229       17     56
  22    0     0.00   0.42   0.01    0.60      58 K    618 K    0.90    0.11    0.00    0.02      952        1        0     70
  23    1     0.06   0.05   1.14    1.20      24 M     32 M    0.23    0.28    0.04    0.05     3136     4630       49     55
  24    0     0.00   0.42   0.00    0.60      20 K    222 K    0.91    0.15    0.00    0.02     1400        3        1     71
  25    1     0.05   0.05   1.03    1.20      22 M     28 M    0.20    0.27    0.05    0.06     2688     4216       16     55
  26    0     0.00   0.43   0.00    0.60      10 K    147 K    0.93    0.28    0.00    0.01     2744        3        0     70
  27    1     0.04   0.03   1.20    1.20      35 M     40 M    0.14    0.22    0.10    0.12     1344     2838       17     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.74     728 K   6866 K    0.89    0.31    0.00    0.00    31584       38        8     62
 SKT    1     0.05   0.04   1.07    1.19     379 M    461 M    0.18    0.25    0.06    0.07    31360    50273      207     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     380 M    468 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8068 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.48 %

 C1 core residency: 7.58 %; C3 core residency: 0.36 %; C6 core residency: 46.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5034 M   5038 M   |    5%     5%   
 SKT    1     4960 M   4959 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.26     0.09     205.54       8.69         202.10
 SKT   1    48.83    32.41     375.29      21.99         400.65
---------------------------------------------------------------------------------------------------------------
       *    49.09    32.50     580.82      30.68         400.43
