

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Wed Apr 10 00:29:36 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    61.208|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      1|      -|     -|
|Expression       |        -|     33|      0|  2617|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        5|      -|      0|     0|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|     72|     -|
+-----------------+---------+-------+-------+------+
|Total            |        5|     34|     72|  2617|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       12|     85|   ~0  |    32|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |face_classifier_cmb6_U56  |face_classifier_cmb6  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |table_exp_Z1_array_s_U  |exp_generic_doubljbC  |        2|  0|   0|   256|   58|     1|        14848|
    |table_f_Z3_array_V_U    |exp_generic_doublkbM  |        1|  0|   0|   256|   26|     1|         6656|
    |table_f_Z2_array_V_U    |exp_generic_doubllbW  |        2|  0|   0|   256|   42|     1|        10752|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        5|  0|   0|   768|  126|     3|        32256|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_13_fu_875_p2            |     *    |      6|  0|   21|          50|          50|
    |p_Val2_18_fu_719_p2            |     *    |      6|  0|   23|          36|          43|
    |p_Val2_23_fu_786_p2            |     *    |      6|  0|   21|          44|          49|
    |p_Val2_9_fu_532_p2             |     *    |     15|  0|   73|          71|          13|
    |m_exp_fu_319_p2                |     +    |      0|  0|   19|          11|          12|
    |out_exp_V_fu_978_p2            |     +    |      0|  0|   18|          10|          11|
    |p_Val2_12_fu_861_p2            |     +    |      0|  0|   66|           5|          59|
    |p_Val2_14_fu_893_p2            |     +    |      0|  0|  115|         108|         108|
    |p_Val2_20_fu_753_p2            |     +    |      0|  0|   51|          44|          44|
    |p_Val2_24_fu_831_p2            |     +    |      0|  0|   59|          52|          52|
    |r_V_1_fu_696_p2                |     +    |      0|  0|   43|          36|          36|
    |r_exp_V_fu_907_p2              |     +    |      0|  0|   20|           2|          13|
    |tmp6_fu_821_p2                 |     +    |      0|  0|   51|          44|          44|
    |tmp_20_fu_506_p2               |     +    |      0|  0|   20|           1|          13|
    |tmp_fu_743_p2                  |     +    |      0|  0|   43|          36|          36|
    |p_Val2_7_fu_580_p2             |     -    |      0|  0|   80|          73|          73|
    |p_Val2_s_116_fu_333_p2         |     -    |      0|  0|   61|           1|          54|
    |tmp_s_fu_367_p2                |     -    |      0|  0|   18|          10|          11|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|    8|           1|           1|
    |not_demorgan_fu_297_p2         |    and   |      0|  0|    8|           1|           1|
    |sel_tmp11_fu_1077_p2           |    and   |      0|  0|    8|           1|           1|
    |sel_tmp13_fu_1094_p2           |    and   |      0|  0|    8|           1|           1|
    |sel_tmp2_fu_1005_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp4_fu_1038_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp6_fu_1049_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp7_fu_1010_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp9_fu_1059_p2            |    and   |      0|  0|    8|           1|           1|
    |tmp10_fu_1083_p2               |    and   |      0|  0|    8|           1|           1|
    |tmp11_fu_1116_p2               |    and   |      0|  0|    8|           1|           1|
    |tmp7_fu_999_p2                 |    and   |      0|  0|    8|           1|           1|
    |tmp8_fu_1032_p2                |    and   |      0|  0|    8|           1|           1|
    |tmp9_fu_1071_p2                |    and   |      0|  0|    8|           1|           1|
    |tmp_32_i_fu_309_p2             |    and   |      0|  0|    8|           1|           1|
    |tmp_39_fu_1175_p2              |    and   |      0|  0|    8|           1|           1|
    |x_is_ninf_fu_675_p2            |    and   |      0|  0|    8|           1|           1|
    |tmp_100_fu_441_p2              |   ashr   |      0|  0|  182|          64|          64|
    |tmp_95_fu_397_p2               |   ashr   |      0|  0|  176|          61|          61|
    |icmp_fu_929_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |tmp_103_fu_500_p2              |   icmp   |      0|  0|   18|          18|           1|
    |tmp_111_fu_650_p2              |   icmp   |      0|  0|   13|          12|           1|
    |tmp_112_fu_656_p2              |   icmp   |      0|  0|   50|          71|          71|
    |tmp_113_fu_940_p2              |   icmp   |      0|  0|   13|          13|          11|
    |tmp_i1_fu_303_p2               |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_115_fu_291_p2            |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_fu_285_p2                |   icmp   |      0|  0|   13|          11|           2|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|    8|           1|           1|
    |or_cond_fu_935_p2              |    or    |      0|  0|    8|           1|           1|
    |sel_tmp10_fu_1065_p2           |    or    |      0|  0|    8|           1|           1|
    |sel_tmp15_fu_1110_p2           |    or    |      0|  0|    8|           1|           1|
    |sel_tmp16_fu_1169_p2           |    or    |      0|  0|    8|           1|           1|
    |sel_tmp44_demorgan_fu_1099_p2  |    or    |      0|  0|    8|           1|           1|
    |sel_tmp_fu_1021_p2             |    or    |      0|  0|    8|           1|           1|
    |tmp_34_fu_1134_p2              |    or    |      0|  0|    8|           1|           1|
    |tmp_37_fu_1155_p2              |    or    |      0|  0|    8|           1|           1|
    |ap_return                      |  select  |      0|  0|   64|           1|           1|
    |loc_V_4_fu_966_p3              |  select  |      0|  0|   52|           1|          52|
    |p_Val2_1_fu_339_p3             |  select  |      0|  0|   54|           1|          54|
    |p_Val2_3_fu_413_p3             |  select  |      0|  0|   71|           1|          71|
    |r_exp_V_2_fu_912_p3            |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_520_p3            |  select  |      0|  0|   13|           1|          13|
    |sh_assign_1_fu_377_p3          |  select  |      0|  0|   12|           1|          12|
    |tmp_1_fu_538_p3                |  select  |      0|  0|   64|           1|          64|
    |tmp_21_fu_512_p3               |  select  |      0|  0|   13|           1|          13|
    |tmp_33_fu_1126_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_35_fu_1139_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_36_fu_1147_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_38_fu_1161_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_96_fu_407_p2               |    shl   |      0|  0|  211|          71|          71|
    |tmp_99_fu_435_p2               |    shl   |      0|  0|  182|          64|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    8|           1|           2|
    |not_Result_i4_fu_670_p2        |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp12_fu_1088_p2           |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp14_fu_1104_p2           |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp1_fu_994_p2             |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp3_fu_1026_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp5_fu_1044_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp8_fu_1054_p2            |    xor   |      0|  0|    8|           1|           2|
    |tmp_32_i_not_fu_1016_p2        |    xor   |      0|  0|    8|           1|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |     33|  0| 2617|        1174|        1661|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |not_demorgan_reg_1207    |   1|   0|    1|          0|
    |p_Result_s_reg_1200      |   1|   0|    1|          0|
    |p_Val2_11_reg_1242       |  35|   0|   35|          0|
    |p_Val2_17_reg_1237       |   8|   0|    8|          0|
    |p_Val2_22_reg_1231       |   8|   0|    8|          0|
    |r_exp_V_3_reg_1220       |  13|   0|   13|          0|
    |tmp_111_reg_1262         |   1|   0|    1|          0|
    |tmp_112_reg_1270         |   1|   0|    1|          0|
    |tmp_123_reg_1275         |   1|   0|    1|          0|
    |tmp_32_i_reg_1213        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  72|   0|   72|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

