Classic Timing Analyzer report for TA1
Wed May 27 00:36:59 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.564 ns                                       ; clock  ; inst8  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.005 ns                                      ; inst4  ; Add    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.073 ns                                       ; bit    ; inst10 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst10 ; inst4  ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst10                                                                                  ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4                                                                                   ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst2                                                                                   ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.781 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[0] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; clock      ; clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[1] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[0] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3                                                                                   ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[2] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[1] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[0] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3                                                                                   ; inst2                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[3] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[2] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[2] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[1] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[1] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[0] ; lpm_counter3:inst13|lpm_counter:lpm_counter_component|cntr_dsh:auto_generated|safe_q[0] ; clock      ; clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst2                                                                                   ; inst2                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst3                                                                                   ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst2                                                                                   ; inst3                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8                                                                                   ; inst8                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4                                                                                   ; inst4                                                                                   ; clock      ; clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 2.564 ns   ; clock ; inst8  ; clock    ;
; N/A   ; None         ; 0.493 ns   ; start ; inst4  ; clock    ;
; N/A   ; None         ; 0.166 ns   ; bit   ; inst10 ; clock    ;
+-------+--------------+------------+-------+--------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+-------+-------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To    ; From Clock ;
+-------+--------------+------------+-------+-------+------------+
; N/A   ; None         ; 10.005 ns  ; inst4 ; Add   ; clock      ;
; N/A   ; None         ; 9.966 ns   ; inst2 ; Add   ; clock      ;
; N/A   ; None         ; 9.824 ns   ; inst3 ; Add   ; clock      ;
; N/A   ; None         ; 9.699 ns   ; inst4 ; Shift ; clock      ;
; N/A   ; None         ; 9.660 ns   ; inst2 ; Shift ; clock      ;
; N/A   ; None         ; 9.537 ns   ; inst4 ; Load  ; clock      ;
; N/A   ; None         ; 9.518 ns   ; inst3 ; Shift ; clock      ;
; N/A   ; None         ; 9.498 ns   ; inst2 ; Load  ; clock      ;
; N/A   ; None         ; 9.450 ns   ; inst2 ; Done  ; clock      ;
; N/A   ; None         ; 9.389 ns   ; inst3 ; Load  ; clock      ;
; N/A   ; None         ; 9.330 ns   ; inst4 ; Done  ; clock      ;
; N/A   ; None         ; 9.307 ns   ; inst3 ; Done  ; clock      ;
+-------+--------------+------------+-------+-------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; 0.073 ns  ; bit   ; inst10 ; clock    ;
; N/A           ; None        ; -0.254 ns ; start ; inst4  ; clock    ;
; N/A           ; None        ; -2.325 ns ; clock ; inst8  ; clock    ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 27 00:36:59 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst8" as buffer
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "inst10" and destination register "inst4"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.404 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'
            Info: 2: + IC(0.196 ns) + CELL(0.053 ns) = 0.249 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 1; COMB Node = 'QX_to_Q:inst|P_q2:inst2|inst7~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.404 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'
            Info: Total cell delay = 0.208 ns ( 51.49 % )
            Info: Total interconnect delay = 0.196 ns ( 48.51 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 4.950 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'
                Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'
                Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'
                Info: Total cell delay = 2.167 ns ( 43.78 % )
                Info: Total interconnect delay = 2.783 ns ( 56.22 % )
            Info: - Longest clock path from clock "clock" to source register is 4.950 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'
                Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'
                Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'
                Info: Total cell delay = 2.167 ns ( 43.78 % )
                Info: Total interconnect delay = 2.783 ns ( 56.22 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "inst8" (data pin = "clock", clock pin = "clock") is 2.564 ns
    Info: + Longest pin to register delay is 5.071 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(4.026 ns) + CELL(0.053 ns) = 4.916 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 1; COMB Node = 'inst8~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.071 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.045 ns ( 20.61 % )
        Info: Total interconnect delay = 4.026 ns ( 79.39 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.142 ns) + CELL(0.618 ns) = 2.597 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'
        Info: Total cell delay = 1.455 ns ( 56.03 % )
        Info: Total interconnect delay = 1.142 ns ( 43.97 % )
Info: tco from clock "clock" to destination pin "Add" through register "inst4" is 10.005 ns
    Info: + Longest clock path from clock "clock" to source register is 4.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'
        Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'
        Info: Total cell delay = 2.167 ns ( 43.78 % )
        Info: Total interconnect delay = 2.783 ns ( 56.22 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.961 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 6; REG Node = 'inst4'
        Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 1; COMB Node = 'Q_to_Y:inst1|inst5'
        Info: 3: + IC(2.369 ns) + CELL(1.932 ns) = 4.961 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'Add'
        Info: Total cell delay = 2.298 ns ( 46.32 % )
        Info: Total interconnect delay = 2.663 ns ( 53.68 % )
Info: th for register "inst10" (data pin = "bit", clock pin = "clock") is 0.073 ns
    Info: + Longest clock path from clock "clock" to destination register is 4.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.142 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'inst8'
        Info: 3: + IC(1.003 ns) + CELL(0.000 ns) = 3.694 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 4: + IC(0.638 ns) + CELL(0.618 ns) = 4.950 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 2.167 ns ( 43.78 % )
        Info: Total interconnect delay = 2.783 ns ( 56.22 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.026 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'bit'
        Info: 2: + IC(3.908 ns) + CELL(0.309 ns) = 5.026 ns; Loc. = LCFF_X18_Y7_N1; Fanout = 1; REG Node = 'inst10'
        Info: Total cell delay = 1.118 ns ( 22.24 % )
        Info: Total interconnect delay = 3.908 ns ( 77.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed May 27 00:36:59 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


