--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml cathode_encoder.twx cathode_encoder.ncd -o
cathode_encoder.twr cathode_encoder.pcf -ucf BasysRevEGeneral.ucf

Design file:              cathode_encoder.ncd
Physical constraint file: cathode_encoder.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
nibble<0>      |cathodes<0>    |    6.166|
nibble<0>      |cathodes<1>    |    6.443|
nibble<0>      |cathodes<2>    |    6.331|
nibble<0>      |cathodes<3>    |    6.810|
nibble<0>      |cathodes<4>    |    6.598|
nibble<0>      |cathodes<5>    |    6.895|
nibble<0>      |cathodes<6>    |    7.117|
nibble<1>      |cathodes<0>    |    6.270|
nibble<1>      |cathodes<1>    |    6.542|
nibble<1>      |cathodes<2>    |    6.028|
nibble<1>      |cathodes<3>    |    6.530|
nibble<1>      |cathodes<4>    |    6.554|
nibble<1>      |cathodes<5>    |    6.459|
nibble<1>      |cathodes<6>    |    6.749|
nibble<2>      |cathodes<0>    |    5.818|
nibble<2>      |cathodes<1>    |    6.124|
nibble<2>      |cathodes<2>    |    5.685|
nibble<2>      |cathodes<3>    |    6.137|
nibble<2>      |cathodes<4>    |    5.964|
nibble<2>      |cathodes<5>    |    6.211|
nibble<2>      |cathodes<6>    |    6.136|
nibble<3>      |cathodes<0>    |    6.369|
nibble<3>      |cathodes<1>    |    6.697|
nibble<3>      |cathodes<2>    |    6.157|
nibble<3>      |cathodes<3>    |    6.603|
nibble<3>      |cathodes<4>    |    6.838|
nibble<3>      |cathodes<5>    |    6.540|
nibble<3>      |cathodes<6>    |    6.619|
---------------+---------------+---------+


Analysis completed Fri Nov 10 19:53:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 109 MB



