/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  wire [11:0] _05_;
  reg [24:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [35:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~_00_;
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_4z) & (in_data[84] | in_data[21]));
  assign celloutsig_0_6z = ~(celloutsig_0_1z ^ _03_);
  reg [10:0] _10_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 11'h000;
    else _10_ <= in_data[71:61];
  assign { _04_[10:9], _00_, _04_[7:5], _01_, _04_[3:1], _03_ } = _10_;
  reg [11:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 12'h000;
    else _11_ <= in_data[113:102];
  assign { _05_[11:10], _02_, _05_[8:0] } = _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 25'h0000000;
    else _06_ <= { in_data[139:117], 2'h3 };
  assign celloutsig_1_17z = celloutsig_1_1z[7:2] >= celloutsig_1_2z[5:0];
  assign celloutsig_1_3z = in_data[161:159] >= in_data[147:145];
  assign celloutsig_1_10z = 1'h1 && { celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_4z = ! { in_data[62:52], celloutsig_0_1z };
  assign celloutsig_1_16z = ! celloutsig_1_2z[6:2];
  assign celloutsig_0_0z = in_data[94] & ~(in_data[68]);
  assign celloutsig_0_18z = celloutsig_0_4z & ~(celloutsig_0_14z);
  assign celloutsig_1_5z = celloutsig_1_3z & ~(celloutsig_1_1z[10]);
  assign celloutsig_1_19z = { _05_[11:10], _02_, _05_[8:7], celloutsig_1_0z } !== { celloutsig_1_2z[5:3], celloutsig_1_10z, 1'h1, celloutsig_1_17z };
  assign celloutsig_0_1z = & { in_data[72:67], celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[179:163];
  assign celloutsig_1_18z = { in_data[187:156], celloutsig_1_10z, celloutsig_1_0z, 2'h3 } >> { _06_[22:8], celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_16z, _05_[11:10], _02_, _05_[8:0] };
  assign celloutsig_0_17z = { celloutsig_0_5z[6:4], celloutsig_0_6z, celloutsig_0_14z } >> in_data[21:17];
  assign celloutsig_0_5z = { celloutsig_0_0z, _04_[10:9], _00_, _04_[7:5], _01_, _04_[3:1], _03_ } ^ { in_data[40:38], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[123:113] ^ in_data[183:173];
  assign celloutsig_1_2z = celloutsig_1_1z[6:0] ^ in_data[160:154];
  assign { _04_[8], _04_[4], _04_[0] } = { _00_, _01_, _03_ };
  assign _05_[9] = _02_;
  assign { out_data[159:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z[32:1], celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
