# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CEA_2_11_12_13.srcs/sources_1/new/switch_temp.v" \
"../../../../CEA_2_11_12_13.srcs/sim_1/new/tb_switch_temp.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
