{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716233395258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716233395258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 22:29:55 2024 " "Processing started: Mon May 20 22:29:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716233395258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233395258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proje -c Proje " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proje -c Proje" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233395258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716233395958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716233395958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/ram/frameb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ip/ram/frameb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frameb-SYN " "Found design unit 1: frameb-SYN" {  } { { "src/ip/ram/frameb.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/ram/frameb.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407123 ""} { "Info" "ISGN_ENTITY_NAME" "1 frameb " "Found entity 1: frameb" {  } { { "src/ip/ram/frameb.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/ram/frameb.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ip/clock/clock_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pll-rtl " "Found design unit 1: clock_pll-rtl" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407128 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ip/clock/clock_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pll-rtl " "Found design unit 1: clock_pll-rtl" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407132 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll/clock_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip/clock/clock_pll/clock_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_0002 " "Found entity 1: clock_pll_0002" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll/clock_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407137 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project-Behavioral " "Found design unit 1: project-Behavioral" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""} { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "src/ov7670_registers.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "src/ov7670_registers.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "src/ov7670_controller.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "src/ov7670_controller.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "src/ov7670_capture.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_capture.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "src/ov7670_capture.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_capture.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor-rtl " "Found design unit 1: motor-rtl" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "src/i2c_sender.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/i2c_sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "src/i2c_sender.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/i2c_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hcsr04.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hcsr04.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hcsr04-rtl " "Found design unit 1: hcsr04-rtl" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""} { "Info" "ISGN_ENTITY_NAME" "1 hcsr04 " "Found entity 1: hcsr04" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "src/debounce.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/debounce.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "src/debounce.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "src/address_Generator.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/address_Generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "src/address_Generator.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/address_Generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-Behavioral " "Found design unit 1: uartRX-Behavioral" {  } { { "src/uartRX.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/uartRX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407158 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "src/uartRX.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/uartRX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uarttx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/uarttx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartTX-Behavioral " "Found design unit 1: uartTX-Behavioral" {  } { { "src/uartTX.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/uartTX.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407163 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartTX " "Found entity 1: uartTX" {  } { { "src/uartTX.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/uartTX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/send_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/send_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send_tx-Behavioral " "Found design unit 1: send_tx-Behavioral" {  } { { "src/send_tx.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/send_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407164 ""} { "Info" "ISGN_ENTITY_NAME" "1 send_tx " "Found entity 1: send_tx" {  } { { "src/send_tx.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/send_tx.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716233407273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1mhz project.vhd(53) " "Verilog HDL or VHDL warning at project.vhd(53): object \"clk_1mhz\" assigned a value but never read" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407275 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_led0 project.vhd(65) " "Verilog HDL or VHDL warning at project.vhd(65): object \"o_led0\" assigned a value but never read" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407275 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_led1 project.vhd(66) " "Verilog HDL or VHDL warning at project.vhd(66): object \"o_led1\" assigned a value but never read" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407275 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_led2 project.vhd(67) " "Verilog HDL or VHDL warning at project.vhd(67): object \"o_led2\" assigned a value but never read" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407275 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_led9 project.vhd(68) " "Verilog HDL or VHDL warning at project.vhd(68): object \"o_led9\" assigned a value but never read" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407275 "|project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "config_finished project.vhd(73) " "Verilog HDL or VHDL warning at project.vhd(73): object \"config_finished\" assigned a value but never read" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407275 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:clock_pll_1 " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:clock_pll_1\"" {  } { { "src/project.vhd" "clock_pll_1" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_0002 clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst " "Elaborating entity \"clock_pll_0002\" for hierarchy \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\"" {  } { { "src/ip/clock/clock_pll.vhd" "clock_pll_inst" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "altera_pll_i" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716233407324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407324 ""}  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716233407324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_tx send_tx:sendtx " "Elaborating entity \"send_tx\" for hierarchy \"send_tx:sendtx\"" {  } { { "src/project.vhd" "sendtx" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTX send_tx:sendtx\|uartTX:uarttx " "Elaborating entity \"uartTX\" for hierarchy \"send_tx:sendtx\|uartTX:uarttx\"" {  } { { "src/send_tx.vhd" "uarttx" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/send_tx.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hcsr04 hcsr04:hcsr04 " "Elaborating entity \"hcsr04\" for hierarchy \"hcsr04:hcsr04\"" {  } { { "src/project.vhd" "hcsr04" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameb frameb:frameb_1 " "Elaborating entity \"frameb\" for hierarchy \"frameb:frameb_1\"" {  } { { "src/project.vhd" "frameb_1" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frameb:frameb_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"frameb:frameb_1\|altsyncram:altsyncram_component\"" {  } { { "src/ip/ram/frameb.vhd" "altsyncram_component" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/ram/frameb.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frameb:frameb_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"frameb:frameb_1\|altsyncram:altsyncram_component\"" {  } { { "src/ip/ram/frameb.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/ram/frameb.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frameb:frameb_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"frameb:frameb_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233407408 ""}  } { { "src/ip/ram/frameb.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/ram/frameb.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716233407408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_erv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_erv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_erv3 " "Found entity 1: altsyncram_erv3" {  } { { "db/altsyncram_erv3.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/altsyncram_erv3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_erv3 frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated " "Elaborating entity \"altsyncram_erv3\" for hierarchy \"frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\|decode_tma:decode2 " "Elaborating entity \"decode_tma\" for hierarchy \"frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\|decode_tma:decode2\"" {  } { { "db/altsyncram_erv3.tdf" "decode2" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/altsyncram_erv3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_m2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_m2a " "Found entity 1: decode_m2a" {  } { { "db/decode_m2a.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/decode_m2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_m2a frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\|decode_m2a:rden_decode_b " "Elaborating entity \"decode_m2a\" for hierarchy \"frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\|decode_m2a:rden_decode_b\"" {  } { { "db/altsyncram_erv3.tdf" "rden_decode_b" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/altsyncram_erv3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oib " "Found entity 1: mux_oib" {  } { { "db/mux_oib.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/mux_oib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233407720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oib frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\|mux_oib:mux3 " "Elaborating entity \"mux_oib\" for hierarchy \"frameb:frameb_1\|altsyncram:altsyncram_component\|altsyncram_erv3:auto_generated\|mux_oib:mux3\"" {  } { { "db/altsyncram_erv3.tdf" "mux3" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/altsyncram_erv3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor motor:motor_1 " "Elaborating entity \"motor\" for hierarchy \"motor:motor_1\"" {  } { { "src/project.vhd" "motor_1" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_value motor.vhd(67) " "Verilog HDL or VHDL warning at motor.vhd(67): object \"step_value\" assigned a value but never read" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 "|project|motor:motor_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_count_r motor.vhd(74) " "Verilog HDL or VHDL warning at motor.vhd(74): object \"step_count_r\" assigned a value but never read" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 "|project|motor:motor_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRX motor:motor_1\|uartRX:uart_receiver " "Elaborating entity \"uartRX\" for hierarchy \"motor:motor_1\|uartRX:uart_receiver\"" {  } { { "src/motor.vhd" "uart_receiver" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:Inst_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:Inst_debounce\"" {  } { { "src/project.vhd" "Inst_debounce" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:Inst_ov7670_controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\"" {  } { { "src/project.vhd" "Inst_ov7670_controller" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "src/ov7670_controller.vhd" "Inst_i2c_sender" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_controller.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "src/ov7670_controller.vhd" "Inst_ov7670_registers" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ov7670_controller.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:Inst_ov7670_capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:Inst_ov7670_capture\"" {  } { { "src/project.vhd" "Inst_ov7670_capture" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:Inst_Address_Generator " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:Inst_Address_Generator\"" {  } { { "src/project.vhd" "Inst_Address_Generator" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:Inst_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:Inst_VGA\"" {  } { { "src/project.vhd" "Inst_VGA" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233407748 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_size vga.vhd(43) " "VHDL Signal Declaration warning at vga.vhd(43): used explicit default value for signal \"ball_size\" because signal was never assigned a value" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distance_in vga.vhd(141) " "VHDL Process Statement warning at vga.vhd(141): signal \"distance_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distance_in vga.vhd(142) " "VHDL Process Statement warning at vga.vhd(142): signal \"distance_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distance_in vga.vhd(149) " "VHDL Process Statement warning at vga.vhd(149): signal \"distance_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cosrom vga.vhd(149) " "VHDL Process Statement warning at vga.vhd(149): signal \"cosrom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "motor_location_in vga.vhd(149) " "VHDL Process Statement warning at vga.vhd(149): signal \"motor_location_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distance_in vga.vhd(150) " "VHDL Process Statement warning at vga.vhd(150): signal \"distance_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sinrom vga.vhd(150) " "VHDL Process Statement warning at vga.vhd(150): signal \"sinrom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "motor_location_in vga.vhd(150) " "VHDL Process Statement warning at vga.vhd(150): signal \"motor_location_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(155) " "VHDL Process Statement warning at vga.vhd(155): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407758 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(155) " "VHDL Process Statement warning at vga.vhd(155): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "activecam_i vga.vhd(165) " "VHDL Process Statement warning at vga.vhd(165): signal \"activecam_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cam_data_i vga.vhd(166) " "VHDL Process Statement warning at vga.vhd(166): signal \"cam_data_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cam_data_i vga.vhd(167) " "VHDL Process Statement warning at vga.vhd(167): signal \"cam_data_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cam_data_i vga.vhd(168) " "VHDL Process Statement warning at vga.vhd(168): signal \"cam_data_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_col vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"ball_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_size vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"ball_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_row vga.vhd(171) " "VHDL Process Statement warning at vga.vhd(171): signal \"ball_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(177) " "VHDL Process Statement warning at vga.vhd(177): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(177) " "VHDL Process Statement warning at vga.vhd(177): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(178) " "VHDL Process Statement warning at vga.vhd(178): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(178) " "VHDL Process Statement warning at vga.vhd(178): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(184) " "VHDL Process Statement warning at vga.vhd(184): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(184) " "VHDL Process Statement warning at vga.vhd(184): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(185) " "VHDL Process Statement warning at vga.vhd(185): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(185) " "VHDL Process Statement warning at vga.vhd(185): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(191) " "VHDL Process Statement warning at vga.vhd(191): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(191) " "VHDL Process Statement warning at vga.vhd(191): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(192) " "VHDL Process Statement warning at vga.vhd(192): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(192) " "VHDL Process Statement warning at vga.vhd(192): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(198) " "VHDL Process Statement warning at vga.vhd(198): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(198) " "VHDL Process Statement warning at vga.vhd(198): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(199) " "VHDL Process Statement warning at vga.vhd(199): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(199) " "VHDL Process Statement warning at vga.vhd(199): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(205) " "VHDL Process Statement warning at vga.vhd(205): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(205) " "VHDL Process Statement warning at vga.vhd(205): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(206) " "VHDL Process Statement warning at vga.vhd(206): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(206) " "VHDL Process Statement warning at vga.vhd(206): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(212) " "VHDL Process Statement warning at vga.vhd(212): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(212) " "VHDL Process Statement warning at vga.vhd(212): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(213) " "VHDL Process Statement warning at vga.vhd(213): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(213) " "VHDL Process Statement warning at vga.vhd(213): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(219) " "VHDL Process Statement warning at vga.vhd(219): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(219) " "VHDL Process Statement warning at vga.vhd(219): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column vga.vhd(220) " "VHDL Process Statement warning at vga.vhd(220): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row vga.vhd(220) " "VHDL Process Statement warning at vga.vhd(220): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_row vga.vhd(138) " "VHDL Process Statement warning at vga.vhd(138): inferring latch(es) for signal or variable \"ball_row\", which holds its previous value in one or more paths through the process" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_col vga.vhd(138) " "VHDL Process Statement warning at vga.vhd(138): inferring latch(es) for signal or variable \"ball_col\", which holds its previous value in one or more paths through the process" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R vga.vhd(138) " "VHDL Process Statement warning at vga.vhd(138): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G vga.vhd(138) " "VHDL Process Statement warning at vga.vhd(138): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B vga.vhd(138) " "VHDL Process Statement warning at vga.vhd(138): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] vga.vhd(138) " "Inferred latch for \"B\[0\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] vga.vhd(138) " "Inferred latch for \"B\[1\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] vga.vhd(138) " "Inferred latch for \"B\[2\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] vga.vhd(138) " "Inferred latch for \"B\[3\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] vga.vhd(138) " "Inferred latch for \"B\[4\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] vga.vhd(138) " "Inferred latch for \"B\[5\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] vga.vhd(138) " "Inferred latch for \"B\[6\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] vga.vhd(138) " "Inferred latch for \"B\[7\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] vga.vhd(138) " "Inferred latch for \"G\[0\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] vga.vhd(138) " "Inferred latch for \"G\[1\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] vga.vhd(138) " "Inferred latch for \"G\[2\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] vga.vhd(138) " "Inferred latch for \"G\[3\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] vga.vhd(138) " "Inferred latch for \"G\[4\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] vga.vhd(138) " "Inferred latch for \"G\[5\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] vga.vhd(138) " "Inferred latch for \"G\[6\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] vga.vhd(138) " "Inferred latch for \"G\[7\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] vga.vhd(138) " "Inferred latch for \"R\[0\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] vga.vhd(138) " "Inferred latch for \"R\[1\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] vga.vhd(138) " "Inferred latch for \"R\[2\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] vga.vhd(138) " "Inferred latch for \"R\[3\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] vga.vhd(138) " "Inferred latch for \"R\[4\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] vga.vhd(138) " "Inferred latch for \"R\[5\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] vga.vhd(138) " "Inferred latch for \"R\[6\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] vga.vhd(138) " "Inferred latch for \"R\[7\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[0\] vga.vhd(138) " "Inferred latch for \"ball_col\[0\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[1\] vga.vhd(138) " "Inferred latch for \"ball_col\[1\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[2\] vga.vhd(138) " "Inferred latch for \"ball_col\[2\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[3\] vga.vhd(138) " "Inferred latch for \"ball_col\[3\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[4\] vga.vhd(138) " "Inferred latch for \"ball_col\[4\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[5\] vga.vhd(138) " "Inferred latch for \"ball_col\[5\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[6\] vga.vhd(138) " "Inferred latch for \"ball_col\[6\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[7\] vga.vhd(138) " "Inferred latch for \"ball_col\[7\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[8\] vga.vhd(138) " "Inferred latch for \"ball_col\[8\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[9\] vga.vhd(138) " "Inferred latch for \"ball_col\[9\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[10\] vga.vhd(138) " "Inferred latch for \"ball_col\[10\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[11\] vga.vhd(138) " "Inferred latch for \"ball_col\[11\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[12\] vga.vhd(138) " "Inferred latch for \"ball_col\[12\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[13\] vga.vhd(138) " "Inferred latch for \"ball_col\[13\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[14\] vga.vhd(138) " "Inferred latch for \"ball_col\[14\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[15\] vga.vhd(138) " "Inferred latch for \"ball_col\[15\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[16\] vga.vhd(138) " "Inferred latch for \"ball_col\[16\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[17\] vga.vhd(138) " "Inferred latch for \"ball_col\[17\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[18\] vga.vhd(138) " "Inferred latch for \"ball_col\[18\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[19\] vga.vhd(138) " "Inferred latch for \"ball_col\[19\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[20\] vga.vhd(138) " "Inferred latch for \"ball_col\[20\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[21\] vga.vhd(138) " "Inferred latch for \"ball_col\[21\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[22\] vga.vhd(138) " "Inferred latch for \"ball_col\[22\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[23\] vga.vhd(138) " "Inferred latch for \"ball_col\[23\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[24\] vga.vhd(138) " "Inferred latch for \"ball_col\[24\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[25\] vga.vhd(138) " "Inferred latch for \"ball_col\[25\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[26\] vga.vhd(138) " "Inferred latch for \"ball_col\[26\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[27\] vga.vhd(138) " "Inferred latch for \"ball_col\[27\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[28\] vga.vhd(138) " "Inferred latch for \"ball_col\[28\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[29\] vga.vhd(138) " "Inferred latch for \"ball_col\[29\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[30\] vga.vhd(138) " "Inferred latch for \"ball_col\[30\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_col\[31\] vga.vhd(138) " "Inferred latch for \"ball_col\[31\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[0\] vga.vhd(138) " "Inferred latch for \"ball_row\[0\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[1\] vga.vhd(138) " "Inferred latch for \"ball_row\[1\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[2\] vga.vhd(138) " "Inferred latch for \"ball_row\[2\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[3\] vga.vhd(138) " "Inferred latch for \"ball_row\[3\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[4\] vga.vhd(138) " "Inferred latch for \"ball_row\[4\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[5\] vga.vhd(138) " "Inferred latch for \"ball_row\[5\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[6\] vga.vhd(138) " "Inferred latch for \"ball_row\[6\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[7\] vga.vhd(138) " "Inferred latch for \"ball_row\[7\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407763 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[8\] vga.vhd(138) " "Inferred latch for \"ball_row\[8\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[9\] vga.vhd(138) " "Inferred latch for \"ball_row\[9\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[10\] vga.vhd(138) " "Inferred latch for \"ball_row\[10\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[11\] vga.vhd(138) " "Inferred latch for \"ball_row\[11\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[12\] vga.vhd(138) " "Inferred latch for \"ball_row\[12\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[13\] vga.vhd(138) " "Inferred latch for \"ball_row\[13\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[14\] vga.vhd(138) " "Inferred latch for \"ball_row\[14\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[15\] vga.vhd(138) " "Inferred latch for \"ball_row\[15\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[16\] vga.vhd(138) " "Inferred latch for \"ball_row\[16\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[17\] vga.vhd(138) " "Inferred latch for \"ball_row\[17\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[18\] vga.vhd(138) " "Inferred latch for \"ball_row\[18\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[19\] vga.vhd(138) " "Inferred latch for \"ball_row\[19\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[20\] vga.vhd(138) " "Inferred latch for \"ball_row\[20\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[21\] vga.vhd(138) " "Inferred latch for \"ball_row\[21\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[22\] vga.vhd(138) " "Inferred latch for \"ball_row\[22\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[23\] vga.vhd(138) " "Inferred latch for \"ball_row\[23\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[24\] vga.vhd(138) " "Inferred latch for \"ball_row\[24\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[25\] vga.vhd(138) " "Inferred latch for \"ball_row\[25\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[26\] vga.vhd(138) " "Inferred latch for \"ball_row\[26\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[27\] vga.vhd(138) " "Inferred latch for \"ball_row\[27\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[28\] vga.vhd(138) " "Inferred latch for \"ball_row\[28\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[29\] vga.vhd(138) " "Inferred latch for \"ball_row\[29\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[30\] vga.vhd(138) " "Inferred latch for \"ball_row\[30\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_row\[31\] vga.vhd(138) " "Inferred latch for \"ball_row\[31\]\" at vga.vhd(138)" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233407768 "|project|VGA:Inst_VGA"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } } { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/ip/clock/clock_pll.vhd" 35 0 0 } } { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716233408068 "|project|clock_pll:clock_pll_1|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716233408068 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716233408068 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Proje.project0.rtl.mif " "Parameter INIT_FILE set to Proje.project0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716233409608 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716233409608 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716233409608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:Inst_VGA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:Inst_VGA\|Div0\"" {  } { { "src/vga.vhd" "Div0" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 149 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716233409613 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA:Inst_VGA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA:Inst_VGA\|Div1\"" {  } { { "src/vga.vhd" "Div1" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716233409613 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716233409613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233409638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Proje.project0.rtl.mif " "Parameter \"INIT_FILE\" = \"Proje.project0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716233409638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dl51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dl51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dl51 " "Found entity 1: altsyncram_dl51" {  } { { "db/altsyncram_dl51.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/altsyncram_dl51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233409698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233409698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA:Inst_VGA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA:Inst_VGA\|lpm_divide:Div0\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233409729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA:Inst_VGA\|lpm_divide:Div0 " "Instantiated megafunction \"VGA:Inst_VGA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233409729 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716233409729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233409792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233409792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233409808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233409808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233409858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233409858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233409878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233409878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716233409898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233409898 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|R\[4\] VGA:Inst_VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|R\[4\]\" merged with LATCH primitive \"VGA:Inst_VGA\|R\[0\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|R\[5\] VGA:Inst_VGA\|R\[1\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|R\[5\]\" merged with LATCH primitive \"VGA:Inst_VGA\|R\[1\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|R\[6\] VGA:Inst_VGA\|R\[2\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|R\[6\]\" merged with LATCH primitive \"VGA:Inst_VGA\|R\[2\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|R\[7\] VGA:Inst_VGA\|R\[3\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|R\[7\]\" merged with LATCH primitive \"VGA:Inst_VGA\|R\[3\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|G\[4\] VGA:Inst_VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|G\[4\]\" merged with LATCH primitive \"VGA:Inst_VGA\|G\[0\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|G\[5\] VGA:Inst_VGA\|G\[1\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|G\[5\]\" merged with LATCH primitive \"VGA:Inst_VGA\|G\[1\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|G\[6\] VGA:Inst_VGA\|G\[2\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|G\[6\]\" merged with LATCH primitive \"VGA:Inst_VGA\|G\[2\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|G\[7\] VGA:Inst_VGA\|G\[3\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|G\[7\]\" merged with LATCH primitive \"VGA:Inst_VGA\|G\[3\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|B\[4\] VGA:Inst_VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|B\[4\]\" merged with LATCH primitive \"VGA:Inst_VGA\|B\[0\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|B\[5\] VGA:Inst_VGA\|B\[1\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|B\[5\]\" merged with LATCH primitive \"VGA:Inst_VGA\|B\[1\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|B\[6\] VGA:Inst_VGA\|B\[2\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|B\[6\]\" merged with LATCH primitive \"VGA:Inst_VGA\|B\[2\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:Inst_VGA\|B\[7\] VGA:Inst_VGA\|B\[3\] " "Duplicate LATCH primitive \"VGA:Inst_VGA\|B\[7\]\" merged with LATCH primitive \"VGA:Inst_VGA\|B\[3\]\"" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1716233410418 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|R\[0\] " "Latch VGA:Inst_VGA\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|R\[1\] " "Latch VGA:Inst_VGA\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|R\[2\] " "Latch VGA:Inst_VGA\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|R\[3\] " "Latch VGA:Inst_VGA\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|G\[0\] " "Latch VGA:Inst_VGA\|G\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|G\[1\] " "Latch VGA:Inst_VGA\|G\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|G\[2\] " "Latch VGA:Inst_VGA\|G\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|G\[3\] " "Latch VGA:Inst_VGA\|G\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|B\[0\] " "Latch VGA:Inst_VGA\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|B\[1\] " "Latch VGA:Inst_VGA\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|B\[2\] " "Latch VGA:Inst_VGA\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|B\[3\] " "Latch VGA:Inst_VGA\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA:Inst_VGA\|Hcnt\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA:Inst_VGA\|Hcnt\[9\]" {  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[1\] " "Latch VGA:Inst_VGA\|ball_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[1\] " "Latch VGA:Inst_VGA\|ball_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[2\] " "Latch VGA:Inst_VGA\|ball_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[2\] " "Latch VGA:Inst_VGA\|ball_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410418 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[9\] " "Latch VGA:Inst_VGA\|ball_col\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[8\] " "Latch VGA:Inst_VGA\|ball_col\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[7\] " "Latch VGA:Inst_VGA\|ball_col\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[6\] " "Latch VGA:Inst_VGA\|ball_col\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[5\] " "Latch VGA:Inst_VGA\|ball_col\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[4\] " "Latch VGA:Inst_VGA\|ball_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[3\] " "Latch VGA:Inst_VGA\|ball_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_col\[10\] " "Latch VGA:Inst_VGA\|ball_col\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[9\] " "Latch VGA:Inst_VGA\|ball_row\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[8\] " "Latch VGA:Inst_VGA\|ball_row\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[7\] " "Latch VGA:Inst_VGA\|ball_row\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[6\] " "Latch VGA:Inst_VGA\|ball_row\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[5\] " "Latch VGA:Inst_VGA\|ball_row\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[4\] " "Latch VGA:Inst_VGA\|ball_row\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[3\] " "Latch VGA:Inst_VGA\|ball_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:Inst_VGA\|ball_row\[10\] " "Latch VGA:Inst_VGA\|ball_row\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hcsr04:hcsr04\|distance_out\[7\] " "Ports D and ENA on the latch are fed by the same signal hcsr04:hcsr04\|distance_out\[7\]" {  } { { "src/hcsr04.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/hcsr04.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716233410425 ""}  } { { "src/vga.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/vga.vhd" 138 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716233410425 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync VCC " "Pin \"n_sync\" is stuck at VCC" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716233412013 "|project|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_pwdn GND " "Pin \"ov7670_pwdn\" is stuck at GND" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716233412013 "|project|ov7670_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ov7670_reset VCC " "Pin \"ov7670_reset\" is stuck at VCC" {  } { { "src/project.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/project.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716233412013 "|project|ov7670_reset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716233412013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716233412252 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:motor_1\|count\[0\] Low " "Register motor:motor_1\|count\[0\] will power up to Low" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 130 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716233412490 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:motor_1\|cnt_limit\[0\] Low " "Register motor:motor_1\|cnt_limit\[0\] will power up to Low" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 509 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716233412490 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:motor_1\|count\[31\] Low " "Register motor:motor_1\|count\[31\] will power up to Low" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 130 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716233412490 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "motor:motor_1\|cnt_limit\[31\] Low " "Register motor:motor_1\|cnt_limit\[31\] will power up to Low" {  } { { "src/motor.vhd" "" { Text "C:/Users/musta/Desktop/ELE432_ULTRASONIC_RADAR-main/src/motor.vhd" 509 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716233412490 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716233412490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716233413482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716233414198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716233414198 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716233414328 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716233414328 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716233414418 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716233414418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2622 " "Implemented 2622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716233414641 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716233414641 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716233414641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2330 " "Implemented 2330 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716233414641 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716233414641 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716233414641 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716233414641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716233414641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716233414698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 22:30:14 2024 " "Processing ended: Mon May 20 22:30:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716233414698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716233414698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716233414698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716233414698 ""}
