# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     May 21 2022 23:18:18

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment2_A
			6.2.2::Path details for port: o_Segment2_B
			6.2.3::Path details for port: o_Segment2_C
			6.2.4::Path details for port: o_Segment2_D
			6.2.5::Path details for port: o_Segment2_E
			6.2.6::Path details for port: o_Segment2_F
			6.2.7::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment2_A
			6.5.2::Path details for port: o_Segment2_B
			6.5.3::Path details for port: o_Segment2_C
			6.5.4::Path details for port: o_Segment2_D
			6.5.5::Path details for port: o_Segment2_E
			6.5.6::Path details for port: o_Segment2_F
			6.5.7::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 173.46 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34235       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       3578         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment2_A  i_Clk       7836          i_Clk:R                
o_Segment2_B  i_Clk       7836          i_Clk:R                
o_Segment2_C  i_Clk       8390          i_Clk:R                
o_Segment2_D  i_Clk       8390          i_Clk:R                
o_Segment2_E  i_Clk       8390          i_Clk:R                
o_Segment2_F  i_Clk       7836          i_Clk:R                
o_Segment2_G  i_Clk       8390          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       -429        i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment2_A  i_Clk       7367                  i_Clk:R                
o_Segment2_B  i_Clk       7367                  i_Clk:R                
o_Segment2_C  i_Clk       7928                  i_Clk:R                
o_Segment2_D  i_Clk       7928                  i_Clk:R                
o_Segment2_E  i_Clk       7928                  i_Clk:R                
o_Segment2_F  i_Clk       7367                  i_Clk:R                
o_Segment2_G  i_Clk       7928                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 173.46 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_17_LC_2_7_0/sr
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__272/I                                        SRMux                          0              7480  34235  RISE       1
I__272/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_17_LC_2_7_0/sr
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__272/I                                        SRMux                          0              7480  34235  RISE       1
I__272/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3578


Data Path Delay                5756
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3578

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                      top_level_7_segment        0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in             IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                      IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                     PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                      PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__101/I                                        Odrv12                     0      1127               RISE  1       
I__101/O                                        Odrv12                     491    1618               RISE  1       
I__102/I                                        Sp12to4                    0      1618               RISE  1       
I__102/O                                        Sp12to4                    428    2046               RISE  1       
I__103/I                                        Span4Mux_v                 0      2046               RISE  1       
I__103/O                                        Span4Mux_v                 351    2397               RISE  1       
I__104/I                                        LocalMux                   0      2397               RISE  1       
I__104/O                                        LocalMux                   330    2726               RISE  1       
I__106/I                                        InMux                      0      2726               RISE  1       
I__106/O                                        InMux                      259    2986               RISE  1       
du.r_State_RNIHQU54_LC_1_6_1/in0                LogicCell40_SEQ_MODE_0000  0      2986               RISE  1       
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000  449    3435               RISE  1       
I__73/I                                         Odrv4                      0      3435               RISE  1       
I__73/O                                         Odrv4                      351    3785               RISE  1       
I__74/I                                         Span4Mux_s0_h              0      3785               RISE  1       
I__74/O                                         Span4Mux_s0_h              147    3933               RISE  1       
I__75/I                                         LocalMux                   0      3933               RISE  1       
I__75/O                                         LocalMux                   330    4262               RISE  1       
I__76/I                                         IoInMux                    0      4262               RISE  1       
I__76/O                                         IoInMux                    259    4522               RISE  1       
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4522               RISE  1       
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    5139               RISE  18      
I__270/I                                        gio2CtrlBuf                0      5139               RISE  1       
I__270/O                                        gio2CtrlBuf                0      5139               RISE  1       
I__271/I                                        GlobalMux                  0      5139               RISE  1       
I__271/O                                        GlobalMux                  154    5293               RISE  1       
I__272/I                                        SRMux                      0      5293               RISE  1       
I__272/O                                        SRMux                      463    5756               RISE  1       
du.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000  0      5756               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__281/I                                            ClkMux                     0      2073               RISE  1       
I__281/O                                            ClkMux                     309    2381               RISE  1       
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_6_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__196/I                                 LocalMux                   0      2921               RISE  1       
I__196/O                                 LocalMux                   330    3251               RISE  1       
I__197/I                                 IoInMux                    0      3251               RISE  1       
I__197/O                                 IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN              IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                             top_level_7_segment        0      7836               FALL  1       

6.2.2::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_5_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__131/I                                 LocalMux                   0      2921               RISE  1       
I__131/O                                 LocalMux                   330    3251               RISE  1       
I__132/I                                 IoInMux                    0      3251               RISE  1       
I__132/O                                 IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN              IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                             top_level_7_segment        0      7836               FALL  1       

6.2.3::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_4_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__198/I                                 Odrv4                      0      2921               RISE  1       
I__198/O                                 Odrv4                      351    3272               RISE  1       
I__199/I                                 Span4Mux_s0_v              0      3272               RISE  1       
I__199/O                                 Span4Mux_s0_v              203    3475               RISE  1       
I__200/I                                 LocalMux                   0      3475               RISE  1       
I__200/O                                 LocalMux                   330    3805               RISE  1       
I__201/I                                 IoInMux                    0      3805               RISE  1       
I__201/O                                 IoInMux                    259    4065               RISE  1       
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_C_obuf_iopad/DIN              IO_PAD                     0      6302               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8390               FALL  1       
o_Segment2_C                             top_level_7_segment        0      8390               FALL  1       

6.2.4::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_3_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__206/I                                 Odrv4                      0      2921               RISE  1       
I__206/O                                 Odrv4                      351    3272               RISE  1       
I__207/I                                 Span4Mux_s0_v              0      3272               RISE  1       
I__207/O                                 Span4Mux_s0_v              203    3475               RISE  1       
I__208/I                                 LocalMux                   0      3475               RISE  1       
I__208/O                                 LocalMux                   330    3805               RISE  1       
I__209/I                                 IoInMux                    0      3805               RISE  1       
I__209/O                                 IoInMux                    259    4065               RISE  1       
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_D_obuf_iopad/DIN              IO_PAD                     0      6302               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8390               FALL  1       
o_Segment2_D                             top_level_7_segment        0      8390               FALL  1       

6.2.5::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_2_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__202/I                                 Odrv4                      0      2921               RISE  1       
I__202/O                                 Odrv4                      351    3272               RISE  1       
I__203/I                                 Span4Mux_s0_v              0      3272               RISE  1       
I__203/O                                 Span4Mux_s0_v              203    3475               RISE  1       
I__204/I                                 LocalMux                   0      3475               RISE  1       
I__204/O                                 LocalMux                   330    3805               RISE  1       
I__205/I                                 IoInMux                    0      3805               RISE  1       
I__205/O                                 IoInMux                    259    4065               RISE  1       
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_E_obuf_iopad/DIN              IO_PAD                     0      6302               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8390               FALL  1       
o_Segment2_E                             top_level_7_segment        0      8390               FALL  1       

6.2.6::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__284/I                                            ClkMux                     0      2073               RISE  1       
I__284/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_1_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__210/I                                 LocalMux                   0      2921               RISE  1       
I__210/O                                 LocalMux                   330    3251               RISE  1       
I__211/I                                 IoInMux                    0      3251               RISE  1       
I__211/O                                 IoInMux                    259    3510               RISE  1       
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_F_obuf_iopad/DIN              IO_PAD                     0      5748               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   7836               FALL  1       
o_Segment2_F                             top_level_7_segment        0      7836               FALL  1       

6.2.7::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_0_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__192/I                                 Odrv4                      0      2921               RISE  1       
I__192/O                                 Odrv4                      351    3272               RISE  1       
I__193/I                                 Span4Mux_s0_v              0      3272               RISE  1       
I__193/O                                 Span4Mux_s0_v              203    3475               RISE  1       
I__194/I                                 LocalMux                   0      3475               RISE  1       
I__194/O                                 LocalMux                   330    3805               RISE  1       
I__195/I                                 IoInMux                    0      3805               RISE  1       
I__195/O                                 IoInMux                    259    4065               RISE  1       
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_G_obuf_iopad/DIN              IO_PAD                     0      6302               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     2088   8390               FALL  1       
o_Segment2_G                             top_level_7_segment        0      8390               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -429


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2810
---------------------------- ------
Hold Time                      -429

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           top_level_7_segment        0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__101/I                             Odrv12                     0      923                FALL  1       
I__101/O                             Odrv12                     540    1463               FALL  1       
I__102/I                             Sp12to4                    0      1463               FALL  1       
I__102/O                             Sp12to4                    449    1912               FALL  1       
I__103/I                             Span4Mux_v                 0      1912               FALL  1       
I__103/O                             Span4Mux_v                 372    2283               FALL  1       
I__105/I                             LocalMux                   0      2283               FALL  1       
I__105/O                             LocalMux                   309    2592               FALL  1       
I__107/I                             InMux                      0      2592               FALL  1       
I__107/O                             InMux                      217    2810               FALL  1       
du.r_State_LC_1_7_1/in0              LogicCell40_SEQ_MODE_1000  0      2810               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__279/I                                            ClkMux                     0      2073               RISE  1       
I__279/O                                            ClkMux                     309    2381               RISE  1       
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_6_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__196/I                                 LocalMux                   0      2921               FALL  1       
I__196/O                                 LocalMux                   309    3230               FALL  1       
I__197/I                                 IoInMux                    0      3230               FALL  1       
I__197/O                                 IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN              IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                             top_level_7_segment        0      7367               RISE  1       

6.5.2::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_5_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__131/I                                 LocalMux                   0      2921               FALL  1       
I__131/O                                 LocalMux                   309    3230               FALL  1       
I__132/I                                 IoInMux                    0      3230               FALL  1       
I__132/O                                 IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN              IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                             top_level_7_segment        0      7367               RISE  1       

6.5.3::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_4_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__198/I                                 Odrv4                      0      2921               FALL  1       
I__198/O                                 Odrv4                      372    3293               FALL  1       
I__199/I                                 Span4Mux_s0_v              0      3293               FALL  1       
I__199/O                                 Span4Mux_s0_v              189    3482               FALL  1       
I__200/I                                 LocalMux                   0      3482               FALL  1       
I__200/O                                 LocalMux                   309    3791               FALL  1       
I__201/I                                 IoInMux                    0      3791               FALL  1       
I__201/O                                 IoInMux                    217    4008               FALL  1       
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_C_obuf_iopad/DIN              IO_PAD                     0      6014               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7928               RISE  1       
o_Segment2_C                             top_level_7_segment        0      7928               RISE  1       

6.5.4::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_3_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__206/I                                 Odrv4                      0      2921               FALL  1       
I__206/O                                 Odrv4                      372    3293               FALL  1       
I__207/I                                 Span4Mux_s0_v              0      3293               FALL  1       
I__207/O                                 Span4Mux_s0_v              189    3482               FALL  1       
I__208/I                                 LocalMux                   0      3482               FALL  1       
I__208/O                                 LocalMux                   309    3791               FALL  1       
I__209/I                                 IoInMux                    0      3791               FALL  1       
I__209/O                                 IoInMux                    217    4008               FALL  1       
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_D_obuf_iopad/DIN              IO_PAD                     0      6014               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7928               RISE  1       
o_Segment2_D                             top_level_7_segment        0      7928               RISE  1       

6.5.5::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_2_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__202/I                                 Odrv4                      0      2921               FALL  1       
I__202/O                                 Odrv4                      372    3293               FALL  1       
I__203/I                                 Span4Mux_s0_v              0      3293               FALL  1       
I__203/O                                 Span4Mux_s0_v              189    3482               FALL  1       
I__204/I                                 LocalMux                   0      3482               FALL  1       
I__204/O                                 LocalMux                   309    3791               FALL  1       
I__205/I                                 IoInMux                    0      3791               FALL  1       
I__205/O                                 IoInMux                    217    4008               FALL  1       
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_E_obuf_iopad/DIN              IO_PAD                     0      6014               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7928               RISE  1       
o_Segment2_E                             top_level_7_segment        0      7928               RISE  1       

6.5.6::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__284/I                                            ClkMux                     0      2073               RISE  1       
I__284/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_1_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__210/I                                 LocalMux                   0      2921               FALL  1       
I__210/O                                 LocalMux                   309    3230               FALL  1       
I__211/I                                 IoInMux                    0      3230               FALL  1       
I__211/O                                 IoInMux                    217    3447               FALL  1       
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_F_obuf_iopad/DIN              IO_PAD                     0      5453               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7367               RISE  1       
o_Segment2_F                             top_level_7_segment        0      7367               RISE  1       

6.5.7::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               top_level_7_segment        0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__276/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__276/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__277/I                                            GlobalMux                  0      1918               RISE  1       
I__277/O                                            GlobalMux                  154    2073               RISE  1       
I__286/I                                            ClkMux                     0      2073               RISE  1       
I__286/O                                            ClkMux                     309    2381               RISE  1       
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
encoder.r_Hex_Value_i_0_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__192/I                                 Odrv4                      0      2921               FALL  1       
I__192/O                                 Odrv4                      372    3293               FALL  1       
I__193/I                                 Span4Mux_s0_v              0      3293               FALL  1       
I__193/O                                 Span4Mux_s0_v              189    3482               FALL  1       
I__194/I                                 LocalMux                   0      3482               FALL  1       
I__194/O                                 LocalMux                   309    3791               FALL  1       
I__195/I                                 IoInMux                    0      3791               FALL  1       
I__195/O                                 IoInMux                    217    4008               FALL  1       
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_G_obuf_iopad/DIN              IO_PAD                     0      6014               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                     1914   7928               RISE  1       
o_Segment2_G                             top_level_7_segment        0      7928               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_17_LC_2_7_0/sr
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__272/I                                        SRMux                          0              7480  34235  RISE       1
I__272/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_0_LC_1_5_1/sr
Capture Clock    : du.r_Count_0_LC_1_5_1/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__273/I                                        SRMux                          0              7480  34235  RISE       1
I__273/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_0_LC_1_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_1_LC_1_5_0/sr
Capture Clock    : du.r_Count_1_LC_1_5_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__273/I                                        SRMux                          0              7480  34235  RISE       1
I__273/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_1_LC_1_5_0/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_16_LC_2_6_7/sr
Capture Clock    : du.r_Count_16_LC_2_6_7/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_16_LC_2_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_15_LC_2_6_6/sr
Capture Clock    : du.r_Count_15_LC_2_6_6/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_15_LC_2_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_14_LC_2_6_5/sr
Capture Clock    : du.r_Count_14_LC_2_6_5/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_14_LC_2_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_13_LC_2_6_4/sr
Capture Clock    : du.r_Count_13_LC_2_6_4/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_13_LC_2_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_12_LC_2_6_3/sr
Capture Clock    : du.r_Count_12_LC_2_6_3/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_12_LC_2_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_11_LC_2_6_2/sr
Capture Clock    : du.r_Count_11_LC_2_6_2/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_11_LC_2_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_10_LC_2_6_1/sr
Capture Clock    : du.r_Count_10_LC_2_6_1/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_10_LC_2_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_9_LC_2_6_0/sr
Capture Clock    : du.r_Count_9_LC_2_6_0/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__274/I                                        SRMux                          0              7480  34235  RISE       1
I__274/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_9_LC_2_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_8_LC_2_5_7/sr
Capture Clock    : du.r_Count_8_LC_2_5_7/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_8_LC_2_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_7_LC_2_5_6/sr
Capture Clock    : du.r_Count_7_LC_2_5_6/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_7_LC_2_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_6_LC_2_5_5/sr
Capture Clock    : du.r_Count_6_LC_2_5_5/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_6_LC_2_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_5_LC_2_5_4/sr
Capture Clock    : du.r_Count_5_LC_2_5_4/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_5_LC_2_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_4_LC_2_5_3/sr
Capture Clock    : du.r_Count_4_LC_2_5_3/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_4_LC_2_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_3_LC_2_5_2/sr
Capture Clock    : du.r_Count_3_LC_2_5_2/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_3_LC_2_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_2_LC_2_5_1/sr
Capture Clock    : du.r_Count_2_LC_2_5_1/clk
Setup Constraint : 40000p
Path slack       : 34235p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout                     LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__248/I                                        Odrv4                          0              2921  34235  RISE       1
I__248/O                                        Odrv4                        351              3272  34235  RISE       1
I__250/I                                        LocalMux                       0              3272  34235  RISE       1
I__250/O                                        LocalMux                     330              3602  34235  RISE       1
I__253/I                                        InMux                          0              3602  34235  RISE       1
I__253/O                                        InMux                        259              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/in0               LogicCell40_SEQ_MODE_0000      0              3861  34235  RISE       1
du.r_Count_RNIQBJM_4_LC_1_6_2/lcout             LogicCell40_SEQ_MODE_0000    449              4310  34235  RISE       1
I__70/I                                         LocalMux                       0              4310  34235  RISE       1
I__70/O                                         LocalMux                     330              4640  34235  RISE       1
I__71/I                                         InMux                          0              4640  34235  RISE       1
I__71/O                                         InMux                        259              4899  34235  RISE       1
I__72/I                                         CascadeMux                     0              4899  34235  RISE       1
I__72/O                                         CascadeMux                     0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/in2             LogicCell40_SEQ_MODE_0000      0              4899  34235  RISE       1
du.r_Count_RNIB14B2_12_LC_1_6_0/ltout           LogicCell40_SEQ_MODE_0000    344              5243  34235  FALL       1
I__77/I                                         CascadeMux                     0              5243  34235  FALL       1
I__77/O                                         CascadeMux                     0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in2                LogicCell40_SEQ_MODE_0000      0              5243  34235  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              5622  34235  RISE       1
I__73/I                                         Odrv4                          0              5622  34235  RISE       1
I__73/O                                         Odrv4                        351              5972  34235  RISE       1
I__74/I                                         Span4Mux_s0_h                  0              5972  34235  RISE       1
I__74/O                                         Span4Mux_s0_h                147              6120  34235  RISE       1
I__75/I                                         LocalMux                       0              6120  34235  RISE       1
I__75/O                                         LocalMux                     330              6449  34235  RISE       1
I__76/I                                         IoInMux                        0              6449  34235  RISE       1
I__76/O                                         IoInMux                      259              6709  34235  RISE       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6709  34235  RISE       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              7326  34235  RISE      18
I__270/I                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__270/O                                        gio2CtrlBuf                    0              7326  34235  RISE       1
I__271/I                                        GlobalMux                      0              7326  34235  RISE       1
I__271/O                                        GlobalMux                    154              7480  34235  RISE       1
I__275/I                                        SRMux                          0              7480  34235  RISE       1
I__275/O                                        SRMux                        463              7943  34235  RISE       1
du.r_Count_2_LC_2_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              7943  34235  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_17_LC_2_7_0/in3
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 35792p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du.r_Count_14_LC_2_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du.r_Count_14_LC_2_6_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
du.r_Count_15_LC_2_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
du.r_Count_15_LC_2_6_6/carryout         LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
du.r_Count_16_LC_2_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              5734  35792  RISE       1
du.r_Count_16_LC_2_6_7/carryout         LogicCell40_SEQ_MODE_1000    126              5860  35792  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin           ICE_CARRY_IN_MUX               0              5860  35792  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout          ICE_CARRY_IN_MUX             196              6056  35792  RISE       1
I__293/I                                InMux                          0              6056  35792  RISE       1
I__293/O                                InMux                        259              6316  35792  RISE       1
du.r_Count_17_LC_2_7_0/in3              LogicCell40_SEQ_MODE_1000      0              6316  35792  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_16_LC_2_6_7/in3
Capture Clock    : du.r_Count_16_LC_2_6_7/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du.r_Count_14_LC_2_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du.r_Count_14_LC_2_6_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
du.r_Count_15_LC_2_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              5608  35792  RISE       1
du.r_Count_15_LC_2_6_6/carryout         LogicCell40_SEQ_MODE_1000    126              5734  35792  RISE       2
I__294/I                                InMux                          0              5734  36115  RISE       1
I__294/O                                InMux                        259              5993  36115  RISE       1
du.r_Count_16_LC_2_6_7/in3              LogicCell40_SEQ_MODE_1000      0              5993  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_15_LC_2_6_6/in3
Capture Clock    : du.r_Count_15_LC_2_6_6/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
du.r_Count_14_LC_2_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              5481  35792  RISE       1
du.r_Count_14_LC_2_6_5/carryout         LogicCell40_SEQ_MODE_1000    126              5608  35792  RISE       2
I__302/I                                InMux                          0              5608  36241  RISE       1
I__302/O                                InMux                        259              5867  36241  RISE       1
du.r_Count_15_LC_2_6_6/in3              LogicCell40_SEQ_MODE_1000      0              5867  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_14_LC_2_6_5/in3
Capture Clock    : du.r_Count_14_LC_2_6_5/clk
Setup Constraint : 40000p
Path slack       : 36367p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
du.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5355  35792  RISE       1
du.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5481  35792  RISE       2
I__310/I                                InMux                          0              5481  36367  RISE       1
I__310/O                                InMux                        259              5741  36367  RISE       1
du.r_Count_14_LC_2_6_5/in3              LogicCell40_SEQ_MODE_1000      0              5741  36367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_13_LC_2_6_4/in3
Capture Clock    : du.r_Count_13_LC_2_6_4/clk
Setup Constraint : 40000p
Path slack       : 36493p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5615
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
du.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5229  35792  RISE       1
du.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5355  35792  RISE       2
I__316/I                                InMux                          0              5355  36493  RISE       1
I__316/O                                InMux                        259              5615  36493  RISE       1
du.r_Count_13_LC_2_6_4/in3              LogicCell40_SEQ_MODE_1000      0              5615  36493  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_2_5_7/lcout
Path End         : du.r_State_LC_1_7_1/in3
Capture Clock    : du.r_State_LC_1_7_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_2_5_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921  34726  RISE       3
I__228/I                         LocalMux                       0              2921  36521  RISE       1
I__228/O                         LocalMux                     330              3251  36521  RISE       1
I__231/I                         InMux                          0              3251  36521  RISE       1
I__231/O                         InMux                        259              3510  36521  RISE       1
du.r_State_RNO_5_LC_1_6_6/in0    LogicCell40_SEQ_MODE_0000      0              3510  36521  RISE       1
du.r_State_RNO_5_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36521  RISE       1
I__98/I                          LocalMux                       0              3959  36521  RISE       1
I__98/O                          LocalMux                     330              4289  36521  RISE       1
I__99/I                          InMux                          0              4289  36521  RISE       1
I__99/O                          InMux                        259              4548  36521  RISE       1
du.r_State_RNO_1_LC_1_7_5/in0    LogicCell40_SEQ_MODE_0000      0              4548  36521  RISE       1
du.r_State_RNO_1_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_0000    449              4997  36521  RISE       1
I__95/I                          LocalMux                       0              4997  36521  RISE       1
I__95/O                          LocalMux                     330              5327  36521  RISE       1
I__96/I                          InMux                          0              5327  36521  RISE       1
I__96/O                          InMux                        259              5586  36521  RISE       1
du.r_State_LC_1_7_1/in3          LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_12_LC_2_6_3/in3
Capture Clock    : du.r_Count_12_LC_2_6_3/clk
Setup Constraint : 40000p
Path slack       : 36620p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
du.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5103  35792  RISE       1
du.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5229  35792  RISE       2
I__323/I                                InMux                          0              5229  36620  RISE       1
I__323/O                                InMux                        259              5488  36620  RISE       1
du.r_Count_12_LC_2_6_3/in3              LogicCell40_SEQ_MODE_1000      0              5488  36620  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_2_5_3/lcout
Path End         : du.r_State_LC_1_7_1/in2
Capture Clock    : du.r_State_LC_1_7_1/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_2_5_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921  34656  RISE       3
I__258/I                         LocalMux                       0              2921  36746  RISE       1
I__258/O                         LocalMux                     330              3251  36746  RISE       1
I__261/I                         InMux                          0              3251  36746  RISE       1
I__261/O                         InMux                        259              3510  36746  RISE       1
du.r_State_RNO_3_LC_1_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  36746  RISE       1
du.r_State_RNO_3_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36746  RISE       1
I__63/I                          Odrv4                          0              3959  36746  RISE       1
I__63/O                          Odrv4                        351              4310  36746  RISE       1
I__64/I                          LocalMux                       0              4310  36746  RISE       1
I__64/O                          LocalMux                     330              4640  36746  RISE       1
I__65/I                          InMux                          0              4640  36746  RISE       1
I__65/O                          InMux                        259              4899  36746  RISE       1
du.r_State_RNO_0_LC_1_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4899  36746  RISE       1
du.r_State_RNO_0_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    365              5264  36746  RISE       1
I__100/I                         CascadeMux                     0              5264  36746  RISE       1
I__100/O                         CascadeMux                     0              5264  36746  RISE       1
du.r_State_LC_1_7_1/in2          LogicCell40_SEQ_MODE_1000      0              5264  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_11_LC_2_6_2/in3
Capture Clock    : du.r_Count_11_LC_2_6_2/clk
Setup Constraint : 40000p
Path slack       : 36746p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
du.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              4976  35792  RISE       1
du.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5103  35792  RISE       2
I__329/I                                InMux                          0              5103  36746  RISE       1
I__329/O                                InMux                        259              5362  36746  RISE       1
du.r_Count_11_LC_2_6_2/in3              LogicCell40_SEQ_MODE_1000      0              5362  36746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Count_3_LC_1_9_3/in3
Capture Clock    : r_Count_3_LC_1_9_3/clk
Setup Constraint : 40000p
Path slack       : 36865p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__88/I                            LocalMux                       0              2921  36865  RISE       1
I__88/O                            LocalMux                     330              3251  36865  RISE       1
I__91/I                            InMux                          0              3251  36865  RISE       1
I__91/O                            InMux                        259              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36865  RISE       2
I__81/I                            LocalMux                       0              3910  36865  RISE       1
I__81/O                            LocalMux                     330              4240  36865  RISE       1
I__83/I                            InMux                          0              4240  36865  RISE       1
I__83/O                            InMux                        259              4499  36865  RISE       1
I__85/I                            CascadeMux                     0              4499  36865  RISE       1
I__85/O                            CascadeMux                     0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              4731  36865  RISE       2
r_Count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              4731  36865  RISE       1
r_Count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              4857  36865  RISE       2
r_Count_2_LC_1_9_2/carryin         LogicCell40_SEQ_MODE_1000      0              4857  36865  RISE       1
r_Count_2_LC_1_9_2/carryout        LogicCell40_SEQ_MODE_1000    126              4983  36865  RISE       1
I__78/I                            InMux                          0              4983  36865  RISE       1
I__78/O                            InMux                        259              5243  36865  RISE       1
r_Count_3_LC_1_9_3/in3             LogicCell40_SEQ_MODE_1000      0              5243  36865  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_10_LC_2_6_1/in3
Capture Clock    : du.r_Count_10_LC_2_6_1/clk
Setup Constraint : 40000p
Path slack       : 36872p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
du.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              4850  35792  RISE       1
du.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              4976  35792  RISE       2
I__212/I                                InMux                          0              4976  36872  RISE       1
I__212/O                                InMux                        259              5236  36872  RISE       1
du.r_Count_10_LC_2_6_1/in3              LogicCell40_SEQ_MODE_1000      0              5236  36872  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Count_2_LC_1_9_2/in3
Capture Clock    : r_Count_2_LC_1_9_2/clk
Setup Constraint : 40000p
Path slack       : 36991p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__88/I                            LocalMux                       0              2921  36865  RISE       1
I__88/O                            LocalMux                     330              3251  36865  RISE       1
I__91/I                            InMux                          0              3251  36865  RISE       1
I__91/O                            InMux                        259              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36865  RISE       2
I__81/I                            LocalMux                       0              3910  36865  RISE       1
I__81/O                            LocalMux                     330              4240  36865  RISE       1
I__83/I                            InMux                          0              4240  36865  RISE       1
I__83/O                            InMux                        259              4499  36865  RISE       1
I__85/I                            CascadeMux                     0              4499  36865  RISE       1
I__85/O                            CascadeMux                     0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              4731  36865  RISE       2
r_Count_1_LC_1_9_1/carryin         LogicCell40_SEQ_MODE_1000      0              4731  36865  RISE       1
r_Count_1_LC_1_9_1/carryout        LogicCell40_SEQ_MODE_1000    126              4857  36865  RISE       2
I__79/I                            InMux                          0              4857  36991  RISE       1
I__79/O                            InMux                        259              5117  36991  RISE       1
r_Count_2_LC_1_9_2/in3             LogicCell40_SEQ_MODE_1000      0              5117  36991  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_9_LC_2_6_0/in3
Capture Clock    : du.r_Count_9_LC_2_6_0/clk
Setup Constraint : 40000p
Path slack       : 36998p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
du.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4527  35792  RISE       1
du.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin           ICE_CARRY_IN_MUX               0              4654  35792  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout          ICE_CARRY_IN_MUX             196              4850  35792  RISE       2
I__219/I                                InMux                          0              4850  36998  RISE       1
I__219/O                                InMux                        259              5110  36998  RISE       1
du.r_Count_9_LC_2_6_0/in3               LogicCell40_SEQ_MODE_1000      0              5110  36998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Count_1_LC_1_9_1/in3
Capture Clock    : r_Count_1_LC_1_9_1/clk
Setup Constraint : 40000p
Path slack       : 37118p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__88/I                            LocalMux                       0              2921  36865  RISE       1
I__88/O                            LocalMux                     330              3251  36865  RISE       1
I__91/I                            InMux                          0              3251  36865  RISE       1
I__91/O                            InMux                        259              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36865  RISE       2
I__81/I                            LocalMux                       0              3910  36865  RISE       1
I__81/O                            LocalMux                     330              4240  36865  RISE       1
I__83/I                            InMux                          0              4240  36865  RISE       1
I__83/O                            InMux                        259              4499  36865  RISE       1
I__85/I                            CascadeMux                     0              4499  36865  RISE       1
I__85/O                            CascadeMux                     0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/carryout        LogicCell40_SEQ_MODE_1000    231              4731  36865  RISE       2
I__80/I                            InMux                          0              4731  37117  RISE       1
I__80/O                            InMux                        259              4990  37117  RISE       1
r_Count_1_LC_1_9_1/in3             LogicCell40_SEQ_MODE_1000      0              4990  37117  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_8_LC_2_5_7/in3
Capture Clock    : du.r_Count_8_LC_2_5_7/clk
Setup Constraint : 40000p
Path slack       : 37321p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
du.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4401  35792  RISE       1
du.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4527  35792  RISE       2
I__226/I                                InMux                          0              4527  37321  RISE       1
I__226/O                                InMux                        259              4787  37321  RISE       1
du.r_Count_8_LC_2_5_7/in3               LogicCell40_SEQ_MODE_1000      0              4787  37321  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_7_LC_2_5_6/in3
Capture Clock    : du.r_Count_7_LC_2_5_6/clk
Setup Constraint : 40000p
Path slack       : 37447p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
du.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4275  35792  RISE       1
du.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4401  35792  RISE       2
I__234/I                                InMux                          0              4401  37447  RISE       1
I__234/O                                InMux                        259              4661  37447  RISE       1
du.r_Count_7_LC_2_5_6/in3               LogicCell40_SEQ_MODE_1000      0              4661  37447  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Count_0_LC_1_9_0/in2
Capture Clock    : r_Count_0_LC_1_9_0/clk
Setup Constraint : 40000p
Path slack       : 37511p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__88/I                            LocalMux                       0              2921  36865  RISE       1
I__88/O                            LocalMux                     330              3251  36865  RISE       1
I__91/I                            InMux                          0              3251  36865  RISE       1
I__91/O                            InMux                        259              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36865  RISE       2
I__81/I                            LocalMux                       0              3910  36865  RISE       1
I__81/O                            LocalMux                     330              4240  36865  RISE       1
I__83/I                            InMux                          0              4240  36865  RISE       1
I__83/O                            InMux                        259              4499  36865  RISE       1
I__85/I                            CascadeMux                     0              4499  36865  RISE       1
I__85/O                            CascadeMux                     0              4499  36865  RISE       1
r_Count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4499  37510  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_6_LC_2_5_5/in3
Capture Clock    : du.r_Count_6_LC_2_5_5/clk
Setup Constraint : 40000p
Path slack       : 37574p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1613
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
du.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4149  35792  RISE       1
du.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4275  35792  RISE       2
I__241/I                                InMux                          0              4275  37573  RISE       1
I__241/O                                InMux                        259              4534  37573  RISE       1
du.r_Count_6_LC_2_5_5/in3               LogicCell40_SEQ_MODE_1000      0              4534  37573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Count_0_LC_1_9_0/in3
Capture Clock    : r_Count_0_LC_1_9_0/clk
Setup Constraint : 40000p
Path slack       : 37609p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__88/I                            LocalMux                       0              2921  36865  RISE       1
I__88/O                            LocalMux                     330              3251  36865  RISE       1
I__91/I                            InMux                          0              3251  36865  RISE       1
I__91/O                            InMux                        259              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/in1    LogicCell40_SEQ_MODE_0000      0              3510  36865  RISE       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36865  RISE       2
I__82/I                            LocalMux                       0              3910  37608  RISE       1
I__82/O                            LocalMux                     330              4240  37608  RISE       1
I__84/I                            InMux                          0              4240  37608  RISE       1
I__84/O                            InMux                        259              4499  37608  RISE       1
r_Count_0_LC_1_9_0/in3             LogicCell40_SEQ_MODE_1000      0              4499  37608  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_5_LC_2_5_4/in3
Capture Clock    : du.r_Count_5_LC_2_5_4/clk
Setup Constraint : 40000p
Path slack       : 37700p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
du.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4022  35792  RISE       1
du.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4149  35792  RISE       2
I__247/I                                InMux                          0              4149  37700  RISE       1
I__247/O                                InMux                        259              4408  37700  RISE       1
du.r_Count_5_LC_2_5_4/in3               LogicCell40_SEQ_MODE_1000      0              4408  37700  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_4_LC_2_5_3/in3
Capture Clock    : du.r_Count_4_LC_2_5_3/clk
Setup Constraint : 40000p
Path slack       : 37826p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
du.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              3896  35792  RISE       1
du.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4022  35792  RISE       2
I__255/I                                InMux                          0              4022  37826  RISE       1
I__255/O                                InMux                        259              4282  37826  RISE       1
du.r_Count_4_LC_2_5_3/in3               LogicCell40_SEQ_MODE_1000      0              4282  37826  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in0
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__169/I                               Odrv12                         0              2921  37910  RISE       1
I__169/O                               Odrv12                       491              3412  37910  RISE       1
I__172/I                               LocalMux                       0              3412  37910  RISE       1
I__172/O                               LocalMux                     330              3742  37910  RISE       1
I__174/I                               InMux                          0              3742  37910  RISE       1
I__174/O                               InMux                        259              4001  37910  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in0
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__184/I                               LocalMux                       0              3412  37910  RISE       1
I__184/O                               LocalMux                     330              3742  37910  RISE       1
I__190/I                               InMux                          0              3742  37910  RISE       1
I__190/O                               InMux                        259              4001  37910  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in0
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__169/I                               Odrv12                         0              2921  37910  RISE       1
I__169/O                               Odrv12                       491              3412  37910  RISE       1
I__172/I                               LocalMux                       0              3412  37910  RISE       1
I__172/O                               LocalMux                     330              3742  37910  RISE       1
I__175/I                               InMux                          0              3742  37910  RISE       1
I__175/O                               InMux                        259              4001  37910  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in0
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__169/I                               Odrv12                         0              2921  37910  RISE       1
I__169/O                               Odrv12                       491              3412  37910  RISE       1
I__172/I                               LocalMux                       0              3412  37910  RISE       1
I__172/O                               LocalMux                     330              3742  37910  RISE       1
I__176/I                               InMux                          0              3742  37910  RISE       1
I__176/O                               InMux                        259              4001  37910  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in0
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__169/I                               Odrv12                         0              2921  37910  RISE       1
I__169/O                               Odrv12                       491              3412  37910  RISE       1
I__172/I                               LocalMux                       0              3412  37910  RISE       1
I__172/O                               LocalMux                     330              3742  37910  RISE       1
I__177/I                               InMux                          0              3742  37910  RISE       1
I__177/O                               InMux                        259              4001  37910  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in0
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 37910p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__184/I                               LocalMux                       0              3412  37910  RISE       1
I__184/O                               LocalMux                     330              3742  37910  RISE       1
I__191/I                               InMux                          0              3742  37910  RISE       1
I__191/O                               InMux                        259              4001  37910  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in0  LogicCell40_SEQ_MODE_1000      0              4001  37910  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_3_LC_2_5_2/in3
Capture Clock    : du.r_Count_3_LC_2_5_2/clk
Setup Constraint : 40000p
Path slack       : 37952p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3770  35792  RISE       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              3896  35792  RISE       2
I__263/I                                InMux                          0              3896  37952  RISE       1
I__263/O                                InMux                        259              4156  37952  RISE       1
du.r_Count_3_LC_2_5_2/in3               LogicCell40_SEQ_MODE_1000      0              4156  37952  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in1
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__136/I                               LocalMux                       0              3412  37980  RISE       1
I__136/O                               LocalMux                     330              3742  37980  RISE       1
I__139/I                               InMux                          0              3742  37980  RISE       1
I__139/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in1
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__137/I                               LocalMux                       0              3412  37980  RISE       1
I__137/O                               LocalMux                     330              3742  37980  RISE       1
I__140/I                               InMux                          0              3742  37980  RISE       1
I__140/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in1
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__137/I                               LocalMux                       0              3412  37980  RISE       1
I__137/O                               LocalMux                     330              3742  37980  RISE       1
I__141/I                               InMux                          0              3742  37980  RISE       1
I__141/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in1
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__137/I                               LocalMux                       0              3412  37980  RISE       1
I__137/O                               LocalMux                     330              3742  37980  RISE       1
I__142/I                               InMux                          0              3742  37980  RISE       1
I__142/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in1
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__137/I                               LocalMux                       0              3412  37980  RISE       1
I__137/O                               LocalMux                     330              3742  37980  RISE       1
I__143/I                               InMux                          0              3742  37980  RISE       1
I__143/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in1
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__169/I                               Odrv12                         0              2921  37910  RISE       1
I__169/O                               Odrv12                       491              3412  37910  RISE       1
I__172/I                               LocalMux                       0              3412  37910  RISE       1
I__172/O                               LocalMux                     330              3742  37910  RISE       1
I__178/I                               InMux                          0              3742  37980  RISE       1
I__178/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in1
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 37981p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__169/I                               Odrv12                         0              2921  37910  RISE       1
I__169/O                               Odrv12                       491              3412  37910  RISE       1
I__172/I                               LocalMux                       0              3412  37910  RISE       1
I__172/O                               LocalMux                     330              3742  37910  RISE       1
I__179/I                               InMux                          0              3742  37980  RISE       1
I__179/O                               InMux                        259              4001  37980  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in1  LogicCell40_SEQ_MODE_1000      0              4001  37980  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in2
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__148/I                               Odrv12                         0              2921  38008  RISE       1
I__148/O                               Odrv12                       491              3412  38008  RISE       1
I__151/I                               LocalMux                       0              3412  38008  RISE       1
I__151/O                               LocalMux                     330              3742  38008  RISE       1
I__154/I                               InMux                          0              3742  38008  RISE       1
I__154/O                               InMux                        259              4001  38008  RISE       1
I__161/I                               CascadeMux                     0              4001  38008  RISE       1
I__161/O                               CascadeMux                     0              4001  38008  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in2
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__148/I                               Odrv12                         0              2921  38008  RISE       1
I__148/O                               Odrv12                       491              3412  38008  RISE       1
I__151/I                               LocalMux                       0              3412  38008  RISE       1
I__151/O                               LocalMux                     330              3742  38008  RISE       1
I__155/I                               InMux                          0              3742  38008  RISE       1
I__155/O                               InMux                        259              4001  38008  RISE       1
I__162/I                               CascadeMux                     0              4001  38008  RISE       1
I__162/O                               CascadeMux                     0              4001  38008  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in2
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__148/I                               Odrv12                         0              2921  38008  RISE       1
I__148/O                               Odrv12                       491              3412  38008  RISE       1
I__151/I                               LocalMux                       0              3412  38008  RISE       1
I__151/O                               LocalMux                     330              3742  38008  RISE       1
I__156/I                               InMux                          0              3742  38008  RISE       1
I__156/O                               InMux                        259              4001  38008  RISE       1
I__163/I                               CascadeMux                     0              4001  38008  RISE       1
I__163/O                               CascadeMux                     0              4001  38008  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in2
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__148/I                               Odrv12                         0              2921  38008  RISE       1
I__148/O                               Odrv12                       491              3412  38008  RISE       1
I__151/I                               LocalMux                       0              3412  38008  RISE       1
I__151/O                               LocalMux                     330              3742  38008  RISE       1
I__157/I                               InMux                          0              3742  38008  RISE       1
I__157/O                               InMux                        259              4001  38008  RISE       1
I__164/I                               CascadeMux                     0              4001  38008  RISE       1
I__164/O                               CascadeMux                     0              4001  38008  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in2
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__148/I                               Odrv12                         0              2921  38008  RISE       1
I__148/O                               Odrv12                       491              3412  38008  RISE       1
I__152/I                               LocalMux                       0              3412  38008  RISE       1
I__152/O                               LocalMux                     330              3742  38008  RISE       1
I__158/I                               InMux                          0              3742  38008  RISE       1
I__158/O                               InMux                        259              4001  38008  RISE       1
I__165/I                               CascadeMux                     0              4001  38008  RISE       1
I__165/O                               CascadeMux                     0              4001  38008  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in2
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 38009p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__148/I                               Odrv12                         0              2921  38008  RISE       1
I__148/O                               Odrv12                       491              3412  38008  RISE       1
I__152/I                               LocalMux                       0              3412  38008  RISE       1
I__152/O                               LocalMux                     330              3742  38008  RISE       1
I__159/I                               InMux                          0              3742  38008  RISE       1
I__159/O                               InMux                        259              4001  38008  RISE       1
I__166/I                               CascadeMux                     0              4001  38008  RISE       1
I__166/O                               CascadeMux                     0              4001  38008  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in2  LogicCell40_SEQ_MODE_1000      0              4001  38008  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in0
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__168/I                               Odrv4                          0              2921  38050  RISE       1
I__168/O                               Odrv4                        351              3272  38050  RISE       1
I__171/I                               LocalMux                       0              3272  38050  RISE       1
I__171/O                               LocalMux                     330              3602  38050  RISE       1
I__173/I                               InMux                          0              3602  38050  RISE       1
I__173/O                               InMux                        259              3861  38050  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in0  LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_2_LC_2_5_1/in3
Capture Clock    : du.r_Count_2_LC_2_5_1/clk
Setup Constraint : 40000p
Path slack       : 38079p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__125/I                                LocalMux                       0              2921  35792  RISE       1
I__125/O                                LocalMux                     330              3251  35792  RISE       1
I__128/I                                InMux                          0              3251  35792  RISE       1
I__128/O                                InMux                        259              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510  35792  RISE       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770  35792  RISE       2
I__108/I                                InMux                          0              3770  38078  RISE       1
I__108/O                                InMux                        259              4029  38078  RISE       1
du.r_Count_2_LC_2_5_1/in3               LogicCell40_SEQ_MODE_1000      0              4029  38078  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in3
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__184/I                               LocalMux                       0              3412  37910  RISE       1
I__184/O                               LocalMux                     330              3742  37910  RISE       1
I__186/I                               InMux                          0              3742  38106  RISE       1
I__186/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in3
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__184/I                               LocalMux                       0              3412  37910  RISE       1
I__184/O                               LocalMux                     330              3742  37910  RISE       1
I__187/I                               InMux                          0              3742  38106  RISE       1
I__187/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in3
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__184/I                               LocalMux                       0              3412  37910  RISE       1
I__184/O                               LocalMux                     330              3742  37910  RISE       1
I__188/I                               InMux                          0              3742  38106  RISE       1
I__188/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in3
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__184/I                               LocalMux                       0              3412  37910  RISE       1
I__184/O                               LocalMux                     330              3742  37910  RISE       1
I__189/I                               InMux                          0              3742  38106  RISE       1
I__189/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in3
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__138/I                               LocalMux                       0              3412  38106  RISE       1
I__138/O                               LocalMux                     330              3742  38106  RISE       1
I__144/I                               InMux                          0              3742  38106  RISE       1
I__144/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in3
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__134/I                               Odrv12                         0              2921  37980  RISE       1
I__134/O                               Odrv12                       491              3412  37980  RISE       1
I__138/I                               LocalMux                       0              3412  38106  RISE       1
I__138/O                               LocalMux                     330              3742  38106  RISE       1
I__145/I                               InMux                          0              3742  38106  RISE       1
I__145/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in3
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Setup Constraint : 40000p
Path slack       : 38107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__181/I                               Odrv12                         0              2921  37910  RISE       1
I__181/O                               Odrv12                       491              3412  37910  RISE       1
I__183/I                               LocalMux                       0              3412  38106  RISE       1
I__183/O                               LocalMux                     330              3742  38106  RISE       1
I__185/I                               InMux                          0              3742  38106  RISE       1
I__185/O                               InMux                        259              4001  38106  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in3  LogicCell40_SEQ_MODE_1000      0              4001  38106  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in2
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__147/I                               Odrv4                          0              2921  38148  RISE       1
I__147/O                               Odrv4                        351              3272  38148  RISE       1
I__150/I                               LocalMux                       0              3272  38148  RISE       1
I__150/O                               LocalMux                     330              3602  38148  RISE       1
I__153/I                               InMux                          0              3602  38148  RISE       1
I__153/O                               InMux                        259              3861  38148  RISE       1
I__160/I                               CascadeMux                     0              3861  38148  RISE       1
I__160/O                               CascadeMux                     0              3861  38148  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in2  LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_1_5_1/lcout
Path End         : du.r_Count_1_LC_1_5_0/in0
Capture Clock    : du.r_Count_1_LC_1_5_0/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__116/I                     LocalMux                       0              2921  38401  RISE       1
I__116/O                     LocalMux                     330              3251  38401  RISE       1
I__120/I                     InMux                          0              3251  38401  RISE       1
I__120/O                     InMux                        259              3510  38401  RISE       1
du.r_Count_1_LC_1_5_0/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Switch_1_LC_1_8_2/in0
Capture Clock    : r_Switch_1_LC_1_8_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__88/I                    LocalMux                       0              2921  36865  RISE       1
I__88/O                    LocalMux                     330              3251  36865  RISE       1
I__92/I                    InMux                          0              3251  38401  RISE       1
I__92/O                    InMux                        259              3510  38401  RISE       1
r_Switch_1_LC_1_8_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__278/I                                            ClkMux                         0              2073  RISE       1
I__278/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_17_LC_2_7_0/lcout
Path End         : du.r_Count_17_LC_2_7_0/in1
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_17_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34642  RISE       3
I__288/I                      LocalMux                       0              2921  38471  RISE       1
I__288/O                      LocalMux                     330              3251  38471  RISE       1
I__290/I                      InMux                          0              3251  38471  RISE       1
I__290/O                      InMux                        259              3510  38471  RISE       1
du.r_Count_17_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_16_LC_2_6_7/lcout
Path End         : du.r_Count_16_LC_2_6_7/in1
Capture Clock    : du.r_Count_16_LC_2_6_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_16_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35063  RISE       3
I__297/I                      LocalMux                       0              2921  37882  RISE       1
I__297/O                      LocalMux                     330              3251  37882  RISE       1
I__300/I                      InMux                          0              3251  37882  RISE       1
I__300/O                      InMux                        259              3510  37882  RISE       1
du.r_Count_16_LC_2_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_15_LC_2_6_6/lcout
Path End         : du.r_Count_15_LC_2_6_6/in1
Capture Clock    : du.r_Count_15_LC_2_6_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_15_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35041  RISE       3
I__305/I                      LocalMux                       0              2921  37756  RISE       1
I__305/O                      LocalMux                     330              3251  37756  RISE       1
I__308/I                      InMux                          0              3251  37756  RISE       1
I__308/O                      InMux                        259              3510  37756  RISE       1
du.r_Count_15_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_2_6_5/lcout
Path End         : du.r_Count_14_LC_2_6_5/in1
Capture Clock    : du.r_Count_14_LC_2_6_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35126  RISE       3
I__312/I                      LocalMux                       0              2921  37629  RISE       1
I__312/O                      LocalMux                     330              3251  37629  RISE       1
I__315/I                      InMux                          0              3251  37629  RISE       1
I__315/O                      InMux                        259              3510  37629  RISE       1
du.r_Count_14_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_13_LC_2_6_4/lcout
Path End         : du.r_Count_13_LC_2_6_4/in1
Capture Clock    : du.r_Count_13_LC_2_6_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_13_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35589  RISE       3
I__318/I                      LocalMux                       0              2921  37503  RISE       1
I__318/O                      LocalMux                     330              3251  37503  RISE       1
I__321/I                      InMux                          0              3251  37503  RISE       1
I__321/O                      InMux                        259              3510  37503  RISE       1
du.r_Count_13_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_12_LC_2_6_3/lcout
Path End         : du.r_Count_12_LC_2_6_3/in1
Capture Clock    : du.r_Count_12_LC_2_6_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_12_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35582  RISE       3
I__325/I                      LocalMux                       0              2921  37377  RISE       1
I__325/O                      LocalMux                     330              3251  37377  RISE       1
I__328/I                      InMux                          0              3251  37377  RISE       1
I__328/O                      InMux                        259              3510  37377  RISE       1
du.r_Count_12_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_11_LC_2_6_2/lcout
Path End         : du.r_Count_11_LC_2_6_2/in1
Capture Clock    : du.r_Count_11_LC_2_6_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_11_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34789  RISE       3
I__331/I                      LocalMux                       0              2921  37251  RISE       1
I__331/O                      LocalMux                     330              3251  37251  RISE       1
I__334/I                      InMux                          0              3251  37251  RISE       1
I__334/O                      InMux                        259              3510  37251  RISE       1
du.r_Count_11_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_2_6_1/lcout
Path End         : du.r_Count_10_LC_2_6_1/in1
Capture Clock    : du.r_Count_10_LC_2_6_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34705  RISE       3
I__214/I                      LocalMux                       0              2921  37124  RISE       1
I__214/O                      LocalMux                     330              3251  37124  RISE       1
I__217/I                      InMux                          0              3251  37124  RISE       1
I__217/O                      InMux                        259              3510  37124  RISE       1
du.r_Count_10_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_9_LC_2_6_0/lcout
Path End         : du.r_Count_9_LC_2_6_0/in1
Capture Clock    : du.r_Count_9_LC_2_6_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_9_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34656  RISE       3
I__221/I                     LocalMux                       0              2921  36998  RISE       1
I__221/O                     LocalMux                     330              3251  36998  RISE       1
I__224/I                     InMux                          0              3251  36998  RISE       1
I__224/O                     InMux                        259              3510  36998  RISE       1
du.r_Count_9_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_7_LC_2_5_6/lcout
Path End         : du.r_Count_7_LC_2_5_6/in1
Capture Clock    : du.r_Count_7_LC_2_5_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_7_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34719  RISE       3
I__237/I                     LocalMux                       0              2921  36549  RISE       1
I__237/O                     LocalMux                     330              3251  36549  RISE       1
I__240/I                     InMux                          0              3251  36549  RISE       1
I__240/O                     InMux                        259              3510  36549  RISE       1
du.r_Count_7_LC_2_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_6_LC_2_5_5/lcout
Path End         : du.r_Count_6_LC_2_5_5/in1
Capture Clock    : du.r_Count_6_LC_2_5_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_6_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34635  RISE       3
I__243/I                     LocalMux                       0              2921  36423  RISE       1
I__243/O                     LocalMux                     330              3251  36423  RISE       1
I__246/I                     InMux                          0              3251  36423  RISE       1
I__246/O                     InMux                        259              3510  36423  RISE       1
du.r_Count_6_LC_2_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_3_LC_2_5_2/lcout
Path End         : du.r_Count_3_LC_2_5_2/in1
Capture Clock    : du.r_Count_3_LC_2_5_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_3_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__265/I                     LocalMux                       0              2921  36044  RISE       1
I__265/O                     LocalMux                     330              3251  36044  RISE       1
I__267/I                     InMux                          0              3251  36044  RISE       1
I__267/O                     InMux                        259              3510  36044  RISE       1
du.r_Count_3_LC_2_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_2_LC_2_5_1/lcout
Path End         : du.r_Count_2_LC_2_5_1/in1
Capture Clock    : du.r_Count_2_LC_2_5_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__110/I                     LocalMux                       0              2921  35918  RISE       1
I__110/O                     LocalMux                     330              3251  35918  RISE       1
I__112/I                     InMux                          0              3251  35918  RISE       1
I__112/O                     InMux                        259              3510  35918  RISE       1
du.r_Count_2_LC_2_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_State_LC_1_7_1/in1
Capture Clock    : du.r_State_LC_1_7_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35946  RISE       4
I__90/I                    LocalMux                       0              2921  38471  RISE       1
I__90/O                    LocalMux                     330              3251  38471  RISE       1
I__94/I                    InMux                          0              3251  38471  RISE       1
I__94/O                    InMux                        259              3510  38471  RISE       1
du.r_State_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : r_Count_1_LC_1_9_1/in1
Capture Clock    : r_Count_1_LC_1_9_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37952  RISE       8
I__133/I                  LocalMux                       0              2921  37952  RISE       1
I__133/O                  LocalMux                     330              3251  37952  RISE       1
I__135/I                  InMux                          0              3251  37952  RISE       1
I__135/O                  InMux                        259              3510  37952  RISE       1
r_Count_1_LC_1_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : r_Count_3_LC_1_9_3/in1
Capture Clock    : r_Count_3_LC_1_9_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38008  RISE       8
I__146/I                  LocalMux                       0              2921  38471  RISE       1
I__146/O                  LocalMux                     330              3251  38471  RISE       1
I__149/I                  InMux                          0              3251  38471  RISE       1
I__149/O                  InMux                        259              3510  38471  RISE       1
r_Count_3_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : r_Count_2_LC_1_9_2/in1
Capture Clock    : r_Count_2_LC_1_9_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37910  RISE       8
I__167/I                  LocalMux                       0              2921  38078  RISE       1
I__167/O                  LocalMux                     330              3251  38078  RISE       1
I__170/I                  InMux                          0              3251  38078  RISE       1
I__170/O                  InMux                        259              3510  38078  RISE       1
r_Count_2_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : r_Count_0_LC_1_9_0/in1
Capture Clock    : r_Count_0_LC_1_9_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37826  RISE       8
I__180/I                  LocalMux                       0              2921  37826  RISE       1
I__180/O                  LocalMux                     330              3251  37826  RISE       1
I__182/I                  InMux                          0              3251  37826  RISE       1
I__182/O                  InMux                        259              3510  37826  RISE       1
r_Count_0_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_2_5_7/lcout
Path End         : du.r_Count_8_LC_2_5_7/in1
Capture Clock    : du.r_Count_8_LC_2_5_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34726  RISE       3
I__229/I                     LocalMux                       0              2921  36676  RISE       1
I__229/O                     LocalMux                     330              3251  36676  RISE       1
I__232/I                     InMux                          0              3251  36676  RISE       1
I__232/O                     InMux                        259              3510  36676  RISE       1
du.r_Count_8_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_5_LC_2_5_4/in1
Capture Clock    : du.r_Count_5_LC_2_5_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34235  RISE       3
I__249/I                     LocalMux                       0              2921  36297  RISE       1
I__249/O                     LocalMux                     330              3251  36297  RISE       1
I__252/I                     InMux                          0              3251  36297  RISE       1
I__252/O                     InMux                        259              3510  36297  RISE       1
du.r_Count_5_LC_2_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_2_5_3/lcout
Path End         : du.r_Count_4_LC_2_5_3/in1
Capture Clock    : du.r_Count_4_LC_2_5_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34656  RISE       3
I__257/I                     LocalMux                       0              2921  36171  RISE       1
I__257/O                     LocalMux                     330              3251  36171  RISE       1
I__260/I                     InMux                          0              3251  36171  RISE       1
I__260/O                     InMux                        259              3510  36171  RISE       1
du.r_Count_4_LC_2_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_1_5_1/lcout
Path End         : du.r_Count_0_LC_1_5_1/in3
Capture Clock    : du.r_Count_0_LC_1_5_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35820  RISE       4
I__116/I                     LocalMux                       0              2921  38401  RISE       1
I__116/O                     LocalMux                     330              3251  38401  RISE       1
I__119/I                     InMux                          0              3251  38597  RISE       1
I__119/O                     InMux                        259              3510  38597  RISE       1
du.r_Count_0_LC_1_5_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_1_LC_1_5_0/in3
Capture Clock    : du.r_Count_1_LC_1_5_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35792  RISE       3
I__126/I                     LocalMux                       0              2921  38597  RISE       1
I__126/O                     LocalMux                     330              3251  38597  RISE       1
I__129/I                     InMux                          0              3251  38597  RISE       1
I__129/O                     InMux                        259              3510  38597  RISE       1
du.r_Count_1_LC_1_5_0/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : du.r_State_LC_1_7_1/in0
Capture Clock    : du.r_State_LC_1_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top_level_7_segment            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__101/I                             Odrv12                         0               973   +INF  FALL       1
I__101/O                             Odrv12                       540              1513   +INF  FALL       1
I__102/I                             Sp12to4                        0              1513   +INF  FALL       1
I__102/O                             Sp12to4                      449              1962   +INF  FALL       1
I__103/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__103/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__105/I                             LocalMux                       0              2333   +INF  FALL       1
I__105/O                             LocalMux                     309              2642   +INF  FALL       1
I__107/I                             InMux                          0              2642   +INF  FALL       1
I__107/O                             InMux                        217              2860   +INF  FALL       1
du.r_State_LC_1_7_1/in0              LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_5_LC_1_16_7/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_5_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__131/I                                 LocalMux                       0              2921   +INF  RISE       1
I__131/O                                 LocalMux                     330              3251   +INF  RISE       1
I__132/I                                 IoInMux                        0              3251   +INF  RISE       1
I__132/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                             top_level_7_segment            0              7836   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_0_LC_1_16_6/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_0_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__192/I                                 Odrv4                          0              2921   +INF  RISE       1
I__192/O                                 Odrv4                        351              3272   +INF  RISE       1
I__193/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__193/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__194/I                                 LocalMux                       0              3475   +INF  RISE       1
I__194/O                                 LocalMux                     330              3805   +INF  RISE       1
I__195/I                                 IoInMux                        0              3805   +INF  RISE       1
I__195/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_6_LC_1_16_5/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_6_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__196/I                                 LocalMux                       0              2921   +INF  RISE       1
I__196/O                                 LocalMux                     330              3251   +INF  RISE       1
I__197/I                                 IoInMux                        0              3251   +INF  RISE       1
I__197/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                             top_level_7_segment            0              7836   +INF  FALL       1


++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_4_LC_1_16_4/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_4_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__198/I                                 Odrv4                          0              2921   +INF  RISE       1
I__198/O                                 Odrv4                        351              3272   +INF  RISE       1
I__199/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__199/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__200/I                                 LocalMux                       0              3475   +INF  RISE       1
I__200/O                                 LocalMux                     330              3805   +INF  RISE       1
I__201/I                                 IoInMux                        0              3805   +INF  RISE       1
I__201/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_C                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_2_LC_1_16_2/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_2_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__202/I                                 Odrv4                          0              2921   +INF  RISE       1
I__202/O                                 Odrv4                        351              3272   +INF  RISE       1
I__203/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__203/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__204/I                                 LocalMux                       0              3475   +INF  RISE       1
I__204/O                                 LocalMux                     330              3805   +INF  RISE       1
I__205/I                                 IoInMux                        0              3805   +INF  RISE       1
I__205/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_E                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_3_LC_1_16_0/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_3_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__206/I                                 Odrv4                          0              2921   +INF  RISE       1
I__206/O                                 Odrv4                        351              3272   +INF  RISE       1
I__207/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__207/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__208/I                                 LocalMux                       0              3475   +INF  RISE       1
I__208/O                                 LocalMux                     330              3805   +INF  RISE       1
I__209/I                                 IoInMux                        0              3805   +INF  RISE       1
I__209/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_D                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_1_LC_1_12_3/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_1_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__210/I                                 LocalMux                       0              2921   +INF  RISE       1
I__210/O                                 LocalMux                     330              3251   +INF  RISE       1
I__211/I                                 IoInMux                        0              3251   +INF  RISE       1
I__211/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                             top_level_7_segment            0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_17_LC_2_7_0/lcout
Path End         : du.r_Count_17_LC_2_7_0/in1
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_17_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__288/I                      LocalMux                       0              2921   1066  FALL       1
I__288/O                      LocalMux                     309              3230   1066  FALL       1
I__290/I                      InMux                          0              3230   1066  FALL       1
I__290/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_17_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_16_LC_2_6_7/lcout
Path End         : du.r_Count_16_LC_2_6_7/in1
Capture Clock    : du.r_Count_16_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_16_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__297/I                      LocalMux                       0              2921   1066  FALL       1
I__297/O                      LocalMux                     309              3230   1066  FALL       1
I__300/I                      InMux                          0              3230   1066  FALL       1
I__300/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_16_LC_2_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_15_LC_2_6_6/lcout
Path End         : du.r_Count_15_LC_2_6_6/in1
Capture Clock    : du.r_Count_15_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_15_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__305/I                      LocalMux                       0              2921   1066  FALL       1
I__305/O                      LocalMux                     309              3230   1066  FALL       1
I__308/I                      InMux                          0              3230   1066  FALL       1
I__308/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_15_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_2_6_5/lcout
Path End         : du.r_Count_14_LC_2_6_5/in1
Capture Clock    : du.r_Count_14_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__312/I                      LocalMux                       0              2921   1066  FALL       1
I__312/O                      LocalMux                     309              3230   1066  FALL       1
I__315/I                      InMux                          0              3230   1066  FALL       1
I__315/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_14_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_13_LC_2_6_4/lcout
Path End         : du.r_Count_13_LC_2_6_4/in1
Capture Clock    : du.r_Count_13_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_13_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__318/I                      LocalMux                       0              2921   1066  FALL       1
I__318/O                      LocalMux                     309              3230   1066  FALL       1
I__321/I                      InMux                          0              3230   1066  FALL       1
I__321/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_13_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_12_LC_2_6_3/lcout
Path End         : du.r_Count_12_LC_2_6_3/in1
Capture Clock    : du.r_Count_12_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_12_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__325/I                      LocalMux                       0              2921   1066  FALL       1
I__325/O                      LocalMux                     309              3230   1066  FALL       1
I__328/I                      InMux                          0              3230   1066  FALL       1
I__328/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_12_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_11_LC_2_6_2/lcout
Path End         : du.r_Count_11_LC_2_6_2/in1
Capture Clock    : du.r_Count_11_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_11_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__331/I                      LocalMux                       0              2921   1066  FALL       1
I__331/O                      LocalMux                     309              3230   1066  FALL       1
I__334/I                      InMux                          0              3230   1066  FALL       1
I__334/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_11_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_2_6_1/lcout
Path End         : du.r_Count_10_LC_2_6_1/in1
Capture Clock    : du.r_Count_10_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__214/I                      LocalMux                       0              2921   1066  FALL       1
I__214/O                      LocalMux                     309              3230   1066  FALL       1
I__217/I                      InMux                          0              3230   1066  FALL       1
I__217/O                      InMux                        217              3447   1066  FALL       1
du.r_Count_10_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_9_LC_2_6_0/lcout
Path End         : du.r_Count_9_LC_2_6_0/in1
Capture Clock    : du.r_Count_9_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_9_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__221/I                     LocalMux                       0              2921   1066  FALL       1
I__221/O                     LocalMux                     309              3230   1066  FALL       1
I__224/I                     InMux                          0              3230   1066  FALL       1
I__224/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_9_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_2_5_7/lcout
Path End         : du.r_Count_8_LC_2_5_7/in1
Capture Clock    : du.r_Count_8_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__229/I                     LocalMux                       0              2921   1066  FALL       1
I__229/O                     LocalMux                     309              3230   1066  FALL       1
I__232/I                     InMux                          0              3230   1066  FALL       1
I__232/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_8_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_7_LC_2_5_6/lcout
Path End         : du.r_Count_7_LC_2_5_6/in1
Capture Clock    : du.r_Count_7_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_7_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__237/I                     LocalMux                       0              2921   1066  FALL       1
I__237/O                     LocalMux                     309              3230   1066  FALL       1
I__240/I                     InMux                          0              3230   1066  FALL       1
I__240/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_7_LC_2_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_6_LC_2_5_5/lcout
Path End         : du.r_Count_6_LC_2_5_5/in1
Capture Clock    : du.r_Count_6_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_6_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__243/I                     LocalMux                       0              2921   1066  FALL       1
I__243/O                     LocalMux                     309              3230   1066  FALL       1
I__246/I                     InMux                          0              3230   1066  FALL       1
I__246/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_6_LC_2_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_5_LC_2_5_4/in1
Capture Clock    : du.r_Count_5_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__249/I                     LocalMux                       0              2921   1066  FALL       1
I__249/O                     LocalMux                     309              3230   1066  FALL       1
I__252/I                     InMux                          0              3230   1066  FALL       1
I__252/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_5_LC_2_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_2_5_3/lcout
Path End         : du.r_Count_4_LC_2_5_3/in1
Capture Clock    : du.r_Count_4_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__257/I                     LocalMux                       0              2921   1066  FALL       1
I__257/O                     LocalMux                     309              3230   1066  FALL       1
I__260/I                     InMux                          0              3230   1066  FALL       1
I__260/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_4_LC_2_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_3_LC_2_5_2/lcout
Path End         : du.r_Count_3_LC_2_5_2/in1
Capture Clock    : du.r_Count_3_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_3_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__265/I                     LocalMux                       0              2921   1066  FALL       1
I__265/O                     LocalMux                     309              3230   1066  FALL       1
I__267/I                     InMux                          0              3230   1066  FALL       1
I__267/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_3_LC_2_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_2_LC_2_5_1/lcout
Path End         : du.r_Count_2_LC_2_5_1/in1
Capture Clock    : du.r_Count_2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__110/I                     LocalMux                       0              2921   1066  FALL       1
I__110/O                     LocalMux                     309              3230   1066  FALL       1
I__112/I                     InMux                          0              3230   1066  FALL       1
I__112/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_2_LC_2_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : r_Count_3_LC_1_9_3/in1
Capture Clock    : r_Count_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__146/I                  LocalMux                       0              2921   1066  FALL       1
I__146/O                  LocalMux                     309              3230   1066  FALL       1
I__149/I                  InMux                          0              3230   1066  FALL       1
I__149/O                  InMux                        217              3447   1066  FALL       1
r_Count_3_LC_1_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : r_Count_2_LC_1_9_2/in1
Capture Clock    : r_Count_2_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__167/I                  LocalMux                       0              2921   1066  FALL       1
I__167/O                  LocalMux                     309              3230   1066  FALL       1
I__170/I                  InMux                          0              3230   1066  FALL       1
I__170/O                  InMux                        217              3447   1066  FALL       1
r_Count_2_LC_1_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : r_Count_1_LC_1_9_1/in1
Capture Clock    : r_Count_1_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__133/I                  LocalMux                       0              2921   1066  FALL       1
I__133/O                  LocalMux                     309              3230   1066  FALL       1
I__135/I                  InMux                          0              3230   1066  FALL       1
I__135/O                  InMux                        217              3447   1066  FALL       1
r_Count_1_LC_1_9_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : r_Count_0_LC_1_9_0/in1
Capture Clock    : r_Count_0_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__180/I                  LocalMux                       0              2921   1066  FALL       1
I__180/O                  LocalMux                     309              3230   1066  FALL       1
I__182/I                  InMux                          0              3230   1066  FALL       1
I__182/O                  InMux                        217              3447   1066  FALL       1
r_Count_0_LC_1_9_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : r_Switch_1_LC_1_8_2/in0
Capture Clock    : r_Switch_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__88/I                    LocalMux                       0              2921   1066  FALL       1
I__88/O                    LocalMux                     309              3230   1066  FALL       1
I__92/I                    InMux                          0              3230   1066  FALL       1
I__92/O                    InMux                        217              3447   1066  FALL       1
r_Switch_1_LC_1_8_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__278/I                                            ClkMux                         0              2073  RISE       1
I__278/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_1_5_1/lcout
Path End         : du.r_Count_0_LC_1_5_1/in3
Capture Clock    : du.r_Count_0_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__116/I                     LocalMux                       0              2921   1066  FALL       1
I__116/O                     LocalMux                     309              3230   1066  FALL       1
I__119/I                     InMux                          0              3230   1066  FALL       1
I__119/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_0_LC_1_5_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_1_LC_1_5_0/lcout
Path End         : du.r_Count_1_LC_1_5_0/in3
Capture Clock    : du.r_Count_1_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_1_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__126/I                     LocalMux                       0              2921   1066  FALL       1
I__126/O                     LocalMux                     309              3230   1066  FALL       1
I__129/I                     InMux                          0              3230   1066  FALL       1
I__129/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_1_LC_1_5_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_State_LC_1_7_1/in1
Capture Clock    : du.r_State_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__90/I                    LocalMux                       0              2921   1066  FALL       1
I__90/O                    LocalMux                     309              3230   1066  FALL       1
I__94/I                    InMux                          0              3230   1066  FALL       1
I__94/O                    InMux                        217              3447   1066  FALL       1
du.r_State_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_1_5_1/lcout
Path End         : du.r_Count_1_LC_1_5_0/in0
Capture Clock    : du.r_Count_1_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__116/I                     LocalMux                       0              2921   1066  FALL       1
I__116/O                     LocalMux                     309              3230   1066  FALL       1
I__120/I                     InMux                          0              3230   1066  FALL       1
I__120/O                     InMux                        217              3447   1066  FALL       1
du.r_Count_1_LC_1_5_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_1_5_1/lcout
Path End         : du.r_Count_2_LC_2_5_1/in3
Capture Clock    : du.r_Count_2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_1_5_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__114/I                                LocalMux                       0              2921   1417  FALL       1
I__114/O                                LocalMux                     309              3230   1417  FALL       1
I__117/I                                InMux                          0              3230   1417  FALL       1
I__117/O                                InMux                        217              3447   1417  FALL       1
I__121/I                                CascadeMux                     0              3447   1417  FALL       1
I__121/O                                CascadeMux                     0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_2_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__108/I                                InMux                          0              3581   1417  FALL       1
I__108/O                                InMux                        217              3798   1417  FALL       1
du.r_Count_2_LC_2_5_1/in3               LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in2
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__147/I                               Odrv4                          0              2921   1438  FALL       1
I__147/O                               Odrv4                        372              3293   1438  FALL       1
I__150/I                               LocalMux                       0              3293   1438  FALL       1
I__150/O                               LocalMux                     309              3602   1438  FALL       1
I__153/I                               InMux                          0              3602   1438  FALL       1
I__153/O                               InMux                        217              3819   1438  FALL       1
I__160/I                               CascadeMux                     0              3819   1438  FALL       1
I__160/O                               CascadeMux                     0              3819   1438  FALL       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in0
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__168/I                               Odrv4                          0              2921   1438  FALL       1
I__168/O                               Odrv4                        372              3293   1438  FALL       1
I__171/I                               LocalMux                       0              3293   1438  FALL       1
I__171/O                               LocalMux                     309              3602   1438  FALL       1
I__173/I                               InMux                          0              3602   1438  FALL       1
I__173/O                               InMux                        217              3819   1438  FALL       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in0  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_0_LC_1_5_1/lcout
Path End         : du.r_Count_3_LC_2_5_2/in3
Capture Clock    : du.r_Count_3_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        982
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_0_LC_1_5_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__114/I                                LocalMux                       0              2921   1417  FALL       1
I__114/O                                LocalMux                     309              3230   1417  FALL       1
I__117/I                                InMux                          0              3230   1417  FALL       1
I__117/O                                InMux                        217              3447   1417  FALL       1
I__121/I                                CascadeMux                     0              3447   1417  FALL       1
I__121/O                                CascadeMux                     0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_2_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
du.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
du.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
du.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__263/I                                InMux                          0              3686   1522  FALL       1
I__263/O                                InMux                        217              3903   1522  FALL       1
du.r_Count_3_LC_2_5_2/in3               LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_15_LC_2_6_6/lcout
Path End         : du.r_Count_16_LC_2_6_7/in3
Capture Clock    : du.r_Count_16_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_15_LC_2_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__305/I                         LocalMux                       0              2921   1066  FALL       1
I__305/O                         LocalMux                     309              3230   1066  FALL       1
I__308/I                         InMux                          0              3230   1066  FALL       1
I__308/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_15_LC_2_6_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__294/I                         InMux                          0              3693   1529  FALL       1
I__294/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_16_LC_2_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_14_LC_2_6_5/lcout
Path End         : du.r_Count_15_LC_2_6_6/in3
Capture Clock    : du.r_Count_15_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_14_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__312/I                         LocalMux                       0              2921   1066  FALL       1
I__312/O                         LocalMux                     309              3230   1066  FALL       1
I__315/I                         InMux                          0              3230   1066  FALL       1
I__315/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_14_LC_2_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__302/I                         InMux                          0              3693   1529  FALL       1
I__302/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_15_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_13_LC_2_6_4/lcout
Path End         : du.r_Count_14_LC_2_6_5/in3
Capture Clock    : du.r_Count_14_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_13_LC_2_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__318/I                         LocalMux                       0              2921   1066  FALL       1
I__318/O                         LocalMux                     309              3230   1066  FALL       1
I__321/I                         InMux                          0              3230   1066  FALL       1
I__321/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_13_LC_2_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__310/I                         InMux                          0              3693   1529  FALL       1
I__310/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_14_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_12_LC_2_6_3/lcout
Path End         : du.r_Count_13_LC_2_6_4/in3
Capture Clock    : du.r_Count_13_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_12_LC_2_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__325/I                         LocalMux                       0              2921   1066  FALL       1
I__325/O                         LocalMux                     309              3230   1066  FALL       1
I__328/I                         InMux                          0              3230   1066  FALL       1
I__328/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_12_LC_2_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__316/I                         InMux                          0              3693   1529  FALL       1
I__316/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_13_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_11_LC_2_6_2/lcout
Path End         : du.r_Count_12_LC_2_6_3/in3
Capture Clock    : du.r_Count_12_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_11_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__331/I                         LocalMux                       0              2921   1066  FALL       1
I__331/O                         LocalMux                     309              3230   1066  FALL       1
I__334/I                         InMux                          0              3230   1066  FALL       1
I__334/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_11_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__323/I                         InMux                          0              3693   1529  FALL       1
I__323/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_12_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_2_6_1/lcout
Path End         : du.r_Count_11_LC_2_6_2/in3
Capture Clock    : du.r_Count_11_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__214/I                         LocalMux                       0              2921   1066  FALL       1
I__214/O                         LocalMux                     309              3230   1066  FALL       1
I__217/I                         InMux                          0              3230   1066  FALL       1
I__217/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_10_LC_2_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__329/I                         InMux                          0              3693   1529  FALL       1
I__329/O                         InMux                        217              3910   1529  FALL       1
du.r_Count_11_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_9_LC_2_6_0/lcout
Path End         : du.r_Count_10_LC_2_6_1/in3
Capture Clock    : du.r_Count_10_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_9_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__221/I                        LocalMux                       0              2921   1066  FALL       1
I__221/O                        LocalMux                     309              3230   1066  FALL       1
I__224/I                        InMux                          0              3230   1066  FALL       1
I__224/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_9_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_9_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__212/I                        InMux                          0              3693   1529  FALL       1
I__212/O                        InMux                        217              3910   1529  FALL       1
du.r_Count_10_LC_2_6_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_7_LC_2_5_6/lcout
Path End         : du.r_Count_8_LC_2_5_7/in3
Capture Clock    : du.r_Count_8_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_7_LC_2_5_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__237/I                        LocalMux                       0              2921   1066  FALL       1
I__237/O                        LocalMux                     309              3230   1066  FALL       1
I__240/I                        InMux                          0              3230   1066  FALL       1
I__240/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_7_LC_2_5_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_7_LC_2_5_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__226/I                        InMux                          0              3693   1529  FALL       1
I__226/O                        InMux                        217              3910   1529  FALL       1
du.r_Count_8_LC_2_5_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_6_LC_2_5_5/lcout
Path End         : du.r_Count_7_LC_2_5_6/in3
Capture Clock    : du.r_Count_7_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_6_LC_2_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__243/I                        LocalMux                       0              2921   1066  FALL       1
I__243/O                        LocalMux                     309              3230   1066  FALL       1
I__246/I                        InMux                          0              3230   1066  FALL       1
I__246/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_6_LC_2_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_6_LC_2_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__234/I                        InMux                          0              3693   1529  FALL       1
I__234/O                        InMux                        217              3910   1529  FALL       1
du.r_Count_7_LC_2_5_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_Count_6_LC_2_5_5/in3
Capture Clock    : du.r_Count_6_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__249/I                        LocalMux                       0              2921   1066  FALL       1
I__249/O                        LocalMux                     309              3230   1066  FALL       1
I__252/I                        InMux                          0              3230   1066  FALL       1
I__252/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_5_LC_2_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_5_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__241/I                        InMux                          0              3693   1529  FALL       1
I__241/O                        InMux                        217              3910   1529  FALL       1
du.r_Count_6_LC_2_5_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_4_LC_2_5_3/lcout
Path End         : du.r_Count_5_LC_2_5_4/in3
Capture Clock    : du.r_Count_5_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_4_LC_2_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__257/I                        LocalMux                       0              2921   1066  FALL       1
I__257/O                        LocalMux                     309              3230   1066  FALL       1
I__260/I                        InMux                          0              3230   1066  FALL       1
I__260/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_4_LC_2_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_4_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__247/I                        InMux                          0              3693   1529  FALL       1
I__247/O                        InMux                        217              3910   1529  FALL       1
du.r_Count_5_LC_2_5_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_3_LC_2_5_2/lcout
Path End         : du.r_Count_4_LC_2_5_3/in3
Capture Clock    : du.r_Count_4_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_3_LC_2_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__265/I                        LocalMux                       0              2921   1066  FALL       1
I__265/O                        LocalMux                     309              3230   1066  FALL       1
I__267/I                        InMux                          0              3230   1066  FALL       1
I__267/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_3_LC_2_5_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
du.r_Count_3_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__255/I                        InMux                          0              3693   1529  FALL       1
I__255/O                        InMux                        217              3910   1529  FALL       1
du.r_Count_4_LC_2_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : r_Count_3_LC_1_9_3/in3
Capture Clock    : r_Count_3_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__167/I                     LocalMux                       0              2921   1066  FALL       1
I__167/O                     LocalMux                     309              3230   1066  FALL       1
I__170/I                     InMux                          0              3230   1066  FALL       1
I__170/O                     InMux                        217              3447   1066  FALL       1
r_Count_2_LC_1_9_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Count_2_LC_1_9_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__78/I                      InMux                          0              3693   1529  FALL       1
I__78/O                      InMux                        217              3910   1529  FALL       1
r_Count_3_LC_1_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : r_Count_2_LC_1_9_2/in3
Capture Clock    : r_Count_2_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__133/I                     LocalMux                       0              2921   1066  FALL       1
I__133/O                     LocalMux                     309              3230   1066  FALL       1
I__135/I                     InMux                          0              3230   1066  FALL       1
I__135/O                     InMux                        217              3447   1066  FALL       1
r_Count_1_LC_1_9_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Count_1_LC_1_9_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__79/I                      InMux                          0              3693   1529  FALL       1
I__79/O                      InMux                        217              3910   1529  FALL       1
r_Count_2_LC_1_9_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : r_Count_1_LC_1_9_1/in3
Capture Clock    : r_Count_1_LC_1_9_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__180/I                     LocalMux                       0              2921   1066  FALL       1
I__180/O                     LocalMux                     309              3230   1066  FALL       1
I__182/I                     InMux                          0              3230   1066  FALL       1
I__182/O                     InMux                        217              3447   1066  FALL       1
r_Count_0_LC_1_9_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
r_Count_0_LC_1_9_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__80/I                      InMux                          0              3693   1529  FALL       1
I__80/O                      InMux                        217              3910   1529  FALL       1
r_Count_1_LC_1_9_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in1
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__136/I                               LocalMux                       0              3461   1606  FALL       1
I__136/O                               LocalMux                     309              3770   1606  FALL       1
I__139/I                               InMux                          0              3770   1606  FALL       1
I__139/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in2
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__148/I                               Odrv12                         0              2921   1606  FALL       1
I__148/O                               Odrv12                       540              3461   1606  FALL       1
I__151/I                               LocalMux                       0              3461   1606  FALL       1
I__151/O                               LocalMux                     309              3770   1606  FALL       1
I__154/I                               InMux                          0              3770   1606  FALL       1
I__154/O                               InMux                        217              3987   1606  FALL       1
I__161/I                               CascadeMux                     0              3987   1606  FALL       1
I__161/O                               CascadeMux                     0              3987   1606  FALL       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in0
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__169/I                               Odrv12                         0              2921   1606  FALL       1
I__169/O                               Odrv12                       540              3461   1606  FALL       1
I__172/I                               LocalMux                       0              3461   1606  FALL       1
I__172/O                               LocalMux                     309              3770   1606  FALL       1
I__174/I                               InMux                          0              3770   1606  FALL       1
I__174/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_1_LC_1_12_3/in3
Capture Clock    : encoder.r_Hex_Value_i_1_LC_1_12_3/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__183/I                               LocalMux                       0              3461   1606  FALL       1
I__183/O                               LocalMux                     309              3770   1606  FALL       1
I__185/I                               InMux                          0              3770   1606  FALL       1
I__185/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_1_LC_1_12_3/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in1
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__137/I                               LocalMux                       0              3461   1606  FALL       1
I__137/O                               LocalMux                     309              3770   1606  FALL       1
I__140/I                               InMux                          0              3770   1606  FALL       1
I__140/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in3
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__138/I                               LocalMux                       0              3461   1606  FALL       1
I__138/O                               LocalMux                     309              3770   1606  FALL       1
I__144/I                               InMux                          0              3770   1606  FALL       1
I__144/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in1
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__137/I                               LocalMux                       0              3461   1606  FALL       1
I__137/O                               LocalMux                     309              3770   1606  FALL       1
I__141/I                               InMux                          0              3770   1606  FALL       1
I__141/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in1
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__137/I                               LocalMux                       0              3461   1606  FALL       1
I__137/O                               LocalMux                     309              3770   1606  FALL       1
I__142/I                               InMux                          0              3770   1606  FALL       1
I__142/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in1
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__137/I                               LocalMux                       0              3461   1606  FALL       1
I__137/O                               LocalMux                     309              3770   1606  FALL       1
I__143/I                               InMux                          0              3770   1606  FALL       1
I__143/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_1_LC_1_9_1/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in3
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_1_LC_1_9_1/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_1_LC_1_9_1/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__134/I                               Odrv12                         0              2921   1606  FALL       1
I__134/O                               Odrv12                       540              3461   1606  FALL       1
I__138/I                               LocalMux                       0              3461   1606  FALL       1
I__138/O                               LocalMux                     309              3770   1606  FALL       1
I__145/I                               InMux                          0              3770   1606  FALL       1
I__145/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in2
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__148/I                               Odrv12                         0              2921   1606  FALL       1
I__148/O                               Odrv12                       540              3461   1606  FALL       1
I__152/I                               LocalMux                       0              3461   1606  FALL       1
I__152/O                               LocalMux                     309              3770   1606  FALL       1
I__158/I                               InMux                          0              3770   1606  FALL       1
I__158/O                               InMux                        217              3987   1606  FALL       1
I__165/I                               CascadeMux                     0              3987   1606  FALL       1
I__165/O                               CascadeMux                     0              3987   1606  FALL       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in2
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__148/I                               Odrv12                         0              2921   1606  FALL       1
I__148/O                               Odrv12                       540              3461   1606  FALL       1
I__151/I                               LocalMux                       0              3461   1606  FALL       1
I__151/O                               LocalMux                     309              3770   1606  FALL       1
I__155/I                               InMux                          0              3770   1606  FALL       1
I__155/O                               InMux                        217              3987   1606  FALL       1
I__162/I                               CascadeMux                     0              3987   1606  FALL       1
I__162/O                               CascadeMux                     0              3987   1606  FALL       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in2
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__148/I                               Odrv12                         0              2921   1606  FALL       1
I__148/O                               Odrv12                       540              3461   1606  FALL       1
I__151/I                               LocalMux                       0              3461   1606  FALL       1
I__151/O                               LocalMux                     309              3770   1606  FALL       1
I__156/I                               InMux                          0              3770   1606  FALL       1
I__156/O                               InMux                        217              3987   1606  FALL       1
I__163/I                               CascadeMux                     0              3987   1606  FALL       1
I__163/O                               CascadeMux                     0              3987   1606  FALL       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in2
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__148/I                               Odrv12                         0              2921   1606  FALL       1
I__148/O                               Odrv12                       540              3461   1606  FALL       1
I__151/I                               LocalMux                       0              3461   1606  FALL       1
I__151/O                               LocalMux                     309              3770   1606  FALL       1
I__157/I                               InMux                          0              3770   1606  FALL       1
I__157/O                               InMux                        217              3987   1606  FALL       1
I__164/I                               CascadeMux                     0              3987   1606  FALL       1
I__164/O                               CascadeMux                     0              3987   1606  FALL       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_3_LC_1_9_3/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in2
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_3_LC_1_9_3/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_3_LC_1_9_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__148/I                               Odrv12                         0              2921   1606  FALL       1
I__148/O                               Odrv12                       540              3461   1606  FALL       1
I__152/I                               LocalMux                       0              3461   1606  FALL       1
I__152/O                               LocalMux                     309              3770   1606  FALL       1
I__159/I                               InMux                          0              3770   1606  FALL       1
I__159/O                               InMux                        217              3987   1606  FALL       1
I__166/I                               CascadeMux                     0              3987   1606  FALL       1
I__166/O                               CascadeMux                     0              3987   1606  FALL       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in2  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in0
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__169/I                               Odrv12                         0              2921   1606  FALL       1
I__169/O                               Odrv12                       540              3461   1606  FALL       1
I__172/I                               LocalMux                       0              3461   1606  FALL       1
I__172/O                               LocalMux                     309              3770   1606  FALL       1
I__175/I                               InMux                          0              3770   1606  FALL       1
I__175/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in0
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__169/I                               Odrv12                         0              2921   1606  FALL       1
I__169/O                               Odrv12                       540              3461   1606  FALL       1
I__172/I                               LocalMux                       0              3461   1606  FALL       1
I__172/O                               LocalMux                     309              3770   1606  FALL       1
I__176/I                               InMux                          0              3770   1606  FALL       1
I__176/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in0
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__169/I                               Odrv12                         0              2921   1606  FALL       1
I__169/O                               Odrv12                       540              3461   1606  FALL       1
I__172/I                               LocalMux                       0              3461   1606  FALL       1
I__172/O                               LocalMux                     309              3770   1606  FALL       1
I__177/I                               InMux                          0              3770   1606  FALL       1
I__177/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in1
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__169/I                               Odrv12                         0              2921   1606  FALL       1
I__169/O                               Odrv12                       540              3461   1606  FALL       1
I__172/I                               LocalMux                       0              3461   1606  FALL       1
I__172/O                               LocalMux                     309              3770   1606  FALL       1
I__178/I                               InMux                          0              3770   1606  FALL       1
I__178/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_2_LC_1_9_2/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in1
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_2_LC_1_9_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_2_LC_1_9_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__169/I                               Odrv12                         0              2921   1606  FALL       1
I__169/O                               Odrv12                       540              3461   1606  FALL       1
I__172/I                               LocalMux                       0              3461   1606  FALL       1
I__172/O                               LocalMux                     309              3770   1606  FALL       1
I__179/I                               InMux                          0              3770   1606  FALL       1
I__179/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in1  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_0_LC_1_16_6/in3
Capture Clock    : encoder.r_Hex_Value_i_0_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__184/I                               LocalMux                       0              3461   1606  FALL       1
I__184/O                               LocalMux                     309              3770   1606  FALL       1
I__186/I                               InMux                          0              3770   1606  FALL       1
I__186/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_0_LC_1_16_6/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_2_LC_1_16_2/in3
Capture Clock    : encoder.r_Hex_Value_i_2_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__184/I                               LocalMux                       0              3461   1606  FALL       1
I__184/O                               LocalMux                     309              3770   1606  FALL       1
I__187/I                               InMux                          0              3770   1606  FALL       1
I__187/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_2_LC_1_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_3_LC_1_16_0/in3
Capture Clock    : encoder.r_Hex_Value_i_3_LC_1_16_0/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__184/I                               LocalMux                       0              3461   1606  FALL       1
I__184/O                               LocalMux                     309              3770   1606  FALL       1
I__188/I                               InMux                          0              3770   1606  FALL       1
I__188/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_3_LC_1_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_4_LC_1_16_4/in3
Capture Clock    : encoder.r_Hex_Value_i_4_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__184/I                               LocalMux                       0              3461   1606  FALL       1
I__184/O                               LocalMux                     309              3770   1606  FALL       1
I__189/I                               InMux                          0              3770   1606  FALL       1
I__189/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_4_LC_1_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_5_LC_1_16_7/in0
Capture Clock    : encoder.r_Hex_Value_i_5_LC_1_16_7/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__184/I                               LocalMux                       0              3461   1606  FALL       1
I__184/O                               LocalMux                     309              3770   1606  FALL       1
I__190/I                               InMux                          0              3770   1606  FALL       1
I__190/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_5_LC_1_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Count_0_LC_1_9_0/lcout
Path End         : encoder.r_Hex_Value_i_6_LC_1_16_5/in0
Capture Clock    : encoder.r_Hex_Value_i_6_LC_1_16_5/clk
Hold Constraint  : 0p
Path slack       : 1606p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1066
-------------------------------------   ---- 
End-of-path arrival time (ps)           3987
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Count_0_LC_1_9_0/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__181/I                               Odrv12                         0              2921   1606  FALL       1
I__181/O                               Odrv12                       540              3461   1606  FALL       1
I__184/I                               LocalMux                       0              3461   1606  FALL       1
I__184/O                               LocalMux                     309              3770   1606  FALL       1
I__191/I                               InMux                          0              3770   1606  FALL       1
I__191/O                               InMux                        217              3987   1606  FALL       1
encoder.r_Hex_Value_i_6_LC_1_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3987   1606  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_16_LC_2_6_7/lcout
Path End         : du.r_Count_17_LC_2_7_0/in3
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_16_LC_2_6_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__297/I                         LocalMux                       0              2921   1066  FALL       1
I__297/O                         LocalMux                     309              3230   1066  FALL       1
I__300/I                         InMux                          0              3230   1066  FALL       1
I__300/O                         InMux                        217              3447   1066  FALL       1
du.r_Count_16_LC_2_6_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du.r_Count_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_7_0_/carryinitin    ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_7_0_/carryinitout   ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__293/I                         InMux                          0              3868   1704  FALL       1
I__293/O                         InMux                        217              4086   1704  FALL       1
du.r_Count_17_LC_2_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_8_LC_2_5_7/lcout
Path End         : du.r_Count_9_LC_2_6_0/in3
Capture Clock    : du.r_Count_9_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_8_LC_2_5_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__229/I                        LocalMux                       0              2921   1066  FALL       1
I__229/O                        LocalMux                     309              3230   1066  FALL       1
I__232/I                        InMux                          0              3230   1066  FALL       1
I__232/O                        InMux                        217              3447   1066  FALL       1
du.r_Count_8_LC_2_5_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
du.r_Count_8_LC_2_5_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_6_0_/carryinitout  ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__219/I                        InMux                          0              3868   1704  FALL       1
I__219/O                        InMux                        217              4086   1704  FALL       1
du.r_Count_9_LC_2_6_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_5_LC_2_5_4/lcout
Path End         : du.r_State_LC_1_7_1/in2
Capture Clock    : du.r_State_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_5_LC_2_5_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__248/I                         Odrv4                          0              2921   1704  FALL       1
I__248/O                         Odrv4                        372              3293   1704  FALL       1
I__251/I                         LocalMux                       0              3293   1704  FALL       1
I__251/O                         LocalMux                     309              3602   1704  FALL       1
I__254/I                         InMux                          0              3602   1704  FALL       1
I__254/O                         InMux                        217              3819   1704  FALL       1
du.r_State_RNO_0_LC_1_7_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   1704  FALL       1
du.r_State_RNO_0_LC_1_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   1704  RISE       1
I__100/I                         CascadeMux                     0              4086   1704  RISE       1
I__100/O                         CascadeMux                     0              4086   1704  RISE       1
du.r_State_LC_1_7_1/in2          LogicCell40_SEQ_MODE_1000      0              4086   1704  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_8_2/lcout
Path End         : r_Count_0_LC_1_9_0/in2
Capture Clock    : r_Count_0_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__278/I                                            ClkMux                         0              2073  RISE       1
I__278/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__86/I                            LocalMux                       0              2921   1880  FALL       1
I__86/O                            LocalMux                     309              3230   1880  FALL       1
I__87/I                            InMux                          0              3230   1880  FALL       1
I__87/O                            InMux                        217              3447   1880  FALL       1
r_Switch_1_RNICE6L_LC_1_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__81/I                            LocalMux                       0              3735   1880  FALL       1
I__81/O                            LocalMux                     309              4044   1880  FALL       1
I__83/I                            InMux                          0              4044   1880  FALL       1
I__83/O                            InMux                        217              4261   1880  FALL       1
I__85/I                            CascadeMux                     0              4261   1880  FALL       1
I__85/O                            CascadeMux                     0              4261   1880  FALL       1
r_Count_0_LC_1_9_0/in2             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_8_2/lcout
Path End         : r_Count_0_LC_1_9_0/in3
Capture Clock    : r_Count_0_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__278/I                                            ClkMux                         0              2073  RISE       1
I__278/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_8_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1880  FALL       1
I__86/I                            LocalMux                       0              2921   1880  FALL       1
I__86/O                            LocalMux                     309              3230   1880  FALL       1
I__87/I                            InMux                          0              3230   1880  FALL       1
I__87/O                            InMux                        217              3447   1880  FALL       1
r_Switch_1_RNICE6L_LC_1_8_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
r_Switch_1_RNICE6L_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__82/I                            LocalMux                       0              3735   1880  FALL       1
I__82/O                            LocalMux                     309              4044   1880  FALL       1
I__84/I                            InMux                          0              4044   1880  FALL       1
I__84/O                            InMux                        217              4261   1880  FALL       1
r_Count_0_LC_1_9_0/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__280/I                                            ClkMux                         0              2073  RISE       1
I__280/O                                            ClkMux                       309              2381  RISE       1
r_Count_0_LC_1_9_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_Count_10_LC_2_6_1/lcout
Path End         : du.r_State_LC_1_7_1/in3
Capture Clock    : du.r_State_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_Count_10_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__215/I                         LocalMux                       0              2921   1880  FALL       1
I__215/O                         LocalMux                     309              3230   1880  FALL       1
I__218/I                         InMux                          0              3230   1880  FALL       1
I__218/O                         InMux                        217              3447   1880  FALL       1
du.r_State_RNO_1_LC_1_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
du.r_State_RNO_1_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__95/I                          LocalMux                       0              3735   1880  FALL       1
I__95/O                          LocalMux                     309              4044   1880  FALL       1
I__96/I                          InMux                          0              4044   1880  FALL       1
I__96/O                          InMux                        217              4261   1880  FALL       1
du.r_State_LC_1_7_1/in3          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_17_LC_2_7_0/sr
Capture Clock    : du.r_Count_17_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__272/I                                        SRMux                          0              5502   3676  FALL       1
I__272/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__281/I                                            ClkMux                         0              2073  RISE       1
I__281/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_17_LC_2_7_0/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_0_LC_1_5_1/sr
Capture Clock    : du.r_Count_0_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__273/I                                        SRMux                          0              5502   3676  FALL       1
I__273/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_0_LC_1_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_0_LC_1_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_1_LC_1_5_0/sr
Capture Clock    : du.r_Count_1_LC_1_5_0/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__273/I                                        SRMux                          0              5502   3676  FALL       1
I__273/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_1_LC_1_5_0/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__282/I                                            ClkMux                         0              2073  RISE       1
I__282/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_1_LC_1_5_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_16_LC_2_6_7/sr
Capture Clock    : du.r_Count_16_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_16_LC_2_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_16_LC_2_6_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_15_LC_2_6_6/sr
Capture Clock    : du.r_Count_15_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_15_LC_2_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_15_LC_2_6_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_14_LC_2_6_5/sr
Capture Clock    : du.r_Count_14_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_14_LC_2_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_14_LC_2_6_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_13_LC_2_6_4/sr
Capture Clock    : du.r_Count_13_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_13_LC_2_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_13_LC_2_6_4/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_12_LC_2_6_3/sr
Capture Clock    : du.r_Count_12_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_12_LC_2_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_12_LC_2_6_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_11_LC_2_6_2/sr
Capture Clock    : du.r_Count_11_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_11_LC_2_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_11_LC_2_6_2/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_10_LC_2_6_1/sr
Capture Clock    : du.r_Count_10_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_10_LC_2_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_10_LC_2_6_1/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_9_LC_2_6_0/sr
Capture Clock    : du.r_Count_9_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__274/I                                        SRMux                          0              5502   3676  FALL       1
I__274/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_9_LC_2_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__283/I                                            ClkMux                         0              2073  RISE       1
I__283/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_9_LC_2_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_8_LC_2_5_7/sr
Capture Clock    : du.r_Count_8_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_8_LC_2_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_8_LC_2_5_7/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_7_LC_2_5_6/sr
Capture Clock    : du.r_Count_7_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_7_LC_2_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_7_LC_2_5_6/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_6_LC_2_5_5/sr
Capture Clock    : du.r_Count_6_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_6_LC_2_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_6_LC_2_5_5/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_5_LC_2_5_4/sr
Capture Clock    : du.r_Count_5_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_5_LC_2_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_5_LC_2_5_4/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_4_LC_2_5_3/sr
Capture Clock    : du.r_Count_4_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_4_LC_2_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_4_LC_2_5_3/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_3_LC_2_5_2/sr
Capture Clock    : du.r_Count_3_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_3_LC_2_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_3_LC_2_5_2/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : du.r_State_LC_1_7_1/lcout
Path End         : du.r_Count_2_LC_2_5_1/sr
Capture Clock    : du.r_Count_2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 3676p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5860
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
du.r_State_LC_1_7_1/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__89/I                                         LocalMux                       0              2921   3676  FALL       1
I__89/O                                         LocalMux                     309              3230   3676  FALL       1
I__93/I                                         InMux                          0              3230   3676  FALL       1
I__93/O                                         InMux                        217              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/in1                LogicCell40_SEQ_MODE_0000      0              3447   3676  FALL       1
du.r_State_RNIHQU54_LC_1_6_1/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3676  FALL       1
I__73/I                                         Odrv4                          0              3826   3676  FALL       1
I__73/O                                         Odrv4                        372              4198   3676  FALL       1
I__74/I                                         Span4Mux_s0_h                  0              4198   3676  FALL       1
I__74/O                                         Span4Mux_s0_h                140              4338   3676  FALL       1
I__75/I                                         LocalMux                       0              4338   3676  FALL       1
I__75/O                                         LocalMux                     309              4647   3676  FALL       1
I__76/I                                         IoInMux                        0              4647   3676  FALL       1
I__76/O                                         IoInMux                      217              4864   3676  FALL       1
du.r_State_RNIHQU54_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4864   3676  FALL       1
du.r_State_RNIHQU54_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              5425   3676  FALL      18
I__270/I                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__270/O                                        gio2CtrlBuf                    0              5425   3676  FALL       1
I__271/I                                        GlobalMux                      0              5425   3676  FALL       1
I__271/O                                        GlobalMux                     77              5502   3676  FALL       1
I__275/I                                        SRMux                          0              5502   3676  FALL       1
I__275/O                                        SRMux                        358              5860   3676  FALL       1
du.r_Count_2_LC_2_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              5860   3676  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__285/I                                            ClkMux                         0              2073  RISE       1
I__285/O                                            ClkMux                       309              2381  RISE       1
du.r_Count_2_LC_2_5_1/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : du.r_State_LC_1_7_1/in0
Capture Clock    : du.r_State_LC_1_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2860
---------------------------------------   ---- 
End-of-path arrival time (ps)             2860
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           top_level_7_segment            0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__101/I                             Odrv12                         0               973   +INF  FALL       1
I__101/O                             Odrv12                       540              1513   +INF  FALL       1
I__102/I                             Sp12to4                        0              1513   +INF  FALL       1
I__102/O                             Sp12to4                      449              1962   +INF  FALL       1
I__103/I                             Span4Mux_v                     0              1962   +INF  FALL       1
I__103/O                             Span4Mux_v                   372              2333   +INF  FALL       1
I__105/I                             LocalMux                       0              2333   +INF  FALL       1
I__105/O                             LocalMux                     309              2642   +INF  FALL       1
I__107/I                             InMux                          0              2642   +INF  FALL       1
I__107/O                             InMux                        217              2860   +INF  FALL       1
du.r_State_LC_1_7_1/in0              LogicCell40_SEQ_MODE_1000      0              2860   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__279/I                                            ClkMux                         0              2073  RISE       1
I__279/O                                            ClkMux                       309              2381  RISE       1
du.r_State_LC_1_7_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_5_LC_1_16_7/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_5_LC_1_16_7/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_5_LC_1_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__131/I                                 LocalMux                       0              2921   +INF  RISE       1
I__131/O                                 LocalMux                     330              3251   +INF  RISE       1
I__132/I                                 IoInMux                        0              3251   +INF  RISE       1
I__132/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                             top_level_7_segment            0              7836   +INF  FALL       1


++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_0_LC_1_16_6/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_0_LC_1_16_6/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_0_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__192/I                                 Odrv4                          0              2921   +INF  RISE       1
I__192/O                                 Odrv4                        351              3272   +INF  RISE       1
I__193/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__193/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__194/I                                 LocalMux                       0              3475   +INF  RISE       1
I__194/O                                 LocalMux                     330              3805   +INF  RISE       1
I__195/I                                 IoInMux                        0              3805   +INF  RISE       1
I__195/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_6_LC_1_16_5/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_6_LC_1_16_5/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_6_LC_1_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__196/I                                 LocalMux                       0              2921   +INF  RISE       1
I__196/O                                 LocalMux                     330              3251   +INF  RISE       1
I__197/I                                 IoInMux                        0              3251   +INF  RISE       1
I__197/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                             top_level_7_segment            0              7836   +INF  FALL       1


++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_4_LC_1_16_4/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_4_LC_1_16_4/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_4_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__198/I                                 Odrv4                          0              2921   +INF  RISE       1
I__198/O                                 Odrv4                        351              3272   +INF  RISE       1
I__199/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__199/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__200/I                                 LocalMux                       0              3475   +INF  RISE       1
I__200/O                                 LocalMux                     330              3805   +INF  RISE       1
I__201/I                                 IoInMux                        0              3805   +INF  RISE       1
I__201/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_C                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_2_LC_1_16_2/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_2_LC_1_16_2/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_2_LC_1_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__202/I                                 Odrv4                          0              2921   +INF  RISE       1
I__202/O                                 Odrv4                        351              3272   +INF  RISE       1
I__203/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__203/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__204/I                                 LocalMux                       0              3475   +INF  RISE       1
I__204/O                                 LocalMux                     330              3805   +INF  RISE       1
I__205/I                                 IoInMux                        0              3805   +INF  RISE       1
I__205/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_E                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_3_LC_1_16_0/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__286/I                                            ClkMux                         0              2073  RISE       1
I__286/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_3_LC_1_16_0/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_3_LC_1_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__206/I                                 Odrv4                          0              2921   +INF  RISE       1
I__206/O                                 Odrv4                        351              3272   +INF  RISE       1
I__207/I                                 Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__207/O                                 Span4Mux_s0_v                203              3475   +INF  RISE       1
I__208/I                                 LocalMux                       0              3475   +INF  RISE       1
I__208/O                                 LocalMux                     330              3805   +INF  RISE       1
I__209/I                                 IoInMux                        0              3805   +INF  RISE       1
I__209/O                                 IoInMux                      259              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN              IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_D                             top_level_7_segment            0              8390   +INF  FALL       1


++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : encoder.r_Hex_Value_i_1_LC_1_12_3/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               top_level_7_segment            0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__276/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__276/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__277/I                                            GlobalMux                      0              1918  RISE       1
I__277/O                                            GlobalMux                    154              2073  RISE       1
I__284/I                                            ClkMux                         0              2073  RISE       1
I__284/O                                            ClkMux                       309              2381  RISE       1
encoder.r_Hex_Value_i_1_LC_1_12_3/clk               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
encoder.r_Hex_Value_i_1_LC_1_12_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__210/I                                 LocalMux                       0              2921   +INF  RISE       1
I__210/O                                 LocalMux                     330              3251   +INF  RISE       1
I__211/I                                 IoInMux                        0              3251   +INF  RISE       1
I__211/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0            PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT           PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN              IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out   IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_F                             top_level_7_segment            0              7836   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

