--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml CPU_gen.twx CPU_gen.ncd -o CPU_gen.twr CPU_gen.pcf

Design file:              CPU_gen.ncd
Physical constraint file: CPU_gen.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
trig        |   -0.206(R)|    1.299(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Address<1>  |    9.297(R)|clk_BUFGP         |   0.000|
Address<2>  |    7.082(R)|clk_BUFGP         |   0.000|
Address<6>  |    7.700(R)|clk_BUFGP         |   0.000|
Address<8>  |    9.460(R)|clk_BUFGP         |   0.000|
Address<9>  |    8.250(R)|clk_BUFGP         |   0.000|
Address<10> |    8.804(R)|clk_BUFGP         |   0.000|
Address<12> |    9.676(R)|clk_BUFGP         |   0.000|
Address<13> |    8.465(R)|clk_BUFGP         |   0.000|
Address<14> |    8.801(R)|clk_BUFGP         |   0.000|
dOut<0>     |    8.155(R)|clk_BUFGP         |   0.000|
dOut<1>     |    8.616(R)|clk_BUFGP         |   0.000|
dOut<2>     |    8.780(R)|clk_BUFGP         |   0.000|
dOut<3>     |    8.824(R)|clk_BUFGP         |   0.000|
dOut<4>     |    8.371(R)|clk_BUFGP         |   0.000|
dOut<5>     |    9.053(R)|clk_BUFGP         |   0.000|
dOut<6>     |    8.787(R)|clk_BUFGP         |   0.000|
dOut<7>     |    8.603(R)|clk_BUFGP         |   0.000|
wr_rd       |    8.603(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.892|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct  9 18:41:09 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



