// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/23/2025 02:34:51"

// 
// Device: Altera 10M08DCF256C8G Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module test_module (
	clk_in,
	reset_in,
	data_in,
	out_0,
	out_valid_0,
	out_1,
	out_valid_1,
	out_2,
	out_valid_2,
	out_3,
	out_valid_3);
input 	clk_in;
input 	reset_in;
input 	[7:0] data_in;
output 	[7:0] out_0;
output 	out_valid_0;
output 	[7:0] out_1;
output 	out_valid_1;
output 	[7:0] out_2;
output 	out_valid_2;
output 	[7:0] out_3;
output 	out_valid_3;

// Design Ports Information
// out_0[0]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[4]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[6]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_0[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_0	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[1]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[2]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[6]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_1[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_1	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[1]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[2]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[3]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_2[7]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_2	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[1]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[5]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[6]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_3[7]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_valid_3	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_in	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \out_0[0]~output_o ;
wire \out_0[1]~output_o ;
wire \out_0[2]~output_o ;
wire \out_0[3]~output_o ;
wire \out_0[4]~output_o ;
wire \out_0[5]~output_o ;
wire \out_0[6]~output_o ;
wire \out_0[7]~output_o ;
wire \out_valid_0~output_o ;
wire \out_1[0]~output_o ;
wire \out_1[1]~output_o ;
wire \out_1[2]~output_o ;
wire \out_1[3]~output_o ;
wire \out_1[4]~output_o ;
wire \out_1[5]~output_o ;
wire \out_1[6]~output_o ;
wire \out_1[7]~output_o ;
wire \out_valid_1~output_o ;
wire \out_2[0]~output_o ;
wire \out_2[1]~output_o ;
wire \out_2[2]~output_o ;
wire \out_2[3]~output_o ;
wire \out_2[4]~output_o ;
wire \out_2[5]~output_o ;
wire \out_2[6]~output_o ;
wire \out_2[7]~output_o ;
wire \out_valid_2~output_o ;
wire \out_3[0]~output_o ;
wire \out_3[1]~output_o ;
wire \out_3[2]~output_o ;
wire \out_3[3]~output_o ;
wire \out_3[4]~output_o ;
wire \out_3[5]~output_o ;
wire \out_3[6]~output_o ;
wire \out_3[7]~output_o ;
wire \out_valid_3~output_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \reset_in~input_o ;
wire \out_valid_reg[0]~feeder_combout ;
wire \data_in[1]~input_o ;
wire \data_in[0]~input_o ;
wire \out_0~1_combout ;
wire \out_reg[1][1]~q ;
wire \out_1~1_combout ;
wire \out_valid_0~0_combout ;
wire \data_in[4]~input_o ;
wire \data_in[5]~input_o ;
wire \data_in[2]~input_o ;
wire \out_valid_1~0_combout ;
wire \out_1~4_combout ;
wire \out_reg[2][4]~q ;
wire \out_2~5_combout ;
wire \out_reg[3][0]~31_combout ;
wire \out_reg[3][5]~q ;
wire \out_reg~24_combout ;
wire \out_reg~25_combout ;
wire \out_reg[0][5]~q ;
wire \out_0~5_combout ;
wire \out_reg[1][5]~q ;
wire \out_1~5_combout ;
wire \out_reg[2][5]~q ;
wire \is_present_2~2_combout ;
wire \data_in[6]~input_o ;
wire \data_in[7]~input_o ;
wire \out_2~7_combout ;
wire \out_reg[3][7]~q ;
wire \out_reg~28_combout ;
wire \out_reg~29_combout ;
wire \out_reg[0][7]~q ;
wire \out_0~7_combout ;
wire \out_reg[1][7]~q ;
wire \out_1~7_combout ;
wire \out_reg[2][7]~q ;
wire \out_2~6_combout ;
wire \out_reg[3][6]~q ;
wire \out_reg~26_combout ;
wire \out_reg~27_combout ;
wire \out_reg[0][6]~q ;
wire \out_0~6_combout ;
wire \out_reg[1][6]~q ;
wire \out_1~6_combout ;
wire \out_reg[2][6]~q ;
wire \is_present_2~3_combout ;
wire \data_in[3]~input_o ;
wire \out_2~3_combout ;
wire \out_reg[3][3]~q ;
wire \out_reg~20_combout ;
wire \out_reg~21_combout ;
wire \out_reg[0][3]~q ;
wire \out_0~3_combout ;
wire \out_reg[1][3]~q ;
wire \out_1~3_combout ;
wire \out_reg[2][3]~q ;
wire \is_present_2~1_combout ;
wire \out_1~0_combout ;
wire \out_reg[2][0]~q ;
wire \is_present_2~0_combout ;
wire \is_present_2~4_combout ;
wire \out_reg[0][0]~6_combout ;
wire \out_reg~18_combout ;
wire \out_reg~19_combout ;
wire \out_reg[0][2]~q ;
wire \out_0~2_combout ;
wire \out_reg[1][2]~q ;
wire \out_1~2_combout ;
wire \out_reg[2][2]~q ;
wire \out_2~2_combout ;
wire \out_reg[3][2]~q ;
wire \out_reg[0][0]~8_combout ;
wire \out_reg[0][0]~10_combout ;
wire \out_2~0_combout ;
wire \out_reg[3][0]~q ;
wire \out_reg[0][0]~7_combout ;
wire \out_2~4_combout ;
wire \out_reg[3][4]~q ;
wire \out_reg[0][0]~9_combout ;
wire \out_reg[0][0]~11_combout ;
wire \out_valid_2~0_combout ;
wire \is_present_1~combout ;
wire \out_reg[0][0]~12_combout ;
wire \out_reg~22_combout ;
wire \out_reg~23_combout ;
wire \out_reg[0][4]~q ;
wire \out_0~4_combout ;
wire \out_reg[1][4]~q ;
wire \is_present_1~2_combout ;
wire \is_present_1~0_combout ;
wire \is_present_1~1_combout ;
wire \is_present_1~3_combout ;
wire \is_present_1~4_combout ;
wire \is_present_0~combout ;
wire \out_reg[2][0]~30_combout ;
wire \out_reg[2][1]~q ;
wire \out_2~1_combout ;
wire \out_reg[3][1]~q ;
wire \out_reg~16_combout ;
wire \out_reg~17_combout ;
wire \out_reg[0][1]~q ;
wire \is_present_0~0_combout ;
wire \is_present_0~1_combout ;
wire \is_present_0~3_combout ;
wire \is_present_0~2_combout ;
wire \is_present_0~4_combout ;
wire \out_reg[0][0]~15_combout ;
wire \out_reg[1][0]~q ;
wire \out_reg~13_combout ;
wire \out_reg~14_combout ;
wire \out_reg[0][0]~q ;
wire \out_0~0_combout ;
wire \out_0[0]~reg0_q ;
wire \out_0[1]~reg0feeder_combout ;
wire \out_0[1]~reg0_q ;
wire \out_0[2]~reg0_q ;
wire \out_0[3]~reg0feeder_combout ;
wire \out_0[3]~reg0_q ;
wire \out_0[4]~reg0_q ;
wire \out_0[5]~reg0feeder_combout ;
wire \out_0[5]~reg0_q ;
wire \out_0[6]~reg0_q ;
wire \out_0[7]~reg0feeder_combout ;
wire \out_0[7]~reg0_q ;
wire \out_valid_0~reg0feeder_combout ;
wire \out_valid_0~reg0_q ;
wire \out_1[0]~reg0_q ;
wire \out_1[1]~reg0feeder_combout ;
wire \out_1[1]~reg0_q ;
wire \out_1[2]~reg0_q ;
wire \out_1[3]~reg0feeder_combout ;
wire \out_1[3]~reg0_q ;
wire \out_1[4]~reg0_q ;
wire \out_1[5]~reg0_q ;
wire \out_1[6]~reg0feeder_combout ;
wire \out_1[6]~reg0_q ;
wire \out_1[7]~reg0_q ;
wire \out_valid_1~reg0feeder_combout ;
wire \out_valid_1~reg0_q ;
wire \out_2[0]~reg0feeder_combout ;
wire \out_2[0]~reg0_q ;
wire \out_2[1]~reg0feeder_combout ;
wire \out_2[1]~reg0_q ;
wire \out_2[2]~reg0feeder_combout ;
wire \out_2[2]~reg0_q ;
wire \out_2[3]~reg0_q ;
wire \out_2[4]~reg0feeder_combout ;
wire \out_2[4]~reg0_q ;
wire \out_2[5]~reg0feeder_combout ;
wire \out_2[5]~reg0_q ;
wire \out_2[6]~reg0feeder_combout ;
wire \out_2[6]~reg0_q ;
wire \out_2[7]~reg0_q ;
wire \out_valid_2~reg0feeder_combout ;
wire \out_valid_2~reg0_q ;
wire \out_3~0_combout ;
wire \out_3[0]~reg0_q ;
wire \out_3~1_combout ;
wire \out_3[1]~reg0_q ;
wire \out_3~2_combout ;
wire \out_3[2]~reg0_q ;
wire \out_3~3_combout ;
wire \out_3[3]~reg0_q ;
wire \out_3~4_combout ;
wire \out_3[4]~reg0_q ;
wire \out_3~5_combout ;
wire \out_3[5]~reg0_q ;
wire \out_3~6_combout ;
wire \out_3[6]~reg0_q ;
wire \out_3~7_combout ;
wire \out_3[7]~reg0_q ;
wire \out_valid_3~0_combout ;
wire \out_valid_3~reg0_q ;
wire [3:0] out_valid_reg;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y24_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N23
fiftyfivenm_io_obuf \out_0[0]~output (
	.i(\out_0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[0]~output .bus_hold = "false";
defparam \out_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N23
fiftyfivenm_io_obuf \out_0[1]~output (
	.i(\out_0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[1]~output .bus_hold = "false";
defparam \out_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N23
fiftyfivenm_io_obuf \out_0[2]~output (
	.i(\out_0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[2]~output .bus_hold = "false";
defparam \out_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N23
fiftyfivenm_io_obuf \out_0[3]~output (
	.i(\out_0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[3]~output .bus_hold = "false";
defparam \out_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N16
fiftyfivenm_io_obuf \out_0[4]~output (
	.i(\out_0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[4]~output .bus_hold = "false";
defparam \out_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N2
fiftyfivenm_io_obuf \out_0[5]~output (
	.i(\out_0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[5]~output .bus_hold = "false";
defparam \out_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y22_N23
fiftyfivenm_io_obuf \out_0[6]~output (
	.i(\out_0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[6]~output .bus_hold = "false";
defparam \out_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N2
fiftyfivenm_io_obuf \out_0[7]~output (
	.i(\out_0[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_0[7]~output .bus_hold = "false";
defparam \out_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N2
fiftyfivenm_io_obuf \out_valid_0~output (
	.i(\out_valid_0~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_0~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_0~output .bus_hold = "false";
defparam \out_valid_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N23
fiftyfivenm_io_obuf \out_1[0]~output (
	.i(\out_1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[0]~output .bus_hold = "false";
defparam \out_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N9
fiftyfivenm_io_obuf \out_1[1]~output (
	.i(\out_1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[1]~output .bus_hold = "false";
defparam \out_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N16
fiftyfivenm_io_obuf \out_1[2]~output (
	.i(\out_1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[2]~output .bus_hold = "false";
defparam \out_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N30
fiftyfivenm_io_obuf \out_1[3]~output (
	.i(\out_1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[3]~output .bus_hold = "false";
defparam \out_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N16
fiftyfivenm_io_obuf \out_1[4]~output (
	.i(\out_1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[4]~output .bus_hold = "false";
defparam \out_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \out_1[5]~output (
	.i(\out_1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[5]~output .bus_hold = "false";
defparam \out_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N2
fiftyfivenm_io_obuf \out_1[6]~output (
	.i(\out_1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[6]~output .bus_hold = "false";
defparam \out_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \out_1[7]~output (
	.i(\out_1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_1[7]~output .bus_hold = "false";
defparam \out_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N16
fiftyfivenm_io_obuf \out_valid_1~output (
	.i(\out_valid_1~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_1~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_1~output .bus_hold = "false";
defparam \out_valid_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N30
fiftyfivenm_io_obuf \out_2[0]~output (
	.i(\out_2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[0]~output .bus_hold = "false";
defparam \out_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N2
fiftyfivenm_io_obuf \out_2[1]~output (
	.i(\out_2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[1]~output .bus_hold = "false";
defparam \out_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N23
fiftyfivenm_io_obuf \out_2[2]~output (
	.i(\out_2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[2]~output .bus_hold = "false";
defparam \out_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
fiftyfivenm_io_obuf \out_2[3]~output (
	.i(\out_2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[3]~output .bus_hold = "false";
defparam \out_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N2
fiftyfivenm_io_obuf \out_2[4]~output (
	.i(\out_2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[4]~output .bus_hold = "false";
defparam \out_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N2
fiftyfivenm_io_obuf \out_2[5]~output (
	.i(\out_2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[5]~output .bus_hold = "false";
defparam \out_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N2
fiftyfivenm_io_obuf \out_2[6]~output (
	.i(\out_2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[6]~output .bus_hold = "false";
defparam \out_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \out_2[7]~output (
	.i(\out_2[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_2[7]~output .bus_hold = "false";
defparam \out_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N16
fiftyfivenm_io_obuf \out_valid_2~output (
	.i(\out_valid_2~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_2~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_2~output .bus_hold = "false";
defparam \out_valid_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y25_N30
fiftyfivenm_io_obuf \out_3[0]~output (
	.i(\out_3[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[0]~output .bus_hold = "false";
defparam \out_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N23
fiftyfivenm_io_obuf \out_3[1]~output (
	.i(\out_3[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[1]~output .bus_hold = "false";
defparam \out_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y19_N2
fiftyfivenm_io_obuf \out_3[2]~output (
	.i(\out_3[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[2]~output .bus_hold = "false";
defparam \out_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
fiftyfivenm_io_obuf \out_3[3]~output (
	.i(\out_3[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[3]~output .bus_hold = "false";
defparam \out_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N16
fiftyfivenm_io_obuf \out_3[4]~output (
	.i(\out_3[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[4]~output .bus_hold = "false";
defparam \out_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N9
fiftyfivenm_io_obuf \out_3[5]~output (
	.i(\out_3[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[5]~output .bus_hold = "false";
defparam \out_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \out_3[6]~output (
	.i(\out_3[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[6]~output .bus_hold = "false";
defparam \out_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
fiftyfivenm_io_obuf \out_3[7]~output (
	.i(\out_3[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_3[7]~output .bus_hold = "false";
defparam \out_3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N9
fiftyfivenm_io_obuf \out_valid_3~output (
	.i(\out_valid_3~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_valid_3~output_o ),
	.obar());
// synopsys translate_off
defparam \out_valid_3~output .bus_hold = "false";
defparam \out_valid_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .listen_to_nsleep_signal = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X10_Y18_N22
fiftyfivenm_io_ibuf \reset_in~input (
	.i(reset_in),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_in~input_o ));
// synopsys translate_off
defparam \reset_in~input .bus_hold = "false";
defparam \reset_in~input .listen_to_nsleep_signal = "false";
defparam \reset_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
fiftyfivenm_lcell_comb \out_valid_reg[0]~feeder (
// Equation(s):
// \out_valid_reg[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_valid_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \out_valid_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \out_valid_reg[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_valid_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_reg[0] .is_wysiwyg = "true";
defparam \out_valid_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y19_N8
fiftyfivenm_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y15_N15
fiftyfivenm_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
fiftyfivenm_lcell_comb \out_0~1 (
// Equation(s):
// \out_0~1_combout  = (\out_reg[0][1]~q  & !\reset_in~input_o )

	.dataa(\out_reg[0][1]~q ),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~1 .lut_mask = 16'h0A0A;
defparam \out_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N21
dffeas \out_reg[1][1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][1] .is_wysiwyg = "true";
defparam \out_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
fiftyfivenm_lcell_comb \out_1~1 (
// Equation(s):
// \out_1~1_combout  = (!\reset_in~input_o  & \out_reg[1][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[1][1]~q ),
	.cin(gnd),
	.combout(\out_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~1 .lut_mask = 16'h0F00;
defparam \out_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
fiftyfivenm_lcell_comb \out_valid_0~0 (
// Equation(s):
// \out_valid_0~0_combout  = (!\reset_in~input_o  & out_valid_reg[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(out_valid_reg[0]),
	.cin(gnd),
	.combout(\out_valid_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_0~0 .lut_mask = 16'h0F00;
defparam \out_valid_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \out_valid_reg[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_valid_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_reg[1] .is_wysiwyg = "true";
defparam \out_valid_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y19_N22
fiftyfivenm_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .listen_to_nsleep_signal = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y25_N29
fiftyfivenm_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .listen_to_nsleep_signal = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N8
fiftyfivenm_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .listen_to_nsleep_signal = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
fiftyfivenm_lcell_comb \out_valid_1~0 (
// Equation(s):
// \out_valid_1~0_combout  = (!\reset_in~input_o  & out_valid_reg[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(out_valid_reg[1]),
	.cin(gnd),
	.combout(\out_valid_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_1~0 .lut_mask = 16'h0F00;
defparam \out_valid_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N1
dffeas \out_valid_reg[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_valid_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_reg[2] .is_wysiwyg = "true";
defparam \out_valid_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
fiftyfivenm_lcell_comb \out_1~4 (
// Equation(s):
// \out_1~4_combout  = (!\reset_in~input_o  & \out_reg[1][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[1][4]~q ),
	.cin(gnd),
	.combout(\out_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~4 .lut_mask = 16'h0F00;
defparam \out_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \out_reg[2][4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][4] .is_wysiwyg = "true";
defparam \out_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
fiftyfivenm_lcell_comb \out_2~5 (
// Equation(s):
// \out_2~5_combout  = (!\reset_in~input_o  & \out_reg[2][5]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_reg[2][5]~q ),
	.cin(gnd),
	.combout(\out_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~5 .lut_mask = 16'h5500;
defparam \out_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
fiftyfivenm_lcell_comb \out_reg[3][0]~31 (
// Equation(s):
// \out_reg[3][0]~31_combout  = (\reset_in~input_o ) # ((\out_reg[0][0]~6_combout  & ((!out_valid_reg[0]) # (!\is_present_0~4_combout ))))

	.dataa(\reset_in~input_o ),
	.datab(\is_present_0~4_combout ),
	.datac(out_valid_reg[0]),
	.datad(\out_reg[0][0]~6_combout ),
	.cin(gnd),
	.combout(\out_reg[3][0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[3][0]~31 .lut_mask = 16'hBFAA;
defparam \out_reg[3][0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \out_reg[3][5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][5] .is_wysiwyg = "true";
defparam \out_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
fiftyfivenm_lcell_comb \out_reg~24 (
// Equation(s):
// \out_reg~24_combout  = (\out_reg[0][0]~6_combout  & (((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & ((\out_reg[0][0]~12_combout  & ((\out_reg[1][5]~q ))) # (!\out_reg[0][0]~12_combout  & (\out_reg[2][5]~q ))))

	.dataa(\out_reg[2][5]~q ),
	.datab(\out_reg[0][0]~6_combout ),
	.datac(\out_reg[1][5]~q ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~24 .lut_mask = 16'hFC22;
defparam \out_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
fiftyfivenm_lcell_comb \out_reg~25 (
// Equation(s):
// \out_reg~25_combout  = (\out_reg[0][0]~6_combout  & ((\out_reg~24_combout  & (\out_reg[3][5]~q )) # (!\out_reg~24_combout  & ((\data_in[5]~input_o ))))) # (!\out_reg[0][0]~6_combout  & (((\out_reg~24_combout ))))

	.dataa(\out_reg[0][0]~6_combout ),
	.datab(\out_reg[3][5]~q ),
	.datac(\data_in[5]~input_o ),
	.datad(\out_reg~24_combout ),
	.cin(gnd),
	.combout(\out_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~25 .lut_mask = 16'hDDA0;
defparam \out_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \out_reg[0][5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][5] .is_wysiwyg = "true";
defparam \out_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
fiftyfivenm_lcell_comb \out_0~5 (
// Equation(s):
// \out_0~5_combout  = (\out_reg[0][5]~q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_reg[0][5]~q ),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~5 .lut_mask = 16'h0C0C;
defparam \out_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \out_reg[1][5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][5] .is_wysiwyg = "true";
defparam \out_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
fiftyfivenm_lcell_comb \out_1~5 (
// Equation(s):
// \out_1~5_combout  = (!\reset_in~input_o  & \out_reg[1][5]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[1][5]~q ),
	.cin(gnd),
	.combout(\out_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~5 .lut_mask = 16'h0F00;
defparam \out_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \out_reg[2][5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][5] .is_wysiwyg = "true";
defparam \out_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
fiftyfivenm_lcell_comb \is_present_2~2 (
// Equation(s):
// \is_present_2~2_combout  = (\data_in[4]~input_o  & ((\data_in[5]~input_o  $ (\out_reg[2][5]~q )) # (!\out_reg[2][4]~q ))) # (!\data_in[4]~input_o  & ((\out_reg[2][4]~q ) # (\data_in[5]~input_o  $ (\out_reg[2][5]~q ))))

	.dataa(\data_in[4]~input_o ),
	.datab(\data_in[5]~input_o ),
	.datac(\out_reg[2][4]~q ),
	.datad(\out_reg[2][5]~q ),
	.cin(gnd),
	.combout(\is_present_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_2~2 .lut_mask = 16'h7BDE;
defparam \is_present_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X10_Y15_N22
fiftyfivenm_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .listen_to_nsleep_signal = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y10_N8
fiftyfivenm_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .listen_to_nsleep_signal = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
fiftyfivenm_lcell_comb \out_2~7 (
// Equation(s):
// \out_2~7_combout  = (!\reset_in~input_o  & \out_reg[2][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[2][7]~q ),
	.cin(gnd),
	.combout(\out_2~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~7 .lut_mask = 16'h0F00;
defparam \out_2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \out_reg[3][7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][7] .is_wysiwyg = "true";
defparam \out_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
fiftyfivenm_lcell_comb \out_reg~28 (
// Equation(s):
// \out_reg~28_combout  = (\out_reg[0][0]~6_combout  & (((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & ((\out_reg[0][0]~12_combout  & (\out_reg[1][7]~q )) # (!\out_reg[0][0]~12_combout  & ((\out_reg[2][7]~q )))))

	.dataa(\out_reg[1][7]~q ),
	.datab(\out_reg[2][7]~q ),
	.datac(\out_reg[0][0]~6_combout ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~28 .lut_mask = 16'hFA0C;
defparam \out_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
fiftyfivenm_lcell_comb \out_reg~29 (
// Equation(s):
// \out_reg~29_combout  = (\out_reg[0][0]~6_combout  & ((\out_reg~28_combout  & (\out_reg[3][7]~q )) # (!\out_reg~28_combout  & ((\data_in[7]~input_o ))))) # (!\out_reg[0][0]~6_combout  & (((\out_reg~28_combout ))))

	.dataa(\out_reg[0][0]~6_combout ),
	.datab(\out_reg[3][7]~q ),
	.datac(\data_in[7]~input_o ),
	.datad(\out_reg~28_combout ),
	.cin(gnd),
	.combout(\out_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~29 .lut_mask = 16'hDDA0;
defparam \out_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \out_reg[0][7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][7] .is_wysiwyg = "true";
defparam \out_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
fiftyfivenm_lcell_comb \out_0~7 (
// Equation(s):
// \out_0~7_combout  = (!\reset_in~input_o  & \out_reg[0][7]~q )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(\out_reg[0][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~7 .lut_mask = 16'h3030;
defparam \out_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \out_reg[1][7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][7] .is_wysiwyg = "true";
defparam \out_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
fiftyfivenm_lcell_comb \out_1~7 (
// Equation(s):
// \out_1~7_combout  = (!\reset_in~input_o  & \out_reg[1][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[1][7]~q ),
	.cin(gnd),
	.combout(\out_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~7 .lut_mask = 16'h0F00;
defparam \out_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \out_reg[2][7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][7] .is_wysiwyg = "true";
defparam \out_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
fiftyfivenm_lcell_comb \out_2~6 (
// Equation(s):
// \out_2~6_combout  = (!\reset_in~input_o  & \out_reg[2][6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[2][6]~q ),
	.cin(gnd),
	.combout(\out_2~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~6 .lut_mask = 16'h0F00;
defparam \out_2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \out_reg[3][6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][6] .is_wysiwyg = "true";
defparam \out_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
fiftyfivenm_lcell_comb \out_reg~26 (
// Equation(s):
// \out_reg~26_combout  = (\out_reg[0][0]~6_combout  & ((\data_in[6]~input_o ) # ((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & (((\out_reg[2][6]~q  & !\out_reg[0][0]~12_combout ))))

	.dataa(\data_in[6]~input_o ),
	.datab(\out_reg[2][6]~q ),
	.datac(\out_reg[0][0]~6_combout ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~26 .lut_mask = 16'hF0AC;
defparam \out_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
fiftyfivenm_lcell_comb \out_reg~27 (
// Equation(s):
// \out_reg~27_combout  = (\out_reg[0][0]~12_combout  & ((\out_reg~26_combout  & ((\out_reg[3][6]~q ))) # (!\out_reg~26_combout  & (\out_reg[1][6]~q )))) # (!\out_reg[0][0]~12_combout  & (((\out_reg~26_combout ))))

	.dataa(\out_reg[1][6]~q ),
	.datab(\out_reg[3][6]~q ),
	.datac(\out_reg[0][0]~12_combout ),
	.datad(\out_reg~26_combout ),
	.cin(gnd),
	.combout(\out_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~27 .lut_mask = 16'hCFA0;
defparam \out_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \out_reg[0][6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][6] .is_wysiwyg = "true";
defparam \out_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
fiftyfivenm_lcell_comb \out_0~6 (
// Equation(s):
// \out_0~6_combout  = (!\reset_in~input_o  & \out_reg[0][6]~q )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(\out_reg[0][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~6 .lut_mask = 16'h3030;
defparam \out_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \out_reg[1][6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][6] .is_wysiwyg = "true";
defparam \out_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
fiftyfivenm_lcell_comb \out_1~6 (
// Equation(s):
// \out_1~6_combout  = (\out_reg[1][6]~q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_reg[1][6]~q ),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~6 .lut_mask = 16'h0C0C;
defparam \out_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \out_reg[2][6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][6] .is_wysiwyg = "true";
defparam \out_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
fiftyfivenm_lcell_comb \is_present_2~3 (
// Equation(s):
// \is_present_2~3_combout  = (\data_in[6]~input_o  & ((\data_in[7]~input_o  $ (\out_reg[2][7]~q )) # (!\out_reg[2][6]~q ))) # (!\data_in[6]~input_o  & ((\out_reg[2][6]~q ) # (\data_in[7]~input_o  $ (\out_reg[2][7]~q ))))

	.dataa(\data_in[6]~input_o ),
	.datab(\data_in[7]~input_o ),
	.datac(\out_reg[2][7]~q ),
	.datad(\out_reg[2][6]~q ),
	.cin(gnd),
	.combout(\is_present_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_2~3 .lut_mask = 16'h7DBE;
defparam \is_present_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X10_Y20_N8
fiftyfivenm_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .listen_to_nsleep_signal = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
fiftyfivenm_lcell_comb \out_2~3 (
// Equation(s):
// \out_2~3_combout  = (!\reset_in~input_o  & \out_reg[2][3]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(\out_reg[2][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~3 .lut_mask = 16'h5050;
defparam \out_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \out_reg[3][3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][3] .is_wysiwyg = "true";
defparam \out_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
fiftyfivenm_lcell_comb \out_reg~20 (
// Equation(s):
// \out_reg~20_combout  = (\out_reg[0][0]~6_combout  & (((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & ((\out_reg[0][0]~12_combout  & ((\out_reg[1][3]~q ))) # (!\out_reg[0][0]~12_combout  & (\out_reg[2][3]~q ))))

	.dataa(\out_reg[2][3]~q ),
	.datab(\out_reg[1][3]~q ),
	.datac(\out_reg[0][0]~6_combout ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~20 .lut_mask = 16'hFC0A;
defparam \out_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
fiftyfivenm_lcell_comb \out_reg~21 (
// Equation(s):
// \out_reg~21_combout  = (\out_reg[0][0]~6_combout  & ((\out_reg~20_combout  & (\out_reg[3][3]~q )) # (!\out_reg~20_combout  & ((\data_in[3]~input_o ))))) # (!\out_reg[0][0]~6_combout  & (((\out_reg~20_combout ))))

	.dataa(\out_reg[3][3]~q ),
	.datab(\data_in[3]~input_o ),
	.datac(\out_reg[0][0]~6_combout ),
	.datad(\out_reg~20_combout ),
	.cin(gnd),
	.combout(\out_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~21 .lut_mask = 16'hAFC0;
defparam \out_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \out_reg[0][3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][3] .is_wysiwyg = "true";
defparam \out_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
fiftyfivenm_lcell_comb \out_0~3 (
// Equation(s):
// \out_0~3_combout  = (\out_reg[0][3]~q  & !\reset_in~input_o )

	.dataa(\out_reg[0][3]~q ),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~3 .lut_mask = 16'h0A0A;
defparam \out_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \out_reg[1][3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][3] .is_wysiwyg = "true";
defparam \out_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
fiftyfivenm_lcell_comb \out_1~3 (
// Equation(s):
// \out_1~3_combout  = (!\reset_in~input_o  & \out_reg[1][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[1][3]~q ),
	.cin(gnd),
	.combout(\out_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~3 .lut_mask = 16'h0F00;
defparam \out_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N11
dffeas \out_reg[2][3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][3] .is_wysiwyg = "true";
defparam \out_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
fiftyfivenm_lcell_comb \is_present_2~1 (
// Equation(s):
// \is_present_2~1_combout  = (\data_in[2]~input_o  & ((\data_in[3]~input_o  $ (\out_reg[2][3]~q )) # (!\out_reg[2][2]~q ))) # (!\data_in[2]~input_o  & ((\out_reg[2][2]~q ) # (\data_in[3]~input_o  $ (\out_reg[2][3]~q ))))

	.dataa(\data_in[2]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\out_reg[2][2]~q ),
	.datad(\out_reg[2][3]~q ),
	.cin(gnd),
	.combout(\is_present_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_2~1 .lut_mask = 16'h7BDE;
defparam \is_present_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
fiftyfivenm_lcell_comb \out_1~0 (
// Equation(s):
// \out_1~0_combout  = (\out_reg[1][0]~q  & !\reset_in~input_o )

	.dataa(\out_reg[1][0]~q ),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~0 .lut_mask = 16'h0A0A;
defparam \out_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \out_reg[2][0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][0] .is_wysiwyg = "true";
defparam \out_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
fiftyfivenm_lcell_comb \is_present_2~0 (
// Equation(s):
// \is_present_2~0_combout  = (\data_in[0]~input_o  & ((\data_in[1]~input_o  $ (\out_reg[2][1]~q )) # (!\out_reg[2][0]~q ))) # (!\data_in[0]~input_o  & ((\out_reg[2][0]~q ) # (\data_in[1]~input_o  $ (\out_reg[2][1]~q ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[1]~input_o ),
	.datac(\out_reg[2][0]~q ),
	.datad(\out_reg[2][1]~q ),
	.cin(gnd),
	.combout(\is_present_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_2~0 .lut_mask = 16'h7BDE;
defparam \is_present_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
fiftyfivenm_lcell_comb \is_present_2~4 (
// Equation(s):
// \is_present_2~4_combout  = (\is_present_2~2_combout ) # ((\is_present_2~3_combout ) # ((\is_present_2~1_combout ) # (\is_present_2~0_combout )))

	.dataa(\is_present_2~2_combout ),
	.datab(\is_present_2~3_combout ),
	.datac(\is_present_2~1_combout ),
	.datad(\is_present_2~0_combout ),
	.cin(gnd),
	.combout(\is_present_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_2~4 .lut_mask = 16'hFFFE;
defparam \is_present_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
fiftyfivenm_lcell_comb \out_reg[0][0]~6 (
// Equation(s):
// \out_reg[0][0]~6_combout  = (out_valid_reg[2] & (\is_present_2~4_combout  & ((!\is_present_1~4_combout ) # (!out_valid_reg[1])))) # (!out_valid_reg[2] & (((!\is_present_1~4_combout )) # (!out_valid_reg[1])))

	.dataa(out_valid_reg[2]),
	.datab(out_valid_reg[1]),
	.datac(\is_present_2~4_combout ),
	.datad(\is_present_1~4_combout ),
	.cin(gnd),
	.combout(\out_reg[0][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~6 .lut_mask = 16'h31F5;
defparam \out_reg[0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
fiftyfivenm_lcell_comb \out_reg~18 (
// Equation(s):
// \out_reg~18_combout  = (\out_reg[0][0]~6_combout  & ((\data_in[2]~input_o ) # ((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & (((\out_reg[2][2]~q  & !\out_reg[0][0]~12_combout ))))

	.dataa(\data_in[2]~input_o ),
	.datab(\out_reg[0][0]~6_combout ),
	.datac(\out_reg[2][2]~q ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~18 .lut_mask = 16'hCCB8;
defparam \out_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
fiftyfivenm_lcell_comb \out_reg~19 (
// Equation(s):
// \out_reg~19_combout  = (\out_reg~18_combout  & (((\out_reg[3][2]~q ) # (!\out_reg[0][0]~12_combout )))) # (!\out_reg~18_combout  & (\out_reg[1][2]~q  & ((\out_reg[0][0]~12_combout ))))

	.dataa(\out_reg[1][2]~q ),
	.datab(\out_reg[3][2]~q ),
	.datac(\out_reg~18_combout ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~19 .lut_mask = 16'hCAF0;
defparam \out_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \out_reg[0][2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][2] .is_wysiwyg = "true";
defparam \out_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
fiftyfivenm_lcell_comb \out_0~2 (
// Equation(s):
// \out_0~2_combout  = (\out_reg[0][2]~q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_reg[0][2]~q ),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~2 .lut_mask = 16'h0C0C;
defparam \out_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \out_reg[1][2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][2] .is_wysiwyg = "true";
defparam \out_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
fiftyfivenm_lcell_comb \out_1~2 (
// Equation(s):
// \out_1~2_combout  = (\out_reg[1][2]~q  & !\reset_in~input_o )

	.dataa(\out_reg[1][2]~q ),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_1~2 .lut_mask = 16'h0A0A;
defparam \out_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \out_reg[2][2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][2] .is_wysiwyg = "true";
defparam \out_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
fiftyfivenm_lcell_comb \out_2~2 (
// Equation(s):
// \out_2~2_combout  = (!\reset_in~input_o  & \out_reg[2][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[2][2]~q ),
	.cin(gnd),
	.combout(\out_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~2 .lut_mask = 16'h0F00;
defparam \out_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \out_reg[3][2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][2] .is_wysiwyg = "true";
defparam \out_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
fiftyfivenm_lcell_comb \out_reg[0][0]~8 (
// Equation(s):
// \out_reg[0][0]~8_combout  = (\out_reg[3][2]~q  & (\data_in[2]~input_o  & (\data_in[3]~input_o  $ (!\out_reg[3][3]~q )))) # (!\out_reg[3][2]~q  & (!\data_in[2]~input_o  & (\data_in[3]~input_o  $ (!\out_reg[3][3]~q ))))

	.dataa(\out_reg[3][2]~q ),
	.datab(\data_in[3]~input_o ),
	.datac(\data_in[2]~input_o ),
	.datad(\out_reg[3][3]~q ),
	.cin(gnd),
	.combout(\out_reg[0][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~8 .lut_mask = 16'h8421;
defparam \out_reg[0][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
fiftyfivenm_lcell_comb \out_reg[0][0]~10 (
// Equation(s):
// \out_reg[0][0]~10_combout  = (\data_in[6]~input_o  & (\out_reg[3][6]~q  & (\data_in[7]~input_o  $ (!\out_reg[3][7]~q )))) # (!\data_in[6]~input_o  & (!\out_reg[3][6]~q  & (\data_in[7]~input_o  $ (!\out_reg[3][7]~q ))))

	.dataa(\data_in[6]~input_o ),
	.datab(\data_in[7]~input_o ),
	.datac(\out_reg[3][6]~q ),
	.datad(\out_reg[3][7]~q ),
	.cin(gnd),
	.combout(\out_reg[0][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~10 .lut_mask = 16'h8421;
defparam \out_reg[0][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
fiftyfivenm_lcell_comb \out_2~0 (
// Equation(s):
// \out_2~0_combout  = (!\reset_in~input_o  & \out_reg[2][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[2][0]~q ),
	.cin(gnd),
	.combout(\out_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~0 .lut_mask = 16'h0F00;
defparam \out_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \out_reg[3][0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][0] .is_wysiwyg = "true";
defparam \out_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
fiftyfivenm_lcell_comb \out_reg[0][0]~7 (
// Equation(s):
// \out_reg[0][0]~7_combout  = (\data_in[1]~input_o  & (\out_reg[3][1]~q  & (\data_in[0]~input_o  $ (!\out_reg[3][0]~q )))) # (!\data_in[1]~input_o  & (!\out_reg[3][1]~q  & (\data_in[0]~input_o  $ (!\out_reg[3][0]~q ))))

	.dataa(\data_in[1]~input_o ),
	.datab(\data_in[0]~input_o ),
	.datac(\out_reg[3][0]~q ),
	.datad(\out_reg[3][1]~q ),
	.cin(gnd),
	.combout(\out_reg[0][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~7 .lut_mask = 16'h8241;
defparam \out_reg[0][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
fiftyfivenm_lcell_comb \out_2~4 (
// Equation(s):
// \out_2~4_combout  = (!\reset_in~input_o  & \out_reg[2][4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[2][4]~q ),
	.cin(gnd),
	.combout(\out_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~4 .lut_mask = 16'h0F00;
defparam \out_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \out_reg[3][4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][4] .is_wysiwyg = "true";
defparam \out_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
fiftyfivenm_lcell_comb \out_reg[0][0]~9 (
// Equation(s):
// \out_reg[0][0]~9_combout  = (\data_in[5]~input_o  & (\out_reg[3][5]~q  & (\data_in[4]~input_o  $ (!\out_reg[3][4]~q )))) # (!\data_in[5]~input_o  & (!\out_reg[3][5]~q  & (\data_in[4]~input_o  $ (!\out_reg[3][4]~q ))))

	.dataa(\data_in[5]~input_o ),
	.datab(\data_in[4]~input_o ),
	.datac(\out_reg[3][5]~q ),
	.datad(\out_reg[3][4]~q ),
	.cin(gnd),
	.combout(\out_reg[0][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~9 .lut_mask = 16'h8421;
defparam \out_reg[0][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
fiftyfivenm_lcell_comb \out_reg[0][0]~11 (
// Equation(s):
// \out_reg[0][0]~11_combout  = (\out_reg[0][0]~8_combout  & (\out_reg[0][0]~10_combout  & (\out_reg[0][0]~7_combout  & \out_reg[0][0]~9_combout )))

	.dataa(\out_reg[0][0]~8_combout ),
	.datab(\out_reg[0][0]~10_combout ),
	.datac(\out_reg[0][0]~7_combout ),
	.datad(\out_reg[0][0]~9_combout ),
	.cin(gnd),
	.combout(\out_reg[0][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~11 .lut_mask = 16'h8000;
defparam \out_reg[0][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
fiftyfivenm_lcell_comb \out_valid_2~0 (
// Equation(s):
// \out_valid_2~0_combout  = (!\reset_in~input_o  & out_valid_reg[2])

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(out_valid_reg[2]),
	.cin(gnd),
	.combout(\out_valid_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_2~0 .lut_mask = 16'h3300;
defparam \out_valid_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N29
dffeas \out_valid_reg[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_valid_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_reg[3] .is_wysiwyg = "true";
defparam \out_valid_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
fiftyfivenm_lcell_comb is_present_1(
// Equation(s):
// \is_present_1~combout  = (out_valid_reg[1] & \is_present_1~4_combout )

	.dataa(gnd),
	.datab(out_valid_reg[1]),
	.datac(gnd),
	.datad(\is_present_1~4_combout ),
	.cin(gnd),
	.combout(\is_present_1~combout ),
	.cout());
// synopsys translate_off
defparam is_present_1.lut_mask = 16'hCC00;
defparam is_present_1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
fiftyfivenm_lcell_comb \out_reg[0][0]~12 (
// Equation(s):
// \out_reg[0][0]~12_combout  = (\is_present_1~combout ) # ((\out_reg[0][0]~11_combout  & (out_valid_reg[3] & \out_reg[0][0]~6_combout )))

	.dataa(\out_reg[0][0]~11_combout ),
	.datab(out_valid_reg[3]),
	.datac(\is_present_1~combout ),
	.datad(\out_reg[0][0]~6_combout ),
	.cin(gnd),
	.combout(\out_reg[0][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~12 .lut_mask = 16'hF8F0;
defparam \out_reg[0][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
fiftyfivenm_lcell_comb \out_reg~22 (
// Equation(s):
// \out_reg~22_combout  = (\out_reg[0][0]~6_combout  & (((\data_in[4]~input_o ) # (\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & (\out_reg[2][4]~q  & ((!\out_reg[0][0]~12_combout ))))

	.dataa(\out_reg[2][4]~q ),
	.datab(\data_in[4]~input_o ),
	.datac(\out_reg[0][0]~6_combout ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~22 .lut_mask = 16'hF0CA;
defparam \out_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
fiftyfivenm_lcell_comb \out_reg~23 (
// Equation(s):
// \out_reg~23_combout  = (\out_reg[0][0]~12_combout  & ((\out_reg~22_combout  & ((\out_reg[3][4]~q ))) # (!\out_reg~22_combout  & (\out_reg[1][4]~q )))) # (!\out_reg[0][0]~12_combout  & (((\out_reg~22_combout ))))

	.dataa(\out_reg[1][4]~q ),
	.datab(\out_reg[0][0]~12_combout ),
	.datac(\out_reg[3][4]~q ),
	.datad(\out_reg~22_combout ),
	.cin(gnd),
	.combout(\out_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~23 .lut_mask = 16'hF388;
defparam \out_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \out_reg[0][4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][4] .is_wysiwyg = "true";
defparam \out_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
fiftyfivenm_lcell_comb \out_0~4 (
// Equation(s):
// \out_0~4_combout  = (\out_reg[0][4]~q  & !\reset_in~input_o )

	.dataa(\out_reg[0][4]~q ),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~4 .lut_mask = 16'h0A0A;
defparam \out_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \out_reg[1][4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][4] .is_wysiwyg = "true";
defparam \out_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
fiftyfivenm_lcell_comb \is_present_1~2 (
// Equation(s):
// \is_present_1~2_combout  = (\data_in[4]~input_o  & (\out_reg[1][4]~q  & (\data_in[5]~input_o  $ (!\out_reg[1][5]~q )))) # (!\data_in[4]~input_o  & (!\out_reg[1][4]~q  & (\data_in[5]~input_o  $ (!\out_reg[1][5]~q ))))

	.dataa(\data_in[4]~input_o ),
	.datab(\data_in[5]~input_o ),
	.datac(\out_reg[1][4]~q ),
	.datad(\out_reg[1][5]~q ),
	.cin(gnd),
	.combout(\is_present_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_1~2 .lut_mask = 16'h8421;
defparam \is_present_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
fiftyfivenm_lcell_comb \is_present_1~0 (
// Equation(s):
// \is_present_1~0_combout  = (\data_in[0]~input_o  & (\out_reg[1][0]~q  & (\data_in[1]~input_o  $ (!\out_reg[1][1]~q )))) # (!\data_in[0]~input_o  & (!\out_reg[1][0]~q  & (\data_in[1]~input_o  $ (!\out_reg[1][1]~q ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\data_in[1]~input_o ),
	.datac(\out_reg[1][0]~q ),
	.datad(\out_reg[1][1]~q ),
	.cin(gnd),
	.combout(\is_present_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_1~0 .lut_mask = 16'h8421;
defparam \is_present_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
fiftyfivenm_lcell_comb \is_present_1~1 (
// Equation(s):
// \is_present_1~1_combout  = (\data_in[2]~input_o  & (\out_reg[1][2]~q  & (\data_in[3]~input_o  $ (!\out_reg[1][3]~q )))) # (!\data_in[2]~input_o  & (!\out_reg[1][2]~q  & (\data_in[3]~input_o  $ (!\out_reg[1][3]~q ))))

	.dataa(\data_in[2]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\out_reg[1][2]~q ),
	.datad(\out_reg[1][3]~q ),
	.cin(gnd),
	.combout(\is_present_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_1~1 .lut_mask = 16'h8421;
defparam \is_present_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
fiftyfivenm_lcell_comb \is_present_1~3 (
// Equation(s):
// \is_present_1~3_combout  = (\data_in[6]~input_o  & (\out_reg[1][6]~q  & (\data_in[7]~input_o  $ (!\out_reg[1][7]~q )))) # (!\data_in[6]~input_o  & (!\out_reg[1][6]~q  & (\data_in[7]~input_o  $ (!\out_reg[1][7]~q ))))

	.dataa(\data_in[6]~input_o ),
	.datab(\data_in[7]~input_o ),
	.datac(\out_reg[1][6]~q ),
	.datad(\out_reg[1][7]~q ),
	.cin(gnd),
	.combout(\is_present_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_1~3 .lut_mask = 16'h8421;
defparam \is_present_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
fiftyfivenm_lcell_comb \is_present_1~4 (
// Equation(s):
// \is_present_1~4_combout  = (\is_present_1~2_combout  & (\is_present_1~0_combout  & (\is_present_1~1_combout  & \is_present_1~3_combout )))

	.dataa(\is_present_1~2_combout ),
	.datab(\is_present_1~0_combout ),
	.datac(\is_present_1~1_combout ),
	.datad(\is_present_1~3_combout ),
	.cin(gnd),
	.combout(\is_present_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_1~4 .lut_mask = 16'h8000;
defparam \is_present_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
fiftyfivenm_lcell_comb is_present_0(
// Equation(s):
// \is_present_0~combout  = (out_valid_reg[0] & \is_present_0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(out_valid_reg[0]),
	.datad(\is_present_0~4_combout ),
	.cin(gnd),
	.combout(\is_present_0~combout ),
	.cout());
// synopsys translate_off
defparam is_present_0.lut_mask = 16'hF000;
defparam is_present_0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
fiftyfivenm_lcell_comb \out_reg[2][0]~30 (
// Equation(s):
// \out_reg[2][0]~30_combout  = (\reset_in~input_o ) # ((!\is_present_0~combout  & ((!\is_present_1~4_combout ) # (!out_valid_reg[1]))))

	.dataa(\reset_in~input_o ),
	.datab(out_valid_reg[1]),
	.datac(\is_present_1~4_combout ),
	.datad(\is_present_0~combout ),
	.cin(gnd),
	.combout(\out_reg[2][0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[2][0]~30 .lut_mask = 16'hAABF;
defparam \out_reg[2][0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \out_reg[2][1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[2][0]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[2][1] .is_wysiwyg = "true";
defparam \out_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
fiftyfivenm_lcell_comb \out_2~1 (
// Equation(s):
// \out_2~1_combout  = (!\reset_in~input_o  & \out_reg[2][1]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_reg[2][1]~q ),
	.cin(gnd),
	.combout(\out_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_2~1 .lut_mask = 16'h5500;
defparam \out_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \out_reg[3][1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_reg[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[3][1] .is_wysiwyg = "true";
defparam \out_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
fiftyfivenm_lcell_comb \out_reg~16 (
// Equation(s):
// \out_reg~16_combout  = (\out_reg[0][0]~6_combout  & (((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & ((\out_reg[0][0]~12_combout  & (\out_reg[1][1]~q )) # (!\out_reg[0][0]~12_combout  & ((\out_reg[2][1]~q )))))

	.dataa(\out_reg[0][0]~6_combout ),
	.datab(\out_reg[1][1]~q ),
	.datac(\out_reg[2][1]~q ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~16 .lut_mask = 16'hEE50;
defparam \out_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
fiftyfivenm_lcell_comb \out_reg~17 (
// Equation(s):
// \out_reg~17_combout  = (\out_reg[0][0]~6_combout  & ((\out_reg~16_combout  & (\out_reg[3][1]~q )) # (!\out_reg~16_combout  & ((\data_in[1]~input_o ))))) # (!\out_reg[0][0]~6_combout  & (((\out_reg~16_combout ))))

	.dataa(\out_reg[3][1]~q ),
	.datab(\data_in[1]~input_o ),
	.datac(\out_reg[0][0]~6_combout ),
	.datad(\out_reg~16_combout ),
	.cin(gnd),
	.combout(\out_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~17 .lut_mask = 16'hAFC0;
defparam \out_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \out_reg[0][1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][1] .is_wysiwyg = "true";
defparam \out_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
fiftyfivenm_lcell_comb \is_present_0~0 (
// Equation(s):
// \is_present_0~0_combout  = (\data_in[1]~input_o  & (\out_reg[0][1]~q  & (\data_in[0]~input_o  $ (!\out_reg[0][0]~q )))) # (!\data_in[1]~input_o  & (!\out_reg[0][1]~q  & (\data_in[0]~input_o  $ (!\out_reg[0][0]~q ))))

	.dataa(\data_in[1]~input_o ),
	.datab(\data_in[0]~input_o ),
	.datac(\out_reg[0][0]~q ),
	.datad(\out_reg[0][1]~q ),
	.cin(gnd),
	.combout(\is_present_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_0~0 .lut_mask = 16'h8241;
defparam \is_present_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
fiftyfivenm_lcell_comb \is_present_0~1 (
// Equation(s):
// \is_present_0~1_combout  = (\data_in[2]~input_o  & (\out_reg[0][2]~q  & (\data_in[3]~input_o  $ (!\out_reg[0][3]~q )))) # (!\data_in[2]~input_o  & (!\out_reg[0][2]~q  & (\data_in[3]~input_o  $ (!\out_reg[0][3]~q ))))

	.dataa(\data_in[2]~input_o ),
	.datab(\data_in[3]~input_o ),
	.datac(\out_reg[0][2]~q ),
	.datad(\out_reg[0][3]~q ),
	.cin(gnd),
	.combout(\is_present_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_0~1 .lut_mask = 16'h8421;
defparam \is_present_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
fiftyfivenm_lcell_comb \is_present_0~3 (
// Equation(s):
// \is_present_0~3_combout  = (\data_in[7]~input_o  & (\out_reg[0][7]~q  & (\data_in[6]~input_o  $ (!\out_reg[0][6]~q )))) # (!\data_in[7]~input_o  & (!\out_reg[0][7]~q  & (\data_in[6]~input_o  $ (!\out_reg[0][6]~q ))))

	.dataa(\data_in[7]~input_o ),
	.datab(\data_in[6]~input_o ),
	.datac(\out_reg[0][6]~q ),
	.datad(\out_reg[0][7]~q ),
	.cin(gnd),
	.combout(\is_present_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_0~3 .lut_mask = 16'h8241;
defparam \is_present_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
fiftyfivenm_lcell_comb \is_present_0~2 (
// Equation(s):
// \is_present_0~2_combout  = (\data_in[4]~input_o  & (\out_reg[0][4]~q  & (\data_in[5]~input_o  $ (!\out_reg[0][5]~q )))) # (!\data_in[4]~input_o  & (!\out_reg[0][4]~q  & (\data_in[5]~input_o  $ (!\out_reg[0][5]~q ))))

	.dataa(\data_in[4]~input_o ),
	.datab(\data_in[5]~input_o ),
	.datac(\out_reg[0][5]~q ),
	.datad(\out_reg[0][4]~q ),
	.cin(gnd),
	.combout(\is_present_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_0~2 .lut_mask = 16'h8241;
defparam \is_present_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
fiftyfivenm_lcell_comb \is_present_0~4 (
// Equation(s):
// \is_present_0~4_combout  = (\is_present_0~0_combout  & (\is_present_0~1_combout  & (\is_present_0~3_combout  & \is_present_0~2_combout )))

	.dataa(\is_present_0~0_combout ),
	.datab(\is_present_0~1_combout ),
	.datac(\is_present_0~3_combout ),
	.datad(\is_present_0~2_combout ),
	.cin(gnd),
	.combout(\is_present_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \is_present_0~4 .lut_mask = 16'h8000;
defparam \is_present_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
fiftyfivenm_lcell_comb \out_reg[0][0]~15 (
// Equation(s):
// \out_reg[0][0]~15_combout  = (\reset_in~input_o ) # ((!\is_present_0~4_combout ) # (!out_valid_reg[0]))

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(out_valid_reg[0]),
	.datad(\is_present_0~4_combout ),
	.cin(gnd),
	.combout(\out_reg[0][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg[0][0]~15 .lut_mask = 16'hAFFF;
defparam \out_reg[0][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \out_reg[1][0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[1][0] .is_wysiwyg = "true";
defparam \out_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
fiftyfivenm_lcell_comb \out_reg~13 (
// Equation(s):
// \out_reg~13_combout  = (\out_reg[0][0]~6_combout  & ((\data_in[0]~input_o ) # ((\out_reg[0][0]~12_combout )))) # (!\out_reg[0][0]~6_combout  & (((\out_reg[2][0]~q  & !\out_reg[0][0]~12_combout ))))

	.dataa(\data_in[0]~input_o ),
	.datab(\out_reg[0][0]~6_combout ),
	.datac(\out_reg[2][0]~q ),
	.datad(\out_reg[0][0]~12_combout ),
	.cin(gnd),
	.combout(\out_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~13 .lut_mask = 16'hCCB8;
defparam \out_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
fiftyfivenm_lcell_comb \out_reg~14 (
// Equation(s):
// \out_reg~14_combout  = (\out_reg[0][0]~12_combout  & ((\out_reg~13_combout  & ((\out_reg[3][0]~q ))) # (!\out_reg~13_combout  & (\out_reg[1][0]~q )))) # (!\out_reg[0][0]~12_combout  & (((\out_reg~13_combout ))))

	.dataa(\out_reg[1][0]~q ),
	.datab(\out_reg[0][0]~12_combout ),
	.datac(\out_reg[3][0]~q ),
	.datad(\out_reg~13_combout ),
	.cin(gnd),
	.combout(\out_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_reg~14 .lut_mask = 16'hF388;
defparam \out_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \out_reg[0][0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset_in~input_o ),
	.sload(gnd),
	.ena(\out_reg[0][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_reg[0][0] .is_wysiwyg = "true";
defparam \out_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
fiftyfivenm_lcell_comb \out_0~0 (
// Equation(s):
// \out_0~0_combout  = (!\reset_in~input_o  & \out_reg[0][0]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_reg[0][0]~q ),
	.cin(gnd),
	.combout(\out_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_0~0 .lut_mask = 16'h5500;
defparam \out_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \out_0[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[0]~reg0 .is_wysiwyg = "true";
defparam \out_0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
fiftyfivenm_lcell_comb \out_0[1]~reg0feeder (
// Equation(s):
// \out_0[1]~reg0feeder_combout  = \out_0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_0~1_combout ),
	.cin(gnd),
	.combout(\out_0[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_0[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N31
dffeas \out_0[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[1]~reg0 .is_wysiwyg = "true";
defparam \out_0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \out_0[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[2]~reg0 .is_wysiwyg = "true";
defparam \out_0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
fiftyfivenm_lcell_comb \out_0[3]~reg0feeder (
// Equation(s):
// \out_0[3]~reg0feeder_combout  = \out_0~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_0~3_combout ),
	.cin(gnd),
	.combout(\out_0[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_0[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \out_0[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[3]~reg0 .is_wysiwyg = "true";
defparam \out_0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \out_0[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[4]~reg0 .is_wysiwyg = "true";
defparam \out_0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
fiftyfivenm_lcell_comb \out_0[5]~reg0feeder (
// Equation(s):
// \out_0[5]~reg0feeder_combout  = \out_0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_0~5_combout ),
	.cin(gnd),
	.combout(\out_0[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_0[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \out_0[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[5]~reg0 .is_wysiwyg = "true";
defparam \out_0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N7
dffeas \out_0[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[6]~reg0 .is_wysiwyg = "true";
defparam \out_0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
fiftyfivenm_lcell_comb \out_0[7]~reg0feeder (
// Equation(s):
// \out_0[7]~reg0feeder_combout  = \out_0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_0[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_0[7]~reg0feeder .lut_mask = 16'hF0F0;
defparam \out_0[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \out_0[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_0[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_0[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_0[7]~reg0 .is_wysiwyg = "true";
defparam \out_0[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
fiftyfivenm_lcell_comb \out_valid_0~reg0feeder (
// Equation(s):
// \out_valid_0~reg0feeder_combout  = \out_valid_0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_valid_0~0_combout ),
	.cin(gnd),
	.combout(\out_valid_0~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_0~reg0feeder .lut_mask = 16'hFF00;
defparam \out_valid_0~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \out_valid_0~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_0~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_0~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_0~reg0 .is_wysiwyg = "true";
defparam \out_valid_0~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \out_1[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[0]~reg0 .is_wysiwyg = "true";
defparam \out_1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
fiftyfivenm_lcell_comb \out_1[1]~reg0feeder (
// Equation(s):
// \out_1[1]~reg0feeder_combout  = \out_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_1~1_combout ),
	.cin(gnd),
	.combout(\out_1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_1[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \out_1[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[1]~reg0 .is_wysiwyg = "true";
defparam \out_1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \out_1[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[2]~reg0 .is_wysiwyg = "true";
defparam \out_1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
fiftyfivenm_lcell_comb \out_1[3]~reg0feeder (
// Equation(s):
// \out_1[3]~reg0feeder_combout  = \out_1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_1~3_combout ),
	.cin(gnd),
	.combout(\out_1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_1[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \out_1[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[3]~reg0 .is_wysiwyg = "true";
defparam \out_1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \out_1[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[4]~reg0 .is_wysiwyg = "true";
defparam \out_1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \out_1[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[5]~reg0 .is_wysiwyg = "true";
defparam \out_1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
fiftyfivenm_lcell_comb \out_1[6]~reg0feeder (
// Equation(s):
// \out_1[6]~reg0feeder_combout  = \out_1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_1~6_combout ),
	.cin(gnd),
	.combout(\out_1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_1[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \out_1[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[6]~reg0 .is_wysiwyg = "true";
defparam \out_1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \out_1[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_1[7]~reg0 .is_wysiwyg = "true";
defparam \out_1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
fiftyfivenm_lcell_comb \out_valid_1~reg0feeder (
// Equation(s):
// \out_valid_1~reg0feeder_combout  = \out_valid_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_valid_1~0_combout ),
	.cin(gnd),
	.combout(\out_valid_1~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_1~reg0feeder .lut_mask = 16'hFF00;
defparam \out_valid_1~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \out_valid_1~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_1~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_1~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_1~reg0 .is_wysiwyg = "true";
defparam \out_valid_1~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
fiftyfivenm_lcell_comb \out_2[0]~reg0feeder (
// Equation(s):
// \out_2[0]~reg0feeder_combout  = \out_2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_2~0_combout ),
	.cin(gnd),
	.combout(\out_2[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_2[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \out_2[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[0]~reg0 .is_wysiwyg = "true";
defparam \out_2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
fiftyfivenm_lcell_comb \out_2[1]~reg0feeder (
// Equation(s):
// \out_2[1]~reg0feeder_combout  = \out_2~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_2[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \out_2[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \out_2[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[1]~reg0 .is_wysiwyg = "true";
defparam \out_2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
fiftyfivenm_lcell_comb \out_2[2]~reg0feeder (
// Equation(s):
// \out_2[2]~reg0feeder_combout  = \out_2~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_2~2_combout ),
	.cin(gnd),
	.combout(\out_2[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_2[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \out_2[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[2]~reg0 .is_wysiwyg = "true";
defparam \out_2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \out_2[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[3]~reg0 .is_wysiwyg = "true";
defparam \out_2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
fiftyfivenm_lcell_comb \out_2[4]~reg0feeder (
// Equation(s):
// \out_2[4]~reg0feeder_combout  = \out_2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_2~4_combout ),
	.cin(gnd),
	.combout(\out_2[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_2[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \out_2[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[4]~reg0 .is_wysiwyg = "true";
defparam \out_2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
fiftyfivenm_lcell_comb \out_2[5]~reg0feeder (
// Equation(s):
// \out_2[5]~reg0feeder_combout  = \out_2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_2~5_combout ),
	.cin(gnd),
	.combout(\out_2[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_2[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \out_2[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[5]~reg0 .is_wysiwyg = "true";
defparam \out_2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
fiftyfivenm_lcell_comb \out_2[6]~reg0feeder (
// Equation(s):
// \out_2[6]~reg0feeder_combout  = \out_2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_2~6_combout ),
	.cin(gnd),
	.combout(\out_2[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_2[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \out_2[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \out_2[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_2[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[6]~reg0 .is_wysiwyg = "true";
defparam \out_2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \out_2[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\out_2~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_2[7]~reg0 .is_wysiwyg = "true";
defparam \out_2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
fiftyfivenm_lcell_comb \out_valid_2~reg0feeder (
// Equation(s):
// \out_valid_2~reg0feeder_combout  = \out_valid_2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_valid_2~0_combout ),
	.cin(gnd),
	.combout(\out_valid_2~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_2~reg0feeder .lut_mask = 16'hFF00;
defparam \out_valid_2~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \out_valid_2~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_2~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_2~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_2~reg0 .is_wysiwyg = "true";
defparam \out_valid_2~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
fiftyfivenm_lcell_comb \out_3~0 (
// Equation(s):
// \out_3~0_combout  = (!\reset_in~input_o  & \out_reg[3][0]~q )

	.dataa(gnd),
	.datab(\reset_in~input_o ),
	.datac(gnd),
	.datad(\out_reg[3][0]~q ),
	.cin(gnd),
	.combout(\out_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~0 .lut_mask = 16'h3300;
defparam \out_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \out_3[0]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[0]~reg0 .is_wysiwyg = "true";
defparam \out_3[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
fiftyfivenm_lcell_comb \out_3~1 (
// Equation(s):
// \out_3~1_combout  = (!\reset_in~input_o  & \out_reg[3][1]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_reg[3][1]~q ),
	.cin(gnd),
	.combout(\out_3~1_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~1 .lut_mask = 16'h5500;
defparam \out_3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N19
dffeas \out_3[1]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[1]~reg0 .is_wysiwyg = "true";
defparam \out_3[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
fiftyfivenm_lcell_comb \out_3~2 (
// Equation(s):
// \out_3~2_combout  = (!\reset_in~input_o  & \out_reg[3][2]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[3][2]~q ),
	.cin(gnd),
	.combout(\out_3~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~2 .lut_mask = 16'h0F00;
defparam \out_3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \out_3[2]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[2]~reg0 .is_wysiwyg = "true";
defparam \out_3[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
fiftyfivenm_lcell_comb \out_3~3 (
// Equation(s):
// \out_3~3_combout  = (!\reset_in~input_o  & \out_reg[3][3]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_in~input_o ),
	.datad(\out_reg[3][3]~q ),
	.cin(gnd),
	.combout(\out_3~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~3 .lut_mask = 16'h0F00;
defparam \out_3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \out_3[3]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[3]~reg0 .is_wysiwyg = "true";
defparam \out_3[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
fiftyfivenm_lcell_comb \out_3~4 (
// Equation(s):
// \out_3~4_combout  = (\out_reg[3][4]~q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(\out_reg[3][4]~q ),
	.datac(\reset_in~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_3~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~4 .lut_mask = 16'h0C0C;
defparam \out_3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \out_3[4]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[4]~reg0 .is_wysiwyg = "true";
defparam \out_3[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
fiftyfivenm_lcell_comb \out_3~5 (
// Equation(s):
// \out_3~5_combout  = (!\reset_in~input_o  & \out_reg[3][5]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(\out_reg[3][5]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_3~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~5 .lut_mask = 16'h5050;
defparam \out_3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \out_3[5]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[5]~reg0 .is_wysiwyg = "true";
defparam \out_3[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
fiftyfivenm_lcell_comb \out_3~6 (
// Equation(s):
// \out_3~6_combout  = (\out_reg[3][6]~q  & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_reg[3][6]~q ),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_3~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~6 .lut_mask = 16'h00F0;
defparam \out_3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \out_3[6]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[6]~reg0 .is_wysiwyg = "true";
defparam \out_3[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
fiftyfivenm_lcell_comb \out_3~7 (
// Equation(s):
// \out_3~7_combout  = (!\reset_in~input_o  & \out_reg[3][7]~q )

	.dataa(\reset_in~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_reg[3][7]~q ),
	.cin(gnd),
	.combout(\out_3~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_3~7 .lut_mask = 16'h5500;
defparam \out_3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \out_3[7]~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_3[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_3[7]~reg0 .is_wysiwyg = "true";
defparam \out_3[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
fiftyfivenm_lcell_comb \out_valid_3~0 (
// Equation(s):
// \out_valid_3~0_combout  = (out_valid_reg[3] & !\reset_in~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(out_valid_reg[3]),
	.datad(\reset_in~input_o ),
	.cin(gnd),
	.combout(\out_valid_3~0_combout ),
	.cout());
// synopsys translate_off
defparam \out_valid_3~0 .lut_mask = 16'h00F0;
defparam \out_valid_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N27
dffeas \out_valid_3~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\out_valid_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_valid_3~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_valid_3~reg0 .is_wysiwyg = "true";
defparam \out_valid_3~reg0 .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign out_0[0] = \out_0[0]~output_o ;

assign out_0[1] = \out_0[1]~output_o ;

assign out_0[2] = \out_0[2]~output_o ;

assign out_0[3] = \out_0[3]~output_o ;

assign out_0[4] = \out_0[4]~output_o ;

assign out_0[5] = \out_0[5]~output_o ;

assign out_0[6] = \out_0[6]~output_o ;

assign out_0[7] = \out_0[7]~output_o ;

assign out_valid_0 = \out_valid_0~output_o ;

assign out_1[0] = \out_1[0]~output_o ;

assign out_1[1] = \out_1[1]~output_o ;

assign out_1[2] = \out_1[2]~output_o ;

assign out_1[3] = \out_1[3]~output_o ;

assign out_1[4] = \out_1[4]~output_o ;

assign out_1[5] = \out_1[5]~output_o ;

assign out_1[6] = \out_1[6]~output_o ;

assign out_1[7] = \out_1[7]~output_o ;

assign out_valid_1 = \out_valid_1~output_o ;

assign out_2[0] = \out_2[0]~output_o ;

assign out_2[1] = \out_2[1]~output_o ;

assign out_2[2] = \out_2[2]~output_o ;

assign out_2[3] = \out_2[3]~output_o ;

assign out_2[4] = \out_2[4]~output_o ;

assign out_2[5] = \out_2[5]~output_o ;

assign out_2[6] = \out_2[6]~output_o ;

assign out_2[7] = \out_2[7]~output_o ;

assign out_valid_2 = \out_valid_2~output_o ;

assign out_3[0] = \out_3[0]~output_o ;

assign out_3[1] = \out_3[1]~output_o ;

assign out_3[2] = \out_3[2]~output_o ;

assign out_3[3] = \out_3[3]~output_o ;

assign out_3[4] = \out_3[4]~output_o ;

assign out_3[5] = \out_3[5]~output_o ;

assign out_3[6] = \out_3[6]~output_o ;

assign out_3[7] = \out_3[7]~output_o ;

assign out_valid_3 = \out_valid_3~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_H3,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_G1,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_F7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E7,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
