Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 25 16:00:24 2020
| Host         : DESKTOP-OK8EIFJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           20 |
| No           | No                    | Yes                    |              26 |           12 |
| No           | Yes                   | No                     |              85 |           30 |
| Yes          | No                    | No                     |             213 |           60 |
| Yes          | No                    | Yes                    |              64 |           17 |
| Yes          | Yes                   | No                     |             291 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+
|      Clock Signal      |                  Enable Signal                 |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1 | udm/uart_tx/tx_o_i_1_n_0                       | reset_cntrl/srst                    |                1 |              1 |
|  sys_clk/inst/clk_out1 | Sobel_my/Mat2Array_U0/ap_CS_fsm_state2         |                                     |                1 |              4 |
|  sys_clk/inst/clk_out1 | Sobel_my/Array2Mat_U0/E[0]                     | reset_cntrl/srst                    |                1 |              4 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/FSM_sequential_state[3]_i_1_n_0    | reset_cntrl/srst                    |                1 |              4 |
|  sys_clk/inst/clk_out1 | Sobel_my/Mat2Array_U0/ap_CS_fsm_reg[3]_0       | Sobel_my/Mat2Array_U0/t_V_1_reg_108 |                1 |              4 |
|  sys_clk/inst/clk_out1 | Sobel_my/Mat2Array_U0/ap_CS_fsm_state3         |                                     |                1 |              4 |
|  sys_clk/inst/clk_out1 | Sobel_my/Mat2Array_U0/ap_CS_fsm_state5         | Sobel_my/Mat2Array_U0/t_V_reg_97    |                1 |              4 |
|  sys_clk/inst/clk_out1 | Sobel_my/Array2Mat_U0/internal_full_n_reg_0[0] | reset_cntrl/srst                    |                1 |              4 |
|  sys_clk/inst/clk_out1 | Sobel_my/Array2Mat_U0/p_1_in2_in               |                                     |                3 |              6 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tx_dout_bo[7]_i_1_n_0       |                                     |                3 |              7 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tx_sendbyte_ff_0            |                                     |                2 |              8 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tx_sendbyte[7]_i_1_n_0      |                                     |                4 |              8 |
|  sys_clk/inst/clk_out1 | udm/uart_tx/databuf_0                          | reset_cntrl/srst                    |                2 |              8 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/dout_bo[7]_i_1_n_0                 | reset_cntrl/srst                    |                1 |              8 |
|  sys_clk/inst/clk_out1 |                                                | udm/uart_rx/SR[0]                   |                5 |              9 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/E[0]                        |                                     |                2 |             16 |
|  sys_clk/inst/clk_out1 |                                                | reset_cntrl/arst                    |                6 |             17 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/bitperiod_o[28]_i_1_n_0            | reset_cntrl/srst                    |                8 |             30 |
|  sys_clk/inst/clk_out1 | Sobel_my/Array2Mat_U0/ap_CS_fsm_state6         | Sobel_my/Array2Mat_U0/t_V_reg_134   |                8 |             32 |
|  sys_clk/inst/clk_out1 | Sobel_my/Array2Mat_U0/ap_CS_fsm_state2         |                                     |                9 |             32 |
|  sys_clk/inst/clk_out1 | Sobel_my/Array2Mat_U0/t_V_3_reg_1450           | Sobel_my/Array2Mat_U0/t_V_3_reg_145 |                8 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/timeout_counter[31]_i_1_n_0 |                                     |               12 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tr_length[31]_i_2_n_0       | reset_cntrl/srst_o_reg_0            |               12 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[2]_0[0]     |                                     |                7 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/RD_DATA_reg[23]_i_1_n_0     |                                     |                7 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo[31]_i_1_n_0     | reset_cntrl/srst                    |               13 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_wdata_bo[31]_i_1_n_0    | reset_cntrl/srst                    |                4 |             32 |
|  sys_clk/inst/clk_out1 | udm/uart_tx/clk_counter                        | reset_cntrl/srst                    |                6 |             32 |
|  sys_clk/inst/clk_out1 | Sobel_my/Filter2D_U0/t_V_2_reg_2550            | Sobel_my/Filter2D_U0/t_V_2_reg_255  |                8 |             32 |
|  sys_clk/inst/clk_out1 | Sobel_my/Filter2D_U0/Q[1]                      |                                     |                9 |             32 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/clk_counter                        | reset_cntrl/srst                    |                5 |             32 |
|  sys_clk/inst/clk_out1 | Sobel_my/Filter2D_U0/ap_CS_fsm_state6          | Sobel_my/Filter2D_U0/t_V_reg_244    |                8 |             32 |
|  sys_clk/inst/clk_out1 |                                                | reset_cntrl/srst                    |               23 |             42 |
|  sys_clk/inst/clk_out1 |                                                |                                     |               20 |             42 |
|  sys_clk/inst/clk_out1 |                                                | udm/udm_controller/bus_req_o_reg_0  |                8 |             43 |
+------------------------+------------------------------------------------+-------------------------------------+------------------+----------------+


