// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Realtek RTD129x CPU clock: PLL_SCPU and its output divider
 *
 * The four Cortex-A53s run from PLL_SCPU, an N/F PLL off the 27 MHz crystal,
 *
 *     f = 27 MHz * (N + 3 + F / 2048)
 *
 * through a divider of 1, 2 or 4. The boot loader leaves the PLL at 1.6 GHz
 * and the divider at 2, so the CPUs run at 800 MHz. Everything here follows
 * Realtek's BSP (drivers/clk/realtek/cc-rtd129x.c and clk-pll.h), including
 * its N/F values and the order of the steps when the divider changes.
 *
 * Registers, in the CRT block (reached through the crt syscon):
 *
 *   0x030  bits 8:7   output divider: 1 -> /1, 2 -> /2, 3 -> /4 (0 -> /1)
 *   0x500  bits 2:0   oc_en: 4 while the PLL is being changed, 5 to apply
 *   0x504  bits 18:0  N (18:11), F (10:0)
 *   0x508  bits 25:17 frequency step while slewing (the BSP sets it to max)
 *   0x51c  bit 20     oc_done: the new N/F has been reached
 */

#include <linux/clk-provider.h>
#include <linux/delay.h>
#include <linux/mfd/syscon.h>
#include <linux/mod_devicetable.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#define SCPU_DIV	0x030
#define  SCPU_DIV_SHIFT	7
#define  SCPU_DIV_MASK	(0x3 << SCPU_DIV_SHIFT)
#define SCPU_SSC	0x500
#define  SSC_OC_MASK	0x7
#define  SSC_OC_HOLD	0x4
#define  SSC_OC_APPLY	0x5
#define SCPU_NF		0x504
#define  NF_MASK	0x7ffff
#define SCPU_SSC2	0x508
#define  SSC2_STEP_MASK	(0x1ff << 17)
#define SCPU_STATUS	0x51c
#define  STATUS_OC_DONE	BIT(20)

#define OSC_RATE	27000000UL
#define MHZ		1000000UL

/* N/F values for the PLL rates, from the BSP's scpu_tbl */
static const struct {
	unsigned long rate;
	u32 nf;
} scpu_pll_tbl[] = {
#define NF(_mhz, _n, _f) { (_mhz) * MHZ, ((_n) << 11) | (_f) }
	NF(1000, 34,   75),
	NF(1100, 37, 1517),
	NF(1200, 41,  910),
	NF(1300, 45,  303),
	NF(1400, 48, 1745),
	NF(1500, 52, 1137),
	NF(1600, 56,  531),
	NF(1800, 63, 1365),
#undef NF
};

/* Divider register value -> division ratio */
static const unsigned int scpu_div_ratio[4] = { 1, 1, 2, 4 };

struct rtd129x_scpu {
	struct clk_hw hw;
	struct regmap *crt;
	struct device *dev;
};

#define to_scpu(_hw) container_of(_hw, struct rtd129x_scpu, hw)

/* The divider for a CPU rate, as the BSP picks it: /1 from 1 GHz, /2 from 500 MHz */
static unsigned int scpu_div_for(unsigned long rate)
{
	if (rate >= 1000 * MHZ)
		return 1;
	if (rate >= 500 * MHZ)
		return 2;
	return 4;
}

static unsigned int scpu_div_val(unsigned int div)
{
	return div == 1 ? 1 : div == 2 ? 2 : 3;
}

static int scpu_pll_lookup(unsigned long pll_rate)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(scpu_pll_tbl); i++)
		if (scpu_pll_tbl[i].rate == pll_rate)
			return i;
	return -EINVAL;
}

static unsigned long scpu_pll_rate(u32 nf)
{
	u32 n = (nf >> 11) & 0xff, f = nf & 0x7ff;
	unsigned long rate = OSC_RATE * (n + 3) + OSC_RATE / 2048 * f;
	int i;

	/* report the nominal rate where the N/F is one of ours */
	for (i = 0; i < ARRAY_SIZE(scpu_pll_tbl); i++)
		if (scpu_pll_tbl[i].nf == (nf & NF_MASK))
			return scpu_pll_tbl[i].rate;
	return rate;
}

static unsigned long scpu_recalc_rate(struct clk_hw *hw, unsigned long parent)
{
	struct rtd129x_scpu *s = to_scpu(hw);
	u32 nf, div;

	regmap_read(s->crt, SCPU_NF, &nf);
	regmap_read(s->crt, SCPU_DIV, &div);
	div = (div & SCPU_DIV_MASK) >> SCPU_DIV_SHIFT;

	return scpu_pll_rate(nf) / scpu_div_ratio[div];
}

static int scpu_determine_rate(struct clk_hw *hw, struct clk_rate_request *req)
{
	unsigned long best = 0;
	int i, d;

	/* the highest rate we can make that does not exceed the request */
	for (d = 1; d <= 4; d <<= 1) {
		for (i = 0; i < ARRAY_SIZE(scpu_pll_tbl); i++) {
			unsigned long r = scpu_pll_tbl[i].rate / d;

			if (scpu_div_for(r) != d)
				continue;
			if (r <= req->rate && r > best)
				best = r;
		}
	}
	if (!best)
		return -EINVAL;

	req->rate = best;
	return 0;
}

static int scpu_set_pll(struct rtd129x_scpu *s, unsigned long pll_rate)
{
	u32 st;
	int i = scpu_pll_lookup(pll_rate);

	if (i < 0)
		return i;

	regmap_update_bits(s->crt, SCPU_SSC, SSC_OC_MASK, SSC_OC_HOLD);
	regmap_update_bits(s->crt, SCPU_NF, NF_MASK, scpu_pll_tbl[i].nf);
	regmap_update_bits(s->crt, SCPU_SSC, SSC_OC_MASK, SSC_OC_APPLY);

	return regmap_read_poll_timeout(s->crt, SCPU_STATUS, st,
					st & STATUS_OC_DONE, 10, 20000);
}

static void scpu_set_div(struct rtd129x_scpu *s, unsigned int div)
{
	regmap_update_bits(s->crt, SCPU_DIV, SCPU_DIV_MASK,
			   scpu_div_val(div) << SCPU_DIV_SHIFT);
}

static int scpu_set_rate(struct clk_hw *hw, unsigned long rate,
			 unsigned long parent)
{
	struct rtd129x_scpu *s = to_scpu(hw);
	unsigned int new_div = scpu_div_for(rate), cur_div;
	u32 val;
	int ret;

	if (scpu_pll_lookup(rate * new_div) < 0)
		return -EINVAL;

	/* the clk core serialises set_rate under its prepare lock */
	regmap_read(s->crt, SCPU_DIV, &val);
	cur_div = scpu_div_ratio[(val & SCPU_DIV_MASK) >> SCPU_DIV_SHIFT];

	/*
	 * The BSP's glitch workaround: a change to or from /1 is made with
	 * the PLL parked at 1 GHz.
	 */
	if (new_div != cur_div && (new_div == 1 || cur_div == 1)) {
		ret = scpu_set_pll(s, 1000 * MHZ);
		if (ret)
			goto out;
		scpu_set_div(s, new_div);
		cur_div = new_div;
	}

	/* never let the output overshoot: divide more before, less after */
	if (new_div > cur_div)
		scpu_set_div(s, new_div);
	ret = scpu_set_pll(s, rate * new_div);
	if (new_div < cur_div)
		scpu_set_div(s, new_div);
out:
	if (ret)
		dev_err(s->dev, "PLL did not settle for %lu Hz\n", rate);
	return ret;
}

static const struct clk_ops scpu_ops = {
	.recalc_rate	= scpu_recalc_rate,
	.determine_rate	= scpu_determine_rate,
	.set_rate	= scpu_set_rate,
};

static int rtd129x_scpu_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct clk_init_data init = { };
	struct rtd129x_scpu *s;
	int ret;

	s = devm_kzalloc(dev, sizeof(*s), GFP_KERNEL);
	if (!s)
		return -ENOMEM;
	s->dev = dev;

	s->crt = syscon_node_to_regmap(dev->parent->of_node);
	if (IS_ERR(s->crt))
		return dev_err_probe(dev, PTR_ERR(s->crt), "no crt syscon\n");

	/* as the BSP's clk_pll_init() does for PLL_SCPU */
	regmap_update_bits(s->crt, SCPU_SSC2, SSC2_STEP_MASK, SSC2_STEP_MASK);

	init.name = "scpu";
	init.ops = &scpu_ops;
	init.flags = CLK_GET_RATE_NOCACHE | CLK_IS_CRITICAL;
	s->hw.init = &init;

	ret = devm_clk_hw_register(dev, &s->hw);
	if (ret)
		return ret;

	dev_info(dev, "CPU clock %lu MHz\n", clk_hw_get_rate(&s->hw) / MHZ);
	return devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get, &s->hw);
}

static const struct of_device_id rtd129x_scpu_match[] = {
	{ .compatible = "realtek,rtd1295-scpu-clk" },
	{ }
};

static struct platform_driver rtd129x_scpu_driver = {
	.probe = rtd129x_scpu_probe,
	.driver = {
		.name = "rtd129x-scpu-clk",
		.of_match_table = rtd129x_scpu_match,
	},
};
builtin_platform_driver(rtd129x_scpu_driver);
