
---------- Begin Simulation Statistics ----------
final_tick                               1734454672000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 615696                       # Simulator instruction rate (inst/s)
host_mem_usage                                4556752                       # Number of bytes of host memory used
host_op_rate                                   991303                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2111.43                       # Real time elapsed on the host
host_tick_rate                              162253139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000007                       # Number of instructions simulated
sim_ops                                    2093068921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342587                       # Number of seconds simulated
sim_ticks                                342586605500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4988340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9976400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         1625                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      3292815                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      2486032                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      2486155                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          123                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       3292831                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           40                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        26376287                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       34702078                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         1625                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          3288347                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29000372                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       102236                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    338683555                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    685158443                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.494314                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.733266                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    610713806     89.13%     89.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     17148225      2.50%     91.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14222124      2.08%     93.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      5616009      0.82%     94.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3950467      0.58%     95.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       790271      0.12%     95.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1533327      0.22%     95.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2183842      0.32%     95.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29000372      4.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    685158443                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        246015458                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       157070432                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            80249461                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       206381      0.06%      0.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     80145753     23.66%     23.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult         6116      0.00%     23.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      1433964      0.42%     24.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     37278081     11.01%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     14905116      4.40%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     47204122     13.94%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv     24855623      7.34%     60.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     27332162      8.07%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     33034634      9.75%     78.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      7672887      2.27%     80.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     47214827     13.94%     94.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     17393889      5.14%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    338683555                       # Class of committed instruction
system.switch_cpus_1.commit.refs            105316237                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           338683555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.740693                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.740693                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    625318704                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    338834819                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       13258939                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        33259224                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         3466                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     13332858                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          80265901                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               55696                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          25068787                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               33971                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           3292831                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        24475483                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           660691671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          930                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250114213                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles          6932                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004806                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     24478074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2486032                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.365038                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    685173211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.494658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.817331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      627938880     91.65%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6824371      1.00%     92.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        4118942      0.60%     93.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3018324      0.44%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        5673242      0.83%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1891097      0.28%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         905665      0.13%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1194847      0.17%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33607843      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    685173211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       405047667                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      228628101                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         1629                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        3288527                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.547227                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          141548867                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         25068787                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      75083547                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     80268374                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          574                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     25069893                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    338784745                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    116480080                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         3333                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    374945000                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1512357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    197876185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         3466                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    200962438                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      3745807                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      9763628                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         2183                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        18884                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         3109                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2183                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         1552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       377853336                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           338726185                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.601085                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       227121976                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.494366                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            338727520                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      386976412                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      84615378                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.364871                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.364871                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       206431      0.06%      0.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     80171037     21.38%     21.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult         6148      0.00%     21.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      1434327      0.38%     21.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     37281918      9.94%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     14905356      3.98%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     47204389     12.59%     48.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv     24855856      6.63%     54.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     27332335      7.29%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     62.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     40840343     10.89%     73.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      7674979      2.05%     75.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     75641308     20.17%     95.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     17393910      4.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    374948337                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     282091176                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    556539997                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    246021811                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    246044025                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          11892291                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.031717                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         73188      0.62%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       149162      1.25%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       617706      5.19%      7.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      7.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv       707488      5.95%     13.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        74264      0.62%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4080765     34.31%     47.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        95169      0.80%     48.75% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      6094549     51.25%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    104543021                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    890424098                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     92704374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     92843948                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        338784745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       374948337                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       101048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1923                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       223552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    685173211                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.547231                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.467315                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    569712402     83.15%     83.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     28823459      4.21%     87.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     21899849      3.20%     90.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     17159655      2.50%     93.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     18958338      2.77%     95.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     11376580      1.66%     97.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7708289      1.13%     98.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4396883      0.64%     99.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5137756      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    685173211                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.547231                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          24475483                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   2                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       476851                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       217292                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     80268374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     25069893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     147723046                       # number of misc regfile reads
system.switch_cpus_1.numCycles              685173211                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     289547421                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    347885109                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     29673731                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       18810556                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    116229821                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1468226                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    857787165                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    338811507                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    348067923                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        40195564                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    205438981                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         3466                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    336616185                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         182669                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    405064241                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    314739757                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        82696822                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          994943862                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         677586514                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10161388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        46672                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20294456                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          46672                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      7897022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      1765239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     15794046                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        1765239                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2814397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2173826                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2814514                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2173663                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2173662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2814397                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     14964459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     14964459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14964459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    458360640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    458360640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               458360640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4988060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4988060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4988060                       # Request fanout histogram
system.membus.reqLayer2.occupancy         19645214000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27075908500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1734454672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1734454672000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5802442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6532614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7539352                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           28322                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4330625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4330624                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5802443                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30455823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30455844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    927488512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              927489408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3938907                       # Total snoops (count)
system.tol2bus.snoopTraffic                 139114560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14100297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14053625     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46672      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14100297                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14506184000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15213749500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      2236044                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2236044                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      2236044                       # number of overall hits
system.l2.overall_hits::total                 2236044                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      7897017                       # number of demand (read+write) misses
system.l2.demand_misses::total                7897024                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      7897017                       # number of overall misses
system.l2.overall_misses::total               7897024                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       695000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 622132519500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     622133214500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       695000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 622132519500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    622133214500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     10133061                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10133068                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     10133061                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10133068                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.779332                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.779332                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.779332                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.779332                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99285.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 78780.699029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78780.717204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99285.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 78780.699029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78780.717204                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2173665                       # number of writebacks
system.l2.writebacks::total                   2173665                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      7897017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7897024                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      7897017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7897024                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 543162359500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 543162984500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 543162359500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 543162984500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.779332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779332                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.779332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.779332                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68780.700295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68780.718471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68780.700295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68780.718471                       # average overall mshr miss latency
system.l2.replacements                        2173672                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4358949                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4358949                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4358949                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4358949                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5723350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5723350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        28322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                28322                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        28322                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            28322                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      2156962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2156962                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2173663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2173663                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 214671408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  214671408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4330625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4330625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.501928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 98760.207309                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98760.207309                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2173663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2173663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 192934788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 192934788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.501928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 88760.211910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88760.211910                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        79082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              79082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      5723354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5723361                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       695000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 407461111000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 407461806000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      5802436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5802443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.986371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99285.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 71192.715146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71192.749505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      5723354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5723361                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       625000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 350227571000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 350228196000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.986371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986371                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89285.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 61192.715146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61192.749505                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4004.554772                       # Cycle average of tags in use
system.l2.tags.total_refs                     6680007                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4362963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.531071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4004.554772                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.977675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 166714604                       # Number of tag accesses
system.l2.tags.data_accesses                166714604                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2908964                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2908964                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2908964                       # number of overall hits
system.l3.overall_hits::total                 2908964                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4988053                       # number of demand (read+write) misses
system.l3.demand_misses::total                4988060                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4988053                       # number of overall misses
system.l3.overall_misses::total               4988060                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       582000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 458095846500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     458096428500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       582000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 458095846500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    458096428500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      7897017                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              7897024                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      7897017                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             7897024                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.631638                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.631638                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.631638                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.631638                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83142.857143                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 91838.608471                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 91838.596268                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83142.857143                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 91838.608471                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 91838.596268                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             2173826                       # number of writebacks
system.l3.writebacks::total                   2173826                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4988053                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4988060                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4988053                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4988060                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       512000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 408215326500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 408215838500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       512000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 408215326500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 408215838500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.631638                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.631638                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.631638                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.631638                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73142.857143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81838.610476                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 81838.598273                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73142.857143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81838.610476                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 81838.598273                       # average overall mshr miss latency
system.l3.replacements                        6744481                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2173665                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2173665                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2173665                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2173665                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         9098                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          9098                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_misses::.switch_cpus_1.data      2173663                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             2173663                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 179887963000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  179887963000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2173663                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2173663                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82757.981803                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82757.981803                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      2173663                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        2173663                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 158151343000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 158151343000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72757.986404                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72757.986404                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2908964                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2908964                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      2814390                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          2814397                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       582000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 278207883500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 278208465500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      5723354                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        5723361                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.491738                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.491739                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 83142.857143                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98851.930081                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 98851.891009                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2814390                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      2814397                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       512000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 250063983500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 250064495500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.491738                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.491739                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73142.857143                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 88851.930081                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 88851.891009                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    15905919                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   6760865                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.352646                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     576.838420                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                4                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    32.397188                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.010261                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15770.754130                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.035207                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000244                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001977                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.962570                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1580                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        10189                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         4410                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 259449217                       # Number of tag accesses
system.l3.tags.data_accesses                259449217                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           5723361                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      4347491                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        10294012                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2173663                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2173662                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       5723361                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     23691069                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    644524032                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         6744481                       # Total snoops (count)
system.tol3bus.snoopTraffic                 139124864                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         14641505                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.120564                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.325620                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12876266     87.94%     87.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1765239     12.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           14641505                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        10070688000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       11845534500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    319235328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319235776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    139124864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       139124864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4988052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4988059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2173826                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2173826                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         1308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    931838323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             931839631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         1308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      406101295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            406101295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      406101295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         1308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    931838323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1337940925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2173826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4988053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000114701250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       132683                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       132683                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11460328                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2044477                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4988060                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2173826                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4988060                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2173826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            315482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            312419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            311586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            311544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            311325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            311408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            311613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            311648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            311690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            311506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           311279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           311497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           311363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           311344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           311377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           310979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            135960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            135736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            135668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            136018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            136053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            136145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           135555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           136098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           135889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           135671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           135603                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 109192728250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24940300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            202718853250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21890.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40640.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2570373                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1528028                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4988060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2173826                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3134238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1055822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  626065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  171935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  95886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 125645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 137312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 136981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 136829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 136828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 136791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 138499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 137101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 137740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 137665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 134308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 133890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 133612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3063453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.620612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.009851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.369414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1689203     55.14%     55.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       836439     27.30%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       220221      7.19%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       176937      5.78%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60981      1.99%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24996      0.82%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18234      0.60%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32263      1.05%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4179      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3063453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       132683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.593784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.103658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.493297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              8      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          6090      4.59%      4.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         35327     26.63%     31.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         45872     34.57%     65.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         23512     17.72%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55         12417      9.36%     92.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          4950      3.73%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          2515      1.90%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           932      0.70%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           548      0.41%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           215      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          136      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           69      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           44      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           20      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        132683                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       132683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           109991     82.90%     82.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1844      1.39%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15274     11.51%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4131      3.11%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1171      0.88%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              230      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               34      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        132683                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319235840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               139123648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319235840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139124864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       931.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       406.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    931.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    406.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342599838000                       # Total gap between requests
system.mem_ctrls.avgGap                      47836.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    319235392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    139123648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1307.698528803106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 931838509.955988407135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 406097745.114556193352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4988053                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2173826                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       223750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 202718629500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8420786248250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31964.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40640.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3873716.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10767248520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5722901745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17785989900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5671884960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27042930720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153011954820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2701083840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       222703994505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        650.066263                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5798331750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11439480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 325348793750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11105891580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5902902390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17828751360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5675387580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27042930720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     152971367400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2735262720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223262493750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        651.696506                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5884415750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11439480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 325262709750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1543186972                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     79614632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     24475473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1647277077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1543186972                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     79614632                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     24475473                       # number of overall hits
system.cpu.icache.overall_hits::total      1647277077                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           10                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1513                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           10                       # number of overall misses
system.cpu.icache.overall_misses::total          1523                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       842000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       842000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       842000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       842000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1543188485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     79614632                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     24475483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647278600                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1543188485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     79614632                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     24475483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647278600                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        84200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   552.856205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        84200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   552.856205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1008                       # number of writebacks
system.cpu.icache.writebacks::total              1008                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       706500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       706500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       706500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       706500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 100928.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100928.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 100928.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100928.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                   1008                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1543186972                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     79614632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     24475473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1647277077                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           10                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1523                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       842000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       842000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1543188485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     79614632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     24475483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647278600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        84200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   552.856205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       706500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       706500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 100928.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100928.571429                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647278597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1083735.919079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.616075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.374434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       13178230320                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      13178230320                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    364366043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16740644                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     83082458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        464189145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    364366043                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16740644                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     83082458                       # number of overall hits
system.cpu.dcache.overall_hits::total       464189145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16328601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4322606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     12485050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       33136257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16328601                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4322606                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     12485050                       # number of overall misses
system.cpu.dcache.overall_misses::total      33136257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 180583055000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 752250436849                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 932833491849                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 180583055000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 752250436849                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 932833491849                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    380694644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21063250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     95567508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    497325402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    380694644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21063250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     95567508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    497325402                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.205220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.130641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066629                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.205220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.130641                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41776.431856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 60252.096455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28151.444258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41776.431856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 60252.096455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28151.444258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    145652676                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3902711                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.320897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     20335759                       # number of writebacks
system.cpu.dcache.writebacks::total          20335759                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2324394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2324394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2324394                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2324394                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4322606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     10160656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14483262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4322606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     10160656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14483262                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 176260449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 666711293230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 842971742230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 176260449000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 666711293230                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 842971742230                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.205220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.106319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.205220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.106319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029122                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40776.431856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65616.953593                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58203.168750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40776.431856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65616.953593                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58203.168750                       # average overall mshr miss latency
system.cpu.dcache.replacements               30719009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    200703451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13692544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     62374634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       276770629                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2316874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2357355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      8126103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12800332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 116981474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 498946238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 615927712000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    203020325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     16049899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     70500737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    289570961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.146877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.115263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49624.037958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 61400.432409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48118.104437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2323285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2323285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2357355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      5802818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8160173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 114624119000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 417775756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 532399875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.146877                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.082309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48624.037958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 71995.323048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65243.699551                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    163662592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3048100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     20707824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      187418516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     14011727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1965251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4358947                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20335925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  63601581000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 253304198849                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 316905779849                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    177674319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5013351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     25066771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    207754441                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.392003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.173893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.097884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32363.082884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58111.327999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15583.543893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1965251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      4357838                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6323089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  61636330000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 248935536730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 310571866730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.392003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.173849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030435                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31363.082884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57123.632574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49117.111388                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           495010554                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30719521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.113876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   329.299582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    81.571751                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   101.122562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.643163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.159320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.197505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2020021129                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2020021129                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734454672000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1114918666500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 619536005500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
