// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=64,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4503,HLS_SYN_LUT=7436,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state19;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state26;
reg   [61:0] trunc_ln22_1_reg_1855;
reg   [61:0] trunc_ln115_1_reg_1861;
wire   [31:0] grp_fu_424_p2;
reg   [31:0] mul_ln27_reg_1875;
wire    ap_CS_fsm_state12;
reg   [31:0] mul_ln42_reg_1906;
wire    ap_CS_fsm_state14;
reg   [31:0] mul_ln79_reg_1930;
wire    ap_CS_fsm_state16;
wire   [31:0] mul_ln83_fu_430_p2;
reg   [31:0] mul_ln83_reg_1936;
wire   [31:0] mul_ln93_fu_435_p2;
reg   [31:0] mul_ln93_reg_1942;
wire   [63:0] zext_ln41_1_fu_544_p1;
reg   [63:0] zext_ln41_1_reg_1947;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln60_fu_553_p1;
reg   [63:0] zext_ln60_reg_1957;
wire   [63:0] zext_ln60_6_fu_558_p1;
reg   [63:0] zext_ln60_6_reg_1966;
wire   [63:0] zext_ln73_1_fu_567_p1;
reg   [63:0] zext_ln73_1_reg_1973;
wire   [63:0] zext_ln79_1_fu_577_p1;
reg   [63:0] zext_ln79_1_reg_1979;
wire   [62:0] grp_fu_304_p2;
reg   [62:0] mul_ln86_reg_1984;
wire   [62:0] mul_ln88_fu_308_p2;
reg   [62:0] mul_ln88_reg_1989;
wire   [25:0] add_ln102_10_fu_723_p2;
reg   [25:0] add_ln102_10_reg_1994;
wire   [63:0] add_ln89_1_fu_743_p2;
reg   [63:0] add_ln89_1_reg_2000;
wire   [23:0] trunc_ln89_fu_749_p1;
reg   [23:0] trunc_ln89_reg_2005;
wire   [24:0] trunc_ln89_1_fu_753_p1;
reg   [24:0] trunc_ln89_1_reg_2010;
wire   [63:0] add_ln102_12_fu_771_p2;
reg   [63:0] add_ln102_12_reg_2015;
wire   [63:0] add_ln84_fu_783_p2;
reg   [63:0] add_ln84_reg_2020;
wire   [24:0] trunc_ln85_fu_789_p1;
reg   [24:0] trunc_ln85_reg_2025;
wire   [25:0] trunc_ln85_1_fu_793_p1;
reg   [25:0] trunc_ln85_1_reg_2030;
wire   [63:0] add_ln80_fu_803_p2;
reg   [63:0] add_ln80_reg_2035;
wire   [24:0] trunc_ln81_1_fu_809_p1;
reg   [24:0] trunc_ln81_1_reg_2040;
wire   [24:0] add_ln103_1_fu_813_p2;
reg   [24:0] add_ln103_1_reg_2045;
reg   [38:0] lshr_ln102_5_reg_2050;
wire    ap_CS_fsm_state18;
wire   [63:0] add_ln72_fu_1250_p2;
reg   [63:0] add_ln72_reg_2055;
wire   [63:0] add_ln72_3_fu_1262_p2;
reg   [63:0] add_ln72_3_reg_2060;
wire   [25:0] trunc_ln72_fu_1268_p1;
reg   [25:0] trunc_ln72_reg_2065;
wire   [25:0] trunc_ln72_1_fu_1272_p1;
reg   [25:0] trunc_ln72_1_reg_2070;
reg   [25:0] trunc_ln102_6_reg_2075;
wire   [63:0] add_ln71_fu_1286_p2;
reg   [63:0] add_ln71_reg_2080;
wire   [63:0] add_ln71_1_fu_1292_p2;
reg   [63:0] add_ln71_1_reg_2085;
wire   [24:0] trunc_ln71_fu_1298_p1;
reg   [24:0] trunc_ln71_reg_2090;
wire   [24:0] trunc_ln71_1_fu_1302_p1;
reg   [24:0] trunc_ln71_1_reg_2095;
wire   [63:0] add_ln77_1_fu_1312_p2;
reg   [63:0] add_ln77_1_reg_2100;
wire   [63:0] add_ln77_3_fu_1324_p2;
reg   [63:0] add_ln77_3_reg_2105;
wire   [25:0] trunc_ln77_fu_1330_p1;
reg   [25:0] trunc_ln77_reg_2110;
wire   [25:0] trunc_ln77_1_fu_1334_p1;
reg   [25:0] trunc_ln77_1_reg_2115;
wire   [63:0] add_ln60_fu_1338_p2;
reg   [63:0] add_ln60_reg_2120;
wire   [63:0] add_ln60_2_fu_1350_p2;
reg   [63:0] add_ln60_2_reg_2125;
wire   [24:0] trunc_ln60_fu_1356_p1;
reg   [24:0] trunc_ln60_reg_2130;
wire   [24:0] trunc_ln60_1_fu_1360_p1;
reg   [24:0] trunc_ln60_1_reg_2135;
wire   [24:0] add_ln103_2_fu_1364_p2;
reg   [24:0] add_ln103_2_reg_2140;
wire   [25:0] add_ln104_1_fu_1380_p2;
reg   [25:0] add_ln104_1_reg_2146;
wire   [24:0] out1_w_3_fu_1392_p2;
reg   [24:0] out1_w_3_reg_2151;
wire   [25:0] out1_w_4_fu_1403_p2;
reg   [25:0] out1_w_4_reg_2156;
wire   [24:0] out1_w_5_fu_1415_p2;
reg   [24:0] out1_w_5_reg_2161;
reg   [38:0] trunc_ln102_s_reg_2166;
wire   [25:0] out1_w_6_fu_1593_p2;
reg   [25:0] out1_w_6_reg_2171;
wire   [24:0] out1_w_7_fu_1605_p2;
reg   [24:0] out1_w_7_reg_2176;
wire   [25:0] out1_w_8_fu_1611_p2;
reg   [25:0] out1_w_8_reg_2181;
wire   [24:0] out1_w_9_fu_1617_p2;
reg   [24:0] out1_w_9_reg_2186;
wire   [25:0] out1_w_fu_1641_p2;
reg   [25:0] out1_w_reg_2196;
wire    ap_CS_fsm_state20;
wire   [24:0] out1_w_1_fu_1674_p2;
reg   [24:0] out1_w_1_reg_2201;
wire   [26:0] out1_w_2_fu_1704_p2;
reg   [26:0] out1_w_2_reg_2206;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_10_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_10_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_9_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_8_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_7_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_6_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_5_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_4_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_3_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_25_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_25_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_24_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_24_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_23_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_23_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_22_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_22_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_21_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_21_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_20_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_20_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start_reg;
wire    ap_CS_fsm_state21;
wire  signed [63:0] sext_ln22_fu_465_p1;
wire  signed [63:0] sext_ln115_fu_1623_p1;
reg   [31:0] grp_fu_304_p0;
wire   [62:0] zext_ln86_1_fu_612_p1;
wire   [62:0] zext_ln72_fu_931_p1;
reg   [31:0] grp_fu_304_p1;
wire   [62:0] zext_ln86_2_fu_617_p1;
wire   [62:0] zext_ln72_1_fu_935_p1;
wire   [31:0] mul_ln88_fu_308_p0;
wire   [62:0] zext_ln88_fu_622_p1;
wire   [31:0] mul_ln88_fu_308_p1;
wire   [31:0] mul_ln92_fu_312_p0;
wire   [31:0] mul_ln92_fu_312_p1;
wire   [31:0] mul_ln95_fu_316_p0;
wire   [31:0] mul_ln95_fu_316_p1;
reg   [31:0] grp_fu_320_p0;
wire   [63:0] zext_ln37_1_fu_819_p1;
reg   [31:0] grp_fu_320_p1;
wire   [63:0] zext_ln79_fu_572_p1;
wire   [63:0] zext_ln27_fu_844_p1;
reg   [31:0] grp_fu_324_p0;
wire   [63:0] zext_ln42_fu_823_p1;
reg   [31:0] grp_fu_324_p1;
wire   [63:0] zext_ln42_1_fu_853_p1;
reg   [31:0] grp_fu_328_p0;
wire   [63:0] zext_ln81_fu_587_p1;
wire   [63:0] zext_ln41_fu_848_p1;
reg   [31:0] grp_fu_328_p1;
reg   [31:0] grp_fu_332_p0;
wire   [63:0] zext_ln83_fu_593_p1;
wire   [63:0] zext_ln60_1_fu_862_p1;
reg   [31:0] grp_fu_332_p1;
reg   [31:0] grp_fu_336_p0;
wire   [63:0] zext_ln60_3_fu_883_p1;
reg   [31:0] grp_fu_336_p1;
wire   [63:0] zext_ln60_2_fu_868_p1;
reg   [31:0] grp_fu_340_p0;
wire   [63:0] zext_ln85_fu_602_p1;
wire   [63:0] zext_ln60_5_fu_901_p1;
reg   [31:0] grp_fu_340_p1;
wire   [63:0] zext_ln60_4_fu_889_p1;
reg   [31:0] grp_fu_344_p0;
wire   [63:0] zext_ln60_7_fu_914_p1;
reg   [31:0] grp_fu_344_p1;
reg   [31:0] grp_fu_348_p0;
reg   [31:0] grp_fu_348_p1;
reg   [31:0] grp_fu_352_p0;
wire   [63:0] zext_ln93_fu_639_p1;
reg   [31:0] grp_fu_352_p1;
wire   [63:0] zext_ln86_fu_608_p1;
reg   [31:0] grp_fu_356_p0;
reg   [31:0] grp_fu_356_p1;
wire   [31:0] mul_ln73_fu_360_p0;
wire   [31:0] mul_ln73_fu_360_p1;
wire   [31:0] mul_ln70_1_fu_364_p0;
wire   [31:0] mul_ln70_1_fu_364_p1;
wire   [31:0] mul_ln71_1_fu_368_p0;
wire   [31:0] mul_ln71_1_fu_368_p1;
wire   [31:0] mul_ln73_1_fu_372_p0;
wire   [63:0] zext_ln73_fu_953_p1;
wire   [31:0] mul_ln73_1_fu_372_p1;
wire   [31:0] mul_ln70_2_fu_376_p0;
wire   [31:0] mul_ln70_2_fu_376_p1;
wire   [31:0] mul_ln71_2_fu_380_p0;
wire   [31:0] mul_ln71_2_fu_380_p1;
wire   [31:0] mul_ln72_2_fu_384_p0;
wire   [31:0] mul_ln72_2_fu_384_p1;
wire   [31:0] mul_ln73_2_fu_388_p0;
wire   [31:0] mul_ln73_2_fu_388_p1;
wire   [31:0] mul_ln70_3_fu_392_p0;
wire   [31:0] mul_ln70_3_fu_392_p1;
wire   [31:0] mul_ln71_3_fu_396_p0;
wire   [31:0] mul_ln71_3_fu_396_p1;
wire   [31:0] mul_ln72_3_fu_400_p0;
wire   [31:0] mul_ln72_3_fu_400_p1;
wire   [31:0] mul_ln77_fu_404_p0;
wire   [31:0] mul_ln77_fu_404_p1;
wire   [31:0] mul_ln97_fu_408_p0;
wire   [31:0] mul_ln97_fu_408_p1;
wire   [31:0] mul_ln98_fu_412_p0;
wire   [31:0] mul_ln98_fu_412_p1;
wire   [31:0] mul_ln99_fu_416_p0;
wire   [31:0] mul_ln99_fu_416_p1;
wire   [31:0] mul_ln100_fu_420_p0;
wire   [31:0] mul_ln100_fu_420_p1;
reg  signed [31:0] grp_fu_424_p0;
reg   [6:0] grp_fu_424_p1;
wire   [5:0] mul_ln83_fu_430_p1;
wire   [6:0] mul_ln93_fu_435_p1;
wire   [38:0] mul_ln102_fu_440_p0;
wire   [5:0] mul_ln102_fu_440_p1;
wire   [31:0] shl_ln73_1_fu_562_p2;
wire  signed [31:0] zext_ln79_fu_572_p0;
wire   [31:0] shl_ln81_fu_582_p2;
wire   [31:0] shl_ln85_fu_597_p2;
wire  signed [31:0] zext_ln86_fu_608_p0;
wire  signed [31:0] zext_ln86_2_fu_617_p0;
wire   [62:0] mul_ln92_fu_312_p2;
wire   [62:0] mul_ln95_fu_316_p2;
wire   [63:0] grp_fu_352_p2;
wire   [63:0] grp_fu_356_p2;
wire   [24:0] trunc_ln93_fu_661_p1;
wire   [63:0] add_ln92_fu_655_p2;
wire   [24:0] trunc_ln94_fu_677_p1;
wire   [63:0] shl_ln1_fu_631_p3;
wire   [63:0] shl_ln2_fu_647_p3;
wire   [63:0] add_ln95_1_fu_699_p2;
wire   [63:0] add_ln95_fu_693_p2;
wire   [25:0] trunc_ln1_fu_665_p3;
wire   [25:0] trunc_ln2_fu_681_p3;
wire   [25:0] trunc_ln93_1_fu_673_p1;
wire   [25:0] trunc_ln95_fu_689_p1;
wire   [25:0] add_ln102_11_fu_717_p2;
wire   [25:0] add_ln102_9_fu_711_p2;
wire   [63:0] arr_13_fu_705_p2;
wire   [37:0] lshr_ln_fu_729_p4;
wire   [63:0] grp_fu_344_p2;
wire   [63:0] grp_fu_348_p2;
wire   [63:0] zext_ln102_1_fu_739_p1;
wire   [63:0] grp_fu_340_p2;
wire   [63:0] grp_fu_332_p2;
wire   [63:0] add_ln84_1_fu_777_p2;
wire   [63:0] grp_fu_336_p2;
wire   [63:0] grp_fu_328_p2;
wire   [63:0] grp_fu_320_p2;
wire   [63:0] add_ln80_1_fu_797_p2;
wire   [63:0] grp_fu_324_p2;
wire   [24:0] trunc_ln90_fu_757_p1;
wire   [24:0] trunc_ln6_fu_761_p4;
wire  signed [31:0] shl_ln41_fu_839_p0;
wire  signed [31:0] zext_ln27_fu_844_p0;
wire   [31:0] shl_ln41_fu_839_p2;
wire  signed [31:0] zext_ln42_1_fu_853_p0;
wire  signed [31:0] shl_ln60_fu_857_p0;
wire   [31:0] shl_ln60_fu_857_p2;
wire  signed [31:0] shl_ln60_1_fu_878_p0;
wire   [31:0] shl_ln60_1_fu_878_p2;
wire  signed [31:0] shl_ln60_2_fu_896_p0;
wire   [31:0] shl_ln60_2_fu_896_p2;
wire  signed [31:0] shl_ln60_3_fu_909_p0;
wire   [31:0] shl_ln60_3_fu_909_p2;
wire  signed [31:0] shl_ln70_fu_921_p0;
wire   [31:0] shl_ln70_fu_921_p2;
wire   [31:0] shl_ln73_fu_948_p2;
wire  signed [31:0] shl_ln70_1_fu_961_p0;
wire   [31:0] shl_ln70_1_fu_961_p2;
wire   [31:0] shl_ln98_fu_985_p2;
wire  signed [31:0] zext_ln100_fu_995_p0;
wire   [63:0] shl_ln_fu_978_p3;
wire   [24:0] trunc_ln4_fu_999_p3;
wire   [63:0] add_ln89_fu_1006_p2;
wire   [63:0] add_ln102_fu_1016_p2;
wire   [38:0] lshr_ln102_1_fu_1021_p4;
wire   [63:0] shl_ln9_fu_971_p3;
wire   [63:0] zext_ln102_2_fu_1031_p1;
wire   [63:0] add_ln102_14_fu_1061_p2;
wire   [63:0] add_ln102_13_fu_1056_p2;
wire   [63:0] add_ln102_1_fu_1067_p2;
wire   [37:0] lshr_ln102_2_fu_1073_p4;
wire   [63:0] zext_ln102_3_fu_1083_p1;
wire   [63:0] add_ln102_15_fu_1101_p2;
wire   [63:0] add_ln102_2_fu_1107_p2;
wire   [38:0] lshr_ln102_3_fu_1112_p4;
wire   [63:0] mul_ln99_fu_416_p2;
wire   [63:0] mul_ln97_fu_408_p2;
wire   [63:0] mul_ln98_fu_412_p2;
wire   [63:0] mul_ln100_fu_420_p2;
wire   [63:0] add_ln99_1_fu_1126_p2;
wire   [63:0] add_ln99_2_fu_1132_p2;
wire   [25:0] trunc_ln99_1_fu_1142_p1;
wire   [25:0] trunc_ln99_fu_1138_p1;
wire   [63:0] zext_ln102_4_fu_1122_p1;
wire   [63:0] add_ln102_16_fu_1172_p2;
wire   [63:0] add_ln99_fu_1146_p2;
wire   [63:0] add_ln102_3_fu_1178_p2;
wire   [37:0] lshr_ln102_4_fu_1184_p4;
wire   [63:0] mul_ln73_2_fu_388_p2;
wire   [63:0] mul_ln73_fu_360_p2;
wire   [63:0] add_ln73_fu_1198_p2;
wire   [63:0] mul_ln73_1_fu_372_p2;
wire   [63:0] add_ln73_1_fu_1204_p2;
wire   [63:0] zext_ln102_5_fu_1194_p1;
wire   [63:0] add_ln102_17_fu_1228_p2;
wire   [63:0] add_ln102_4_fu_1234_p2;
wire   [63:0] shl_ln5_fu_940_p3;
wire   [63:0] mul_ln72_2_fu_384_p2;
wire   [63:0] add_ln72_1_fu_1256_p2;
wire   [63:0] mul_ln72_3_fu_400_p2;
wire   [63:0] mul_ln71_3_fu_396_p2;
wire   [63:0] mul_ln71_1_fu_368_p2;
wire   [63:0] mul_ln71_2_fu_380_p2;
wire   [63:0] mul_ln70_2_fu_376_p2;
wire   [63:0] add_ln77_fu_1306_p2;
wire   [63:0] mul_ln70_1_fu_364_p2;
wire   [63:0] mul_ln70_3_fu_392_p2;
wire   [63:0] add_ln77_2_fu_1318_p2;
wire   [63:0] mul_ln77_fu_404_p2;
wire   [63:0] add_ln60_1_fu_1344_p2;
wire   [24:0] add_ln90_fu_1011_p2;
wire   [25:0] trunc_ln7_fu_1035_p3;
wire   [25:0] trunc_ln86_fu_1042_p1;
wire   [25:0] trunc_ln102_2_fu_1046_p4;
wire   [25:0] add_ln104_3_fu_1374_p2;
wire   [25:0] add_ln104_2_fu_1369_p2;
wire   [24:0] trunc_ln81_fu_1087_p1;
wire   [24:0] trunc_ln102_3_fu_1091_p4;
wire   [24:0] add_ln105_fu_1386_p2;
wire   [25:0] trunc_ln100_fu_1152_p1;
wire   [25:0] trunc_ln102_4_fu_1162_p4;
wire   [25:0] add_ln106_fu_1397_p2;
wire   [25:0] add_ln100_fu_1156_p2;
wire   [24:0] trunc_ln73_fu_1210_p1;
wire   [24:0] trunc_ln102_5_fu_1218_p4;
wire   [24:0] add_ln107_fu_1409_p2;
wire   [24:0] trunc_ln73_1_fu_1214_p1;
wire   [63:0] zext_ln102_6_fu_1427_p1;
wire   [63:0] add_ln102_18_fu_1442_p2;
wire   [63:0] add_ln72_2_fu_1430_p2;
wire   [63:0] add_ln102_5_fu_1448_p2;
wire   [37:0] lshr_ln102_6_fu_1454_p4;
wire   [63:0] zext_ln102_7_fu_1464_p1;
wire   [63:0] add_ln102_19_fu_1490_p2;
wire   [63:0] add_ln71_2_fu_1468_p2;
wire   [63:0] add_ln102_6_fu_1496_p2;
wire   [38:0] lshr_ln102_7_fu_1502_p4;
wire   [63:0] arr_16_fu_1516_p2;
wire   [63:0] zext_ln102_8_fu_1512_p1;
wire   [63:0] add_ln102_7_fu_1534_p2;
wire   [37:0] lshr_ln102_8_fu_1540_p4;
wire   [63:0] arr_15_fu_1554_p2;
wire   [63:0] zext_ln102_9_fu_1550_p1;
wire   [63:0] add_ln102_8_fu_1572_p2;
wire   [25:0] trunc_ln72_2_fu_1434_p1;
wire   [25:0] add_ln108_fu_1588_p2;
wire   [25:0] add_ln72_4_fu_1438_p2;
wire   [24:0] trunc_ln71_2_fu_1472_p1;
wire   [24:0] trunc_ln102_7_fu_1480_p4;
wire   [24:0] add_ln109_fu_1599_p2;
wire   [24:0] add_ln71_3_fu_1476_p2;
wire   [25:0] add_ln102_20_fu_1530_p2;
wire   [25:0] trunc_ln102_8_fu_1520_p4;
wire   [24:0] add_ln102_21_fu_1568_p2;
wire   [24:0] trunc_ln102_9_fu_1558_p4;
wire   [43:0] mul_ln102_fu_440_p2;
wire   [25:0] trunc_ln102_fu_1637_p1;
wire   [43:0] zext_ln103_fu_1647_p1;
wire   [43:0] add_ln103_fu_1650_p2;
wire   [17:0] tmp_s_fu_1656_p4;
wire   [24:0] zext_ln103_2_fu_1670_p1;
wire   [25:0] zext_ln103_1_fu_1666_p1;
wire   [25:0] zext_ln104_fu_1680_p1;
wire   [25:0] add_ln104_fu_1683_p2;
wire   [0:0] tmp_fu_1689_p3;
wire   [26:0] zext_ln104_2_fu_1701_p1;
wire   [26:0] zext_ln104_1_fu_1697_p1;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire   [63:0] mul_ln100_fu_420_p10;
wire   [43:0] mul_ln102_fu_440_p00;
wire   [63:0] mul_ln70_1_fu_364_p00;
wire   [63:0] mul_ln70_3_fu_392_p00;
wire   [62:0] mul_ln88_fu_308_p10;
wire   [62:0] mul_ln92_fu_312_p10;
wire   [62:0] mul_ln95_fu_316_p00;
wire   [62:0] mul_ln95_fu_316_p10;
wire   [63:0] mul_ln98_fu_412_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1855),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_ready),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out),
    .mul_ln27(mul_ln27_reg_1875),
    .zext_ln14(mul_ln27_reg_1875),
    .arr_10_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_10_out),
    .arr_10_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_10_out_ap_vld),
    .arr_9_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_9_out),
    .arr_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_9_out_ap_vld),
    .arr_8_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_8_out),
    .arr_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_8_out_ap_vld),
    .arr_7_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_7_out),
    .arr_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_7_out_ap_vld),
    .arr_6_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_6_out),
    .arr_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_6_out_ap_vld),
    .arr_5_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_5_out),
    .arr_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_5_out_ap_vld),
    .arr_4_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_4_out),
    .arr_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_4_out_ap_vld),
    .arr_3_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_3_out),
    .arr_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_3_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_ready),
    .arr_8_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_8_out),
    .arr_7_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_7_out),
    .arr_6_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_6_out),
    .arr_5_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_5_out),
    .arr_4_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_4_out),
    .arr_3_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_3_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out),
    .zext_ln50(mul_ln42_reg_1906),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out),
    .arr_25_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_25_out),
    .arr_25_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_25_out_ap_vld),
    .arr_24_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_24_out),
    .arr_24_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_24_out_ap_vld),
    .arr_23_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_23_out),
    .arr_23_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_23_out_ap_vld),
    .arr_22_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_22_out),
    .arr_22_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_22_out_ap_vld),
    .arr_21_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_21_out),
    .arr_21_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_21_out_ap_vld),
    .arr_20_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_20_out),
    .arr_20_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_20_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln115(trunc_ln115_1_reg_1861),
    .zext_ln103(out1_w_reg_2196),
    .zext_ln104(out1_w_1_reg_2201),
    .out1_w_2(out1_w_2_reg_2206),
    .zext_ln106(out1_w_3_reg_2151),
    .zext_ln107(out1_w_4_reg_2156),
    .zext_ln108(out1_w_5_reg_2161),
    .zext_ln109(out1_w_6_reg_2171),
    .zext_ln110(out1_w_7_reg_2176),
    .zext_ln111(out1_w_8_reg_2181),
    .zext_ln13(out1_w_9_reg_2186)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U80(
    .din0(grp_fu_304_p0),
    .din1(grp_fu_304_p1),
    .dout(grp_fu_304_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U81(
    .din0(mul_ln88_fu_308_p0),
    .din1(mul_ln88_fu_308_p1),
    .dout(mul_ln88_fu_308_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U82(
    .din0(mul_ln92_fu_312_p0),
    .din1(mul_ln92_fu_312_p1),
    .dout(mul_ln92_fu_312_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U83(
    .din0(mul_ln95_fu_316_p0),
    .din1(mul_ln95_fu_316_p1),
    .dout(mul_ln95_fu_316_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(grp_fu_320_p0),
    .din1(grp_fu_320_p1),
    .dout(grp_fu_320_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(grp_fu_324_p0),
    .din1(grp_fu_324_p1),
    .dout(grp_fu_324_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(grp_fu_328_p0),
    .din1(grp_fu_328_p1),
    .dout(grp_fu_328_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(grp_fu_332_p0),
    .din1(grp_fu_332_p1),
    .dout(grp_fu_332_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(grp_fu_336_p0),
    .din1(grp_fu_336_p1),
    .dout(grp_fu_336_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(grp_fu_340_p0),
    .din1(grp_fu_340_p1),
    .dout(grp_fu_340_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(grp_fu_344_p0),
    .din1(grp_fu_344_p1),
    .dout(grp_fu_344_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(grp_fu_348_p0),
    .din1(grp_fu_348_p1),
    .dout(grp_fu_348_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(grp_fu_352_p0),
    .din1(grp_fu_352_p1),
    .dout(grp_fu_352_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(grp_fu_356_p0),
    .din1(grp_fu_356_p1),
    .dout(grp_fu_356_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln73_fu_360_p0),
    .din1(mul_ln73_fu_360_p1),
    .dout(mul_ln73_fu_360_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln70_1_fu_364_p0),
    .din1(mul_ln70_1_fu_364_p1),
    .dout(mul_ln70_1_fu_364_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln71_1_fu_368_p0),
    .din1(mul_ln71_1_fu_368_p1),
    .dout(mul_ln71_1_fu_368_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln73_1_fu_372_p0),
    .din1(mul_ln73_1_fu_372_p1),
    .dout(mul_ln73_1_fu_372_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln70_2_fu_376_p0),
    .din1(mul_ln70_2_fu_376_p1),
    .dout(mul_ln70_2_fu_376_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul_ln71_2_fu_380_p0),
    .din1(mul_ln71_2_fu_380_p1),
    .dout(mul_ln71_2_fu_380_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U100(
    .din0(mul_ln72_2_fu_384_p0),
    .din1(mul_ln72_2_fu_384_p1),
    .dout(mul_ln72_2_fu_384_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(mul_ln73_2_fu_388_p0),
    .din1(mul_ln73_2_fu_388_p1),
    .dout(mul_ln73_2_fu_388_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul_ln70_3_fu_392_p0),
    .din1(mul_ln70_3_fu_392_p1),
    .dout(mul_ln70_3_fu_392_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul_ln71_3_fu_396_p0),
    .din1(mul_ln71_3_fu_396_p1),
    .dout(mul_ln71_3_fu_396_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul_ln72_3_fu_400_p0),
    .din1(mul_ln72_3_fu_400_p1),
    .dout(mul_ln72_3_fu_400_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul_ln77_fu_404_p0),
    .din1(mul_ln77_fu_404_p1),
    .dout(mul_ln77_fu_404_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul_ln97_fu_408_p0),
    .din1(mul_ln97_fu_408_p1),
    .dout(mul_ln97_fu_408_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul_ln98_fu_412_p0),
    .din1(mul_ln98_fu_412_p1),
    .dout(mul_ln98_fu_412_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul_ln99_fu_416_p0),
    .din1(mul_ln99_fu_416_p1),
    .dout(mul_ln99_fu_416_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul_ln100_fu_420_p0),
    .din1(mul_ln100_fu_420_p1),
    .dout(mul_ln100_fu_420_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U110(
    .din0(grp_fu_424_p0),
    .din1(grp_fu_424_p1),
    .dout(grp_fu_424_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U111(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out),
    .din1(mul_ln83_fu_430_p1),
    .dout(mul_ln83_fu_430_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U112(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out),
    .din1(mul_ln93_fu_435_p1),
    .dout(mul_ln93_fu_435_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U113(
    .din0(mul_ln102_fu_440_p0),
    .din1(mul_ln102_fu_440_p1),
    .dout(mul_ln102_fu_440_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln102_10_reg_1994 <= add_ln102_10_fu_723_p2;
        add_ln102_12_reg_2015 <= add_ln102_12_fu_771_p2;
        add_ln103_1_reg_2045 <= add_ln103_1_fu_813_p2;
        add_ln80_reg_2035 <= add_ln80_fu_803_p2;
        add_ln84_reg_2020 <= add_ln84_fu_783_p2;
        add_ln89_1_reg_2000 <= add_ln89_1_fu_743_p2;
        mul_ln86_reg_1984 <= grp_fu_304_p2;
        mul_ln88_reg_1989 <= mul_ln88_fu_308_p2;
        trunc_ln81_1_reg_2040 <= trunc_ln81_1_fu_809_p1;
        trunc_ln85_1_reg_2030 <= trunc_ln85_1_fu_793_p1;
        trunc_ln85_reg_2025 <= trunc_ln85_fu_789_p1;
        trunc_ln89_1_reg_2010 <= trunc_ln89_1_fu_753_p1;
        trunc_ln89_reg_2005 <= trunc_ln89_fu_749_p1;
        zext_ln41_1_reg_1947[31 : 0] <= zext_ln41_1_fu_544_p1[31 : 0];
        zext_ln60_6_reg_1966[31 : 0] <= zext_ln60_6_fu_558_p1[31 : 0];
        zext_ln60_reg_1957[31 : 0] <= zext_ln60_fu_553_p1[31 : 0];
        zext_ln73_1_reg_1973[31 : 1] <= zext_ln73_1_fu_567_p1[31 : 1];
        zext_ln79_1_reg_1979[31 : 0] <= zext_ln79_1_fu_577_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln103_2_reg_2140 <= add_ln103_2_fu_1364_p2;
        add_ln104_1_reg_2146 <= add_ln104_1_fu_1380_p2;
        add_ln60_2_reg_2125 <= add_ln60_2_fu_1350_p2;
        add_ln60_reg_2120 <= add_ln60_fu_1338_p2;
        add_ln71_1_reg_2085 <= add_ln71_1_fu_1292_p2;
        add_ln71_reg_2080 <= add_ln71_fu_1286_p2;
        add_ln72_3_reg_2060 <= add_ln72_3_fu_1262_p2;
        add_ln72_reg_2055 <= add_ln72_fu_1250_p2;
        add_ln77_1_reg_2100 <= add_ln77_1_fu_1312_p2;
        add_ln77_3_reg_2105 <= add_ln77_3_fu_1324_p2;
        lshr_ln102_5_reg_2050 <= {{add_ln102_4_fu_1234_p2[63:25]}};
        out1_w_3_reg_2151 <= out1_w_3_fu_1392_p2;
        out1_w_4_reg_2156 <= out1_w_4_fu_1403_p2;
        out1_w_5_reg_2161 <= out1_w_5_fu_1415_p2;
        trunc_ln102_6_reg_2075 <= {{add_ln102_4_fu_1234_p2[50:25]}};
        trunc_ln60_1_reg_2135 <= trunc_ln60_1_fu_1360_p1;
        trunc_ln60_reg_2130 <= trunc_ln60_fu_1356_p1;
        trunc_ln71_1_reg_2095 <= trunc_ln71_1_fu_1302_p1;
        trunc_ln71_reg_2090 <= trunc_ln71_fu_1298_p1;
        trunc_ln72_1_reg_2070 <= trunc_ln72_1_fu_1272_p1;
        trunc_ln72_reg_2065 <= trunc_ln72_fu_1268_p1;
        trunc_ln77_1_reg_2115 <= trunc_ln77_1_fu_1334_p1;
        trunc_ln77_reg_2110 <= trunc_ln77_fu_1330_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul_ln27_reg_1875 <= grp_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln42_reg_1906 <= grp_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        mul_ln79_reg_1930 <= grp_fu_424_p2;
        mul_ln83_reg_1936 <= mul_ln83_fu_430_p2;
        mul_ln93_reg_1942 <= mul_ln93_fu_435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out1_w_1_reg_2201 <= out1_w_1_fu_1674_p2;
        out1_w_2_reg_2206 <= out1_w_2_fu_1704_p2;
        out1_w_reg_2196 <= out1_w_fu_1641_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_6_reg_2171 <= out1_w_6_fu_1593_p2;
        out1_w_7_reg_2176 <= out1_w_7_fu_1605_p2;
        out1_w_8_reg_2181 <= out1_w_8_fu_1611_p2;
        out1_w_9_reg_2186 <= out1_w_9_fu_1617_p2;
        trunc_ln102_s_reg_2166 <= {{add_ln102_8_fu_1572_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln115_1_reg_1861 <= {{out1[63:2]}};
        trunc_ln22_1_reg_1855 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_304_p0 = zext_ln72_fu_931_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_304_p0 = zext_ln86_1_fu_612_p1;
    end else begin
        grp_fu_304_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_304_p1 = zext_ln72_1_fu_935_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_304_p1 = zext_ln86_2_fu_617_p1;
    end else begin
        grp_fu_304_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_320_p0 = zext_ln37_1_fu_819_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_320_p0 = zext_ln79_1_fu_577_p1;
    end else begin
        grp_fu_320_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_320_p1 = zext_ln27_fu_844_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_320_p1 = zext_ln79_fu_572_p1;
    end else begin
        grp_fu_320_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_324_p0 = zext_ln42_fu_823_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_324_p0 = zext_ln73_1_fu_567_p1;
    end else begin
        grp_fu_324_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_324_p1 = zext_ln42_1_fu_853_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_324_p1 = zext_ln41_1_fu_544_p1;
    end else begin
        grp_fu_324_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_328_p0 = zext_ln41_fu_848_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_328_p0 = zext_ln81_fu_587_p1;
    end else begin
        grp_fu_328_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_328_p1 = zext_ln41_1_reg_1947;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_328_p1 = zext_ln60_fu_553_p1;
    end else begin
        grp_fu_328_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_332_p0 = zext_ln60_1_fu_862_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_332_p0 = zext_ln83_fu_593_p1;
    end else begin
        grp_fu_332_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_332_p1 = zext_ln60_reg_1957;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_332_p1 = zext_ln79_fu_572_p1;
    end else begin
        grp_fu_332_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_336_p0 = zext_ln60_3_fu_883_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_336_p0 = zext_ln81_fu_587_p1;
    end else begin
        grp_fu_336_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_336_p1 = zext_ln60_2_fu_868_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_336_p1 = zext_ln41_1_fu_544_p1;
    end else begin
        grp_fu_336_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_340_p0 = zext_ln60_5_fu_901_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_340_p0 = zext_ln85_fu_602_p1;
    end else begin
        grp_fu_340_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_340_p1 = zext_ln60_4_fu_889_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_340_p1 = zext_ln60_fu_553_p1;
    end else begin
        grp_fu_340_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_344_p0 = zext_ln60_7_fu_914_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_344_p0 = zext_ln85_fu_602_p1;
    end else begin
        grp_fu_344_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_344_p1 = zext_ln60_6_reg_1966;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_344_p1 = zext_ln41_1_fu_544_p1;
    end else begin
        grp_fu_344_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_348_p0 = zext_ln60_1_fu_862_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_348_p0 = zext_ln79_1_fu_577_p1;
    end else begin
        grp_fu_348_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_348_p1 = zext_ln41_1_reg_1947;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_348_p1 = zext_ln60_6_fu_558_p1;
    end else begin
        grp_fu_348_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_352_p0 = zext_ln60_3_fu_883_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_352_p0 = zext_ln93_fu_639_p1;
    end else begin
        grp_fu_352_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_352_p1 = zext_ln41_1_reg_1947;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_352_p1 = zext_ln86_fu_608_p1;
    end else begin
        grp_fu_352_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_356_p0 = zext_ln60_5_fu_901_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_356_p0 = zext_ln41_1_fu_544_p1;
    end else begin
        grp_fu_356_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_356_p1 = zext_ln41_1_reg_1947;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_356_p1 = zext_ln41_1_fu_544_p1;
    end else begin
        grp_fu_356_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_424_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_424_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_424_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out;
    end else begin
        grp_fu_424_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_424_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12))) begin
        grp_fu_424_p1 = 32'd38;
    end else begin
        grp_fu_424_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_465_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWADDR = sext_ln115_fu_1623_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_1156_p2 = (trunc_ln99_1_fu_1142_p1 + trunc_ln99_fu_1138_p1);

assign add_ln102_10_fu_723_p2 = (add_ln102_11_fu_717_p2 + add_ln102_9_fu_711_p2);

assign add_ln102_11_fu_717_p2 = (trunc_ln93_1_fu_673_p1 + trunc_ln95_fu_689_p1);

assign add_ln102_12_fu_771_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_21_out + zext_ln102_1_fu_739_p1);

assign add_ln102_13_fu_1056_p2 = (add_ln84_reg_2020 + shl_ln9_fu_971_p3);

assign add_ln102_14_fu_1061_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_22_out + zext_ln102_2_fu_1031_p1);

assign add_ln102_15_fu_1101_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_23_out + zext_ln102_3_fu_1083_p1);

assign add_ln102_16_fu_1172_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_24_out + zext_ln102_4_fu_1122_p1);

assign add_ln102_17_fu_1228_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_25_out + zext_ln102_5_fu_1194_p1);

assign add_ln102_18_fu_1442_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_9_out + zext_ln102_6_fu_1427_p1);

assign add_ln102_19_fu_1490_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_10_out + zext_ln102_7_fu_1464_p1);

assign add_ln102_1_fu_1067_p2 = (add_ln102_14_fu_1061_p2 + add_ln102_13_fu_1056_p2);

assign add_ln102_20_fu_1530_p2 = (trunc_ln77_1_reg_2115 + trunc_ln77_reg_2110);

assign add_ln102_21_fu_1568_p2 = (trunc_ln60_1_reg_2135 + trunc_ln60_reg_2130);

assign add_ln102_2_fu_1107_p2 = (add_ln102_15_fu_1101_p2 + add_ln80_reg_2035);

assign add_ln102_3_fu_1178_p2 = (add_ln102_16_fu_1172_p2 + add_ln99_fu_1146_p2);

assign add_ln102_4_fu_1234_p2 = (add_ln102_17_fu_1228_p2 + add_ln73_1_fu_1204_p2);

assign add_ln102_5_fu_1448_p2 = (add_ln102_18_fu_1442_p2 + add_ln72_2_fu_1430_p2);

assign add_ln102_6_fu_1496_p2 = (add_ln102_19_fu_1490_p2 + add_ln71_2_fu_1468_p2);

assign add_ln102_7_fu_1534_p2 = (arr_16_fu_1516_p2 + zext_ln102_8_fu_1512_p1);

assign add_ln102_8_fu_1572_p2 = (arr_15_fu_1554_p2 + zext_ln102_9_fu_1550_p1);

assign add_ln102_9_fu_711_p2 = (trunc_ln1_fu_665_p3 + trunc_ln2_fu_681_p3);

assign add_ln102_fu_1016_p2 = (add_ln102_12_reg_2015 + add_ln89_fu_1006_p2);

assign add_ln103_1_fu_813_p2 = (trunc_ln90_fu_757_p1 + trunc_ln6_fu_761_p4);

assign add_ln103_2_fu_1364_p2 = (add_ln103_1_reg_2045 + add_ln90_fu_1011_p2);

assign add_ln103_fu_1650_p2 = (mul_ln102_fu_440_p2 + zext_ln103_fu_1647_p1);

assign add_ln104_1_fu_1380_p2 = (add_ln104_3_fu_1374_p2 + add_ln104_2_fu_1369_p2);

assign add_ln104_2_fu_1369_p2 = (trunc_ln85_1_reg_2030 + trunc_ln7_fu_1035_p3);

assign add_ln104_3_fu_1374_p2 = (trunc_ln86_fu_1042_p1 + trunc_ln102_2_fu_1046_p4);

assign add_ln104_fu_1683_p2 = (zext_ln103_1_fu_1666_p1 + zext_ln104_fu_1680_p1);

assign add_ln105_fu_1386_p2 = (trunc_ln81_fu_1087_p1 + trunc_ln102_3_fu_1091_p4);

assign add_ln106_fu_1397_p2 = (trunc_ln100_fu_1152_p1 + trunc_ln102_4_fu_1162_p4);

assign add_ln107_fu_1409_p2 = (trunc_ln73_fu_1210_p1 + trunc_ln102_5_fu_1218_p4);

assign add_ln108_fu_1588_p2 = (trunc_ln72_2_fu_1434_p1 + trunc_ln102_6_reg_2075);

assign add_ln109_fu_1599_p2 = (trunc_ln71_2_fu_1472_p1 + trunc_ln102_7_fu_1480_p4);

assign add_ln60_1_fu_1344_p2 = (grp_fu_340_p2 + grp_fu_328_p2);

assign add_ln60_2_fu_1350_p2 = (add_ln60_1_fu_1344_p2 + grp_fu_344_p2);

assign add_ln60_fu_1338_p2 = (grp_fu_336_p2 + grp_fu_332_p2);

assign add_ln71_1_fu_1292_p2 = (mul_ln71_2_fu_380_p2 + grp_fu_352_p2);

assign add_ln71_2_fu_1468_p2 = (add_ln71_1_reg_2085 + add_ln71_reg_2080);

assign add_ln71_3_fu_1476_p2 = (trunc_ln71_1_reg_2095 + trunc_ln71_reg_2090);

assign add_ln71_fu_1286_p2 = (mul_ln71_3_fu_396_p2 + mul_ln71_1_fu_368_p2);

assign add_ln72_1_fu_1256_p2 = (mul_ln72_2_fu_384_p2 + grp_fu_324_p2);

assign add_ln72_2_fu_1430_p2 = (add_ln72_3_reg_2060 + add_ln72_reg_2055);

assign add_ln72_3_fu_1262_p2 = (add_ln72_1_fu_1256_p2 + mul_ln72_3_fu_400_p2);

assign add_ln72_4_fu_1438_p2 = (trunc_ln72_1_reg_2070 + trunc_ln72_reg_2065);

assign add_ln72_fu_1250_p2 = (shl_ln5_fu_940_p3 + grp_fu_356_p2);

assign add_ln73_1_fu_1204_p2 = (add_ln73_fu_1198_p2 + mul_ln73_1_fu_372_p2);

assign add_ln73_fu_1198_p2 = (mul_ln73_2_fu_388_p2 + mul_ln73_fu_360_p2);

assign add_ln77_1_fu_1312_p2 = (add_ln77_fu_1306_p2 + mul_ln70_1_fu_364_p2);

assign add_ln77_2_fu_1318_p2 = (mul_ln70_3_fu_392_p2 + grp_fu_320_p2);

assign add_ln77_3_fu_1324_p2 = (add_ln77_2_fu_1318_p2 + mul_ln77_fu_404_p2);

assign add_ln77_fu_1306_p2 = (grp_fu_348_p2 + mul_ln70_2_fu_376_p2);

assign add_ln80_1_fu_797_p2 = (grp_fu_328_p2 + grp_fu_320_p2);

assign add_ln80_fu_803_p2 = (add_ln80_1_fu_797_p2 + grp_fu_324_p2);

assign add_ln84_1_fu_777_p2 = (grp_fu_340_p2 + grp_fu_332_p2);

assign add_ln84_fu_783_p2 = (add_ln84_1_fu_777_p2 + grp_fu_336_p2);

assign add_ln89_1_fu_743_p2 = (grp_fu_344_p2 + grp_fu_348_p2);

assign add_ln89_fu_1006_p2 = (add_ln89_1_reg_2000 + shl_ln_fu_978_p3);

assign add_ln90_fu_1011_p2 = (trunc_ln89_1_reg_2010 + trunc_ln4_fu_999_p3);

assign add_ln92_fu_655_p2 = (grp_fu_352_p2 + grp_fu_356_p2);

assign add_ln95_1_fu_699_p2 = (shl_ln2_fu_647_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_20_out);

assign add_ln95_fu_693_p2 = (add_ln92_fu_655_p2 + shl_ln1_fu_631_p3);

assign add_ln99_1_fu_1126_p2 = (mul_ln99_fu_416_p2 + mul_ln97_fu_408_p2);

assign add_ln99_2_fu_1132_p2 = (mul_ln98_fu_412_p2 + mul_ln100_fu_420_p2);

assign add_ln99_fu_1146_p2 = (add_ln99_2_fu_1132_p2 + add_ln99_1_fu_1126_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_13_fu_705_p2 = (add_ln95_1_fu_699_p2 + add_ln95_fu_693_p2);

assign arr_15_fu_1554_p2 = (add_ln60_2_reg_2125 + add_ln60_reg_2120);

assign arr_16_fu_1516_p2 = (add_ln77_3_reg_2105 + add_ln77_1_reg_2100);

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_287_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_ap_start_reg;

assign lshr_ln102_1_fu_1021_p4 = {{add_ln102_fu_1016_p2[63:25]}};

assign lshr_ln102_2_fu_1073_p4 = {{add_ln102_1_fu_1067_p2[63:26]}};

assign lshr_ln102_3_fu_1112_p4 = {{add_ln102_2_fu_1107_p2[63:25]}};

assign lshr_ln102_4_fu_1184_p4 = {{add_ln102_3_fu_1178_p2[63:26]}};

assign lshr_ln102_6_fu_1454_p4 = {{add_ln102_5_fu_1448_p2[63:26]}};

assign lshr_ln102_7_fu_1502_p4 = {{add_ln102_6_fu_1496_p2[63:25]}};

assign lshr_ln102_8_fu_1540_p4 = {{add_ln102_7_fu_1534_p2[63:26]}};

assign lshr_ln_fu_729_p4 = {{arr_13_fu_705_p2[63:26]}};

assign mul_ln100_fu_420_p0 = zext_ln79_1_reg_1979;

assign mul_ln100_fu_420_p1 = mul_ln100_fu_420_p10;

assign mul_ln100_fu_420_p10 = $unsigned(zext_ln100_fu_995_p0);

assign mul_ln102_fu_440_p0 = mul_ln102_fu_440_p00;

assign mul_ln102_fu_440_p00 = trunc_ln102_s_reg_2166;

assign mul_ln102_fu_440_p1 = 44'd19;

assign mul_ln70_1_fu_364_p0 = mul_ln70_1_fu_364_p00;

assign mul_ln70_1_fu_364_p00 = shl_ln70_fu_921_p2;

assign mul_ln70_1_fu_364_p1 = zext_ln60_reg_1957;

assign mul_ln70_2_fu_376_p0 = zext_ln60_5_fu_901_p1;

assign mul_ln70_2_fu_376_p1 = zext_ln60_2_fu_868_p1;

assign mul_ln70_3_fu_392_p0 = mul_ln70_3_fu_392_p00;

assign mul_ln70_3_fu_392_p00 = shl_ln70_1_fu_961_p2;

assign mul_ln70_3_fu_392_p1 = zext_ln60_4_fu_889_p1;

assign mul_ln71_1_fu_368_p0 = zext_ln60_5_fu_901_p1;

assign mul_ln71_1_fu_368_p1 = zext_ln60_reg_1957;

assign mul_ln71_2_fu_380_p0 = zext_ln60_7_fu_914_p1;

assign mul_ln71_2_fu_380_p1 = zext_ln60_2_fu_868_p1;

assign mul_ln71_3_fu_396_p0 = zext_ln73_fu_953_p1;

assign mul_ln71_3_fu_396_p1 = zext_ln60_4_fu_889_p1;

assign mul_ln72_2_fu_384_p0 = zext_ln73_fu_953_p1;

assign mul_ln72_2_fu_384_p1 = zext_ln60_2_fu_868_p1;

assign mul_ln72_3_fu_400_p0 = zext_ln73_1_reg_1973;

assign mul_ln72_3_fu_400_p1 = zext_ln60_4_fu_889_p1;

assign mul_ln73_1_fu_372_p0 = zext_ln73_fu_953_p1;

assign mul_ln73_1_fu_372_p1 = zext_ln60_reg_1957;

assign mul_ln73_2_fu_388_p0 = zext_ln73_1_reg_1973;

assign mul_ln73_2_fu_388_p1 = zext_ln60_2_fu_868_p1;

assign mul_ln73_fu_360_p0 = zext_ln60_7_fu_914_p1;

assign mul_ln73_fu_360_p1 = zext_ln41_1_reg_1947;

assign mul_ln77_fu_404_p0 = zext_ln60_6_reg_1966;

assign mul_ln77_fu_404_p1 = zext_ln60_6_reg_1966;

assign mul_ln83_fu_430_p1 = 32'd19;

assign mul_ln88_fu_308_p0 = zext_ln88_fu_622_p1;

assign mul_ln88_fu_308_p1 = mul_ln88_fu_308_p10;

assign mul_ln88_fu_308_p10 = $unsigned(zext_ln86_2_fu_617_p0);

assign mul_ln92_fu_312_p0 = zext_ln88_fu_622_p1;

assign mul_ln92_fu_312_p1 = mul_ln92_fu_312_p10;

assign mul_ln92_fu_312_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out;

assign mul_ln93_fu_435_p1 = 32'd38;

assign mul_ln95_fu_316_p0 = mul_ln95_fu_316_p00;

assign mul_ln95_fu_316_p00 = mul_ln79_reg_1930;

assign mul_ln95_fu_316_p1 = mul_ln95_fu_316_p10;

assign mul_ln95_fu_316_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out;

assign mul_ln97_fu_408_p0 = zext_ln73_fu_953_p1;

assign mul_ln97_fu_408_p1 = zext_ln41_1_reg_1947;

assign mul_ln98_fu_412_p0 = mul_ln98_fu_412_p00;

assign mul_ln98_fu_412_p00 = shl_ln98_fu_985_p2;

assign mul_ln98_fu_412_p1 = zext_ln60_reg_1957;

assign mul_ln99_fu_416_p0 = zext_ln60_2_fu_868_p1;

assign mul_ln99_fu_416_p1 = zext_ln60_2_fu_868_p1;

assign out1_w_1_fu_1674_p2 = (zext_ln103_2_fu_1670_p1 + add_ln103_2_reg_2140);

assign out1_w_2_fu_1704_p2 = (zext_ln104_2_fu_1701_p1 + zext_ln104_1_fu_1697_p1);

assign out1_w_3_fu_1392_p2 = (add_ln105_fu_1386_p2 + trunc_ln81_1_reg_2040);

assign out1_w_4_fu_1403_p2 = (add_ln106_fu_1397_p2 + add_ln100_fu_1156_p2);

assign out1_w_5_fu_1415_p2 = (add_ln107_fu_1409_p2 + trunc_ln73_1_fu_1214_p1);

assign out1_w_6_fu_1593_p2 = (add_ln108_fu_1588_p2 + add_ln72_4_fu_1438_p2);

assign out1_w_7_fu_1605_p2 = (add_ln109_fu_1599_p2 + add_ln71_3_fu_1476_p2);

assign out1_w_8_fu_1611_p2 = (add_ln102_20_fu_1530_p2 + trunc_ln102_8_fu_1520_p4);

assign out1_w_9_fu_1617_p2 = (add_ln102_21_fu_1568_p2 + trunc_ln102_9_fu_1558_p4);

assign out1_w_fu_1641_p2 = (trunc_ln102_fu_1637_p1 + add_ln102_10_reg_1994);

assign sext_ln115_fu_1623_p1 = $signed(trunc_ln115_1_reg_1861);

assign sext_ln22_fu_465_p1 = $signed(trunc_ln22_1_reg_1855);

assign shl_ln1_fu_631_p3 = {{mul_ln92_fu_312_p2}, {1'd0}};

assign shl_ln2_fu_647_p3 = {{mul_ln95_fu_316_p2}, {1'd0}};

assign shl_ln41_fu_839_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out;

assign shl_ln41_fu_839_p2 = shl_ln41_fu_839_p0 << 32'd1;

assign shl_ln5_fu_940_p3 = {{grp_fu_304_p2}, {1'd0}};

assign shl_ln60_1_fu_878_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out;

assign shl_ln60_1_fu_878_p2 = shl_ln60_1_fu_878_p0 << 32'd1;

assign shl_ln60_2_fu_896_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out;

assign shl_ln60_2_fu_896_p2 = shl_ln60_2_fu_896_p0 << 32'd1;

assign shl_ln60_3_fu_909_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out;

assign shl_ln60_3_fu_909_p2 = shl_ln60_3_fu_909_p0 << 32'd1;

assign shl_ln60_fu_857_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out;

assign shl_ln60_fu_857_p2 = shl_ln60_fu_857_p0 << 32'd1;

assign shl_ln70_1_fu_961_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out;

assign shl_ln70_1_fu_961_p2 = shl_ln70_1_fu_961_p0 << 32'd2;

assign shl_ln70_fu_921_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out;

assign shl_ln70_fu_921_p2 = shl_ln70_fu_921_p0 << 32'd2;

assign shl_ln73_1_fu_562_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out << 32'd1;

assign shl_ln73_fu_948_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out << 32'd1;

assign shl_ln81_fu_582_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out << 32'd1;

assign shl_ln85_fu_597_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out << 32'd1;

assign shl_ln98_fu_985_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out << 32'd2;

assign shl_ln9_fu_971_p3 = {{mul_ln86_reg_1984}, {1'd0}};

assign shl_ln_fu_978_p3 = {{mul_ln88_reg_1989}, {1'd0}};

assign tmp_fu_1689_p3 = add_ln104_fu_1683_p2[32'd25];

assign tmp_s_fu_1656_p4 = {{add_ln103_fu_1650_p2[43:26]}};

assign trunc_ln100_fu_1152_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_24_out[25:0];

assign trunc_ln102_2_fu_1046_p4 = {{add_ln102_fu_1016_p2[50:25]}};

assign trunc_ln102_3_fu_1091_p4 = {{add_ln102_1_fu_1067_p2[50:26]}};

assign trunc_ln102_4_fu_1162_p4 = {{add_ln102_2_fu_1107_p2[50:25]}};

assign trunc_ln102_5_fu_1218_p4 = {{add_ln102_3_fu_1178_p2[50:26]}};

assign trunc_ln102_7_fu_1480_p4 = {{add_ln102_5_fu_1448_p2[50:26]}};

assign trunc_ln102_8_fu_1520_p4 = {{add_ln102_6_fu_1496_p2[50:25]}};

assign trunc_ln102_9_fu_1558_p4 = {{add_ln102_7_fu_1534_p2[50:26]}};

assign trunc_ln102_fu_1637_p1 = mul_ln102_fu_440_p2[25:0];

assign trunc_ln1_fu_665_p3 = {{trunc_ln93_fu_661_p1}, {1'd0}};

assign trunc_ln2_fu_681_p3 = {{trunc_ln94_fu_677_p1}, {1'd0}};

assign trunc_ln4_fu_999_p3 = {{trunc_ln89_reg_2005}, {1'd0}};

assign trunc_ln60_1_fu_1360_p1 = add_ln60_2_fu_1350_p2[24:0];

assign trunc_ln60_fu_1356_p1 = add_ln60_fu_1338_p2[24:0];

assign trunc_ln6_fu_761_p4 = {{arr_13_fu_705_p2[50:26]}};

assign trunc_ln71_1_fu_1302_p1 = add_ln71_1_fu_1292_p2[24:0];

assign trunc_ln71_2_fu_1472_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_10_out[24:0];

assign trunc_ln71_fu_1298_p1 = add_ln71_fu_1286_p2[24:0];

assign trunc_ln72_1_fu_1272_p1 = add_ln72_3_fu_1262_p2[25:0];

assign trunc_ln72_2_fu_1434_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_242_arr_9_out[25:0];

assign trunc_ln72_fu_1268_p1 = add_ln72_fu_1250_p2[25:0];

assign trunc_ln73_1_fu_1214_p1 = add_ln73_1_fu_1204_p2[24:0];

assign trunc_ln73_fu_1210_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_25_out[24:0];

assign trunc_ln77_1_fu_1334_p1 = add_ln77_3_fu_1324_p2[25:0];

assign trunc_ln77_fu_1330_p1 = add_ln77_1_fu_1312_p2[25:0];

assign trunc_ln7_fu_1035_p3 = {{trunc_ln85_reg_2025}, {1'd0}};

assign trunc_ln81_1_fu_809_p1 = add_ln80_fu_803_p2[24:0];

assign trunc_ln81_fu_1087_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_23_out[24:0];

assign trunc_ln85_1_fu_793_p1 = add_ln84_fu_783_p2[25:0];

assign trunc_ln85_fu_789_p1 = grp_fu_304_p2[24:0];

assign trunc_ln86_fu_1042_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_22_out[25:0];

assign trunc_ln89_1_fu_753_p1 = add_ln89_1_fu_743_p2[24:0];

assign trunc_ln89_fu_749_p1 = mul_ln88_fu_308_p2[23:0];

assign trunc_ln90_fu_757_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_21_out[24:0];

assign trunc_ln93_1_fu_673_p1 = add_ln92_fu_655_p2[25:0];

assign trunc_ln93_fu_661_p1 = mul_ln92_fu_312_p2[24:0];

assign trunc_ln94_fu_677_p1 = mul_ln95_fu_316_p2[24:0];

assign trunc_ln95_fu_689_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3_fu_264_arr_20_out[25:0];

assign trunc_ln99_1_fu_1142_p1 = add_ln99_2_fu_1132_p2[25:0];

assign trunc_ln99_fu_1138_p1 = add_ln99_1_fu_1126_p2[25:0];

assign zext_ln100_fu_995_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_7_out;

assign zext_ln102_1_fu_739_p1 = lshr_ln_fu_729_p4;

assign zext_ln102_2_fu_1031_p1 = lshr_ln102_1_fu_1021_p4;

assign zext_ln102_3_fu_1083_p1 = lshr_ln102_2_fu_1073_p4;

assign zext_ln102_4_fu_1122_p1 = lshr_ln102_3_fu_1112_p4;

assign zext_ln102_5_fu_1194_p1 = lshr_ln102_4_fu_1184_p4;

assign zext_ln102_6_fu_1427_p1 = lshr_ln102_5_reg_2050;

assign zext_ln102_7_fu_1464_p1 = lshr_ln102_6_fu_1454_p4;

assign zext_ln102_8_fu_1512_p1 = lshr_ln102_7_fu_1502_p4;

assign zext_ln102_9_fu_1550_p1 = lshr_ln102_8_fu_1540_p4;

assign zext_ln103_1_fu_1666_p1 = tmp_s_fu_1656_p4;

assign zext_ln103_2_fu_1670_p1 = tmp_s_fu_1656_p4;

assign zext_ln103_fu_1647_p1 = add_ln102_10_reg_1994;

assign zext_ln104_1_fu_1697_p1 = tmp_fu_1689_p3;

assign zext_ln104_2_fu_1701_p1 = add_ln104_1_reg_2146;

assign zext_ln104_fu_1680_p1 = add_ln103_2_reg_2140;

assign zext_ln27_fu_844_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_9_out;

assign zext_ln27_fu_844_p1 = $unsigned(zext_ln27_fu_844_p0);

assign zext_ln37_1_fu_819_p1 = mul_ln27_reg_1875;

assign zext_ln41_1_fu_544_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_out;

assign zext_ln41_fu_848_p1 = shl_ln41_fu_839_p2;

assign zext_ln42_1_fu_853_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_8_out;

assign zext_ln42_1_fu_853_p1 = $unsigned(zext_ln42_1_fu_853_p0);

assign zext_ln42_fu_823_p1 = mul_ln42_reg_1906;

assign zext_ln60_1_fu_862_p1 = shl_ln60_fu_857_p2;

assign zext_ln60_2_fu_868_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_2_out;

assign zext_ln60_3_fu_883_p1 = shl_ln60_1_fu_878_p2;

assign zext_ln60_4_fu_889_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_3_out;

assign zext_ln60_5_fu_901_p1 = shl_ln60_2_fu_896_p2;

assign zext_ln60_6_fu_558_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_4_out;

assign zext_ln60_7_fu_914_p1 = shl_ln60_3_fu_909_p2;

assign zext_ln60_fu_553_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out;

assign zext_ln72_1_fu_935_p1 = shl_ln60_3_fu_909_p2;

assign zext_ln72_fu_931_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_1_out;

assign zext_ln73_1_fu_567_p1 = shl_ln73_1_fu_562_p2;

assign zext_ln73_fu_953_p1 = shl_ln73_fu_948_p2;

assign zext_ln79_1_fu_577_p1 = mul_ln79_reg_1930;

assign zext_ln79_fu_572_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_6_out;

assign zext_ln79_fu_572_p1 = $unsigned(zext_ln79_fu_572_p0);

assign zext_ln81_fu_587_p1 = shl_ln81_fu_582_p2;

assign zext_ln83_fu_593_p1 = mul_ln83_reg_1936;

assign zext_ln85_fu_602_p1 = shl_ln85_fu_597_p2;

assign zext_ln86_1_fu_612_p1 = mul_ln79_reg_1930;

assign zext_ln86_2_fu_617_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out;

assign zext_ln86_2_fu_617_p1 = $unsigned(zext_ln86_2_fu_617_p0);

assign zext_ln86_fu_608_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_225_arg1_r_5_out;

assign zext_ln86_fu_608_p1 = $unsigned(zext_ln86_fu_608_p0);

assign zext_ln88_fu_622_p1 = mul_ln83_reg_1936;

assign zext_ln93_fu_639_p1 = mul_ln93_reg_1942;

always @ (posedge ap_clk) begin
    zext_ln41_1_reg_1947[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln60_reg_1957[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln60_6_reg_1966[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln73_1_reg_1973[0] <= 1'b0;
    zext_ln73_1_reg_1973[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln79_1_reg_1979[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
