$version Generated by VerilatedVcd $end
$date Sat Feb 24 15:09:29 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire 32 $ res [31:0] $end
  $var wire 32 # var1 [31:0] $end
  $scope module fsqrt $end
   $var wire 32 $ res [31:0] $end
   $var wire 32 % shifted_num [31:0] $end
   $var wire 32 # var1 [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01001011000011001110100001111100 #
b01000101010001100111010000111110 $
b01000101010001100111010000111110 %
#1
#2
#3
#4
#5
#6
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
#19
