{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617999667148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617999667148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 17:21:07 2021 " "Processing started: Fri Apr 09 17:21:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617999667148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999667148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999667148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617999667532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617999667533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675940 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteseg-behavior " "Found design unit 1: seteseg-behavior" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/seteseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675943 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteseg " "Found entity 1: seteseg" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/seteseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio-contar " "Found design unit 1: contador_relogio-contar" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675946 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio " "Found entity 1: contador_relogio" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675949 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-Behavior " "Found design unit 1: menu-Behavior" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675951 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor2s-Behavioral " "Found design unit 1: divisor2s-Behavioral" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675954 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor2s " "Found entity 1: divisor2s" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675957 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecontdisp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecontdisp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecontdisp " "Found entity 1: testecontdisp" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparar " "Found design unit 1: comparador-comparar" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675962 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_3favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_3favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_3favs-behavior " "Found design unit 1: lcd_example_3favs-behavior" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675964 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_3favs " "Found entity 1: lcd_example_3favs" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme-seta " "Found design unit 1: set_alarme-seta" {  } { { "set_alarme.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675967 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme " "Found entity 1: set_alarme" {  } { { "set_alarme.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_set_alarme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_set_alarme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_set_alarme " "Found entity 1: teste_set_alarme" {  } { { "teste_set_alarme.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/teste_set_alarme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-behavior " "Found design unit 1: lcd-behavior" {  } { { "lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675972 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_favs-behavior " "Found design unit 1: lcd_example_favs-behavior" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675975 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_favs " "Found entity 1: lcd_example_favs" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_lcd-beh " "Found design unit 1: MUX_lcd-beh" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675978 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_lcd " "Found entity 1: MUX_lcd" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_bruno-seta " "Found design unit 1: set_alarme_bruno-seta" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675981 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_bruno " "Found entity 1: set_alarme_bruno" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_victor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_victor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_victor-seta " "Found design unit 1: set_alarme_victor-seta" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675983 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_victor " "Found entity 1: set_alarme_victor" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_vinicius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_vinicius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_vinicius-seta " "Found design unit 1: set_alarme_vinicius-seta" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675986 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_vinicius " "Found entity 1: set_alarme_vinicius" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_bruno-behavior " "Found design unit 1: lcd_bruno-behavior" {  } { { "lcd_example_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_bruno.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675989 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_bruno " "Found entity 1: lcd_bruno" {  } { { "lcd_example_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_bruno.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_hora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hora-seta " "Found design unit 1: set_hora-seta" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675992 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_hora " "Found entity 1: set_hora" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio_set-contar " "Found design unit 1: contador_relogio_set-contar" {  } { { "contador_relogio_set.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_set.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675995 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio_set " "Found entity 1: contador_relogio_set" {  } { { "contador_relogio_set.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_set.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio_feedback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio_feedback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio_feedback-contar " "Found design unit 1: contador_relogio_feedback-contar" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675998 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio_feedback " "Found entity 1: contador_relogio_feedback" {  } { { "contador_relogio_feedback.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_feedback.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999675998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999675998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecontdisp " "Elaborating entity \"testecontdisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617999676047 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676049 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676049 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676049 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676049 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } { 832 16 232 1104 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676049 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676049 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676050 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676050 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data " "Converted elements in bus name \"lcd_data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data\[7..0\] lcd_data7..0 " "Converted element name(s) from \"lcd_data\[7..0\]\" to \"lcd_data7..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data1 " "Converted elements in bus name \"lcd_data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data1\[7..0\] lcd_data17..0 " "Converted element name(s) from \"lcd_data1\[7..0\]\" to \"lcd_data17..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data2 " "Converted elements in bus name \"lcd_data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data2\[7..0\] lcd_data27..0 " "Converted element name(s) from \"lcd_data2\[7..0\]\" to \"lcd_data27..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data3 " "Converted elements in bus name \"lcd_data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data3\[7..0\] lcd_data37..0 " "Converted element name(s) from \"lcd_data3\[7..0\]\" to \"lcd_data37..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "led\[5..0\] " "Not all bits in bus \"led\[5..0\]\" are used" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 88 264 744 "led\[0\]" "" } { 528 1104 1280 544 "led\[4\]" "" } { 552 1648 1824 568 "led\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "led " "Converted elements in bus name \"led\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[0\] led0 " "Converted element name(s) from \"led\[0\]\" to \"led0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 88 264 744 "led\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[4\] led4 " "Converted element name(s) from \"led\[4\]\" to \"led4\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 528 1104 1280 544 "led\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[5\] led5 " "Converted element name(s) from \"led\[5\]\" to \"led5\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 552 1648 1824 568 "led\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617999676051 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 728 88 264 744 "led\[0\]" "" } { 528 1104 1280 544 "led\[4\]" "" } { 552 1648 1824 568 "led\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst32 " "Primitive \"VCC\" of instance \"inst32\" not used" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 168 288 320 184 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1617999676051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_lcd MUX_lcd:inst24 " "Elaborating entity \"MUX_lcd\" for hierarchy \"MUX_lcd:inst24\"" {  } { { "testecontdisp.bdf" "inst24" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_favs lcd_example_favs:inst14 " "Elaborating entity \"lcd_example_favs\" for hierarchy \"lcd_example_favs:inst14\"" {  } { { "testecontdisp.bdf" "inst14" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 832 16 232 1104 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676053 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example_favs.vhd(64) " "VHDL Process Statement warning at lcd_example_favs.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676054 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_favs.vhd(72) " "VHDL Process Statement warning at lcd_example_favs.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676054 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_favs.vhd(73) " "VHDL Process Statement warning at lcd_example_favs.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676055 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_favs.vhd(74) " "VHDL Process Statement warning at lcd_example_favs.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676055 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_favs.vhd(75) " "VHDL Process Statement warning at lcd_example_favs.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676055 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_favs.vhd(76) " "VHDL Process Statement warning at lcd_example_favs.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676055 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_favs.vhd(77) " "VHDL Process Statement warning at lcd_example_favs.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676055 "|testecontdisp|lcd_example_favs:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller_v2_1 lcd_example_favs:inst14\|lcd_controller_v2_1:dut " "Elaborating entity \"lcd_controller_v2_1\" for hierarchy \"lcd_example_favs:inst14\|lcd_controller_v2_1:dut\"" {  } { { "lcd_example_favs.vhd" "dut" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999676068 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617999676068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617999676068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst33 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst33\"" {  } { { "testecontdisp.bdf" "inst33" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 704 -144 0 784 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst12 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst12\"" {  } { { "testecontdisp.bdf" "inst12" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 720 -376 -224 1056 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador.vhd(25) " "VHDL Process Statement warning at comparador.vhd(25): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fsl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fml comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fmh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhl comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fhl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhh comparador.vhd(27) " "VHDL Process Statement warning at comparador.vhd(27): signal \"fhh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador.vhd(39) " "VHDL Process Statement warning at comparador.vhd(39): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparador.vhd(41) " "VHDL Process Statement warning at comparador.vhd(41): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparador.vhd(46) " "VHDL Process Statement warning at comparador.vhd(46): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(46) " "VHDL Process Statement warning at comparador.vhd(46): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparador.vhd(51) " "VHDL Process Statement warning at comparador.vhd(51): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(51) " "VHDL Process Statement warning at comparador.vhd(51): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676071 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(51) " "VHDL Process Statement warning at comparador.vhd(51): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador.vhd(56) " "VHDL Process Statement warning at comparador.vhd(56): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador.vhd(61) " "VHDL Process Statement warning at comparador.vhd(61): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676072 "|testecontdisp|comparador:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_bruno set_alarme_bruno:inst25 " "Elaborating entity \"set_alarme_bruno\" for hierarchy \"set_alarme_bruno:inst25\"" {  } { { "testecontdisp.bdf" "inst25" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 896 -712 -536 1072 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676073 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676074 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676074 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_bruno.vhd(88) " "VHDL Process Statement warning at set_alarme_bruno.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_bruno.vhd(89) " "VHDL Process Statement warning at set_alarme_bruno.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_bruno.vhd(90) " "VHDL Process Statement warning at set_alarme_bruno.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_bruno.vhd(91) " "VHDL Process Statement warning at set_alarme_bruno.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_bruno.vhd(92) " "VHDL Process Statement warning at set_alarme_bruno.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_bruno.vhd(93) " "VHDL Process Statement warning at set_alarme_bruno.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:inst4 " "Elaborating entity \"menu\" for hierarchy \"menu:inst4\"" {  } { { "testecontdisp.bdf" "inst4" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 104 840 1000 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676075 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena menu.vhd(17) " "VHDL Process Statement warning at menu.vhd(17): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676076 "|testecontdisp|menu:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor2s divisor2s:inst1 " "Elaborating entity \"divisor2s\" for hierarchy \"divisor2s:inst1\"" {  } { { "testecontdisp.bdf" "inst1" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 104 488 632 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_victor set_alarme_victor:inst26 " "Elaborating entity \"set_alarme_victor\" for hierarchy \"set_alarme_victor:inst26\"" {  } { { "testecontdisp.bdf" "inst26" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 696 400 576 872 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_victor.vhd(88) " "VHDL Process Statement warning at set_alarme_victor.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_victor.vhd(89) " "VHDL Process Statement warning at set_alarme_victor.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_victor.vhd(90) " "VHDL Process Statement warning at set_alarme_victor.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_victor.vhd(91) " "VHDL Process Statement warning at set_alarme_victor.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_victor.vhd(92) " "VHDL Process Statement warning at set_alarme_victor.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_victor.vhd(93) " "VHDL Process Statement warning at set_alarme_victor.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676079 "|testecontdisp|set_alarme_victor:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_relogio_feedback contador_relogio_feedback:inst6 " "Elaborating entity \"contador_relogio_feedback\" for hierarchy \"contador_relogio_feedback:inst6\"" {  } { { "testecontdisp.bdf" "inst6" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 240 496 664 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "testecontdisp.bdf" "inst2" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 40 248 392 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_hora set_hora:inst5 " "Elaborating entity \"set_hora\" for hierarchy \"set_hora:inst5\"" {  } { { "testecontdisp.bdf" "inst5" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 272 232 408 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676092 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_hora.vhd(28) " "VHDL Process Statement warning at set_hora.vhd(28): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_hora.vhd(28) " "VHDL Process Statement warning at set_hora.vhd(28): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slr set_hora.vhd(93) " "VHDL Process Statement warning at set_hora.vhd(93): signal \"slr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shr set_hora.vhd(94) " "VHDL Process Statement warning at set_hora.vhd(94): signal \"shr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mlr set_hora.vhd(95) " "VHDL Process Statement warning at set_hora.vhd(95): signal \"mlr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mhr set_hora.vhd(96) " "VHDL Process Statement warning at set_hora.vhd(96): signal \"mhr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hlr set_hora.vhd(97) " "VHDL Process Statement warning at set_hora.vhd(97): signal \"hlr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hhr set_hora.vhd(98) " "VHDL Process Statement warning at set_hora.vhd(98): signal \"hhr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_hora.vhd(109) " "VHDL Process Statement warning at set_hora.vhd(109): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_hora.vhd(110) " "VHDL Process Statement warning at set_hora.vhd(110): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_hora.vhd(111) " "VHDL Process Statement warning at set_hora.vhd(111): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_hora.vhd(112) " "VHDL Process Statement warning at set_hora.vhd(112): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676094 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_hora.vhd(113) " "VHDL Process Statement warning at set_hora.vhd(113): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676095 "|testecontdisp|set_hora:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_hora.vhd(114) " "VHDL Process Statement warning at set_hora.vhd(114): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676095 "|testecontdisp|set_hora:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_vinicius set_alarme_vinicius:inst27 " "Elaborating entity \"set_alarme_vinicius\" for hierarchy \"set_alarme_vinicius:inst27\"" {  } { { "testecontdisp.bdf" "inst27" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 720 960 1136 896 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676097 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676097 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_vinicius.vhd(88) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676097 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_vinicius.vhd(89) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676097 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_vinicius.vhd(90) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676098 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_vinicius.vhd(91) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676098 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_vinicius.vhd(92) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676098 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_vinicius.vhd(93) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676098 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_3favs lcd_example_3favs:inst " "Elaborating entity \"lcd_example_3favs\" for hierarchy \"lcd_example_3favs:inst\"" {  } { { "testecontdisp.bdf" "inst" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999676101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example_3favs.vhd(64) " "VHDL Process Statement warning at lcd_example_3favs.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_3favs.vhd(72) " "VHDL Process Statement warning at lcd_example_3favs.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_3favs.vhd(73) " "VHDL Process Statement warning at lcd_example_3favs.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_3favs.vhd(74) " "VHDL Process Statement warning at lcd_example_3favs.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_3favs.vhd(75) " "VHDL Process Statement warning at lcd_example_3favs.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_3favs.vhd(76) " "VHDL Process Statement warning at lcd_example_3favs.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_3favs.vhd(77) " "VHDL Process Statement warning at lcd_example_3favs.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617999676103 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[0\] set_hora:inst5\|sh\[0\]~_emulated set_hora:inst5\|sh\[0\]~1 " "Register \"set_hora:inst5\|sh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[0\]~_emulated\" and latch \"set_hora:inst5\|sh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[1\] set_hora:inst5\|sh\[1\]~_emulated set_hora:inst5\|sh\[1\]~5 " "Register \"set_hora:inst5\|sh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[1\]~_emulated\" and latch \"set_hora:inst5\|sh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sh\[2\] set_hora:inst5\|sh\[2\]~_emulated set_hora:inst5\|sh\[2\]~9 " "Register \"set_hora:inst5\|sh\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sh\[2\]~_emulated\" and latch \"set_hora:inst5\|sh\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[0\] set_hora:inst5\|mh\[0\]~_emulated set_hora:inst5\|mh\[0\]~1 " "Register \"set_hora:inst5\|mh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[0\]~_emulated\" and latch \"set_hora:inst5\|mh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|mh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[1\] set_hora:inst5\|mh\[1\]~_emulated set_hora:inst5\|mh\[1\]~5 " "Register \"set_hora:inst5\|mh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[1\]~_emulated\" and latch \"set_hora:inst5\|mh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|mh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|mh\[2\] set_hora:inst5\|mh\[2\]~_emulated set_hora:inst5\|mh\[2\]~9 " "Register \"set_hora:inst5\|mh\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|mh\[2\]~_emulated\" and latch \"set_hora:inst5\|mh\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|mh[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hh\[0\] set_hora:inst5\|hh\[0\]~_emulated set_hora:inst5\|hh\[0\]~1 " "Register \"set_hora:inst5\|hh\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hh\[0\]~_emulated\" and latch \"set_hora:inst5\|hh\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|hh[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hh\[1\] set_hora:inst5\|hh\[1\]~_emulated set_hora:inst5\|hh\[1\]~5 " "Register \"set_hora:inst5\|hh\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hh\[1\]~_emulated\" and latch \"set_hora:inst5\|hh\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|hh[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[0\] set_hora:inst5\|sl\[0\]~_emulated set_hora:inst5\|sl\[0\]~1 " "Register \"set_hora:inst5\|sl\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[0\]~_emulated\" and latch \"set_hora:inst5\|sl\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sl[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[1\] set_hora:inst5\|sl\[1\]~_emulated set_hora:inst5\|sl\[1\]~5 " "Register \"set_hora:inst5\|sl\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[1\]~_emulated\" and latch \"set_hora:inst5\|sl\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[2\] set_hora:inst5\|sl\[2\]~_emulated set_hora:inst5\|sl\[2\]~9 " "Register \"set_hora:inst5\|sl\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[2\]~_emulated\" and latch \"set_hora:inst5\|sl\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|sl\[3\] set_hora:inst5\|sl\[3\]~_emulated set_hora:inst5\|sl\[3\]~13 " "Register \"set_hora:inst5\|sl\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|sl\[3\]~_emulated\" and latch \"set_hora:inst5\|sl\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|sl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[0\] set_hora:inst5\|ml\[0\]~_emulated set_hora:inst5\|ml\[0\]~1 " "Register \"set_hora:inst5\|ml\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[0\]~_emulated\" and latch \"set_hora:inst5\|ml\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|ml[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[1\] set_hora:inst5\|ml\[1\]~_emulated set_hora:inst5\|ml\[1\]~5 " "Register \"set_hora:inst5\|ml\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[1\]~_emulated\" and latch \"set_hora:inst5\|ml\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|ml[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[2\] set_hora:inst5\|ml\[2\]~_emulated set_hora:inst5\|ml\[2\]~9 " "Register \"set_hora:inst5\|ml\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[2\]~_emulated\" and latch \"set_hora:inst5\|ml\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|ml[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|ml\[3\] set_hora:inst5\|ml\[3\]~_emulated set_hora:inst5\|ml\[3\]~13 " "Register \"set_hora:inst5\|ml\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|ml\[3\]~_emulated\" and latch \"set_hora:inst5\|ml\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|ml[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[0\] set_hora:inst5\|hl\[0\]~_emulated set_hora:inst5\|hl\[0\]~1 " "Register \"set_hora:inst5\|hl\[0\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[0\]~_emulated\" and latch \"set_hora:inst5\|hl\[0\]~1\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|hl[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[1\] set_hora:inst5\|hl\[1\]~_emulated set_hora:inst5\|hl\[1\]~5 " "Register \"set_hora:inst5\|hl\[1\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[1\]~_emulated\" and latch \"set_hora:inst5\|hl\[1\]~5\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|hl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[2\] set_hora:inst5\|hl\[2\]~_emulated set_hora:inst5\|hl\[2\]~9 " "Register \"set_hora:inst5\|hl\[2\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[2\]~_emulated\" and latch \"set_hora:inst5\|hl\[2\]~9\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|hl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "set_hora:inst5\|hl\[3\] set_hora:inst5\|hl\[3\]~_emulated set_hora:inst5\|hl\[3\]~13 " "Register \"set_hora:inst5\|hl\[3\]\" is converted into an equivalent circuit using register \"set_hora:inst5\|hl\[3\]~_emulated\" and latch \"set_hora:inst5\|hl\[3\]~13\"" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1617999677818 "|testecontdisp|set_hora:inst5|hl[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1617999677818 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 24 1472 1648 40 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617999678366 "|testecontdisp|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617999678366 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617999678465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617999679866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617999679866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1101 " "Implemented 1101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617999679957 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617999679957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1081 " "Implemented 1081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617999679957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617999679957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617999679979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 17:21:19 2021 " "Processing ended: Fri Apr 09 17:21:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617999679979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617999679979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617999679979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617999679979 ""}
