verilog xil_defaultlib --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" --include "../../../../FFT_TOP_1.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/a574/BF.v" \
"../../../bd/design_1/ipshared/a574/Counter.v" \
"../../../bd/design_1/ipshared/a574/MULT.v" \
"../../../bd/design_1/ipshared/a574/Shift_Reg.v" \
"../../../bd/design_1/ipshared/a574/Stage.v" \
"../../../bd/design_1/ipshared/a574/Stage6.v" \
"../../../bd/design_1/ipshared/a574/Top_FFT.v" \
"../../../bd/design_1/ipshared/a574/axi_slave_fifo_sync.v" \
"../../../bd/design_1/ipshared/a574/axi_slave_FFT_f_ps.v" \
"../../../bd/design_1/ip/design_1_axi_slave_FFT_f_ps_0_0/sim/design_1_axi_slave_FFT_f_ps_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
