{"version": "20250623.14", "nodes": [{"name": "Constant", "layer": "Constants", "category": "Metanode", "abstract": false, "interfaces": [{"name": "constant", "direction": "output", "type": "intf__port"}], "properties": [{"name": "Constant Value", "type": "text", "default": "0"}]}, {"name": "External I/O", "layer": "Externals", "category": "Metanode", "abstract": false, "interfaces": [{"name": "in", "direction": "input", "type": ["intf__ext", "intf__port", "vendor_libdefault_wishbone"]}, {"name": "inout", "direction": "inout", "type": ["intf__ext", "intf__port", "vendor_libdefault_wishbone"]}, {"name": "out", "direction": "output", "type": ["intf__ext", "intf__port", "vendor_libdefault_wishbone"]}]}, {"name": "Identifier", "layer": "Identifiers", "category": "Metanode", "abstract": false, "properties": [{"name": "Library", "type": "text", "default": "libdefault"}, {"name": "Name", "type": "text", "default": ""}, {"name": "Vendor", "type": "text", "default": "vendor"}]}, {"name": "Interconnect", "category": "Metanode", "abstract": false, "interfaces": [{"name": "clk", "direction": "input", "type": "intf__port", "maxConnectionsCount": 1}, {"name": "manager", "direction": "input", "type": ["vendor_libdefault_wishbone"], "maxConnectionsCount": 1, "dynamic": true}, {"name": "rst", "direction": "input", "type": "intf__port", "maxConnectionsCount": 1}, {"name": "subordinate", "direction": "output", "type": ["vendor_libdefault_wishbone"], "maxConnectionsCount": 1, "dynamic": true}], "properties": [{"name": "Advanced configuration", "type": "bool", "default": false, "group": [{"name": "Interconnect configuration", "type": "text", "default": ""}, {"name": "Managers configuration", "type": "text", "default": ""}, {"name": "Subordinates configuration", "type": "text", "default": ""}]}, {"name": "Type", "type": "select", "default": "Wishbone Round-Robin", "values": ["AXI", "Wishbone Round-Robin"]}]}, {"name": "VexRiscv", "layer": "IP Cores", "category": "vendor/libdefault", "abstract": false, "additionalData": {"full_module_id": {"name": "VexRiscv", "vendor": "vendor", "library": "libdefault"}}, "interfaces": [{"name": "clk", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "dBusWishbone_", "direction": "output", "type": "vendor_libdefault_wishbone", "maxConnectionsCount": 1}, {"name": "externalInterruptArray", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "externalResetVector", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "iBusWishbone_", "direction": "output", "type": "vendor_libdefault_wishbone", "maxConnectionsCount": 1}, {"name": "reset", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "softwareInterrupt", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "timerInterrupt", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}]}, {"name": "crg", "layer": "IP Cores", "category": "vendor/libdefault", "abstract": false, "additionalData": {"full_module_id": {"name": "crg", "vendor": "vendor", "library": "libdefault"}}, "interfaces": [{"name": "clk100", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "sys_clk", "direction": "output", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "sys_rst", "direction": "output", "type": "intf__port", "maxConnectionsCount": -1}]}, {"name": "mem", "layer": "IP Cores", "category": "vendor/libdefault", "abstract": false, "additionalData": {"full_module_id": {"name": "mem", "vendor": "vendor", "library": "libdefault"}}, "properties": [{"name": "aw", "type": "text", "default": "$clog2(depth)"}, {"name": "depth", "type": "text", "default": "256"}, {"name": "memfile", "type": "text", "default": "\"\""}], "interfaces": [{"name": "mem_bus", "direction": "input", "type": "vendor_libdefault_wishbone", "maxConnectionsCount": 1}, {"name": "sys_clk", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "sys_rst", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}]}, {"name": "simple_soc", "layer": "IP Cores", "category": "vendor/libdefault", "abstract": false, "additionalData": {"full_module_id": {"name": "simple_soc", "vendor": "vendor", "library": "libdefault"}}, "interfaces": [{"name": "clk100", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "serial_rx", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "serial_tx", "direction": "output", "type": "intf__port", "maxConnectionsCount": -1}]}, {"name": "wb_uart", "layer": "IP Cores", "category": "vendor/libdefault", "abstract": false, "additionalData": {"full_module_id": {"name": "wb_uart", "vendor": "vendor", "library": "libdefault"}}, "interfaces": [{"name": "csr_wishbone", "direction": "input", "type": "vendor_libdefault_wishbone", "maxConnectionsCount": 1}, {"name": "serial1_rx", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "serial1_tx", "direction": "output", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "sys_clk", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}, {"name": "sys_rst", "direction": "input", "type": "intf__port", "maxConnectionsCount": -1}]}], "metadata": {"allowLoopbacks": true, "connectionStyle": "orthogonal", "movementStep": 15, "backgroundSize": 15, "layout": "CytoscapeEngine - grid", "twoColumn": true, "notifyWhenChanged": true, "welcome": false, "navbarItems": [{"name": "Validate", "stopName": "Stop", "iconName": "Validate", "procedureName": "dataflow_validate", "allowToRunInParallelWith": ["dataflow_run", "custom_lint_files"], "requireResponse": true}, {"name": "Run", "stopName": "Stop", "iconName": "Run", "procedureName": "dataflow_run", "allowToRunInParallelWith": ["dataflow_validate", "custom_lint_files"], "requireResponse": true}], "layers": [{"name": "Constants", "nodeLayers": ["Constants"]}, {"name": "Externals", "nodeLayers": ["Externals"]}, {"name": "IP Cores", "nodeLayers": ["IP Cores"]}, {"name": "Identifiers", "nodeLayers": ["Identifiers"]}], "interfaces": {"intf__port": {"interfaceColor": "#00ca7c"}, "intf__ext": {"interfaceColor": "#ffffff"}, "vendor_libdefault_wishbone": {"interfaceColor": "#5ad1cd", "interfaceConnectionPattern": "dashed"}}}}