


ARM Macro Assembler    Page 1 


    1 00000000                 THUMB
    2 00000000                 REQUIRE8
    3 00000000                 PRESERVE8
    4 00000000         
    5 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
    6 00000000         
    7 00000000         ; Reference to the FailSafe routine to be executed in ca
                       se of non-recoverable failure
    8 00000000                 IMPORT           FailSafePOR
    9 00000000         
   10 00000000         ; C variables for control flow monitoring
   11 00000000                 IMPORT           CtrlFlowCnt
   12 00000000                 IMPORT           CtrlFlowCntInv
   13 00000000                 IMPORT           conAA
   14 00000000                 IMPORT           con55
   15 00000000         
   16 00000000         ;*******************************************************
                       ************************
   17 00000000         ; Function Name  : STL_RunTimeCPUTest
   18 00000000         ; Description    : Cortex-M0 CPU test during run-time
   19 00000000         ;                  Note: when possible, BRANCH are 16-bi
                       t only (depending on
   20 00000000         ;                  relative offset to final BL instructi
                       on)
   21 00000000         ; Input          : None.
   22 00000000         ; Output         : Branch directly to a Fail Safe routin
                       e in case of failure
   23 00000000         ; Return         : CPUTEST_SUCCESS (=1) if test is ok
   24 00000000         ;*******************************************************
                       ************************/
   25 00000000         
   26 00000000         STL_RunTimeCPUTest
                               PROC
   27 00000000                 EXPORT           STL_RunTimeCPUTest
   28 00000000         
   29 00000000 B4F0            PUSH             {R4-R7}     ; Safe registers
   30 00000002         
   31 00000002         ; This is for control flow test (ENTRY point)
   32 00000002 485A            LDR              R0,=CtrlFlowCnt
   33 00000004         ; Assumes R1 OK; If not, error will be detected by R1 te
                       st and Ctrl flow test later on
   34 00000004 6801            LDR              R1,[R0]
   35 00000006 1CC9            ADDS             R1,R1,#0x3  ; CtrlFlowCnt += Ox
                                                            O3
   36 00000008 6001            STR              R1,[R0]
   37 0000000A         
   38 0000000A         ; Register R1
   39 0000000A 4859            LDR              R0, =conAA
   40 0000000C 6801            LDR              R1,[R0]
   41 0000000E 6800            LDR              R0,[R0]
   42 00000010 4288            CMP              R0,R1
   43 00000012 D154            BNE              CPUTestFail
   44 00000014 4857            LDR              R0, =con55
   45 00000016 6801            LDR              R1,[R0]
   46 00000018 6800            LDR              R0,[R0]
   47 0000001A 4288            CMP              R0,R1
   48 0000001C D14F            BNE              CPUTestFail
   49 0000001E 2101            MOVS             R1, #0x1    ; For ramp test



ARM Macro Assembler    Page 2 


   50 00000020         
   51 00000020         ; Register R2
   52 00000020 4853            LDR              R0, =conAA
   53 00000022 6802            LDR              R2,[R0]
   54 00000024 6800            LDR              R0,[R0]
   55 00000026 4290            CMP              R0,R2
   56 00000028 D149            BNE              CPUTestFail
   57 0000002A 4852            LDR              R0, =con55
   58 0000002C 6802            LDR              R2,[R0]
   59 0000002E 6800            LDR              R0,[R0]
   60 00000030 4290            CMP              R0,R2
   61 00000032 D144            BNE              CPUTestFail
   62 00000034 2202            MOVS             R2, #0x2    ; For ramp test
   63 00000036         
   64 00000036         ; Register R3
   65 00000036 484E            LDR              R0, =conAA
   66 00000038 6803            LDR              R3,[R0]
   67 0000003A 6800            LDR              R0,[R0]
   68 0000003C 4298            CMP              R0,R3
   69 0000003E D13E            BNE              CPUTestFail
   70 00000040 484C            LDR              R0, =con55
   71 00000042 6803            LDR              R3,[R0]
   72 00000044 6800            LDR              R0,[R0]
   73 00000046 4298            CMP              R0,R3
   74 00000048 D139            BNE              CPUTestFail
   75 0000004A 2303            MOVS             R3, #0x3    ; For ramp test
   76 0000004C         
   77 0000004C         ; Register R4
   78 0000004C 4848            LDR              R0, =conAA
   79 0000004E 6804            LDR              R4,[R0]
   80 00000050 6800            LDR              R0,[R0]
   81 00000052 42A0            CMP              R0,R4
   82 00000054 D133            BNE              CPUTestFail
   83 00000056 4847            LDR              R0, =con55
   84 00000058 6804            LDR              R4,[R0]
   85 0000005A 6800            LDR              R0,[R0]
   86 0000005C 42A0            CMP              R0,R4
   87 0000005E D12E            BNE              CPUTestFail
   88 00000060 2404            MOVS             R4, #0x4    ; For ramp test
   89 00000062         
   90 00000062         ; Register R5
   91 00000062 4843            LDR              R0, =conAA
   92 00000064 6805            LDR              R5,[R0]
   93 00000066 6800            LDR              R0,[R0]
   94 00000068 42A8            CMP              R0,R5
   95 0000006A D128            BNE              CPUTestFail
   96 0000006C 4841            LDR              R0, =con55
   97 0000006E 6805            LDR              R5,[R0]
   98 00000070 6800            LDR              R0,[R0]
   99 00000072 42A8            CMP              R0,R5
  100 00000074 D123            BNE              CPUTestFail
  101 00000076 2505            MOVS             R5, #0x5    ; For ramp test
  102 00000078         
  103 00000078         ; Register R6
  104 00000078 483D            LDR              R0, =conAA
  105 0000007A 6806            LDR              R6,[R0]
  106 0000007C 6800            LDR              R0,[R0]
  107 0000007E 42B0            CMP              R0,R6
  108 00000080 D11D            BNE              CPUTestFail



ARM Macro Assembler    Page 3 


  109 00000082 483C            LDR              R0, =con55
  110 00000084 6806            LDR              R6,[R0]
  111 00000086 6800            LDR              R0,[R0]
  112 00000088 42B0            CMP              R0,R6
  113 0000008A D118            BNE              CPUTestFail
  114 0000008C 2606            MOVS             R6, #0x6    ; For ramp test
  115 0000008E         
  116 0000008E         ; Register R7
  117 0000008E 4838            LDR              R0, =conAA
  118 00000090 6807            LDR              R7,[R0]
  119 00000092 6800            LDR              R0,[R0]
  120 00000094 42B8            CMP              R0,R7
  121 00000096 D112            BNE              CPUTestFail
  122 00000098 4836            LDR              R0, =con55
  123 0000009A 6807            LDR              R7,[R0]
  124 0000009C 6800            LDR              R0,[R0]
  125 0000009E 42B8            CMP              R0,R7
  126 000000A0 D10D            BNE              CPUTestFail
  127 000000A2 2707            MOVS             R7, #0x7    ; For ramp test
  128 000000A4         
  129 000000A4         ; Register R8
  130 000000A4 4832            LDR              R0, =conAA
  131 000000A6 6800            LDR              R0,[R0]
  132 000000A8 4680            MOV              R8,R0
  133 000000AA 4540            CMP              R0,R8
  134 000000AC D107            BNE              CPUTestFail
  135 000000AE 4831            LDR              R0, =con55
  136 000000B0 6800            LDR              R0,[R0]
  137 000000B2 4680            MOV              R8,R0
  138 000000B4 4540            CMP              R0,R8
  139 000000B6 D102            BNE              CPUTestFail
  140 000000B8 2008            MOVS             R0, #0x08   ; For ramp test
  141 000000BA 4680            MOV              R8,R0
  142 000000BC         
  143 000000BC E001            BAL              CPUTstCont
  144 000000BE         
  145 000000BE         CPUTestFail
  146 000000BE F7FF FFFE       BLAL             FailSafePOR
  147 000000C2         
  148 000000C2         CPUTstCont
  149 000000C2         ; Register R9
  150 000000C2 482B            LDR              R0, =conAA
  151 000000C4 6800            LDR              R0,[R0]
  152 000000C6 4681            MOV              R9,R0
  153 000000C8 4548            CMP              R0,R9
  154 000000CA D1F8            BNE              CPUTestFail
  155 000000CC 4829            LDR              R0, =con55
  156 000000CE 6800            LDR              R0,[R0]
  157 000000D0 4681            MOV              R9,R0
  158 000000D2 4548            CMP              R0,R9
  159 000000D4 D1F3            BNE              CPUTestFail
  160 000000D6 2009            MOVS             R0, #0x09   ; For ramp test
  161 000000D8 4681            MOV              R9,R0
  162 000000DA         
  163 000000DA         ; Register R10
  164 000000DA 4825            LDR              R0, =conAA
  165 000000DC 6800            LDR              R0,[R0]
  166 000000DE 4682            MOV              R10,R0
  167 000000E0 4550            CMP              R0,R10



ARM Macro Assembler    Page 4 


  168 000000E2 D1EC            BNE              CPUTestFail
  169 000000E4 4823            LDR              R0, =con55
  170 000000E6 6800            LDR              R0,[R0]
  171 000000E8 4682            MOV              R10,R0
  172 000000EA 4550            CMP              R0,R10
  173 000000EC D1E7            BNE              CPUTestFail
  174 000000EE 200A            MOVS             R0, #0x0A   ; For ramp test
  175 000000F0 4682            MOV              R10,R0
  176 000000F2         
  177 000000F2         ; Register R11
  178 000000F2 481F            LDR              R0, =conAA
  179 000000F4 6800            LDR              R0,[R0]
  180 000000F6 4683            MOV              R11,R0
  181 000000F8 4558            CMP              R0,R11
  182 000000FA D1E0            BNE              CPUTestFail
  183 000000FC 481D            LDR              R0, =con55
  184 000000FE 6800            LDR              R0,[R0]
  185 00000100 4683            MOV              R11,R0
  186 00000102 4558            CMP              R0,R11
  187 00000104 D1DB            BNE              CPUTestFail
  188 00000106 200B            MOVS             R0, #0x0B   ; For ramp test
  189 00000108 4683            MOV              R11,R0
  190 0000010A         
  191 0000010A         ; Register R12
  192 0000010A 4819            LDR              R0, =conAA
  193 0000010C 6800            LDR              R0,[R0]
  194 0000010E 4684            MOV              R12,R0
  195 00000110 4560            CMP              R0,R12
  196 00000112 D1D4            BNE              CPUTestFail
  197 00000114 4817            LDR              R0, =con55
  198 00000116 6800            LDR              R0,[R0]
  199 00000118 4684            MOV              R12,R0
  200 0000011A 4560            CMP              R0,R12
  201 0000011C D1CF            BNE              CPUTestFail
  202 0000011E 200C            MOVS             R0, #0x0C   ; For ramp test
  203 00000120 4684            MOV              R12,R0
  204 00000122 4815            LDR              R0, =CPUTstCont
  205 00000124         
  206 00000124         ; Link register R14 cannot be tested an error should be 
                       detected by Ctrl flow test later
  207 00000124         
  208 00000124         ; Ramp pattern verification (R0 is not tested)
  209 00000124 2901            CMP              R1, #0x01
  210 00000126 D1CA            BNE              CPUTestFail
  211 00000128 2A02            CMP              R2, #0x02
  212 0000012A D1C8            BNE              CPUTestFail
  213 0000012C 2B03            CMP              R3, #0x03
  214 0000012E D1C6            BNE              CPUTestFail
  215 00000130 2C04            CMP              R4, #0x04
  216 00000132 D1C4            BNE              CPUTestFail
  217 00000134 2D05            CMP              R5, #0x05
  218 00000136 D1C2            BNE              CPUTestFail
  219 00000138 2E06            CMP              R6, #0x06
  220 0000013A D1C0            BNE              CPUTestFail
  221 0000013C 2F07            CMP              R7, #0x07
  222 0000013E D1BE            BNE              CPUTestFail
  223 00000140 2008            MOVS             R0, #0x08
  224 00000142 4540            CMP              R0,R8
  225 00000144 D1BB            BNE              CPUTestFail



ARM Macro Assembler    Page 5 


  226 00000146 2009            MOVS             R0, #0x09
  227 00000148 4548            CMP              R0,R9
  228 0000014A D1B8            BNE              CPUTestFail
  229 0000014C 200A            MOVS             R0, #0x0A
  230 0000014E 4550            CMP              R0,R10
  231 00000150 D1B5            BNE              CPUTestFail
  232 00000152 200B            MOVS             R0, #0x0B
  233 00000154 4558            CMP              R0,R11
  234 00000156 D1B2            BNE              CPUTestFail
  235 00000158 200C            MOVS             R0, #0x0C
  236 0000015A 4560            CMP              R0,R12
  237 0000015C D1AF            BNE              CPUTestFail
  238 0000015E         
  239 0000015E         ; Control flow test (EXIT point)
  240 0000015E 4807            LDR              R0,=CtrlFlowCntInv
  241 00000160 6801            LDR              R1,[R0]
  242 00000162 1EC9            SUBS             R1,R1,#0x3  ; CtrlFlowCntInv -=
                                                             OxO3
  243 00000164 6001            STR              R1,[R0]
  244 00000166         
  245 00000166 BCF0            POP              {R4-R7}     ; Restore registers
                                                            
  246 00000168         
  247 00000168 2001            MOVS             R0, #0x1    ; CPUTEST_SUCCESS
  248 0000016A 4770            BX               LR          ; return to the cal
                                                            ler
  249 0000016C                 ENDP                         ; routine (unrecove
                                                            rable fault)
  250 0000016C         
  251 0000016C                 END
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M0 --apcs=interw
ork --depend=.\out\swm260_stlcpurunkeil.d -o.\out\swm260_stlcpurunkeil.o -I.\CS
L\SWM260_StdPeriph_Driver -I.\CSL\CMSIS\CoreSupport -I.\CSL\CMSIS\DeviceSupport
 -I.\SelfTestLib -IC:\Users\zhangtn\AppData\Local\Arm\Packs\Synwit\SWM32_DFP\2.
0.5\CSL\SWM260\CMSIS\DeviceSupport --predefine="__EVAL SETA 1" --predefine="__M
ICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 536" --list=.\out\swm260_st
lcpurunkeil.lst SelfTestLib\SWM260_STLcpurunKEIL.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 5 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      None
Comment: .text unused
CPUTestFail 000000BE

Symbol: CPUTestFail
   Definitions
      At line 145 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 43 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 48 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 56 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 61 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 69 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 74 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 82 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 87 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 95 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 100 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 108 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 113 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 121 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 126 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 134 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 139 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 154 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 159 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 168 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 173 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 182 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 187 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 196 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 201 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 210 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 212 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 214 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 216 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 218 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 220 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 222 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 225 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 228 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 231 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 234 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 237 in file SelfTestLib\SWM260_STLcpurunKEIL.s

CPUTstCont 000000C2

Symbol: CPUTstCont
   Definitions
      At line 148 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 143 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 204 in file SelfTestLib\SWM260_STLcpurunKEIL.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols


STL_RunTimeCPUTest 00000000

Symbol: STL_RunTimeCPUTest
   Definitions
      At line 26 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 27 in file SelfTestLib\SWM260_STLcpurunKEIL.s
Comment: STL_RunTimeCPUTest used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

CtrlFlowCnt 00000000

Symbol: CtrlFlowCnt
   Definitions
      At line 11 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 32 in file SelfTestLib\SWM260_STLcpurunKEIL.s
Comment: CtrlFlowCnt used once
CtrlFlowCntInv 00000000

Symbol: CtrlFlowCntInv
   Definitions
      At line 12 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 240 in file SelfTestLib\SWM260_STLcpurunKEIL.s
Comment: CtrlFlowCntInv used once
FailSafePOR 00000000

Symbol: FailSafePOR
   Definitions
      At line 8 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 146 in file SelfTestLib\SWM260_STLcpurunKEIL.s
Comment: FailSafePOR used once
con55 00000000

Symbol: con55
   Definitions
      At line 14 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 44 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 57 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 70 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 83 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 96 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 109 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 122 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 135 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 155 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 169 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 183 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 197 in file SelfTestLib\SWM260_STLcpurunKEIL.s

conAA 00000000

Symbol: conAA
   Definitions
      At line 13 in file SelfTestLib\SWM260_STLcpurunKEIL.s
   Uses
      At line 39 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 52 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 65 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 78 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 91 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 104 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 117 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 130 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 150 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 164 in file SelfTestLib\SWM260_STLcpurunKEIL.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

      At line 178 in file SelfTestLib\SWM260_STLcpurunKEIL.s
      At line 192 in file SelfTestLib\SWM260_STLcpurunKEIL.s

5 symbols
344 symbols in table
