# Verification Coverage

Automatic generation of SystemVerilog coverage model from Excel sheet.

## Sample Excel Sheet

![sample sheet](img/xls.png)

## Sample Output
The sample output is in the `output` folder
