<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.02.05.17:56:42"
 outputDirectory="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone II"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_50_I_CLK_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_50_I_CLK_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_50_I_CLK_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock_50_i_clk_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock_50_i_clk_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface
     name="nios_lcd_camera_component_0_global_signals_export"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="clock_50_i_clk_in" />
   <property name="associatedReset" value="" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_DQ"
       direction="bidir"
       role="DRAM_DQ"
       width="16" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_ADDR"
       direction="output"
       role="DRAM_ADDR"
       width="12" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_LDQM"
       direction="output"
       role="DRAM_LDQM"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_UDQM"
       direction="output"
       role="DRAM_UDQM"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_WE_N"
       direction="output"
       role="DRAM_WE_N"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_CAS_N"
       direction="output"
       role="DRAM_CAS_N"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_RAS_N"
       direction="output"
       role="DRAM_RAS_N"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_CS_N"
       direction="output"
       role="DRAM_CS_N"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_BA_0"
       direction="output"
       role="DRAM_BA_0"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_BA_1"
       direction="output"
       role="DRAM_BA_1"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_CLK"
       direction="output"
       role="DRAM_CLK"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_DRAM_CKE"
       direction="output"
       role="DRAM_CKE"
       width="1" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_GPIO_0"
       direction="bidir"
       role="GPIO_0"
       width="36" />
   <port
       name="nios_lcd_camera_component_0_global_signals_export_GPIO_1"
       direction="bidir"
       role="GPIO_1"
       width="36" />
  </interface>
  <interface name="sram_0_external_interface" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sram_0_external_interface_DQ"
       direction="bidir"
       role="DQ"
       width="16" />
   <port
       name="sram_0_external_interface_ADDR"
       direction="output"
       role="ADDR"
       width="18" />
   <port
       name="sram_0_external_interface_LB_N"
       direction="output"
       role="LB_N"
       width="1" />
   <port
       name="sram_0_external_interface_UB_N"
       direction="output"
       role="UB_N"
       width="1" />
   <port
       name="sram_0_external_interface_CE_N"
       direction="output"
       role="CE_N"
       width="1" />
   <port
       name="sram_0_external_interface_OE_N"
       direction="output"
       role="OE_N"
       width="1" />
   <port
       name="sram_0_external_interface_WE_N"
       direction="output"
       role="WE_N"
       width="1" />
  </interface>
 </perimeter>
 <entity
   kind="experiment3"
   version="1.0"
   name="experiment3"
   path=""
   parameterizationKey="experiment3:1.0:AUTO_CLOCK_50_I_CLK_IN_CLOCK_DOMAIN=-1,AUTO_CLOCK_50_I_CLK_IN_CLOCK_RATE=-1,AUTO_CLOCK_50_I_CLK_IN_RESET_DOMAIN=-1,AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GENERATION_ID=1454712987,AUTO_UNIQUE_ID=(clock_source:12.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:12.0:breakAbsoluteAddr=1067040,breakOffset=32,breakSlave=cpu_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Console&apos; start=&apos;0x100000&apos; end=&apos;0x102000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Imageline&apos; start=&apos;0x102000&apos; end=&apos;0x104000&apos; /&gt;&lt;slave name=&apos;cpu_0.jtag_debug_module&apos; start=&apos;0x104800&apos; end=&apos;0x105000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Touchpanel&apos; start=&apos;0x105000&apos; end=&apos;0x105040&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Camera&apos; start=&apos;0x105040&apos; end=&apos;0x105080&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x105080&apos; end=&apos;0x105088&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=sram_0.avalon_sram_slave,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Tiny,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;cpu_0.jtag_debug_module&apos; start=&apos;0x104800&apos; end=&apos;0x105000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=3,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=sram_0.avalon_sram_slave,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,userDefinedSettings=)(altera_up_avalon_sram:11.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=false)(altera_avalon_jtag_uart:12.0:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(Nios_LCD_Camera_Component:1.0:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GLOBAL_SIGNALS_CLOCK_CLOCK_RATE=50000000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00104800)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00104800)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(reset:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(clock:12.0:)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00080000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00080000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00105080)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00105000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00105040)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00100000)(avalon:12.0:arbitrationPriority=1,baseAddress=0x00102000)(interrupt:12.0:irqNumber=0)(interrupt:12.0:irqNumber=1)"
   instancePathKey="experiment3">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLOCK_50_I_CLK_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1454712987" />
  <parameter name="AUTO_CLOCK_50_I_CLK_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_50_I_CLK_IN_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/experiment3.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_sram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/Nios_LCD_Camera_Component.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/experiment3.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component_hw.tcl"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 0 starting:experiment3 "experiment3"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>5</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>14</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_0.instruction_master and cpu_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_0.data_master and cpu_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_0_jtag_debug_module_translator.avalon_anti_slave_0 and cpu_0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_0_avalon_sram_slave_translator.avalon_anti_slave_0 and sram_0.avalon_sram_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios_LCD_Camera_Component_0_Touchpanel_translator.avalon_anti_slave_0 and Nios_LCD_Camera_Component_0.Touchpanel</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios_LCD_Camera_Component_0_Camera_translator.avalon_anti_slave_0 and Nios_LCD_Camera_Component_0.Camera</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios_LCD_Camera_Component_0_Console_translator.avalon_anti_slave_0 and Nios_LCD_Camera_Component_0.Console</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces Nios_LCD_Camera_Component_0_Imageline_translator.avalon_anti_slave_0 and Nios_LCD_Camera_Component_0.Imageline</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>31</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>40</b> modules, <b>210</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_burst_transform"><![CDATA[After transform: <b>41</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>42</b> modules, <b>169</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>59</b> modules, <b>205</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_width_transform"><![CDATA[After transform: <b>61</b> modules, <b>211</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>62</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/experiment3_cpu_0</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_up_avalon_sram</b> "<b>submodules/experiment3_sram_0</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/experiment3_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>Nios_LCD_Camera_Component</b> "<b>submodules/Nios_LCD_Camera_Component</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_addr_router</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router_001</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/experiment3_id_router_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/experiment3_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/experiment3_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/experiment3_rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/experiment3_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/experiment3_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="experiment3"><![CDATA["<b>experiment3</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/experiment3_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 55 starting:altera_nios2_qsys "submodules/experiment3_cpu_0"</message>
   <message level="Info" culprit="cpu_0">Starting RTL generation for module 'experiment3_cpu_0'</message>
   <message level="Info" culprit="cpu_0">  Generation command is [exec /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /tools/altera/12.0/quartus/common/ip/altera/common/perl/5.8.3 -I /tools/altera/12.0/quartus/sopc_builder/bin/europa -I /tools/altera/12.0/quartus/sopc_builder/bin/perl_lib -I /tools/altera/12.0/quartus/sopc_builder/bin -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=experiment3_cpu_0 --dir=/tmp/alt6836_9171865968801052343.dir/0002_cpu_0_gen/ --quartus_dir=/tools/altera/12.0/quartus --verilog --config=/tmp/alt6836_9171865968801052343.dir/0002_cpu_0_gen//experiment3_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:31 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:31 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu_0">Done RTL generation for module 'experiment3_cpu_0'</message>
   <message level="Info" culprit="cpu_0"><![CDATA["<b>experiment3</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu_0</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 54 starting:altera_up_avalon_sram "submodules/experiment3_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /tools/altera/12.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6836_9171865968801052343.dir/0003_sopcgen/experiment3_sram_0.v --source=/tmp/alt6836_9171865968801052343.dir/0003_sopcgen/experiment3_sram_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6836_9171865968801052343.dir/0004_sopcqmap/</message>
   <message level="Debug">Command took 3.235s</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>experiment3</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 53 starting:altera_avalon_jtag_uart "submodules/experiment3_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6836_9171865968801052343.dir/0005_sopclgen  --no_splash --refresh /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6836_9171865968801052343.dir/0005_sopclgen  --generate /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.02 Build 263</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Reading project /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Finding software components</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Running Generator Program for experiment3_jtag_uart_0</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Generating Symbol /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Creating command-line system-generation script: /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.02.05 17:56:40 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>experiment3</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 52 starting:Nios_LCD_Camera_Component "submodules/Nios_LCD_Camera_Component"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /tools/altera/12.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv --source=/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6836_9171865968801052343.dir/0001_sopcqmap/</message>
   <message level="Debug">Command took 3.371s</message>
   <message level="Info" culprit="Nios_LCD_Camera_Component_0"><![CDATA["<b>experiment3</b>" instantiated <b>Nios_LCD_Camera_Component</b> "<b>Nios_LCD_Camera_Component_0</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 51 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_0_instruction_master_translator"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_0_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 49 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_0_jtag_debug_module_translator"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_0_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 42 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="cpu_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 40 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 39 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>experiment3</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 26 starting:altera_merlin_router "submodules/experiment3_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 25 starting:altera_merlin_router "submodules/experiment3_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 24 starting:altera_merlin_router "submodules/experiment3_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 23 starting:altera_merlin_router "submodules/experiment3_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 22 starting:altera_merlin_router "submodules/experiment3_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>experiment3</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 15 starting:altera_merlin_demultiplexer "submodules/experiment3_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 14 starting:altera_merlin_demultiplexer "submodules/experiment3_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 13 starting:altera_merlin_multiplexer "submodules/experiment3_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 9 starting:altera_merlin_demultiplexer "submodules/experiment3_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
   <message level="Debug" culprit="experiment3">queue size: 4 starting:altera_merlin_multiplexer "submodules/experiment3_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="experiment3">queue size: 3 starting:altera_merlin_multiplexer "submodules/experiment3_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="experiment3">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="experiment3">queue size: 0 starting:altera_irq_mapper "submodules/experiment3_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>experiment3</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_nios2_qsys"
   version="12.0"
   name="experiment3_cpu_0"
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.0:breakAbsoluteAddr=1067040,breakOffset=32,breakSlave=cpu_0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Console&apos; start=&apos;0x100000&apos; end=&apos;0x102000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Imageline&apos; start=&apos;0x102000&apos; end=&apos;0x104000&apos; /&gt;&lt;slave name=&apos;cpu_0.jtag_debug_module&apos; start=&apos;0x104800&apos; end=&apos;0x105000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Touchpanel&apos; start=&apos;0x105000&apos; end=&apos;0x105040&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Camera&apos; start=&apos;0x105040&apos; end=&apos;0x105080&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x105080&apos; end=&apos;0x105088&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone II,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=sram_0.avalon_sram_slave,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Tiny,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;cpu_0.jtag_debug_module&apos; start=&apos;0x104800&apos; end=&apos;0x105000&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=3,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=EmbeddedMulFast,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=sram_0.avalon_sram_slave,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,userDefinedSettings="
   instancePathKey="experiment3:.:cpu_0">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="breakSlave" value="cpu_0.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="sram_0.avalon_sram_slave" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="21" />
  <parameter name="exceptionSlave" value="sram_0.avalon_sram_slave" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Console&apos; start=&apos;0x100000&apos; end=&apos;0x102000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Imageline&apos; start=&apos;0x102000&apos; end=&apos;0x104000&apos; /&gt;&lt;slave name=&apos;cpu_0.jtag_debug_module&apos; start=&apos;0x104800&apos; end=&apos;0x105000&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Touchpanel&apos; start=&apos;0x105000&apos; end=&apos;0x105040&apos; /&gt;&lt;slave name=&apos;Nios_LCD_Camera_Component_0.Camera&apos; start=&apos;0x105040&apos; end=&apos;0x105080&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x105080&apos; end=&apos;0x105088&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="524320" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram_0.avalon_sram_slave&apos; start=&apos;0x80000&apos; end=&apos;0x100000&apos; /&gt;&lt;slave name=&apos;cpu_0.jtag_debug_module&apos; start=&apos;0x104800&apos; end=&apos;0x105000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="21" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="524288" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="1067040" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cpu_0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="cpu_0" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 55 starting:altera_nios2_qsys "submodules/experiment3_cpu_0"</message>
   <message level="Info" culprit="cpu_0">Starting RTL generation for module 'experiment3_cpu_0'</message>
   <message level="Info" culprit="cpu_0">  Generation command is [exec /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /tools/altera/12.0/quartus/common/ip/altera/common/perl/5.8.3 -I /tools/altera/12.0/quartus/sopc_builder/bin/europa -I /tools/altera/12.0/quartus/sopc_builder/bin/perl_lib -I /tools/altera/12.0/quartus/sopc_builder/bin -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /tools/altera/12.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=experiment3_cpu_0 --dir=/tmp/alt6836_9171865968801052343.dir/0002_cpu_0_gen/ --quartus_dir=/tools/altera/12.0/quartus --verilog --config=/tmp/alt6836_9171865968801052343.dir/0002_cpu_0_gen//experiment3_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:29 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:31 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:31 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu_0"># 2016.02.05 17:56:32 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu_0">Done RTL generation for module 'experiment3_cpu_0'</message>
   <message level="Info" culprit="cpu_0"><![CDATA["<b>experiment3</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_up_avalon_sram"
   version="11.0"
   name="experiment3_sram_0"
   path="submodules/"
   parameterizationKey="altera_up_avalon_sram:11.0:AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone II,board=DE2,pixel_buffer=false"
   instancePathKey="experiment3:.:sram_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="pixel_buffer" value="false" />
  <parameter name="board" value="DE2" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_sram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/University_Program/Memory/altera_up_avalon_sram/altera_up_avalon_sram_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="sram_0" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 54 starting:altera_up_avalon_sram "submodules/experiment3_sram_0"</message>
   <message level="Info" culprit="sram_0">Starting Generation of SRAM or SSRAM Controller</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /tools/altera/12.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/tmp/alt6836_9171865968801052343.dir/0003_sopcgen/experiment3_sram_0.v --source=/tmp/alt6836_9171865968801052343.dir/0003_sopcgen/experiment3_sram_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6836_9171865968801052343.dir/0004_sopcqmap/</message>
   <message level="Debug">Command took 3.235s</message>
   <message level="Info" culprit="sram_0"><![CDATA["<b>experiment3</b>" instantiated <b>altera_up_avalon_sram</b> "<b>sram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_jtag_uart"
   version="12.0"
   name="experiment3_jtag_uart_0"
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:12.0:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="experiment3:.:jtag_uart_0">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_jtag_uart_0_input_stream.dat"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 53 starting:altera_avalon_jtag_uart "submodules/experiment3_jtag_uart_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">"/tools/altera/12.0/quartus/linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus/sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus/sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus/sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6836_9171865968801052343.dir/0005_sopclgen  --no_splash --refresh /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus" --sopc_perl="/tools/altera/12.0/quartus/linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus/../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: /tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">"/tools/altera/12.0/quartus//linux/jre/bin/java" -Xmx512M -classpath "/tools/altera/12.0/quartus//sopc_builder/bin/sopc_builder.jar:/tools/altera/12.0/quartus//sopc_builder/bin/PinAssigner.jar:/tools/altera/12.0/quartus//sopc_builder/bin/sopc_wizard.jar:/tools/altera/12.0/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/tools/altera/12.0/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6836_9171865968801052343.dir/0005_sopclgen  --generate /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.v --quartus_dir="/tools/altera/12.0/quartus/" --sopc_perl="/tools/altera/12.0/quartus//linux/perl" --sopc_lib_path="++/tools/altera/12.0/quartus//../ip/altera/sopc_builder_ip+/tools/altera/12.0/quartus//../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.02 Build 263</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Reading project /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Finding all CPUs</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Finding all peripherals</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Finding software components</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (No Libraries Built)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2016.02.05 17:56:39 (*) Running Generator Program for experiment3_jtag_uart_0</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Generating Symbol /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Creating command-line system-generation script: /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2016.02.05 17:56:40 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : /tmp/alt6836_9171865968801052343.dir/0005_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2016.02.05 17:56:40 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>experiment3</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="Nios_LCD_Camera_Component"
   version="1.0"
   name="Nios_LCD_Camera_Component"
   path="submodules/"
   parameterizationKey="Nios_LCD_Camera_Component:1.0:AUTO_DEVICE_FAMILY=Cyclone II,AUTO_GLOBAL_SIGNALS_CLOCK_CLOCK_RATE=50000000"
   instancePathKey="experiment3:.:Nios_LCD_Camera_Component_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_GLOBAL_SIGNALS_CLOCK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/Nios_LCD_Camera_Component.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component_hw.tcl"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="Nios_LCD_Camera_Component_0" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 52 starting:Nios_LCD_Camera_Component "submodules/Nios_LCD_Camera_Component"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /tools/altera/12.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv --source=/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/Nios_LCD_Camera_Component/Nios_LCD_Camera_Component.sv --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6836_9171865968801052343.dir/0001_sopcqmap/</message>
   <message level="Debug">Command took 3.371s</message>
   <message level="Info" culprit="Nios_LCD_Camera_Component_0"><![CDATA["<b>experiment3</b>" instantiated <b>Nios_LCD_Camera_Component</b> "<b>Nios_LCD_Camera_Component_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="12.0"
   name="altera_merlin_master_translator"
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=21,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="experiment3:.:cpu_0_instruction_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="cpu_0_instruction_master_translator,cpu_0_data_master_translator" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 51 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_0_instruction_master_translator"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_0_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="12.0"
   name="altera_merlin_slave_translator"
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:12.0:AUTO_DEVICE_FAMILY=Cyclone II,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=21,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="experiment3:.:cpu_0_jtag_debug_module_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="cpu_0_jtag_debug_module_translator,sram_0_avalon_sram_slave_translator,jtag_uart_0_avalon_jtag_slave_translator,Nios_LCD_Camera_Component_0_Touchpanel_translator,Nios_LCD_Camera_Component_0_Camera_translator,Nios_LCD_Camera_Component_0_Console_translator,Nios_LCD_Camera_Component_0_Imageline_translator" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 49 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu_0_jtag_debug_module_translator"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu_0_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="12.0"
   name="altera_merlin_master_agent"
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:12.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_0_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;1067008&quot;
   end=&quot;1069056&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;sram_0_avalon_sram_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;524288&quot;
   end=&quot;1048576&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=74,PKT_ADDR_SIDEBAND_L=74,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BURST_TYPE_H=73,PKT_BURST_TYPE_L=72,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=63,PKT_CACHE_H=89,PKT_CACHE_L=86,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=81,PKT_DEST_ID_L=79,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_SRC_ID_H=78,PKT_SRC_ID_L=76,PKT_THREAD_ID_H=82,PKT_THREAD_ID_L=82,PKT_TRANS_COMPRESSED_READ=57,PKT_TRANS_EXCLUSIVE=62,PKT_TRANS_LOCK=61,PKT_TRANS_POSTED=58,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,ST_CHANNEL_W=7,ST_DATA_W=92,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="experiment3:.:cpu_0_instruction_master_translator_avalon_universal_master_0_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="cpu_0_instruction_master_translator_avalon_universal_master_0_agent,cpu_0_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 42 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="cpu_0_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_0_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="12.0"
   name="altera_merlin_slave_agent"
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:12.0:AUTO_DEVICE_FAMILY=Cyclone II,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_BEGIN_BURST=75,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=63,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=81,PKT_DEST_ID_L=79,PKT_PROTECTION_H=85,PKT_PROTECTION_L=83,PKT_RESPONSE_STATUS_H=91,PKT_RESPONSE_STATUS_L=90,PKT_SRC_ID_H=78,PKT_SRC_ID_L=76,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=57,PKT_TRANS_LOCK=61,PKT_TRANS_POSTED=58,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="experiment3:.:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,Nios_LCD_Camera_Component_0_Touchpanel_translator_avalon_universal_slave_0_agent,Nios_LCD_Camera_Component_0_Camera_translator_avalon_universal_slave_0_agent,Nios_LCD_Camera_Component_0_Console_translator_avalon_universal_slave_0_agent,Nios_LCD_Camera_Component_0_Imageline_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 40 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="12.0"
   name="altera_avalon_sc_fifo"
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:12.0:AUTO_DEVICE_FAMILY=Cyclone II,BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ERROR_WIDTH=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="experiment3:.:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios_LCD_Camera_Component_0_Touchpanel_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios_LCD_Camera_Component_0_Camera_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios_LCD_Camera_Component_0_Console_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios_LCD_Camera_Component_0_Imageline_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 39 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>experiment3</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="experiment3_addr_router"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DESTINATION_ID=1,0,END_ADDRESS=0x100000,0x105000,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_DEST_ID_H=81,PKT_DEST_ID_L=79,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SLAVES_INFO=1:10:0x80000:0x100000:both,0:01:0x104800:0x105000:both,START_ADDRESS=0x80000,0x104800,ST_CHANNEL_W=7,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="experiment3:.:addr_router">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="END_ADDRESS" value="0x100000,0x105000" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x80000,0x104800" />
  <parameter name="PKT_DEST_ID_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x80000:0x100000:both,0:01:0x104800:0x105000:both" />
  <parameter name="PKT_DEST_ID_H" value="81" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="addr_router" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 26 starting:altera_merlin_router "submodules/experiment3_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="experiment3_addr_router_001"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=0000010,0100000,1000000,0000001,0001000,0010000,0000100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DESTINATION_ID=1,5,6,0,3,4,2,END_ADDRESS=0x100000,0x102000,0x104000,0x105000,0x105040,0x105080,0x105088,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_DEST_ID_H=81,PKT_DEST_ID_L=79,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SLAVES_INFO=1:0000010:0x80000:0x100000:both,5:0100000:0x100000:0x102000:both,6:1000000:0x102000:0x104000:both,0:0000001:0x104800:0x105000:both,3:0001000:0x105000:0x105040:both,4:0010000:0x105040:0x105080:both,2:0000100:0x105080:0x105088:both,START_ADDRESS=0x80000,0x100000,0x102000,0x104800,0x105000,0x105040,0x105080,ST_CHANNEL_W=7,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both"
   instancePathKey="experiment3:.:addr_router_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter
     name="END_ADDRESS"
     value="0x100000,0x102000,0x104000,0x105000,0x105040,0x105080,0x105088" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter
     name="CHANNEL_ID"
     value="0000010,0100000,1000000,0000001,0001000,0010000,0000100" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter
     name="START_ADDRESS"
     value="0x80000,0x100000,0x102000,0x104800,0x105000,0x105040,0x105080" />
  <parameter name="PKT_DEST_ID_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter
     name="SLAVES_INFO"
     value="1:0000010:0x80000:0x100000:both,5:0100000:0x100000:0x102000:both,6:1000000:0x102000:0x104000:both,0:0000001:0x104800:0x105000:both,3:0001000:0x105000:0x105040:both,4:0010000:0x105040:0x105080:both,2:0000100:0x105080:0x105088:both" />
  <parameter name="PKT_DEST_ID_H" value="81" />
  <parameter name="DESTINATION_ID" value="1,5,6,0,3,4,2" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both,both" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 25 starting:altera_merlin_router "submodules/experiment3_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="experiment3_id_router"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_DEST_ID_H=81,PKT_DEST_ID_L=79,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="experiment3:.:id_router">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_DEST_ID_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="SLAVES_INFO" value="0:01:0x0:0x0:both,1:10:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="81" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="id_router" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 24 starting:altera_merlin_router "submodules/experiment3_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="experiment3_id_router_001"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63:61) src_id(60:58) begin_burst(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0),PKT_ADDR_H=38,PKT_ADDR_L=18,PKT_DEST_ID_H=63,PKT_DEST_ID_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SLAVES_INFO=0:01:0x0:0x0:both,1:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=74,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="experiment3:.:id_router_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="ST_DATA_W" value="74" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_DEST_ID_L" value="61" />
  <parameter name="PKT_TRANS_WRITE" value="41" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="PKT_ADDR_H" value="38" />
  <parameter name="SLAVES_INFO" value="0:01:0x0:0x0:both,1:10:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="63" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63:61) src_id(60:58) begin_burst(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="PKT_TRANS_READ" value="42" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_id_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="id_router_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 23 starting:altera_merlin_router "submodules/experiment3_id_router_001"</message>
   <message level="Info" culprit="id_router_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="12.0"
   name="experiment3_id_router_002"
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),PKT_ADDR_H=56,PKT_ADDR_L=36,PKT_DEST_ID_H=81,PKT_DEST_ID_L=79,PKT_TRANS_READ=60,PKT_TRANS_WRITE=59,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=92,TYPE_OF_TRANSACTION=both"
   instancePathKey="experiment3:.:id_router_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="PKT_DEST_ID_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="59" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="PKT_ADDR_H" value="56" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both" />
  <parameter name="PKT_DEST_ID_H" value="81" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="PKT_TRANS_READ" value="60" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_id_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="id_router_002,id_router_003,id_router_004,id_router_005,id_router_006" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 22 starting:altera_merlin_router "submodules/experiment3_id_router_002"</message>
   <message level="Info" culprit="id_router_002"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="12.0"
   name="altera_merlin_burst_adapter"
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:12.0:AUTO_CR0_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,COMPRESSED_READ_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63:61) src_id(60:58) begin_burst(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0),OUT_BURSTWRAP_H=50,OUT_BYTE_CNT_H=46,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PKT_ADDR_H=38,PKT_ADDR_L=18,PKT_BEGIN_BURST=57,PKT_BURSTWRAP_H=50,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=53,PKT_BURST_SIZE_L=51,PKT_BURST_TYPE_H=55,PKT_BURST_TYPE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,ST_CHANNEL_W=7,ST_DATA_W=74"
   instancePathKey="experiment3:.:burst_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CR0_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="burst_adapter" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="burst_adapter"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="12.0"
   name="altera_reset_controller"
   path="submodules/"
   parameterizationKey="altera_reset_controller:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="experiment3:.:rst_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>experiment3</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="experiment3_cmd_xbar_demux"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=92,VALID_WIDTH=1"
   instancePathKey="experiment3:.:cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="cmd_xbar_demux,rsp_xbar_demux,rsp_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 15 starting:altera_merlin_demultiplexer "submodules/experiment3_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="experiment3_cmd_xbar_demux_001"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=92,VALID_WIDTH=1"
   instancePathKey="experiment3:.:cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="cmd_xbar_demux_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 14 starting:altera_merlin_demultiplexer "submodules/experiment3_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="12.0"
   name="experiment3_cmd_xbar_mux"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=61,ST_CHANNEL_W=7,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="experiment3:.:cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="cmd_xbar_mux,cmd_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 13 starting:altera_merlin_multiplexer "submodules/experiment3_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="12.0"
   name="experiment3_rsp_xbar_demux_002"
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=92,VALID_WIDTH=1"
   instancePathKey="experiment3:.:rsp_xbar_demux_002">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_rsp_xbar_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="experiment3"
     as="rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_004,rsp_xbar_demux_005,rsp_xbar_demux_006" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 9 starting:altera_merlin_demultiplexer "submodules/experiment3_rsp_xbar_demux_002"</message>
   <message level="Info" culprit="rsp_xbar_demux_002"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="12.0"
   name="experiment3_rsp_xbar_mux"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=61,ST_CHANNEL_W=7,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="experiment3:.:rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="rsp_xbar_mux" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 4 starting:altera_merlin_multiplexer "submodules/experiment3_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="12.0"
   name="experiment3_rsp_xbar_mux_001"
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=61,ST_CHANNEL_W=7,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="experiment3:.:rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="PKT_TRANS_LOCK" value="61" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="rsp_xbar_mux_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 3 starting:altera_merlin_multiplexer "submodules/experiment3_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="12.0"
   name="altera_merlin_width_adapter"
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:12.0:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone II,COMMAND_SIZE_W=3,IN_MERLIN_PACKET_FORMAT=response_status(91:90) cache(89:86) protection(85:83) thread_id(82) dest_id(81:79) src_id(78:76) begin_burst(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:63) trans_exclusive(62) trans_lock(61) trans_read(60) trans_write(59) trans_posted(58) trans_compressed_read(57) addr(56:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=56,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=68,IN_PKT_BURSTWRAP_L=66,IN_PKT_BURST_SIZE_H=71,IN_PKT_BURST_SIZE_L=69,IN_PKT_BURST_TYPE_H=73,IN_PKT_BURST_TYPE_L=72,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=65,IN_PKT_BYTE_CNT_L=63,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_RESPONSE_STATUS_H=91,IN_PKT_RESPONSE_STATUS_L=90,IN_PKT_TRANS_COMPRESSED_READ=57,IN_PKT_TRANS_EXCLUSIVE=62,IN_ST_DATA_W=92,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63:61) src_id(60:58) begin_burst(57) addr_sideband(56) burst_type(55:54) burst_size(53:51) burstwrap(50:48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=38,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=53,OUT_PKT_BURST_SIZE_L=51,OUT_PKT_BURST_TYPE_H=55,OUT_PKT_BURST_TYPE_L=54,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=47,OUT_PKT_BYTE_CNT_L=45,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_RESPONSE_STATUS_H=73,OUT_PKT_RESPONSE_STATUS_L=72,OUT_PKT_TRANS_COMPRESSED_READ=39,OUT_PKT_TRANS_EXCLUSIVE=44,OUT_ST_DATA_W=74,ST_CHANNEL_W=7"
   instancePathKey="experiment3:.:width_adapter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter.sv"
       attributes="" />
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="width_adapter,width_adapter_001" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="width_adapter"><![CDATA["<b>experiment3</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   kind="altera_irq_mapper"
   version="12.0"
   name="experiment3_irq_mapper"
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.0:AUTO_DEVICE_FAMILY=Cyclone II,IRQ_MAP=0:0,1:1,NUM_RCVRS=2,SENDER_IRQ_WIDTH=32"
   instancePathKey="experiment3:.:irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:0,1:1" />
  <parameter name="NUM_RCVRS" value="2" />
  <generatedFiles>
   <file
       path="/home/ECE/aiellocs/Desktop/4DS4/Lab4/exercieses/experiment3/db/ip/experiment3/submodules/experiment3_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/tools/altera/12.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="experiment3" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="experiment3">queue size: 0 starting:altera_irq_mapper "submodules/experiment3_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>experiment3</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
</deploy>
