@line:26    Cycle @1.00: [Driver]	CPU Simulation Started
@line:39    Cycle @2.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=0 value=0x00000000
@line:109   Cycle @2.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000000 stall=0 start=0 target=0x00000000 re=1
@line:460   Cycle @3.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @3.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @3.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @3.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @3.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @3.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @3.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 1
@line:1536  Cycle @3.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 10
@line:1539  Cycle @3.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @3.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @3.00: [IssuerInstance]	issuer: pc=0x00000000 instr=0x00a00093 is_mem=0 stall=0
@line:2187  Cycle @3.00: [IssuerInstance]	issuer -> RS: rob_idx=0 rd=1 rs1_dep=0 rs2_dep=0
@line:39    Cycle @3.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=0 value=0x00000000
@line:109   Cycle @3.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=0 start=0 target=0x00000000 re=1
@line:460   Cycle @4.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @4.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @4.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @4.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @4.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @4.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @4.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @4.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @4.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @4.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @4.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @4.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @4.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @5.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @5.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @5.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @5.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @5.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @5.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @5.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @5.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @5.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @5.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @5.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @5.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @5.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @6.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @6.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @6.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @6.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @6.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @6.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @6.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @6.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @6.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @6.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @6.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @6.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @6.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @7.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @7.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @7.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @7.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @7.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @7.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @7.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @7.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @7.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @7.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @7.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @7.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @7.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @8.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @8.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @8.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @8.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @8.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @8.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @8.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @8.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @8.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @8.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @8.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @8.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @8.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @9.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @9.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @9.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @9.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @9.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @9.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @9.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @9.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @9.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @9.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @9.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @9.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @9.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @10.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @10.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @10.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @10.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @10.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @10.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @10.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @10.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @10.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @10.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @10.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @10.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @10.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @11.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @11.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @11.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @11.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @11.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @11.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @11.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @11.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @11.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @11.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @11.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @11.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @11.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @12.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @12.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @12.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @12.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @12.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @12.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @12.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @12.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @12.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @12.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @12.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @12.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @12.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @13.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @13.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @13.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @13.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @13.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @13.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @13.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @13.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @13.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @13.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @13.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @13.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @13.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @14.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @14.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @14.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @14.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @14.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @14.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @14.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @14.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @14.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @14.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @14.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @14.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @14.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @15.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @15.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @15.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @15.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @15.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @15.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @15.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @15.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @15.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @15.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @15.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @15.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @15.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @16.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @16.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @16.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @16.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @16.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @16.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @16.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @16.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @16.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @16.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @16.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @16.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @16.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @17.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @17.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @17.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @17.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @17.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @17.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @17.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @17.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @17.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @17.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @17.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @17.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @17.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @18.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @18.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @18.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @18.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @18.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @18.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @18.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @18.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @18.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @18.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @18.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @18.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @18.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @19.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @19.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @19.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @19.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @19.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @19.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @19.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @19.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @19.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @19.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @19.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @19.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @19.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @20.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @20.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @20.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @20.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @20.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @20.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @20.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @20.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @20.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @20.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @20.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @20.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @20.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @21.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @21.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @21.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @21.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @21.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @21.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @21.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @21.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @21.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @21.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @21.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @21.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @21.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @22.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @22.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @22.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @22.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @22.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @22.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @22.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @22.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @22.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @22.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @22.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @22.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @22.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @23.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @23.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @23.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @23.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @23.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @23.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @23.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @23.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @23.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @23.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @23.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @23.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @23.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @24.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @24.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @24.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @24.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @24.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @24.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @24.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @24.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @24.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @24.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @24.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @24.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @24.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @25.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @25.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @25.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @25.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @25.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @25.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @25.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @25.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @25.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @25.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @25.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @25.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @25.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @26.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @26.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @26.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @26.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @26.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @26.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @26.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @26.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @26.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @26.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @26.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @26.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @26.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @27.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @27.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @27.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @27.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @27.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @27.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @27.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @27.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @27.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @27.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @27.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @27.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @27.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @28.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @28.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @28.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @28.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @28.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @28.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @28.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @28.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @28.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @28.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @28.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @28.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @28.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @29.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @29.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @29.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @29.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @29.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @29.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @29.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @29.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @29.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @29.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @29.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @29.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @29.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @30.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @30.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @30.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @30.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @30.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @30.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @30.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @30.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @30.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @30.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @30.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @30.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @30.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @31.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @31.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @31.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @31.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @31.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @31.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @31.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @31.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @31.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @31.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @31.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @31.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @31.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @32.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @32.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @32.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @32.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @32.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @32.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @32.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @32.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @32.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @32.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @32.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @32.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @32.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @33.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @33.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @33.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @33.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @33.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @33.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @33.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @33.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @33.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @33.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @33.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @33.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @33.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @34.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @34.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @34.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @34.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @34.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @34.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @34.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @34.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @34.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @34.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @34.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @34.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @34.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @35.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @35.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @35.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @35.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @35.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @35.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @35.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @35.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @35.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @35.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @35.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @35.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @35.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @36.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @36.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @36.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @36.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @36.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @36.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @36.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @36.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @36.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @36.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @36.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @36.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @36.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @37.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @37.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @37.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @37.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @37.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @37.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @37.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @37.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @37.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @37.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @37.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @37.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @37.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @38.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @38.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @38.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @38.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @38.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @38.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @38.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @38.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @38.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @38.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @38.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @38.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @38.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @39.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @39.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @39.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @39.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @39.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @39.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @39.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @39.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @39.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @39.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @39.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @39.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @39.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @40.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @40.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @40.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @40.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @40.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @40.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @40.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @40.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @40.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @40.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @40.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @40.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @40.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @41.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @41.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @41.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @41.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @41.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @41.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @41.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @41.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @41.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @41.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @41.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @41.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @41.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @42.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @42.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @42.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @42.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @42.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @42.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @42.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @42.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @42.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @42.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @42.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @42.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @42.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @43.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @43.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @43.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @43.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @43.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @43.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @43.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @43.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @43.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @43.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @43.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @43.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @43.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @44.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @44.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @44.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @44.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @44.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @44.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @44.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @44.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @44.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @44.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @44.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @44.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @44.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @45.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @45.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @45.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @45.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @45.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @45.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @45.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @45.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @45.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @45.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @45.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @45.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @45.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @46.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @46.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @46.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @46.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @46.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @46.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @46.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @46.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @46.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @46.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @46.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @46.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @46.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @47.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @47.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @47.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @47.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @47.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @47.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @47.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @47.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @47.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @47.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @47.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @47.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @47.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @48.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @48.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @48.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @48.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @48.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @48.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @48.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @48.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @48.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @48.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @48.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @48.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @48.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @49.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @49.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @49.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @49.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @49.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @49.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @49.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @49.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @49.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @49.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @49.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @49.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @49.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @50.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @50.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @50.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @50.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @50.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @50.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @50.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @50.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @50.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @50.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @50.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @50.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @50.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @51.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @51.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @51.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @51.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @51.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @51.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @51.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @51.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @51.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @51.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @51.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @51.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @51.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @52.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @52.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @52.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @52.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @52.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @52.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @52.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @52.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @52.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @52.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @52.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @52.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @52.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @53.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @53.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @53.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @53.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @53.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @53.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @53.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @53.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @53.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @53.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @53.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @53.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @53.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @54.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @54.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @54.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @54.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @54.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @54.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @54.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @54.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @54.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @54.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @54.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @54.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @54.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @55.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @55.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @55.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @55.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @55.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @55.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @55.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @55.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @55.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @55.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @55.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @55.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @55.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @56.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @56.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @56.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @56.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @56.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @56.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @56.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @56.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @56.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @56.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @56.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @56.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @56.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @57.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @57.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @57.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @57.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @57.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @57.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @57.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @57.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @57.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @57.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @57.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @57.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @57.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @58.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @58.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @58.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @58.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @58.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @58.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @58.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @58.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @58.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @58.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @58.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @58.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @58.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @59.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @59.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @59.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @59.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @59.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @59.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @59.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @59.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @59.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @59.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @59.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @59.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @59.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @60.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @60.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @60.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @60.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @60.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @60.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @60.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @60.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @60.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @60.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @60.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @60.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @60.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @61.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @61.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @61.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @61.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @61.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @61.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @61.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @61.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @61.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @61.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @61.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @61.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @61.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @62.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @62.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @62.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @62.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @62.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @62.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @62.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @62.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @62.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @62.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @62.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @62.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @62.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @63.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @63.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @63.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @63.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @63.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @63.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @63.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @63.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @63.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @63.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @63.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @63.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @63.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @64.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @64.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @64.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @64.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @64.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @64.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @64.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @64.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @64.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @64.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @64.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @64.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @64.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @65.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @65.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @65.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @65.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @65.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @65.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @65.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @65.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @65.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @65.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @65.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @65.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @65.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @66.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @66.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @66.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @66.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @66.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @66.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @66.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @66.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @66.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @66.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @66.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @66.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @66.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @67.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @67.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @67.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @67.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @67.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @67.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @67.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @67.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @67.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @67.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @67.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @67.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @67.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @68.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @68.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @68.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @68.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @68.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @68.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @68.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @68.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @68.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @68.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @68.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @68.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @68.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @69.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @69.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @69.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @69.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @69.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @69.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @69.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @69.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @69.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @69.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @69.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @69.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @69.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @70.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @70.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @70.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @70.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @70.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @70.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @70.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @70.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @70.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @70.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @70.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @70.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @70.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @71.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @71.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @71.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @71.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @71.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @71.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @71.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @71.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @71.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @71.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @71.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @71.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @71.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @72.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @72.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @72.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @72.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @72.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @72.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @72.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @72.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @72.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @72.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @72.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @72.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @72.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @73.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @73.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @73.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @73.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @73.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @73.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @73.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @73.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @73.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @73.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @73.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @73.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @73.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @74.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @74.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @74.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @74.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @74.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @74.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @74.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @74.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @74.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @74.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @74.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @74.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @74.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @75.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @75.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @75.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @75.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @75.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @75.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @75.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @75.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @75.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @75.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @75.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @75.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @75.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @76.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @76.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @76.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @76.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @76.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @76.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @76.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @76.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @76.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @76.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @76.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @76.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @76.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @77.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @77.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @77.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @77.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @77.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @77.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @77.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @77.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @77.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @77.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @77.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @77.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @77.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @78.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @78.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @78.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @78.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @78.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @78.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @78.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @78.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @78.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @78.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @78.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @78.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @78.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @79.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @79.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @79.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @79.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @79.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @79.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @79.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @79.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @79.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @79.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @79.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @79.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @79.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @80.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @80.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @80.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @80.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @80.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @80.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @80.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @80.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @80.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @80.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @80.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @80.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @80.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @81.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @81.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @81.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @81.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @81.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @81.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @81.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @81.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @81.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @81.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @81.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @81.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @81.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @82.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @82.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @82.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @82.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @82.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @82.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @82.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @82.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @82.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @82.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @82.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @82.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @82.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @83.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @83.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @83.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @83.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @83.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @83.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @83.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @83.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @83.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @83.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @83.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @83.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @83.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @84.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @84.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @84.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @84.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @84.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @84.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @84.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @84.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @84.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @84.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @84.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @84.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @84.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @85.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @85.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @85.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @85.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @85.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @85.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @85.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @85.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @85.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @85.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @85.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @85.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @85.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @86.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @86.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @86.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @86.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @86.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @86.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @86.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @86.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @86.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @86.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @86.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @86.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @86.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @87.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @87.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @87.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @87.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @87.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @87.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @87.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @87.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @87.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @87.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @87.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @87.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @87.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @88.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @88.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @88.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @88.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @88.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @88.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @88.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @88.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @88.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @88.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @88.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @88.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @88.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @89.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @89.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @89.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @89.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @89.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @89.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @89.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @89.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @89.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @89.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @89.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @89.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @89.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @90.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @90.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @90.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @90.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @90.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @90.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @90.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @90.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @90.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @90.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @90.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @90.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @90.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @91.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @91.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @91.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @91.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @91.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @91.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @91.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @91.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @91.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @91.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @91.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @91.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @91.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @92.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @92.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @92.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @92.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @92.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @92.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @92.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @92.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @92.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @92.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @92.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @92.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @92.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @93.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @93.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @93.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @93.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @93.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @93.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @93.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @93.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @93.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @93.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @93.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @93.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @93.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @94.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @94.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @94.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @94.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @94.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @94.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @94.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @94.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @94.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @94.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @94.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @94.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @94.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @95.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @95.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @95.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @95.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @95.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @95.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @95.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @95.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @95.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @95.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @95.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @95.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @95.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @96.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @96.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @96.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @96.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @96.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @96.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @96.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @96.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @96.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @96.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @96.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @96.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @96.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @97.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @97.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @97.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @97.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @97.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @97.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @97.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @97.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @97.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @97.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @97.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @97.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @97.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @98.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @98.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @98.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @98.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @98.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @98.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @98.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @98.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @98.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @98.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @98.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @98.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @98.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @99.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @99.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @99.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @99.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @99.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @99.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @99.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @99.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @99.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @99.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @99.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @99.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @99.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @100.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @100.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @100.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @100.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @100.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @100.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @100.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @100.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @100.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @100.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @100.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @100.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @100.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @101.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @101.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @101.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @101.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @101.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @101.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @101.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @101.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @101.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @101.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @101.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @101.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @101.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @102.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @102.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @102.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @102.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @102.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @102.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @102.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @102.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @102.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @102.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @102.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @102.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @102.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @103.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @103.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @103.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @103.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @103.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @103.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @103.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @103.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @103.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @103.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @103.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @103.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @103.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @104.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @104.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @104.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @104.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @104.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @104.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @104.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @104.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @104.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @104.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @104.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @104.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @104.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @105.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @105.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @105.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @105.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @105.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @105.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @105.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @105.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @105.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @105.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @105.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @105.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @105.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @106.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @106.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @106.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @106.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @106.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @106.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @106.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @106.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @106.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @106.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @106.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @106.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @106.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @107.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @107.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @107.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @107.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @107.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @107.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @107.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @107.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @107.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @107.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @107.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @107.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @107.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @108.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @108.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @108.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @108.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @108.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @108.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @108.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @108.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @108.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @108.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @108.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @108.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @108.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @109.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @109.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @109.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @109.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @109.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @109.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @109.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @109.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @109.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @109.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @109.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @109.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @109.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @110.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @110.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @110.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @110.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @110.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @110.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @110.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @110.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @110.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @110.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @110.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @110.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @110.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @111.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @111.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @111.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @111.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @111.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @111.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @111.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @111.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @111.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @111.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @111.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @111.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @111.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @112.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @112.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @112.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @112.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @112.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @112.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @112.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @112.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @112.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @112.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @112.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @112.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @112.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @113.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @113.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @113.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @113.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @113.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @113.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @113.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @113.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @113.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @113.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @113.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @113.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @113.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @114.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @114.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @114.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @114.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @114.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @114.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @114.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @114.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @114.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @114.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @114.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @114.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @114.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @115.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @115.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @115.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @115.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @115.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @115.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @115.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @115.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @115.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @115.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @115.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @115.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @115.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @116.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @116.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @116.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @116.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @116.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @116.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @116.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @116.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @116.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @116.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @116.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @116.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @116.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @117.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @117.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @117.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @117.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @117.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @117.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @117.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @117.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @117.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @117.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @117.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @117.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @117.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @118.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @118.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @118.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @118.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @118.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @118.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @118.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @118.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @118.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @118.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @118.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @118.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @118.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @119.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @119.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @119.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @119.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @119.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @119.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @119.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @119.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @119.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @119.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @119.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @119.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @119.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @120.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @120.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @120.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @120.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @120.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @120.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @120.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @120.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @120.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @120.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @120.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @120.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @120.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @121.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @121.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @121.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @121.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @121.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @121.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @121.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @121.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @121.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @121.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @121.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @121.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @121.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @122.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @122.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @122.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @122.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @122.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @122.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @122.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @122.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @122.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @122.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @122.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @122.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @122.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @123.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @123.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @123.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @123.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @123.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @123.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @123.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @123.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @123.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @123.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @123.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @123.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @123.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @124.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @124.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @124.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @124.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @124.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @124.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @124.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @124.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @124.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @124.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @124.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @124.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @124.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @125.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @125.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @125.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @125.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @125.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @125.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @125.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @125.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @125.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @125.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @125.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @125.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @125.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @126.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @126.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @126.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @126.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @126.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @126.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @126.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @126.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @126.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @126.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @126.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @126.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @126.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @127.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @127.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @127.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @127.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @127.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @127.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @127.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @127.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @127.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @127.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @127.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @127.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @127.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @128.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @128.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @128.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @128.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @128.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @128.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @128.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @128.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @128.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @128.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @128.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @128.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @128.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @129.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @129.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @129.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @129.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @129.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @129.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @129.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @129.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @129.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @129.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @129.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @129.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @129.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @130.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @130.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @130.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @130.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @130.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @130.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @130.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @130.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @130.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @130.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @130.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @130.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @130.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @131.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @131.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @131.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @131.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @131.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @131.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @131.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @131.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @131.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @131.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @131.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @131.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @131.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @132.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @132.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @132.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @132.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @132.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @132.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @132.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @132.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @132.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @132.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @132.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @132.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @132.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @133.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @133.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @133.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @133.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @133.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @133.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @133.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @133.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @133.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @133.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @133.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @133.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @133.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @134.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @134.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @134.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @134.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @134.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @134.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @134.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @134.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @134.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @134.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @134.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @134.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @134.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @135.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @135.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @135.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @135.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @135.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @135.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @135.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @135.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @135.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @135.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @135.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @135.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @135.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @136.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @136.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @136.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @136.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @136.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @136.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @136.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @136.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @136.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @136.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @136.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @136.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @136.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @137.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @137.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @137.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @137.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @137.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @137.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @137.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @137.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @137.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @137.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @137.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @137.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @137.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @138.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @138.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @138.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @138.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @138.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @138.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @138.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @138.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @138.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @138.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @138.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @138.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @138.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @139.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @139.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @139.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @139.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @139.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @139.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @139.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @139.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @139.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @139.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @139.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @139.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @139.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @140.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @140.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @140.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @140.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @140.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @140.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @140.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @140.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @140.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @140.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @140.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @140.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @140.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @141.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @141.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @141.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @141.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @141.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @141.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @141.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @141.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @141.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @141.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @141.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @141.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @141.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @142.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @142.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @142.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @142.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @142.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @142.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @142.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @142.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @142.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @142.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @142.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @142.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @142.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @143.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @143.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @143.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @143.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @143.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @143.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @143.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @143.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @143.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @143.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @143.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @143.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @143.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @144.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @144.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @144.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @144.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @144.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @144.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @144.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @144.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @144.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @144.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @144.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @144.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @144.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @145.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @145.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @145.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @145.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @145.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @145.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @145.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @145.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @145.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @145.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @145.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @145.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @145.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @146.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @146.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @146.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @146.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @146.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @146.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @146.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @146.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @146.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @146.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @146.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @146.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @146.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @147.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @147.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @147.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @147.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @147.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @147.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @147.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @147.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @147.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @147.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @147.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @147.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @147.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @148.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @148.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @148.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @148.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @148.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @148.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @148.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @148.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @148.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @148.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @148.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @148.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @148.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @149.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @149.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @149.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @149.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @149.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @149.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @149.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @149.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @149.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @149.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @149.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @149.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @149.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @150.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @150.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @150.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @150.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @150.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @150.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @150.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @150.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @150.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @150.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @150.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @150.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @150.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @151.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @151.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @151.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @151.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @151.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @151.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @151.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @151.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @151.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @151.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @151.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @151.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @151.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @152.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @152.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @152.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @152.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @152.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @152.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @152.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @152.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @152.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @152.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @152.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @152.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @152.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @153.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @153.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @153.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @153.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @153.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @153.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @153.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @153.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @153.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @153.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @153.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @153.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @153.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @154.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @154.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @154.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @154.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @154.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @154.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @154.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @154.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @154.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @154.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @154.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @154.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @154.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @155.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @155.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @155.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @155.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @155.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @155.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @155.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @155.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @155.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @155.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @155.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @155.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @155.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @156.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @156.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @156.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @156.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @156.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @156.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @156.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @156.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @156.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @156.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @156.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @156.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @156.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @157.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @157.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @157.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @157.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @157.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @157.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @157.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @157.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @157.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @157.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @157.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @157.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @157.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @158.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @158.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @158.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @158.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @158.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @158.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @158.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @158.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @158.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @158.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @158.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @158.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @158.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @159.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @159.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @159.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @159.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @159.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @159.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @159.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @159.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @159.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @159.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @159.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @159.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @159.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @160.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @160.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @160.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @160.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @160.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @160.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @160.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @160.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @160.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @160.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @160.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @160.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @160.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @161.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @161.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @161.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @161.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @161.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @161.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @161.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @161.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @161.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @161.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @161.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @161.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @161.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @162.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @162.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @162.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @162.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @162.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @162.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @162.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @162.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @162.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @162.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @162.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @162.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @162.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @163.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @163.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @163.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @163.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @163.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @163.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @163.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @163.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @163.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @163.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @163.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @163.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @163.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @164.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @164.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @164.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @164.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @164.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @164.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @164.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @164.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @164.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @164.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @164.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @164.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @164.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @165.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @165.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @165.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @165.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @165.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @165.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @165.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @165.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @165.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @165.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @165.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @165.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @165.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @166.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @166.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @166.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @166.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @166.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @166.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @166.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @166.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @166.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @166.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @166.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @166.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @166.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @167.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @167.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @167.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @167.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @167.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @167.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @167.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @167.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @167.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @167.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @167.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @167.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @167.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @168.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @168.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @168.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @168.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @168.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @168.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @168.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @168.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @168.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @168.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @168.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @168.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @168.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @169.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @169.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @169.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @169.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @169.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @169.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @169.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @169.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @169.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @169.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @169.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @169.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @169.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @170.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @170.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @170.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @170.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @170.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @170.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @170.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @170.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @170.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @170.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @170.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @170.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @170.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @171.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @171.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @171.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @171.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @171.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @171.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @171.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @171.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @171.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @171.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @171.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @171.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @171.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @172.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @172.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @172.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @172.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @172.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @172.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @172.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @172.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @172.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @172.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @172.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @172.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @172.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @173.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @173.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @173.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @173.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @173.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @173.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @173.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @173.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @173.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @173.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @173.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @173.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @173.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @174.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @174.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @174.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @174.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @174.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @174.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @174.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @174.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @174.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @174.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @174.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @174.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @174.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @175.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @175.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @175.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @175.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @175.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @175.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @175.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @175.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @175.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @175.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @175.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @175.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @175.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @176.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @176.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @176.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @176.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @176.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @176.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @176.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @176.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @176.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @176.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @176.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @176.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @176.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @177.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @177.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @177.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @177.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @177.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @177.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @177.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @177.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @177.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @177.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @177.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @177.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @177.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @178.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @178.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @178.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @178.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @178.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @178.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @178.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @178.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @178.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @178.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @178.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @178.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @178.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @179.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @179.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @179.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @179.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @179.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @179.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @179.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @179.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @179.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @179.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @179.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @179.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @179.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @180.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @180.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @180.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @180.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @180.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @180.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @180.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @180.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @180.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @180.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @180.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @180.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @180.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @181.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @181.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @181.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @181.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @181.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @181.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @181.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @181.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @181.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @181.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @181.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @181.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @181.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @182.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @182.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @182.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @182.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @182.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @182.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @182.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @182.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @182.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @182.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @182.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @182.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @182.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @183.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @183.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @183.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @183.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @183.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @183.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @183.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @183.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @183.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @183.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @183.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @183.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @183.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @184.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @184.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @184.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @184.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @184.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @184.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @184.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @184.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @184.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @184.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @184.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @184.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @184.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @185.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @185.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @185.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @185.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @185.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @185.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @185.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @185.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @185.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @185.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @185.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @185.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @185.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @186.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @186.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @186.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @186.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @186.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @186.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @186.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @186.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @186.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @186.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @186.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @186.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @186.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @187.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @187.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @187.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @187.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @187.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @187.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @187.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @187.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @187.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @187.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @187.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @187.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @187.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @188.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @188.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @188.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @188.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @188.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @188.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @188.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @188.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @188.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @188.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @188.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @188.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @188.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @189.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @189.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @189.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @189.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @189.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @189.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @189.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @189.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @189.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @189.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @189.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @189.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @189.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @190.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @190.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @190.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @190.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @190.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @190.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @190.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @190.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @190.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @190.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @190.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @190.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @190.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @191.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @191.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @191.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @191.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @191.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @191.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @191.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @191.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @191.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @191.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @191.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @191.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @191.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @192.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @192.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @192.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @192.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @192.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @192.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @192.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @192.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @192.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @192.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @192.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @192.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @192.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @193.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @193.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @193.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @193.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @193.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @193.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @193.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @193.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @193.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @193.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @193.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @193.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @193.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @194.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @194.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @194.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @194.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @194.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @194.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @194.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @194.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @194.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @194.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @194.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @194.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @194.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @195.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @195.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @195.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @195.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @195.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @195.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @195.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @195.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @195.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @195.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @195.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @195.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @195.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @196.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @196.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @196.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @196.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @196.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @196.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @196.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @196.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @196.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @196.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @196.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @196.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @196.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @197.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @197.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @197.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @197.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @197.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @197.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @197.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @197.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @197.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @197.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @197.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @197.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @197.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @198.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @198.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @198.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @198.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @198.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @198.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @198.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @198.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @198.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @198.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @198.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @198.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @198.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @199.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @199.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @199.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @199.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @199.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @199.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @199.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @199.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @199.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @199.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @199.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @199.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @199.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
@line:460   Cycle @200.00: [IssuerInstance]	Decoded I-type instruction: addi
@line:1475  Cycle @200.00: [IssuerInstance]	decoder: Checking for forwarding from MEM stage
@line:1478  Cycle @200.00: [IssuerInstance]	decoder: rs1_used = 1, rs1 = 0 MEM_rd = 0 , MEM_result = 0
@line:1507  Cycle @200.00: [IssuerInstance]	rs1_value after forwarding: 00000000
@line:1527  Cycle @200.00: [IssuerInstance]	decoder: rs1_used = 1 , rs1 = 0
@line:1530  Cycle @200.00: [IssuerInstance]	decoder: rs2_used = 0 , rs2 = 0
@line:1533  Cycle @200.00: [IssuerInstance]	decoder: rd_used = 1 , rd = 3
@line:1536  Cycle @200.00: [IssuerInstance]	decoder: imm_used = 1 , imm = 20
@line:1539  Cycle @200.00: [IssuerInstance]	decoder: mem_read = 0 , mem_write = 0 , is_branch = 0 , branch_type = 0
@line:1548  Cycle @200.00: [IssuerInstance]	decoder: alu_type(onehot)=00000000000001
@line:1763  Cycle @200.00: [IssuerInstance]	issuer: pc=0x00000004 instr=0x01400193 is_mem=0 stall=1
@line:39    Cycle @200.00: [CommiterInstance]	commit: can_commit=0 head=0 is_store=0 rd=1 value=0x00000000
@line:109   Cycle @200.00: [FetcherImpl]	fetcherimpl: fetch_pc=0x00000004 stall=1 start=0 target=0x00000000 re=1
