Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\beta.luc:
    Line 68, Column 23 : The signal "control_unit.regfile_rb" is wider than "r.read_address_b" and the most significant bits will be dropped
    Line 66, Column 22 : The signal "control_unit.regfile_write_address" is wider than "r.write_address" and the most significant bits will be dropped
    Line 67, Column 23 : The signal "control_unit.regfile_ra" is wider than "r.read_address_a" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\panel_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\buttons_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\game.luc:
    Line 188, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix4_letter_address" and the most significant bits will be dropped
    Line 179, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix1_letter_address" and the most significant bits will be dropped
    Line 182, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix2_letter_address" and the most significant bits will be dropped
    Line 185, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix3_letter_address" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\regfile.luc:
    Line 131, Column 43 : The signal "data" is wider than "temp_coloured_letter.d" and the most significant bits will be dropped
    Line 90, Column 38 : The signal "data" is wider than "guess_1_letter_1.d" and the most significant bits will be dropped
    Line 91, Column 38 : The signal "data" is wider than "guess_1_letter_2.d" and the most significant bits will be dropped
    Line 92, Column 38 : The signal "data" is wider than "guess_1_letter_3.d" and the most significant bits will be dropped
    Line 93, Column 38 : The signal "data" is wider than "guess_1_letter_4.d" and the most significant bits will be dropped
    Line 95, Column 38 : The signal "data" is wider than "guess_2_letter_1.d" and the most significant bits will be dropped
    Line 96, Column 38 : The signal "data" is wider than "guess_2_letter_2.d" and the most significant bits will be dropped
    Line 97, Column 38 : The signal "data" is wider than "guess_2_letter_3.d" and the most significant bits will be dropped
    Line 98, Column 38 : The signal "data" is wider than "guess_2_letter_4.d" and the most significant bits will be dropped
    Line 100, Column 38 : The signal "data" is wider than "guess_3_letter_1.d" and the most significant bits will be dropped
    Line 101, Column 38 : The signal "data" is wider than "guess_3_letter_2.d" and the most significant bits will be dropped
    Line 102, Column 38 : The signal "data" is wider than "guess_3_letter_3.d" and the most significant bits will be dropped
    Line 103, Column 38 : The signal "data" is wider than "guess_3_letter_4.d" and the most significant bits will be dropped
    Line 105, Column 38 : The signal "data" is wider than "guess_4_letter_1.d" and the most significant bits will be dropped
    Line 106, Column 38 : The signal "data" is wider than "guess_4_letter_2.d" and the most significant bits will be dropped
    Line 107, Column 38 : The signal "data" is wider than "guess_4_letter_3.d" and the most significant bits will be dropped
    Line 108, Column 38 : The signal "data" is wider than "guess_4_letter_4.d" and the most significant bits will be dropped
    Line 110, Column 36 : The signal "data" is wider than "input_letter_1.d" and the most significant bits will be dropped
    Line 111, Column 36 : The signal "data" is wider than "input_letter_2.d" and the most significant bits will be dropped
    Line 112, Column 36 : The signal "data" is wider than "input_letter_3.d" and the most significant bits will be dropped
    Line 113, Column 36 : The signal "data" is wider than "input_letter_4.d" and the most significant bits will be dropped
    Line 115, Column 23 : The signal "data" is wider than "i.d" and the most significant bits will be dropped
    Line 116, Column 23 : The signal "data" is wider than "j.d" and the most significant bits will be dropped
    Line 117, Column 23 : The signal "data" is wider than "k.d" and the most significant bits will be dropped
    Line 124, Column 33 : The signal "data" is wider than "num_correct.d" and the most significant bits will be dropped
    Line 125, Column 31 : The signal "data" is wider than "input_ctr.d" and the most significant bits will be dropped
    Line 126, Column 29 : The signal "data" is wider than "input_i.d" and the most significant bits will be dropped
    Line 127, Column 31 : The signal "data" is wider than "correct_k.d" and the most significant bits will be dropped
    Line 129, Column 24 : The signal "data" is wider than "g.d" and the most significant bits will be dropped
    Line 130, Column 44 : The signal "data" is wider than "temp_guess_g_letter_i.d" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\au_top.luc:
    Line 56, Column 21 : The signal "betaCPU.debugger2" is wider than "io_led[1][7:0]" and the most significant bits will be dropped
    Line 41, Column 4 : "button_debugger" was never used
    Line 49, Column 29 : The signal "keyboard_controller.out" is wider than "betaCPU.keyboard_input" and the most significant bits will be dropped
    Line 55, Column 21 : The signal "betaCPU.debugger" is wider than "io_led[0][7:0]" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Bryce\Desktop\wordle\wordle4\work\project.tcl}
# set projDir "C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado"
# set projName "wordle4"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/au_top_0.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/reset_conditioner_1.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/beta_2.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/buttons_controller_3.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/panel_controller_4.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/alu_5.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/game_6.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/regfile_7.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_controller_8.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_9.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/adder_10.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/compare_11.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/boolean_12.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/shifter_13.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_14.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_conditioner_15.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/edge_detector_16.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/led_strip_writer_17.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/white_alphabets_18.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/pipeline_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Wed Apr 13 05:07:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Apr 13 05:07:34 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_10' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_10' (2#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_11' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_11.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_11' (3#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_12' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_12' (4#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_13' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_13' (5#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
	Parameter RESET_TOP_DISPLAY_game_fsm bound to: 6'b000000 
	Parameter RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b000001 
	Parameter SET_INPUT_CTR_TO_0_game_fsm bound to: 6'b000010 
	Parameter SET_GUESS_CTR_TO_0_game_fsm bound to: 6'b000011 
	Parameter SET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 6'b000100 
	Parameter IDLE_game_fsm bound to: 6'b000101 
	Parameter RETRIEVE_INPUT_I_game_fsm bound to: 6'b000110 
	Parameter RETRIEVE_CORRECT_K_game_fsm bound to: 6'b000111 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm bound to: 6'b001000 
	Parameter COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b001001 
	Parameter CHECK_BUTTON_PRESSED_game_fsm bound to: 6'b001010 
	Parameter COMPARE_INPUT_CTR_EQUALS_4_game_fsm bound to: 6'b001011 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_I_game_fsm bound to: 6'b001100 
	Parameter CLEAR_SET_INPUT_CTR_0_game_fsm bound to: 6'b001101 
	Parameter CLEAR_RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b001110 
	Parameter STORE_INPUT_game_fsm bound to: 6'b001111 
	Parameter INCREMENT_INPUT_CTR_game_fsm bound to: 6'b010000 
	Parameter PRINT_LETTER_TO_MATRIX_game_fsm bound to: 6'b010001 
	Parameter SET_I_TO_ZERO_game_fsm bound to: 6'b010010 
	Parameter SET_K_TO_ZERO_game_fsm bound to: 6'b010011 
	Parameter COMPARE_POSITIONS_K_AND_I_game_fsm bound to: 6'b010100 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm bound to: 6'b010101 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm bound to: 6'b010110 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm bound to: 6'b010111 
	Parameter SET_WHITE_LETTER_game_fsm bound to: 6'b011000 
	Parameter SET_GREEN_LETTER_game_fsm bound to: 6'b011001 
	Parameter SET_YELLOW_LETTER_game_fsm bound to: 6'b011010 
	Parameter SET_TEMP_COLOURED_LETTER_GREEN_game_fsm bound to: 6'b011011 
	Parameter SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm bound to: 6'b011100 
	Parameter SET_TEMP_COLOURED_LETTER_WHITE_game_fsm bound to: 6'b011101 
	Parameter INCREMENT_K_game_fsm bound to: 6'b011110 
	Parameter INCREMENT_NUM_CORRECT_game_fsm bound to: 6'b011111 
	Parameter COMPARE_NUM_CORRECT_EQUALS_4_game_fsm bound to: 6'b100000 
	Parameter COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b100001 
	Parameter COMPARE_GUESS_CTR_EQUALS_3_game_fsm bound to: 6'b100010 
	Parameter SHOW_TOP_DISPLAY_game_fsm bound to: 6'b100011 
	Parameter LOSE_game_fsm bound to: 6'b100100 
	Parameter WIN_game_fsm bound to: 6'b100101 
	Parameter INPUT_CTR bound to: 5'b11100 
	Parameter INPUT_LETTER_1 bound to: 5'b10000 
	Parameter I bound to: 5'b10100 
	Parameter K bound to: 5'b10110 
	Parameter CORRECT_LETTER_1 bound to: 5'b10111 
	Parameter INPUT_I bound to: 5'b11101 
	Parameter CORRECT_K bound to: 5'b11110 
	Parameter G bound to: 6'b100000 
	Parameter GUESS_1_LETTER_1 bound to: 5'b00000 
	Parameter GUESS_2_LETTER_1 bound to: 5'b00100 
	Parameter GUESS_3_LETTER_1 bound to: 5'b01000 
	Parameter GUESS_4_LETTER_1 bound to: 5'b01100 
	Parameter TEMP_GUESS_G_LETTER_I_ADDR bound to: 6'b100001 
	Parameter TEMP_COLOURED_LETTER bound to: 6'b100010 
	Parameter NUM_CORRECT bound to: 5'b11011 
	Parameter CLEAR_SIGNAL bound to: 5'b11111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:182]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:96]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_14' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_17' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_17.v:11]
	Parameter PIXEL_COUNT bound to: 5'b11001 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_17' (9#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_17.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_18' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_18.v:7]
	Parameter INPUTS bound to: 3000'b000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000100010001000100010001000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_18' (10#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_14' (11#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_14.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:87]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (13#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_9' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_15' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_15.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_19' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_19.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_19' (14#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_19.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_15' (15#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_15.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_16' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_16.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_16' (16#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_16.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_9' (17#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (18#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (19#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 999.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
RESET_TOP_DISPLAY_game_fsm |                          0000001 |                           000000
SET_INPUT_CTR_TO_0_game_fsm |                          0000010 |                           000010
                  iSTATE |                          0000100 |                           001110
*
           IDLE_game_fsm |                          0001000 |                           000101
                 iSTATE0 |                          0010000 |                           001101
PRINT_LETTER_TO_MATRIX_game_fsm |                          0100000 |                           010001
INCREMENT_INPUT_CTR_game_fsm |                          1000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 999.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 5     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 66    
	   6 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
DSP Report: Generating DSP betaCPU/bottom_matrix_control/matrix1/white_letters/out1, operation Mode is: (A:0x258)*B.
DSP Report: operator betaCPU/bottom_matrix_control/matrix1/white_letters/out1 is absorbed into DSP betaCPU/bottom_matrix_control/matrix1/white_letters/out1.
DSP Report: operator betaCPU/bottom_matrix_control/matrix1/white_letters/out3 is absorbed into DSP betaCPU/bottom_matrix_control/matrix1/white_letters/out1.
DSP Report: Generating DSP betaCPU/bottom_matrix_control/matrix2/white_letters/out1, operation Mode is: (A:0x258)*B.
DSP Report: operator betaCPU/bottom_matrix_control/matrix2/white_letters/out1 is absorbed into DSP betaCPU/bottom_matrix_control/matrix2/white_letters/out1.
DSP Report: operator betaCPU/bottom_matrix_control/matrix2/white_letters/out3 is absorbed into DSP betaCPU/bottom_matrix_control/matrix2/white_letters/out1.
DSP Report: Generating DSP betaCPU/bottom_matrix_control/matrix3/white_letters/out1, operation Mode is: (A:0x258)*B.
DSP Report: operator betaCPU/bottom_matrix_control/matrix3/white_letters/out1 is absorbed into DSP betaCPU/bottom_matrix_control/matrix3/white_letters/out1.
DSP Report: operator betaCPU/bottom_matrix_control/matrix3/white_letters/out3 is absorbed into DSP betaCPU/bottom_matrix_control/matrix3/white_letters/out1.
DSP Report: Generating DSP betaCPU/bottom_matrix_control/matrix4/white_letters/out1, operation Mode is: (A:0x258)*B.
DSP Report: operator betaCPU/bottom_matrix_control/matrix4/white_letters/out1 is absorbed into DSP betaCPU/bottom_matrix_control/matrix4/white_letters/out1.
DSP Report: operator betaCPU/bottom_matrix_control/matrix4/white_letters/out3 is absorbed into DSP betaCPU/bottom_matrix_control/matrix4/white_letters/out1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_10           | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|white_alphabets_18 | (A:0x258)*B | 5      | 10     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|white_alphabets_18 | (A:0x258)*B | 5      | 10     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|white_alphabets_18 | (A:0x258)*B | 5      | 10     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|white_alphabets_18 | (A:0x258)*B | 5      | 10     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:02:42 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_10/i_1/i_338 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_10/i_1/i_319 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_10/i_1/i_319 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_10/i_1/i_261 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing betaCPUi_10/i_1/i_261 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_177 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_284 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_160 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_338 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_234 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_215 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_261 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_177 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_234 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_338 -from I0 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_160 -from I1 -to O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing i_0/i_0/i_215 -from I1 -to O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:02:45 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4317/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4506/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4491/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4317/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4314/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4318/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4314/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4316/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4498/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4498/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4399/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_4399/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:50 ; elapsed = 00:02:52 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:50 ; elapsed = 00:02:52 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    48|
|3     |DSP48E1 |     4|
|4     |LUT1    |    24|
|5     |LUT2    |    75|
|6     |LUT3    |   166|
|7     |LUT4    |   546|
|8     |LUT5    |  1342|
|9     |LUT6    |  1827|
|10    |MUXF7   |   432|
|11    |MUXF8   |   136|
|12    |FDRE    |   344|
|13    |FDSE    |     9|
|14    |IBUF    |     8|
|15    |OBUF    |    29|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:50 ; elapsed = 00:02:52 . Memory (MB): peak = 1401.969 ; gain = 402.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:43 ; elapsed = 00:02:50 . Memory (MB): peak = 1401.969 ; gain = 402.582
Synthesis Optimization Complete : Time (s): cpu = 00:02:51 ; elapsed = 00:02:52 . Memory (MB): peak = 1401.969 ; gain = 402.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1401.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1401.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:59 . Memory (MB): peak = 1401.969 ; gain = 402.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 05:10:38 2022...
[Wed Apr 13 05:10:40 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:06 . Memory (MB): peak = 999.969 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 13 05:10:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Apr 13 05:10:40 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 999.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.668 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.946 . Memory (MB): peak = 999.668 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 295a99547

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.473 ; gain = 187.805

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 295a99547

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 270641303

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c7c4db9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c7c4db9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c7c4db9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c7c4db9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1397.793 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b8aea032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1397.793 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b8aea032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1397.793 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b8aea032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.793 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.793 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b8aea032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1397.793 ; gain = 398.125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1397.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 166024f70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1442.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5bec1b94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15a80dfe0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15a80dfe0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.918 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15a80dfe0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.926 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 72acd627

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 7a79a9f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 12, total 14, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 14 new cells, deleted 13 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell betaCPU/bottom_matrix_control/matrix1/white_letters/out1. 5 registers were pushed out.
INFO: [Physopt 32-665] Processed cell betaCPU/bottom_matrix_control/matrix3/white_letters/out1. 5 registers were pushed out.
INFO: [Physopt 32-665] Processed cell betaCPU/bottom_matrix_control/matrix4/white_letters/out1. 5 registers were pushed out.
INFO: [Physopt 32-665] Processed cell betaCPU/bottom_matrix_control/matrix2/white_letters/out1. 5 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.906 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |             13  |                    27  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           20  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           34  |             13  |                    31  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17f266f9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 115c3e36e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 2 Global Placement | Checksum: 115c3e36e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4d8485a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a8f46a85

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ca3bf19c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1051a8191

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 6fb5e383

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22d81a198

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cd9f3a9c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: fb24744b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 160a6cdc2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 160a6cdc2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 257938263

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.918 | TNS=-1880.899 |
Phase 1 Physical Synthesis Initialization | Checksum: 20226ce30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25f59d4e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 257938263

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-16.365. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ff35e022

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff35e022

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ff35e022

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ff35e022

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.906 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d83a68f1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000
Ending Placer Task | Checksum: 13524bc83

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.906 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1442.906 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.365 | TNS=-1475.648 |
Phase 1 Physical Synthesis Initialization | Checksum: 1daa900a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1442.906 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.365 | TNS=-1475.648 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1daa900a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1442.906 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.365 | TNS=-1475.648 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_4__0_psdsp_n.  Did not re-place instance betaCPU/control_unit/out1_i_4__0_psdsp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_4__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[12].  Did not re-place instance keyboard_controller/e_button/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_18_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_18
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_4__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.355 | TNS=-1473.422 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5__0_psdsp_n_2.  Did not re-place instance betaCPU/control_unit/out1_i_5__0_psdsp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5__0_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_20_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_20
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_5__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.352 | TNS=-1471.538 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_6_psdsp_n_1.  Did not re-place instance betaCPU/control_unit/out1_i_6_psdsp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_6_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_21_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_21
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_6_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.231 | TNS=-1470.890 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1.  Re-placed instance betaCPU/control_unit/out1_i_2__0_psdsp_1
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.200 | TNS=-1470.858 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1.  Did not re-place instance betaCPU/control_unit/out1_i_2__0_psdsp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_3
INFO: [Physopt 32-572] Net betaCPU/control_unit/out1_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.189 | TNS=-1470.826 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_3
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_2__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.166 | TNS=-1470.969 |
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0].  Re-placed instance betaCPU/game_alu/out1_i_22
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.140 | TNS=-1470.290 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_1.  Re-placed instance betaCPU/control_unit/out1_i_3__0_psdsp_1
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.090 | TNS=-1469.880 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_3_n_0.  Re-placed instance betaCPU/control_unit/out1_i_3
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.061 | TNS=-1469.752 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_2.  Re-placed instance betaCPU/control_unit/out1_i_3__0_psdsp_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.050 | TNS=-1469.434 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_3.  Re-placed instance betaCPU/control_unit/out1_i_2_psdsp_3
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.047 | TNS=-1469.224 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_3
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.042 | TNS=-1469.005 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0.  Re-placed instance betaCPU/r/out1_i_53
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.025 | TNS=-1467.973 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n.  Re-placed instance betaCPU/control_unit/out1_i_3__0_psdsp
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.022 | TNS=-1467.651 |
INFO: [Physopt 32-663] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[8].  Re-placed instance betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.015 | TNS=-1467.360 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_3.  Re-placed instance betaCPU/control_unit/out1_i_3__0_psdsp_3
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.011 | TNS=-1467.070 |
INFO: [Physopt 32-663] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[3].  Re-placed instance betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.010 | TNS=-1466.787 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_2.  Re-placed instance betaCPU/control_unit/out1_i_2_psdsp_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-16.008 | TNS=-1466.596 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1.  Re-placed instance betaCPU/control_unit/out1_i_2_psdsp_1
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.998 | TNS=-1466.452 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_2_psdsp_n.  Re-placed instance betaCPU/control_unit/out1_i_2_psdsp
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_2_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.995 | TNS=-1466.276 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_46_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_46
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_4__0_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.980 | TNS=-1465.029 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_correct_k_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_4
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[1]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.975 | TNS=-1464.581 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_9
INFO: [Physopt 32-572] Net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.884 | TNS=-1464.266 |
INFO: [Physopt 32-663] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[4].  Re-placed instance betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.871 | TNS=-1464.206 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0.  Did not re-place instance betaCPU/r/out1_i_53
INFO: [Physopt 32-572] Net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.870 | TNS=-1463.612 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_9
INFO: [Physopt 32-81] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.864 | TNS=-1463.615 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1.  Re-placed instance betaCPU/control_unit/out1_i_2_psdsp_1
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.863 | TNS=-1463.599 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_9
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2.  Did not re-place instance betaCPU/control_unit/out1_i_15
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.852 | TNS=-1463.742 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1.  Did not re-place instance betaCPU/control_unit/out1_i_2_psdsp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_7__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[5]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_2_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_7__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.835 | TNS=-1462.381 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0].  Did not re-place instance betaCPU/game_alu/out1_i_22
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_6_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.834 | TNS=-1462.757 |
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0].  Re-placed instance betaCPU/game_alu/out1_i_22
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.832 | TNS=-1462.751 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0].  Did not re-place instance betaCPU/game_alu/out1_i_22
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_58_n_0.  Did not re-place instance betaCPU/game_alu/out1_i_58
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_i_22_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/out1_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.829 | TNS=-1462.795 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_5.  Did not re-place instance betaCPU/game_alu/out1_i_18__0
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.805 | TNS=-1463.114 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_46_n_0.  Re-placed instance betaCPU/control_unit/out1_i_46_comp
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.801 | TNS=-1463.090 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_46_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_46_comp
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.791 | TNS=-1462.166 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0.  Did not re-place instance betaCPU/r/out1_i_53
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_5__0_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.789 | TNS=-1461.932 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_correct_k_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_4
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_6_comp.
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.786 | TNS=-1461.977 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_7
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_3_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.769 | TNS=-1461.326 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0_repN.  Did not re-place instance betaCPU/control_unit/out1_i_3_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_7
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.765 | TNS=-1460.927 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_2.  Did not re-place instance betaCPU/control_unit/out1_i_3__0_psdsp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6.  Re-placed instance betaCPU/game_alu/out1_i_14__0
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.762 | TNS=-1461.185 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]_0.  Did not re-place instance betaCPU/r/out1_i_12
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3.  Re-placed instance betaCPU/control_unit/out1_i_23
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.759 | TNS=-1461.977 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3.  Did not re-place instance betaCPU/control_unit/out1_i_23
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_12_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.752 | TNS=-1460.807 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN.  Did not re-place instance betaCPU/r/out1_i_53_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2.  Did not re-place instance betaCPU/control_unit/out1_i_24
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_53_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.696 | TNS=-1459.589 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_46_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_46_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6.  Did not re-place instance betaCPU/game_alu/out1_i_14__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_46_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_46_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.641 | TNS=-1459.181 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN.  Did not re-place instance betaCPU/r/out1_i_9_replica
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.622 | TNS=-1458.584 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2.  Did not re-place instance betaCPU/control_unit/out1_i_24
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_46_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_46_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.594 | TNS=-1458.217 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3.  Re-placed instance betaCPU/control_unit/out1_i_23
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.568 | TNS=-1457.311 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_58_n_0.  Did not re-place instance betaCPU/game_alu/out1_i_58
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_6_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/out1_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.556 | TNS=-1457.095 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2.  Did not re-place instance betaCPU/control_unit/out1_i_24
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_12_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.553 | TNS=-1457.310 |
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6.  Re-placed instance betaCPU/game_alu/out1_i_14__0
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.546 | TNS=-1456.752 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN_1.  Re-placed instance betaCPU/r/out1_i_53_comp_1
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.533 | TNS=-1456.674 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/out1_i_9__0
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_53_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.515 | TNS=-1456.572 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3.  Did not re-place instance betaCPU/control_unit/out1_i_23
INFO: [Physopt 32-572] Net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_59_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_59
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_23_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.500 | TNS=-1454.459 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2_repN.  Did not re-place instance betaCPU/control_unit/out1_i_15_comp
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.469 | TNS=-1454.312 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN_1.  Did not re-place instance betaCPU/r/out1_i_53_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/out1_i_9__0
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN_1. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_53_comp_3.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.465 | TNS=-1453.994 |
INFO: [Physopt 32-572] Net betaCPU/game_alu/out1_carry_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_carry_0.  Did not re-place instance betaCPU/game_alu/out1_i_27
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/out1_carry_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.461 | TNS=-1454.497 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_11__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_11__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.450 | TNS=-1453.939 |
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_4.  Re-placed instance betaCPU/game_alu/out1_i_10__0
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.437 | TNS=-1453.837 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_5_repN.  Did not re-place instance betaCPU/game_alu/out1_i_18__0_comp
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.421 | TNS=-1453.693 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/out1_i_9__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_46_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_46_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.414 | TNS=-1453.495 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_13_n_0.  Re-placed instance betaCPU/control_unit/out1_i_13
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.413 | TNS=-1453.382 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_11__0_n_0.  Re-placed instance betaCPU/control_unit/out1_i_11__0
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.412 | TNS=-1453.081 |
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_20_n_0.  Re-placed instance betaCPU/control_unit/out1_i_20_comp
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.399 | TNS=-1452.997 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_num_correct_q_reg[0]_0.  Re-placed instance betaCPU/r/out1_i_8
INFO: [Physopt 32-735] Processed net betaCPU/r/M_num_correct_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.398 | TNS=-1452.388 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_carry_0.  Did not re-place instance betaCPU/game_alu/out1_i_27
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_53_comp_4.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/out1_carry_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.367 | TNS=-1451.502 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_59_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_59
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[3]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_12_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.343 | TNS=-1450.518 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_11__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_11__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_4__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.287 | TNS=-1449.117 |
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/DI[2].  Did not re-place instance betaCPU/control_unit/out1_carry_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2].  Did not re-place instance betaCPU/game_alu/out1_carry_i_13
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2].  Did not re-place instance betaCPU/game_alu/out1_i_16__0
INFO: [Physopt 32-572] Net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_69.  Did not re-place instance betaCPU/game_alu/out1_i_41
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_i_16__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/out1_i_69. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.239 | TNS=-1447.677 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_3_letter_3_q_reg[2].  Did not re-place instance betaCPU/control_unit/out1_i_42
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_i_16__0_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_guess_3_letter_3_q_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.171 | TNS=-1445.637 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_3.  Did not re-place instance betaCPU/game_alu/out1_i_15__0
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_carry_i_13_comp.
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.964 | TNS=-1439.427 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_input_ctr_q_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_input_ctr_q_reg[0]_0.  Did not re-place instance betaCPU/control_unit/out1_i_36
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_i_16__0_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_input_ctr_q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.927 | TNS=-1438.317 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0.  Did not re-place instance betaCPU/r/out1_i_39
INFO: [Physopt 32-572] Net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0.  Did not re-place instance betaCPU/control_unit/out1_i_69
INFO: [Physopt 32-710] Processed net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_39_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.861 | TNS=-1436.337 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0.  Did not re-place instance betaCPU/control_unit/out1_i_69
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_i_16__0_comp_2.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.696 | TNS=-1431.387 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_input_ctr_q_reg[0].  Did not re-place instance betaCPU/control_unit/out1_i_44
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_carry_i_13_comp_1.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_input_ctr_q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.474 | TNS=-1424.727 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/out1_i_12__0
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.307 | TNS=-1419.717 |
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/out1_i_12__0
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.014 | TNS=-1410.927 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/adder/p_0_out[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/adder/p_0_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0.  Did not re-place instance betaCPU/r/out1_i_52
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1].  Did not re-place instance betaCPU/game_alu/out1_i_78
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0.  Did not re-place instance betaCPU/game_alu/out1_i_40
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry__0_i_10_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry__0_i_10
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_3[0]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_carry__0_i_8_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/out1_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.793 | TNS=-1366.064 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_8__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_8__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4].  Did not re-place instance betaCPU/game_alu/out1_i_25
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_62_n_0.  Did not re-place instance betaCPU/game_alu/out1_i_62
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry_i_16_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/game_alu/out1_i_49
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0].  Did not re-place instance betaCPU/r/out1_carry_i_1
INFO: [Physopt 32-572] Net betaCPU/r/M_input_ctr_q_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_4.  Did not re-place instance betaCPU/control_unit/out1_carry_i_10
INFO: [Physopt 32-710] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.480 | TNS=-1302.525 |
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_stage_q_reg[3]_0.  Did not re-place instance button_panel_controller/clear_/L_edge/out1_carry__0_i_9
INFO: [Physopt 32-710] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_carry_i_1_comp_1.
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/L_edge/M_stage_q_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.326 | TNS=-1271.264 |
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_4.  Did not re-place instance betaCPU/control_unit/out1_carry_i_10
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.150 | TNS=-1235.535 |
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0.  Did not re-place instance button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1
INFO: [Physopt 32-710] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.867 | TNS=-1178.087 |
INFO: [Physopt 32-662] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input.  Did not re-place instance keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_carry_i_1_comp_2.
INFO: [Physopt 32-735] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.806 | TNS=-1165.704 |
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_stage_q_reg[3]_0.  Did not re-place instance button_panel_controller/clear_/L_edge/out1_carry__0_i_9
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_carry_i_6_comp_1.
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/L_edge/M_stage_q_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.662 | TNS=-1136.436 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[12].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.657 | TNS=-1135.456 |
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-735] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.607 | TNS=-1125.306 |
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[18].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[18]
INFO: [Physopt 32-735] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.582 | TNS=-1120.133 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[7].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.566 | TNS=-1116.983 |
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0.  Did not re-place instance button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[3]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_carry_i_6_comp.
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.525 | TNS=-1108.660 |
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[15].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[15]
INFO: [Physopt 32-735] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.522 | TNS=-1108.051 |
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[1].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-735] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.503 | TNS=-1104.159 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[9].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[9]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.498 | TNS=-1103.179 |
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[7].  Did not re-place instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-572] Net button_panel_controller/clear_/button_cond/M_ctr_q_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0_repN.  Did not re-place instance button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1_comp
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0.  Re-placed instance button_panel_controller/clear_/button_cond/M_last_q_i_1__3
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.495 | TNS=-1102.472 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[1].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.495 | TNS=-1102.472 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[14].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.460 | TNS=-1095.465 |
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-735] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.429 | TNS=-1089.172 |
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3
INFO: [Physopt 32-572] Net keyboard_controller/a_button/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/e_button/button_cond/M_guess_1_letter_1_q[0]_i_2
INFO: [Physopt 32-710] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Critical path length was reduced through logic transformation on cell keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net keyboard_controller/e_button/button_cond/M_last_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.409 | TNS=-1085.112 |
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-735] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.409 | TNS=-1085.112 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0.  Did not re-place instance button_panel_controller/clear_/button_cond/M_last_q_i_1__3
INFO: [Physopt 32-710] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0_repN. Critical path length was reduced through logic transformation on cell button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[19].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-735] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14].  Did not re-place instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-572] Net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input_repN.  Did not re-place instance keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2_comp
INFO: [Physopt 32-702] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[3]_0.  Did not re-place instance keyboard_controller/r_button/button_cond/M_ctr_q[0]_i_2__2
INFO: [Physopt 32-710] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input_repN. Critical path length was reduced through logic transformation on cell keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[3]_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net keyboard_controller/a_button/button_cond/M_ctr_q_reg[0].  Re-placed instance keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_ctr_q_reg[8].  Did not re-place instance keyboard_controller/a_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-81] Processed net keyboard_controller/a_button/button_cond/M_ctr_q_reg[8]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[12].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[2].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[2]
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_ctr_q_reg[8]_repN.  Did not re-place instance keyboard_controller/a_button/button_cond/M_ctr_q_reg[8]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/a_button/button_cond/M_ctr_q_reg[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg_0.  Did not re-place instance keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[0]_i_3
INFO: [Physopt 32-710] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Critical path length was reduced through logic transformation on cell keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3_comp_1.
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8].  Did not re-place instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-81] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]_repN.  Did not re-place instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[8]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4
INFO: [Physopt 32-572] Net keyboard_controller/b_button/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/b_button/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_button_cond_out.  Did not re-place instance keyboard_controller/b_button/button_cond/M_last_q_i_1
INFO: [Physopt 32-710] Processed net keyboard_controller/b_button/button_cond/M_last_q_reg. Critical path length was reduced through logic transformation on cell keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_button_cond_out.  Did not re-place instance keyboard_controller/a_button/button_cond/M_last_q_i_1__1
INFO: [Physopt 32-710] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Critical path length was reduced through logic transformation on cell keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3_comp.
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0.  Re-placed instance keyboard_controller/b_button/button_cond/M_last_q_i_3
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[7].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_1__0
INFO: [Physopt 32-572] Net keyboard_controller/e_button/button_cond/M_button_cond_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0.  Re-placed instance keyboard_controller/e_button/button_cond/M_last_q_i_3__0
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0.  Did not re-place instance keyboard_controller/b_button/button_cond/M_last_q_i_3
INFO: [Physopt 32-572] Net keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_5_n_0.  Re-placed instance keyboard_controller/b_button/button_cond/M_last_q_i_5
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_5_n_0.  Did not re-place instance keyboard_controller/b_button/button_cond/M_last_q_i_5
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[1].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[17].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[17]
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7].  Re-placed instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7].  Did not re-place instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]
INFO: [Physopt 32-81] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]_repN.  Did not re-place instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0.  Did not re-place instance keyboard_controller/b_button/button_cond/M_last_q_i_4
INFO: [Physopt 32-702] Processed net keyboard_controller/b_button/button_cond/M_last_q_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/io_led[0].  Did not re-place instance betaCPU/control_unit/out1_i_6_comp_2
INFO: [Physopt 32-572] Net betaCPU/control_unit/io_led[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_6_psdsp_n_1.  Re-placed instance betaCPU/control_unit/out1_i_6_psdsp_1
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1.  Did not re-place instance betaCPU/control_unit/out1_i_2__0_psdsp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]_repN.  Did not re-place instance keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/b_button/button_cond/M_ctr_q_reg[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN.  Did not re-place instance betaCPU/r/out1_i_9_replica
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2.  Did not re-place instance betaCPU/control_unit/out1_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_carry_0.  Did not re-place instance betaCPU/game_alu/out1_i_27
INFO: [Physopt 32-663] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[0].  Re-placed instance betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]
INFO: [Physopt 32-662] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[0].  Did not re-place instance betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_3_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0.  Re-placed instance betaCPU/r/out1_i_9_comp
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0].  Did not re-place instance betaCPU/game_alu/out1_i_22_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_58_n_0_repN.  Did not re-place instance betaCPU/game_alu/out1_i_58_comp
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_i_58_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/DI[2].  Did not re-place instance betaCPU/control_unit/out1_carry_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2].  Did not re-place instance betaCPU/game_alu/out1_carry_i_13_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0.  Did not re-place instance betaCPU/r/out1_i_39_comp
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/out1_i_12__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/adder/p_0_out[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/adder/p_0_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0.  Did not re-place instance betaCPU/r/out1_i_52
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1].  Did not re-place instance betaCPU/game_alu/out1_i_78
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0.  Did not re-place instance betaCPU/game_alu/out1_i_40
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_4[0].  Did not re-place instance betaCPU/control_unit/out1_carry__0_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_8__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_8__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4].  Did not re-place instance betaCPU/game_alu/out1_i_25
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_62_n_0.  Did not re-place instance betaCPU/game_alu/out1_i_62
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry_i_16_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/game_alu/out1_i_49
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0].  Did not re-place instance betaCPU/r/out1_carry_i_1_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/b_button/button_cond/M_last_q_reg.  Re-placed instance keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp
INFO: [Physopt 32-663] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[15].  Re-placed instance keyboard_controller/e_button/button_cond/M_ctr_q_reg[15]
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[12].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[12]
INFO: [Physopt 32-662] Processed net keyboard_controller/b_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/b_button/button_cond/M_guess_1_letter_1_q[2]_i_4_comp
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[9].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[9]
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[0].  Re-placed instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[0]
INFO: [Physopt 32-662] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14].  Did not re-place instance keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-702] Processed net keyboard_controller/r_button/button_cond/M_ctr_q_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input_repN.  Re-placed instance keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2_comp_1
INFO: [Physopt 32-662] Processed net keyboard_controller/r_button/L_edge/M_betaCPU_has_keyboard_input_repN.  Did not re-place instance keyboard_controller/r_button/L_edge/FSM_onehot_M_game_fsm_q[5]_i_2_comp_1
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[18].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[18]
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8].  Did not re-place instance keyboard_controller/e_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3_comp
INFO: [Physopt 32-702] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_1__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_3__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_5__0_n_0.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_5__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/io_led[1].  Did not re-place instance betaCPU/control_unit/out1_i_2__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1daa900a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1444.270 ; gain = 1.363

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1.  Did not re-place instance betaCPU/control_unit/out1_i_2__0_psdsp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_2__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8].  Did not re-place instance keyboard_controller/e_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-572] Net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0].  Did not re-place instance betaCPU/game_alu/out1_i_22_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_58_n_0_repN.  Did not re-place instance betaCPU/game_alu/out1_i_58_comp
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[0]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_i_22_comp_3.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5__0_psdsp_n_2.  Did not re-place instance betaCPU/control_unit/out1_i_5__0_psdsp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5__0_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[14].  Did not re-place instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[14]
INFO: [Physopt 32-572] Net button_panel_controller/clear_/button_cond/M_ctr_q_reg[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN.  Re-placed instance betaCPU/r/out1_i_53_comp_4
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_11__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_11__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[2]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_5__0_comp.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_2.  Did not re-place instance betaCPU/control_unit/out1_i_3__0_psdsp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3__0_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6.  Re-placed instance betaCPU/game_alu/out1_i_14__0
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN.  Did not re-place instance betaCPU/r/out1_i_9_replica
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_5.  Did not re-place instance betaCPU/game_alu/out1_i_18__0
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_replica_comp.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_2.  Did not re-place instance betaCPU/control_unit/out1_i_15
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_9_replica_comp_1.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_4.  Did not re-place instance betaCPU/game_alu/out1_i_10__0
INFO: [Physopt 32-572] Net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1.  Did not re-place instance betaCPU/control_unit/out1_i_2_psdsp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_2_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7__0_n_0_repN.  Did not re-place instance betaCPU/control_unit/out1_i_7__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_7__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/out1_i_9__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_7__0_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_7__0_comp_2.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0_repN.  Did not re-place instance betaCPU/control_unit/out1_i_3_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_num_correct_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_8
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_3_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3_comp_2.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_7
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_3_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3_comp.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_2.  Did not re-place instance betaCPU/control_unit/out1_i_24
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[5]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_2_comp_1.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_4__0_psdsp_n.  Did not re-place instance betaCPU/control_unit/out1_i_4__0_psdsp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_4__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_46_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_46_comp_2
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6.  Did not re-place instance betaCPU/game_alu/out1_i_14__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3__0_comp_1.
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN_1.  Re-placed instance betaCPU/r/out1_i_53_comp_3
INFO: [Physopt 32-662] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[0].  Did not re-place instance betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/bottom_matrix_control/io_led_OBUF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_3_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_3_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_num_correct_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_8
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN.  Did not re-place instance betaCPU/r/out1_i_53_comp_4
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0.  Did not re-place instance betaCPU/r/out1_i_9_comp
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_7__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_7__0_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/out1_i_9__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_7__0_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_7__0_comp.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_rb[5].  Did not re-place instance betaCPU/control_unit/out1_i_9__0
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3__0_comp.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_46_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_46_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_carry_0.  Did not re-place instance betaCPU/game_alu/out1_i_27
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_46_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_46_comp.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_13_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_13
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_3_n_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3_comp_3.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN.  Did not re-place instance betaCPU/r/out1_i_53_comp_4
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/DI[2].  Did not re-place instance betaCPU/control_unit/out1_carry_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2].  Did not re-place instance betaCPU/game_alu/out1_carry_i_13_comp_1
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_3_letter_1_q_reg[2]_0.  Did not re-place instance betaCPU/r/out1_i_39_comp
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_carry_i_13_comp.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2].  Re-placed instance betaCPU/game_alu/out1_i_16__0_comp_2
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q_reg[2].  Did not re-place instance betaCPU/game_alu/out1_i_16__0_comp_2
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_carry_i_13_comp_2.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_1.  Did not re-place instance betaCPU/control_unit/out1_i_12__0
INFO: [Physopt 32-710] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Critical path length was reduced through logic transformation on cell betaCPU/game_alu/out1_carry_i_13_comp.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_19_n_0.  Re-placed instance betaCPU/control_unit/out1_i_19
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6_repN_1.  Re-placed instance betaCPU/game_alu/out1_i_14__0_comp_1
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_19_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_19
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_53_comp.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6_repN_1.  Did not re-place instance betaCPU/game_alu/out1_i_14__0_comp_1
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/io_led[4]. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_3__0_comp_2.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_19_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_19_comp
INFO: [Physopt 32-710] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[1]_0_repN. Critical path length was reduced through logic transformation on cell betaCPU/r/out1_i_53_comp_5.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/adder/p_0_out[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/adder/p_0_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0.  Did not re-place instance betaCPU/r/out1_i_52
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1].  Did not re-place instance betaCPU/game_alu/out1_i_78
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0.  Did not re-place instance betaCPU/game_alu/out1_i_40
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_4[0].  Did not re-place instance betaCPU/control_unit/out1_carry__0_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_8__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_8__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4].  Did not re-place instance betaCPU/game_alu/out1_i_25
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_62_n_0.  Did not re-place instance betaCPU/game_alu/out1_i_62
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry_i_16_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/game_alu/out1_i_49
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0].  Did not re-place instance betaCPU/r/out1_carry_i_1_comp_2
INFO: [Physopt 32-572] Net betaCPU/r/M_input_ctr_q_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0_repN.  Did not re-place instance button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1_comp_2
INFO: [Physopt 32-702] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]_0_repN.  Did not re-place instance button_panel_controller/clear_/button_cond/M_last_q_i_1__3_comp
INFO: [Physopt 32-710] Processed net button_panel_controller/clear_/L_edge/M_last_q_reg_0_repN. Critical path length was reduced through logic transformation on cell button_panel_controller/clear_/L_edge/FSM_onehot_M_game_fsm_q[5]_i_1_comp.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3_comp
INFO: [Physopt 32-572] Net keyboard_controller/a_button/button_cond/M_last_q_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_1__0
INFO: [Physopt 32-572] Net keyboard_controller/e_button/button_cond/M_button_cond_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_3__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_5__0_n_0.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_5__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/io_led[2].  Did not re-place instance betaCPU/control_unit/out1_i_5__0_comp
INFO: [Physopt 32-572] Net betaCPU/control_unit/io_led[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_6_repN.  Did not re-place instance betaCPU/game_alu/out1_i_14__0_comp
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_46_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_46_comp_3.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/out1_i_18_n_0.  Re-placed instance betaCPU/control_unit/out1_i_18_comp
INFO: [Physopt 32-663] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[0]_0.  Re-placed instance betaCPU/r/out1_i_9_comp
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_20_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_20_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_0.  Did not re-place instance betaCPU/game_alu/out1_i_55
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/out1_i_20_n_0. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/out1_i_20_comp_1.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/io_led[2].  Did not re-place instance betaCPU/control_unit/out1_i_5__0_comp
INFO: [Physopt 32-572] Net betaCPU/control_unit/io_led[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5__0_psdsp_n_2.  Did not re-place instance betaCPU/control_unit/out1_i_5__0_psdsp_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5__0_psdsp_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8].  Did not re-place instance keyboard_controller/e_button/button_cond/M_ctr_q_reg[8]
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_ctr_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_20_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_20_comp_1
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_4__0_psdsp_n.  Did not re-place instance betaCPU/control_unit/out1_i_4__0_psdsp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_4__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_46_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_46_comp_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_18_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_18_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_stage_q_reg[3].  Re-placed instance betaCPU/control_unit/out1_i_45
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3.  Did not re-place instance betaCPU/control_unit/out1_i_23_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_carry_0.  Did not re-place instance betaCPU/game_alu/out1_i_27
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/DI[2].  Did not re-place instance betaCPU/control_unit/out1_carry_i_3
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/DI[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2].  Did not re-place instance betaCPU/game_alu/out1_carry_i_13_comp
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_2_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/adder/p_0_out[1].  Did not re-place instance betaCPU/control_unit/out1_carry_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/adder/p_0_out[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0.  Did not re-place instance betaCPU/r/out1_i_52
INFO: [Physopt 32-702] Processed net betaCPU/r/M_guess_1_letter_2_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1].  Did not re-place instance betaCPU/game_alu/out1_i_78
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_3_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0.  Did not re-place instance betaCPU/game_alu/out1_i_40
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_7
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_15_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_4[0].  Did not re-place instance betaCPU/control_unit/out1_carry__0_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_8__0_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_8__0
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4].  Did not re-place instance betaCPU/game_alu/out1_i_25
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_input_letter_4_q_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/out1_i_62_n_0.  Did not re-place instance betaCPU/game_alu/out1_i_62
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0].  Did not re-place instance betaCPU/control_unit/out1_carry_i_9
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_carry_i_16_n_0.  Did not re-place instance betaCPU/control_unit/out1_carry_i_16
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_carry_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/out1_i_5_n_0.  Did not re-place instance betaCPU/control_unit/out1_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/out1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/game_alu/out1_i_49
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0].  Did not re-place instance betaCPU/r/out1_carry_i_1_comp_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_ctr_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/a_button/button_cond/M_guess_1_letter_1_q[2]_i_3_comp
INFO: [Physopt 32-702] Processed net keyboard_controller/a_button/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_1__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_button_cond_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_3__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_5__0_n_0.  Did not re-place instance keyboard_controller/e_button/button_cond/M_last_q_i_5__0
INFO: [Physopt 32-702] Processed net keyboard_controller/e_button/button_cond/M_last_q_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/io_led[2].  Did not re-place instance betaCPU/control_unit/out1_i_5__0_comp
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/io_led[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1daa900a0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.270 ; gain = 1.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1444.270 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-10.365 | TNS=-946.571 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          6.000  |        529.077  |            4  |              0  |                   170  |           0  |           2  |  00:00:23  |
|  Total          |          6.000  |        529.077  |            4  |              0  |                   170  |           0  |           3  |  00:00:23  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.270 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: ad889b0f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.270 ; gain = 1.363
INFO: [Common 17-83] Releasing license: Implementation
905 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1444.270 ; gain = 1.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1453.016 ; gain = 8.746
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3480b846 ConstDB: 0 ShapeSum: 5b6aea8c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d27f65e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1557.984 ; gain = 95.922
Post Restoration Checksum: NetGraph: 72052c9d NumContArr: 607a394c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d27f65e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1557.984 ; gain = 95.922

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d27f65e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1563.988 ; gain = 101.926

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d27f65e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1563.988 ; gain = 101.926
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 61b06149

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1572.660 ; gain = 110.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.943 | TNS=-884.134| WHS=-0.091 | THS=-1.970 |

Phase 2 Router Initialization | Checksum: 6ff3fd9d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1579.477 ; gain = 117.414

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3876
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3876
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 6ff3fd9d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1582.027 ; gain = 119.965
Phase 3 Initial Routing | Checksum: 2104b4543

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1582.027 ; gain = 119.965
INFO: [Route 35-580] Design has 5 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                        betaCPU/r/M_num_correct_q_reg[1]/D|
|                    clk_0 |                    clk_0 |                                                                        betaCPU/r/M_num_correct_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                                        betaCPU/r/M_num_correct_q_reg[2]/D|
|                    clk_0 |                    clk_0 |                                                                   betaCPU/r/M_correct_letter_4_q_reg[4]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_g_q_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.679| TNS=-1003.821| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 120af52fc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1582.027 ; gain = 119.965

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.591| TNS=-976.060| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4de54e7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1582.027 ; gain = 119.965

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.641| TNS=-1018.699| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2572b9eb7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.027 ; gain = 119.965
Phase 4 Rip-up And Reroute | Checksum: 2572b9eb7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.027 ; gain = 119.965

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 186790f8f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.027 ; gain = 119.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.511| TNS=-959.947| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f7d91ff4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f7d91ff4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637
Phase 5 Delay and Skew Optimization | Checksum: 1f7d91ff4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b81531aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.454| TNS=-947.164| WHS=0.184  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b81531aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637
Phase 6 Post Hold Fix | Checksum: 1b81531aa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.19294 %
  Global Horizontal Routing Utilization  = 1.43389 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 194534f2d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.699 ; gain = 120.637

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 194534f2d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1582.711 ; gain = 120.648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175dc9f75

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1582.711 ; gain = 120.648

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.454| TNS=-947.164| WHS=0.184  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 175dc9f75

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1582.711 ; gain = 120.648
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1582.711 ; gain = 120.648

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
925 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1582.711 ; gain = 129.695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.502 . Memory (MB): peak = 1592.598 ; gain = 9.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
937 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP betaCPU/bottom_matrix_control/matrix1/white_letters/out1 input betaCPU/bottom_matrix_control/matrix1/white_letters/out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP betaCPU/bottom_matrix_control/matrix2/white_letters/out1 input betaCPU/bottom_matrix_control/matrix2/white_letters/out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP betaCPU/bottom_matrix_control/matrix3/white_letters/out1 input betaCPU/bottom_matrix_control/matrix3/white_letters/out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP betaCPU/bottom_matrix_control/matrix4/white_letters/out1 input betaCPU/bottom_matrix_control/matrix4/white_letters/out1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix1/white_letters/out1 output betaCPU/bottom_matrix_control/matrix1/white_letters/out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix2/white_letters/out1 output betaCPU/bottom_matrix_control/matrix2/white_letters/out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix3/white_letters/out1 output betaCPU/bottom_matrix_control/matrix3/white_letters/out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix4/white_letters/out1 output betaCPU/bottom_matrix_control/matrix4/white_letters/out1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix1/white_letters/out1 multiplier stage betaCPU/bottom_matrix_control/matrix1/white_letters/out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix2/white_letters/out1 multiplier stage betaCPU/bottom_matrix_control/matrix2/white_letters/out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix3/white_letters/out1 multiplier stage betaCPU/bottom_matrix_control/matrix3/white_letters/out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP betaCPU/bottom_matrix_control/matrix4/white_letters/out1 multiplier stage betaCPU/bottom_matrix_control/matrix4/white_letters/out1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11937536 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Apr 13 05:12:47 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2073.605 ; gain = 450.996
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 05:12:47 2022...
[Wed Apr 13 05:12:51 2022] impl_1 finished
Vivado exited.
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:11 . Memory (MB): peak = 999.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 05:12:51 2022...

Finished building project.
