##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for I2C_1_IntClock
		4.3::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
		4.4::Critical Path Report for UART_SoilMoisture_Decagon_IntClock
		4.5::Critical Path Report for UART_Ultrasonic_Maxbotix_IntClock
		4.6::Critical Path Report for emFile_1_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.2::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
		5.3::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.4::Critical Path Report for (UART_Ultrasonic_Maxbotix_IntClock:R vs. UART_Ultrasonic_Maxbotix_IntClock:R)
		5.5::Critical Path Report for (UART_SoilMoisture_Decagon_IntClock:R vs. UART_SoilMoisture_Decagon_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. UART_Ultrasonic_Maxbotix_IntClock:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. UART_SoilMoisture_Decagon_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyBUS_CLK                           | Frequency: 51.36 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)           | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_1_IntClock                      | Frequency: 27.80 MHz  | Target: 1.60 MHz   | 
Clock: NEOMOTE_1_Clock_1                   | N/A                   | Target: 0.01 MHz   | 
Clock: NEOMOTE_1_Clock_1(fixed-function)   | N/A                   | Target: 0.01 MHz   | 
Clock: NEOMOTE_1_UART_MOTE_IntClock        | Frequency: 43.91 MHz  | Target: 0.92 MHz   | 
Clock: UART_SoilMoisture_Decagon_IntClock  | Frequency: 56.55 MHz  | Target: 0.01 MHz   | 
Clock: UART_Ultrasonic_Maxbotix_IntClock   | Frequency: 51.36 MHz  | Target: 0.08 MHz   | 
Clock: emFile_1_Clock_1                    | Frequency: 47.91 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                        Capture Clock                       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------------  ----------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                           I2C_1_IntClock                      41666.7          29603       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                           NEOMOTE_1_UART_MOTE_IntClock        41666.7          22982       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                           UART_SoilMoisture_Decagon_IntClock  41666.7          24276       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                           UART_Ultrasonic_Maxbotix_IntClock   41666.7          22197       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_1_IntClock                      I2C_1_IntClock                      625000           589030      N/A              N/A         N/A              N/A         N/A              N/A         
NEOMOTE_1_UART_MOTE_IntClock        NEOMOTE_1_UART_MOTE_IntClock        1.08333e+006     1060561     N/A              N/A         N/A              N/A         N/A              N/A         
UART_SoilMoisture_Decagon_IntClock  UART_SoilMoisture_Decagon_IntClock  1.04167e+008     104148983   N/A              N/A         N/A              N/A         N/A              N/A         
UART_Ultrasonic_Maxbotix_IntClock   UART_Ultrasonic_Maxbotix_IntClock   1.30417e+007     13024521    N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1                    emFile_1_Clock_1                    41666.7          20796       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
\emFile_1:miso0(0)_PAD\  21144         emFile_1_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name                         Clock to Out  Clock Name:Phase                
--------------------------------  ------------  ------------------------------  
SCL_1(0)_PAD:out                  23631         I2C_1_IntClock:R                
SDA_1(0)_PAD:out                  26042         I2C_1_IntClock:R                
\NEOMOTE_1:I2C_0_SCL(0)_PAD\:out  21217         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:I2C_0_SDA(0)_PAD\:out  20640         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:TX_Pin(0)_PAD\         34327         NEOMOTE_1_UART_MOTE_IntClock:R  
\emFile_1:mosi0(0)_PAD\           29481         emFile_1_Clock_1:R              
\emFile_1:sclk0(0)_PAD\           24622         emFile_1_Clock_1:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.36 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22197p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -5210
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14260
-------------------------------------   ----- 
End-of-path arrival time (ps)           14260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                                     iocell3         2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/main_1         macrocell81     6383   8597  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/q              macrocell81     3350  11947  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2313  14260  22197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for I2C_1_IntClock
********************************************
Clock: I2C_1_IntClock
Frequency: 27.80 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 589030p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6290
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29680
-------------------------------------   ----- 
End-of-path arrival time (ps)           29680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q               macrocell23     1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_0          macrocell10    11268  12518  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell10     3350  15868  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell13     4064  19932  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell13     3350  23282  589030  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6398  29680  589030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
**********************************************************
Clock: NEOMOTE_1_UART_MOTE_IntClock
Frequency: 43.91 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060561p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16482
-------------------------------------   ----- 
End-of-path arrival time (ps)           16482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell54     3791   9471  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell54     3350  12821  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   3661  16482  1060561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_SoilMoisture_Decagon_IntClock
****************************************************************
Clock: UART_SoilMoisture_Decagon_IntClock
Frequency: 56.55 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104148983p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16114
-------------------------------------   ----- 
End-of-path arrival time (ps)           16114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/main_1                 macrocell72     5167  10447  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/q                      macrocell72     3350  13797  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4                 statusicell4    2317  16114  104148983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell4        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_Ultrasonic_Maxbotix_IntClock
***************************************************************
Clock: UART_Ultrasonic_Maxbotix_IntClock
Frequency: 51.36 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22197p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -5210
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14260
-------------------------------------   ----- 
End-of-path arrival time (ps)           14260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                                     iocell3         2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/main_1         macrocell81     6383   8597  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/q              macrocell81     3350  11947  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2313  14260  22197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 47.91 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17360
-------------------------------------   ----- 
End-of-path arrival time (ps)           17360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell8   8300   8300  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell100    3418  11718  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell100    3350  15068  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell98     2292  17360  20796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell98         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17360
-------------------------------------   ----- 
End-of-path arrival time (ps)           17360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell8   8300   8300  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell100    3418  11718  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell100    3350  15068  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell98     2292  17360  20796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell98         0      0  RISE       1


5.2::Critical Path Report for (I2C_1_IntClock:R vs. I2C_1_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 589030p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6290
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29680
-------------------------------------   ----- 
End-of-path arrival time (ps)           29680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q               macrocell23     1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_0          macrocell10    11268  12518  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell10     3350  15868  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell13     4064  19932  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell13     3350  23282  589030  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6398  29680  589030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
*************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060561p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16482
-------------------------------------   ----- 
End-of-path arrival time (ps)           16482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell54     3791   9471  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell54     3350  12821  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   3661  16482  1060561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (UART_Ultrasonic_Maxbotix_IntClock:R vs. UART_Ultrasonic_Maxbotix_IntClock:R)
***********************************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024521p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -4220
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q            macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\/main_1  macrocell78   4650   5900  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\/q       macrocell78   3350   9250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/load   count7cell    3675  12926  13024521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1


5.5::Critical Path Report for (UART_SoilMoisture_Decagon_IntClock:R vs. UART_SoilMoisture_Decagon_IntClock:R)
*************************************************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104148983p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16114
-------------------------------------   ----- 
End-of-path arrival time (ps)           16114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/main_1                 macrocell72     5167  10447  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/q                      macrocell72     3350  13797  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4                 statusicell4    2317  16114  104148983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell4        0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. I2C_1_IntClock:R)
****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 29603p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                         iocell5       2996   2996  29603  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/main_0  macrocell27   5558   8554  29603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell27         0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22982p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13474
-------------------------------------   ----- 
End-of-path arrival time (ps)           13474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell12        2032   2032  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell45     5170   7202  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell45     3350  10552  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2923  13474  22982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. UART_Ultrasonic_Maxbotix_IntClock:R)
***********************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22197p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -5210
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14260
-------------------------------------   ----- 
End-of-path arrival time (ps)           14260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                                     iocell3         2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/main_1         macrocell81     6383   8597  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/q              macrocell81     3350  11947  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2313  14260  22197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. UART_SoilMoisture_Decagon_IntClock:R)
************************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24276p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -5210
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12180
-------------------------------------   ----- 
End-of-path arrival time (ps)           12180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                                iocell4         1860   1860  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/main_0         macrocell66     4662   6522  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/q              macrocell66     3350   9872  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  12180  24276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17360
-------------------------------------   ----- 
End-of-path arrival time (ps)           17360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell8   8300   8300  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell100    3418  11718  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell100    3350  15068  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell98     2292  17360  20796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 20819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17337
-------------------------------------   ----- 
End-of-path arrival time (ps)           17337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell8   8300   8300  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell99     3405  11705  20819  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell99     3350  15055  20819  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell98     2283  17337  20819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22197p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -5210
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14260
-------------------------------------   ----- 
End-of-path arrival time (ps)           14260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                                     iocell3         2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/main_1         macrocell81     6383   8597  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_postpoll\/q              macrocell81     3350  11947  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2313  14260  22197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22982p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -5210
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13474
-------------------------------------   ----- 
End-of-path arrival time (ps)           13474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                               iocell12        2032   2032  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/main_0         macrocell45     5170   7202  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_postpoll\/q              macrocell45     3350  10552  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2923  13474  22982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 23407p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16690
-------------------------------------   ----- 
End-of-path arrival time (ps)           16690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell8   5280   5280  23407  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell101    4426   9706  23407  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell101    3350  13056  23407  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell6    3633  16690  23407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell6        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 24018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16079
-------------------------------------   ----- 
End-of-path arrival time (ps)           16079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_0  macrocell105   6168   7418  24018  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell105   3350  10768  24018  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell7   5311  16079  24018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell7        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24276p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -5210
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12180
-------------------------------------   ----- 
End-of-path arrival time (ps)           12180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                                iocell4         1860   1860  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/main_0         macrocell66     4662   6522  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_postpoll\/q              macrocell66     3350   9872  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  12180  24276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11516
-------------------------------------   ----- 
End-of-path arrival time (ps)           11516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell8   8300   8300  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell96     3216  11516  26641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell96         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11516
-------------------------------------   ----- 
End-of-path arrival time (ps)           11516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell8   8300   8300  20796  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell97     3216  11516  26641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 28223p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11874
-------------------------------------   ----- 
End-of-path arrival time (ps)           11874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell     2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell95    2992   5102  28223  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell95    3350   8452  28223  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell7   3422  11874  28223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell7        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11089
-------------------------------------   ----- 
End-of-path arrival time (ps)           11089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell      2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell95     2992   5102  28223  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell95     3350   8452  28223  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell8   2637  11089  28728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 28741p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  28741  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell103    4135   9415  28741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 28741p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  28741  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell104    4135   9415  28741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 29560p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                              iocell3       2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_2  macrocell74   6383   8597  29560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 29560p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                              iocell3       2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_3  macrocell75   6383   8597  29560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 29603p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                         iocell5       2996   2996  29603  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/main_0  macrocell27   5558   8554  29603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  28741  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell102    3244   8524  29633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell104    1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell8   4349   5599  29767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell102    1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell8   4346   5596  29771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5573
-------------------------------------   ---- 
End-of-path arrival time (ps)           5573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell103    1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell8   4323   5573  29794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29903p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                         iocell6       2692   2692  29903  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/main_0  macrocell30   5562   8254  29903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 29903p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell6       2692   2692  29903  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_6  macrocell32   5562   8254  29903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 30055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                       iocell12      2032   2032  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5  macrocell46   6069   8101  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 30055p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                        iocell12      2032   2032  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5  macrocell50   6069   8101  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0
Path slack     : 30059p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8097
-------------------------------------   ---- 
End-of-path arrival time (ps)           8097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                    iocell12      2032   2032  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/main_0  macrocell43   6065   8097  30059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0                macrocell43         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 30334p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                             iocell3       2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_9  macrocell82   5608   7822  30334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 30334p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                              iocell3       2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_6  macrocell86   5608   7822  30334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_last\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_last\/clock_0
Path slack     : 30345p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                          iocell3       2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_last\/main_0  macrocell79   5598   7812  30345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_last\/clock_0           macrocell79         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Depth_Maxbotix(0)/fb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 30345p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   41667
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Depth_Maxbotix(0)/in_clock                               iocell3             0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Depth_Maxbotix(0)/fb                             iocell3       2214   2214  22197  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_8  macrocell83   5598   7812  30345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb                       iocell12      2032   2032  22982  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5  macrocell47   5765   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 30455p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                         iocell5       2996   2996  29603  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_0  macrocell7    4706   7702  30455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 30545p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                        iocell4       1860   1860  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_5  macrocell67   5752   7612  30545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 30545p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                         iocell4       1860   1860  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_5  macrocell71   5752   7612  30545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_last\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_last\/clock_0
Path slack     : 30555p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                     iocell4       1860   1860  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_last\/main_0  macrocell64   5742   7602  30555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_last\/clock_0          macrocell64         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 30555p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb                        iocell4       1860   1860  24276  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_5  macrocell68   5742   7602  30555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb  iocell12      2032   2032  22982  RISE       1
MODIN1_0/main_2           macrocell1    5170   7202  30955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:RX_Pin(0)\/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30955p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (CyBUS_CLK:R#26 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:RX_Pin(0)\/in_clock                              iocell12            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\NEOMOTE_1:RX_Pin(0)\/fb  iocell12      2032   2032  22982  RISE       1
MODIN1_1/main_2           macrocell2    5170   7202  30955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31635p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb  iocell4       1860   1860  24276  RISE       1
MODIN5_0/main_2                macrocell3    4662   6522  31635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_SoilMoisture_Decagon(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31635p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   41667
- Setup time                                                                   -3510
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_SoilMoisture_Decagon(0)/in_clock                         iocell4             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_SoilMoisture_Decagon(0)/fb  iocell4       1860   1860  24276  RISE       1
MODIN5_1/main_2                macrocell4    4662   6522  31635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell94    5069   6319  31837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell104   1250   1250  24018  RISE       1
\emFile_1:Net_1\/main_0          macrocell90    5056   6306  31851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell90         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell92    5056   6306  31851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell103   4984   6234  31923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6234
-------------------------------------   ---- 
End-of-path arrival time (ps)           6234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell104   4984   6234  31923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32119p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell92   1250   1250  32119  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell92   4788   6038  32119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell102   1250   1250  24501  RISE       1
\emFile_1:Net_22\/main_2         macrocell91    4635   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell93    4635   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell102   4635   5885  32272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 32303p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3340
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell92   1250   1250  32119  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    4773   6023  32303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell94    4581   5831  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell93   3720   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell     2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell102   3720   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell     2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell103   3719   5829  32328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell     2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell104   3719   5829  32328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32331p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell     2110   2110  26689  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell103   3716   5826  32331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32331p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell     2110   2110  26689  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell104   3716   5826  32331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26689  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell93   3696   5806  32351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell     2110   2110  26689  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell102   3696   5806  32351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32367p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26836  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell93   3680   5790  32367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32367p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell     2110   2110  26836  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell102   3680   5790  32367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell     2110   2110  26836  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell103   3660   5770  32386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell     2110   2110  26836  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell104   3660   5770  32386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell93    1250   1250  24122  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell103   4387   5637  32519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell93    1250   1250  24122  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell104   4387   5637  32519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell93   1250   1250  24122  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell93   4350   5600  32557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell93    1250   1250  24122  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell102   4350   5600  32557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell102   1250   1250  24501  RISE       1
\emFile_1:Net_1\/main_2          macrocell90    4348   5598  32558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell90         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell92    4348   5598  32558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26971  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell93   3380   5490  32667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32667p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell     2110   2110  26971  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell102   3380   5490  32667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell94    4239   5489  32668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32673p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26966  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell93   3374   5484  32673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32673p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell     2110   2110  26966  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell102   3374   5484  32673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell103   1250   1250  24846  RISE       1
\emFile_1:Net_1\/main_1          macrocell90    4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell90         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell92    4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell92         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell     2110   2110  26971  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell103   3362   5472  32685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell     2110   2110  26971  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell104   3362   5472  32685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell     2110   2110  26966  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell103   3361   5471  32686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell     2110   2110  26966  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell104   3361   5471  32686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell103   4066   5316  32841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell104   4066   5316  32841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell104   1250   1250  24018  RISE       1
\emFile_1:Net_22\/main_0         macrocell91    4004   5254  32903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell93    4004   5254  32903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell102   4004   5254  32903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  26313  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell94   2992   5102  33055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33065p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  26689  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell94   2982   5092  33065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33125p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell91         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell91   1250   1250  33125  RISE       1
\emFile_1:Net_22\/main_3  macrocell91   3781   5031  33125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  26836  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell94   2641   4751  33406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33468p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell104   1250   1250  24018  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell97    3438   4688  33468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell103   3412   4662  33495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell104   3412   4662  33495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell104        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33495p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell97    3411   4661  33495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell102   1250   1250  24501  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell97    3264   4514  33642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell103   1250   1250  24846  RISE       1
\emFile_1:Net_22\/main_1         macrocell91    3246   4496  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell91         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell93    3246   4496  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell103   1250   1250  24846  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell102   3246   4496  33661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell102        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33708p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26966  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell94   2339   4449  33708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26971  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell94   2337   4447  33710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell96         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell96   1250   1250  34589  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell97   2318   3568  34589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell94   1250   1250  34599  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell94   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell90         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell90   1250   1250  34600  RISE       1
\emFile_1:Net_1\/main_3  macrocell90   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell90         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell97   1250   1250  34618  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell97   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 589030p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6290
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29680
-------------------------------------   ----- 
End-of-path arrival time (ps)           29680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q               macrocell23     1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_0          macrocell10    11268  12518  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q               macrocell10     3350  15868  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell13     4064  19932  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell13     3350  23282  589030  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6398  29680  589030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 593515p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -5310
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26175
-------------------------------------   ----- 
End-of-path arrival time (ps)           26175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q                 macrocell23     1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_0            macrocell10    11268  12518  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q                 macrocell10     3350  15868  589030  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell12     4051  19920  593515  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell12     3350  23270  593515  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   2906  26175  593515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 597152p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -5310
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22538
-------------------------------------   ----- 
End-of-path arrival time (ps)           22538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597152  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell11    11043  16323  597152  RISE       1
\I2C_1:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell11     3350  19673  597152  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell1   2865  22538  597152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 598650p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22840
-------------------------------------   ----- 
End-of-path arrival time (ps)           22840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  598650  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/main_1     macrocell21   10067  12647  598650  RISE       1
\I2C_1:bI2C_UDB:m_state_2_split\/q          macrocell21    3350  15997  598650  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_5           macrocell20    6843  22840  598650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 599215p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22275
-------------------------------------   ----- 
End-of-path arrival time (ps)           22275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q               macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell14  10176  11426  599215  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell14   3350  14776  599215  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_0       macrocell15   7498  22275  599215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 601297p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6290
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17413
-------------------------------------   ----- 
End-of-path arrival time (ps)           17413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q               macrocell17     1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell14    10176  11426  599215  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell14     3350  14776  599215  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell2   2637  17413  601297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 601558p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19932
-------------------------------------   ----- 
End-of-path arrival time (ps)           19932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q            macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_0       macrocell10  11268  12518  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q            macrocell10   3350  15868  589030  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell8    4064  19932  601558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 601640p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19850
-------------------------------------   ----- 
End-of-path arrival time (ps)           19850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q               macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell14  10176  11426  599215  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell14   3350  14776  599215  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_1           macrocell31   5073  19850  601640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 601640p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19850
-------------------------------------   ----- 
End-of-path arrival time (ps)           19850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q               macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell14  10176  11426  599215  RISE       1
\I2C_1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell14   3350  14776  599215  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_1           macrocell34   5073  19850  601640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:Net_643_3\/main_8
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 603383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18107
-------------------------------------   ----- 
End-of-path arrival time (ps)           18107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/main_0  macrocell10  11268  12518  589030  RISE       1
\I2C_1:bI2C_UDB:cnt_reset\/q       macrocell10   3350  15868  589030  RISE       1
\I2C_1:Net_643_3\/main_8           macrocell5    2239  18107  603383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 603607p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17883
-------------------------------------   ----- 
End-of-path arrival time (ps)           17883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  598650  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/main_1     macrocell24    9633  12213  603607  RISE       1
\I2C_1:bI2C_UDB:m_state_4_split\/q          macrocell24    3350  15563  603607  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_6           macrocell23    2319  17883  603607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_1:bI2C_UDB:StsReg\/clock
Path slack     : 604522p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -1570
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               623430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18908
-------------------------------------   ----- 
End-of-path arrival time (ps)           18908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q  macrocell29    1250   1250  604522  RISE       1
\I2C_1:bI2C_UDB:status_5\/main_3    macrocell36    6956   8206  604522  RISE       1
\I2C_1:bI2C_UDB:status_5\/q         macrocell36    3350  11556  604522  RISE       1
\I2C_1:bI2C_UDB:StsReg\/status_5    statusicell1   7353  18908  604522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 605384p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16106
-------------------------------------   ----- 
End-of-path arrival time (ps)           16106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q             macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/main_4  macrocell18   9214  10464  605384  RISE       1
\I2C_1:bI2C_UDB:m_state_0_split\/q       macrocell18   3350  13814  605384  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_8        macrocell17   2292  16106  605384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 606063p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15427
-------------------------------------   ----- 
End-of-path arrival time (ps)           15427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597152  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_0             macrocell17    10147  15427  606063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:Net_643_3\/main_4
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 608052p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell19   1250   1250  591370  RISE       1
\I2C_1:Net_643_3\/main_4      macrocell5   12188  13438  608052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 608280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13210
-------------------------------------   ----- 
End-of-path arrival time (ps)           13210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_1  macrocell32  11960  13210  608280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:Net_643_3\/main_1
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 608287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13203
-------------------------------------   ----- 
End-of-path arrival time (ps)           13203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell23   1250   1250  589030  RISE       1
\I2C_1:Net_643_3\/main_1      macrocell5   11953  13203  608287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608291p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13199
-------------------------------------   ----- 
End-of-path arrival time (ps)           13199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  598650  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_1           macrocell22   10619  13199  608291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608465p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13025
-------------------------------------   ----- 
End-of-path arrival time (ps)           13025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597152  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_0             macrocell19     7745  13025  608465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 608592p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12898
-------------------------------------   ----- 
End-of-path arrival time (ps)           12898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_4  macrocell32  11648  12898  608592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 608755p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -6770
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               618230

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q         macrocell30     1250   1250  608755  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   8225   9475  608755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 608972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12518
-------------------------------------   ----- 
End-of-path arrival time (ps)           12518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_1  macrocell33  11268  12518  608972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610064p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_8  macrocell22  10176  11426  610064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610134p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  605771  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_2           macrocell22    8776  11356  610134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 610196p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_5  macrocell31  10044  11294  610196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 610196p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_5  macrocell34  10044  11294  610196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 610248p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_2  macrocell32   9992  11242  610248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610250p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11240
-------------------------------------   ----- 
End-of-path arrival time (ps)           11240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597152  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_3             macrocell22     5960  11240  610250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:Net_643_3\/main_2
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 610255p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11235
-------------------------------------   ----- 
End-of-path arrival time (ps)           11235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell22   1250   1250  590315  RISE       1
\I2C_1:Net_643_3\/main_2      macrocell5    9985  11235  610255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 610257p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11233
-------------------------------------   ----- 
End-of-path arrival time (ps)           11233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_2  macrocell33   9983  11233  610257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 610295p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11195
-------------------------------------   ----- 
End-of-path arrival time (ps)           11195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_5  macrocell6    9945  11195  610295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 610298p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11192
-------------------------------------   ----- 
End-of-path arrival time (ps)           11192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_7  macrocell32   9942  11192  610298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 610308p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11182
-------------------------------------   ----- 
End-of-path arrival time (ps)           11182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_6  macrocell33   9932  11182  610308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:Net_643_3\/main_6
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 610311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell16   1250   1250  600716  RISE       1
\I2C_1:Net_643_3\/main_6    macrocell5    9929  11179  610311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610381p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  600168  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_0           macrocell22    8529  11109  610381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610707p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell8    1250   1250  591413  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_10  macrocell22   9533  10783  610707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 610831p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10659
-------------------------------------   ----- 
End-of-path arrival time (ps)           10659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  591413  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_8   macrocell32   9409  10659  610831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:Net_643_3\/main_7
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 610831p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10659
-------------------------------------   ----- 
End-of-path arrival time (ps)           10659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  591413  RISE       1
\I2C_1:Net_643_3\/main_7           macrocell5    9409  10659  610831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 610918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_6  macrocell31   9322  10572  610918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 610918p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10572
-------------------------------------   ----- 
End-of-path arrival time (ps)           10572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q        macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_7  macrocell34   9322  10572  610918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610977p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q     macrocell15   1250   1250  600768  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_11  macrocell22   9263  10513  610977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611032p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_1  macrocell17   9208  10458  611032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611038p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10452
-------------------------------------   ----- 
End-of-path arrival time (ps)           10452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_1  macrocell19   9202  10452  611038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611103p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_9  macrocell22   9137  10387  611103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_4  macrocell23   9099  10349  611141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:sda_x_wire\/main_7
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 611141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell17   1250   1250  594597  RISE       1
\I2C_1:sda_x_wire\/main_7     macrocell37   9099  10349  611141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  600344  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_0           macrocell23    7638  10218  611272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_1:sda_x_wire\/main_1
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 611272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10218
-------------------------------------   ----- 
End-of-path arrival time (ps)           10218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  600344  RISE       1
\I2C_1:sda_x_wire\/main_1                   macrocell37    7638  10218  611272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 611312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q      macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_4  macrocell33   8928  10178  611312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611413p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10077
-------------------------------------   ----- 
End-of-path arrival time (ps)           10077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_6  macrocell22   8827  10077  611413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611485p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10005
-------------------------------------   ----- 
End-of-path arrival time (ps)           10005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_2  macrocell17   8755  10005  611485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 611708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q            macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_1  macrocell15   8532   9782  611708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611708p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9782
-------------------------------------   ---- 
End-of-path arrival time (ps)           9782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_6  macrocell17   8532   9782  611708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611812p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9678
-------------------------------------   ---- 
End-of-path arrival time (ps)           9678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_3  macrocell23   8428   9678  611812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:sda_x_wire\/main_6
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 611812p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9678
-------------------------------------   ---- 
End-of-path arrival time (ps)           9678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q  macrocell19   1250   1250  591370  RISE       1
\I2C_1:sda_x_wire\/main_6     macrocell37   8428   9678  611812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611842p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9648
-------------------------------------   ---- 
End-of-path arrival time (ps)           9648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_5  macrocell23   8398   9648  611842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:sda_x_wire\/main_8
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 611842p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9648
-------------------------------------   ---- 
End-of-path arrival time (ps)           9648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q  macrocell16   1250   1250  600716  RISE       1
\I2C_1:sda_x_wire\/main_8   macrocell37   8398   9648  611842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_4  macrocell31   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 611933p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_4  macrocell34   8307   9557  611933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 611940p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9550
-------------------------------------   ---- 
End-of-path arrival time (ps)           9550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_0  macrocell20   8300   9550  611940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 612003p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9487
-------------------------------------   ---- 
End-of-path arrival time (ps)           9487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_5  macrocell19   8237   9487  612003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_9
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 612065p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q  macrocell15   1250   1250  600768  RISE       1
\I2C_1:sda_x_wire\/main_9        macrocell37   8175   9425  612065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 612151p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_6  macrocell34   8089   9339  612151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612444p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_3  macrocell17   7796   9046  612444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612594p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_1  macrocell20   7646   8896  612594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:Net_643_3\/main_5
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 612685p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8805
-------------------------------------   ---- 
End-of-path arrival time (ps)           8805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q  macrocell17   1250   1250  594597  RISE       1
\I2C_1:Net_643_3\/main_5      macrocell5    7555   8805  612685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8801
-------------------------------------   ---- 
End-of-path arrival time (ps)           8801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_4  macrocell22   7551   8801  612689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 612692p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8798
-------------------------------------   ---- 
End-of-path arrival time (ps)           8798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell9    7548   8798  612692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 612858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_2  macrocell31   7382   8632  612858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 612858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q      macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_2  macrocell34   7382   8632  612858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_2  macrocell23   7382   8632  612858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:sda_x_wire\/main_5
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 612858p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell20   1250   1250  594358  RISE       1
\I2C_1:sda_x_wire\/main_5     macrocell37   7382   8632  612858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 612880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_3  macrocell31   7360   8610  612880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 612880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q      macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_3  macrocell34   7360   8610  612880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_4  macrocell17   7312   8562  612928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_7  macrocell22   6988   8238  613252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613284p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8206
-------------------------------------   ---- 
End-of-path arrival time (ps)           8206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q    macrocell29   1250   1250  604522  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_3  macrocell6    6956   8206  613284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:Net_643_3\/main_3
Capture Clock  : \I2C_1:Net_643_3\/clock_0
Path slack     : 613342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8148
-------------------------------------   ---- 
End-of-path arrival time (ps)           8148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q  macrocell20   1250   1250  594358  RISE       1
\I2C_1:Net_643_3\/main_3      macrocell5    6898   8148  613342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8107
-------------------------------------   ---- 
End-of-path arrival time (ps)           8107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_6  macrocell19   6857   8107  613383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613502p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_2  macrocell19   6738   7988  613502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613566p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7924
-------------------------------------   ---- 
End-of-path arrival time (ps)           7924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q       macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_5  macrocell17   6674   7924  613566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_1:sda_x_wire\/main_10
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 613595p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7895
-------------------------------------   ---- 
End-of-path arrival time (ps)           7895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell9    1250   1250  613595  RISE       1
\I2C_1:sda_x_wire\/main_10         macrocell37   6645   7895  613595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:sda_x_wire\/main_4
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 613653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q  macrocell22   1250   1250  590315  RISE       1
\I2C_1:sda_x_wire\/main_4     macrocell37   6587   7837  613653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 613692p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_reg\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_reg\/q            macrocell30   1250   1250  608755  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell29   6548   7798  613692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613768p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q       macrocell23   1250   1250  589030  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/main_1  macrocell23   6472   7722  613768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_4\/q
Path End       : \I2C_1:sda_x_wire\/main_3
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 613768p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_4\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_4\/q  macrocell23   1250   1250  589030  RISE       1
\I2C_1:sda_x_wire\/main_3     macrocell37   6472   7722  613768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 613885p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_3  macrocell32   6355   7605  613885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_3\/q
Path End       : \I2C_1:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_3\/clock_0
Path slack     : 613986p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_3\/q       macrocell34   1250   1250  613986  RISE       1
\I2C_1:bI2C_UDB:status_3\/main_0  macrocell34   6254   7504  613986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_3\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_1:sda_x_wire\/main_2
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 614005p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7485
-------------------------------------   ---- 
End-of-path arrival time (ps)           7485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  614005  RISE       1
\I2C_1:sda_x_wire\/main_2            macrocell37     2935   7485  614005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614031p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7459
-------------------------------------   ---- 
End-of-path arrival time (ps)           7459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  591413  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/main_7  macrocell17   6209   7459  614031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 614147p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7343
-------------------------------------   ---- 
End-of-path arrival time (ps)           7343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last_reg\/q        macrocell29   1250   1250  604522  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell28   6093   7343  614147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell28         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 614284p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q              macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell8    5956   7206  614284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_reset\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614284p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7206
-------------------------------------   ---- 
End-of-path arrival time (ps)           7206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_reset\/q         macrocell16   1250   1250  600716  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_3  macrocell20   5956   7206  614284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 614300p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7190
-------------------------------------   ---- 
End-of-path arrival time (ps)           7190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q      macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_3  macrocell33   5940   7190  614300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 614393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q        macrocell26   1250   1250  597175  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell25   5847   7097  614393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 614529p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_5  macrocell32   5711   6961  614529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_0\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 614539p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_0\/q      macrocell17   1250   1250  594597  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_5  macrocell33   5701   6951  614539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 614556p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  602028  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell8      3084   6934  614556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614604p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:lost_arb_reg\/q       macrocell15   1250   1250  600768  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/main_2  macrocell15   5636   6886  614604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 615033p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell8    1250   1250  591413  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell9    5207   6457  615033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_2\/q
Path End       : \I2C_1:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_2\/clock_0
Path slack     : 615484p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_2\/q       macrocell33   1250   1250  615484  RISE       1
\I2C_1:bI2C_UDB:status_2\/main_0  macrocell33   4756   6006  615484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_2\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615727p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  591413  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_7  macrocell19   4513   5763  615727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:m_reset\/clock_0
Path slack     : 616035p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  616035  RISE       1
\I2C_1:bI2C_UDB:m_reset\/main_0             macrocell16    2875   5455  616035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_reset\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616077p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_3  macrocell19   4163   5413  616077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:Net_643_3\/q
Path End       : \I2C_1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616281p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:Net_643_3\/clock_0                                  macrocell5          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:Net_643_3\/q                 macrocell5    1250   1250  597746  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/main_1  macrocell7    3959   5209  616281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell7          0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:sda_x_wire\/q
Path End       : \I2C_1:sda_x_wire\/main_0
Capture Clock  : \I2C_1:sda_x_wire\/clock_0
Path slack     : 616440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:sda_x_wire\/q       macrocell37   1250   1250  616440  RISE       1
\I2C_1:sda_x_wire\/main_0  macrocell37   3800   5050  616440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:sda_x_wire\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616606p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last2_reg\/q   macrocell25   1250   1250  607844  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_2  macrocell6    3634   4884  616606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616629p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  591413  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_4  macrocell20   3611   4861  616629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_3\/q
Path End       : \I2C_1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616698p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_3\/q       macrocell22   1250   1250  590315  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/main_5  macrocell22   3542   4792  616698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_3\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_last_reg\/q    macrocell26   1250   1250  597175  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_1  macrocell6    3521   4771  616719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_1\/q
Path End       : \I2C_1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_1\/q       macrocell19   1250   1250  591370  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/main_4  macrocell19   3407   4657  616833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_1\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_1\/q
Path End       : \I2C_1:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_1\/clock_0
Path slack     : 616874p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_1\/q       macrocell32   1250   1250  616874  RISE       1
\I2C_1:bI2C_UDB:status_1\/main_0  macrocell32   3366   4616  616874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_1\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:m_state_2\/q
Path End       : \I2C_1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616976p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:m_state_2\/q       macrocell20   1250   1250  594358  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/main_2  macrocell20   3264   4514  616976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:m_state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:sda_in_last2_reg\/q   macrocell28   1250   1250  608594  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_4  macrocell6    2884   4134  617356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q         macrocell27   1250   1250  597744  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_0  macrocell6    2551   3801  617689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 617689p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_reg\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:scl_in_reg\/q            macrocell27   1250   1250  597744  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell26   2551   3801  617689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:status_0\/q
Path End       : \I2C_1:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_1:bI2C_UDB:status_0\/clock_0
Path slack     : 617932p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:status_0\/q       macrocell31   1250   1250  617932  RISE       1
\I2C_1:bI2C_UDB:status_0\/main_0  macrocell31   2308   3558  617932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_1:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617991p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (I2C_1_IntClock:R#1 vs. I2C_1_IntClock:R#2)   625000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C_1:bI2C_UDB:bus_busy_reg\/q       macrocell6    1250   1250  617991  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/main_6  macrocell6    2249   3499  617991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C_1:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060561p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16482
-------------------------------------   ----- 
End-of-path arrival time (ps)           16482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell54     3791   9471  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell54     3350  12821  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   3661  16482  1060561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060760p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11053
-------------------------------------   ----- 
End-of-path arrival time (ps)           11053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q                      macrocell57     1250   1250  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_2           macrocell39     4151   5401  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell39     3350   8751  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2302  11053  1060760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell5       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1063420p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18343
-------------------------------------   ----- 
End-of-path arrival time (ps)           18343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1063420  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/main_1                 macrocell51     2294   7574  1063420  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/q                      macrocell51     3350  10924  1063420  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4                 statusicell2    7419  18343  1063420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell2        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock
Path slack     : 1068519p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13245
-------------------------------------   ----- 
End-of-path arrival time (ps)           13245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1068519  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/main_2                 macrocell58     2303   7583  1068519  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/q                      macrocell58     3350  10933  1068519  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0                 statusicell3    2312  13245  1068519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock                statusicell3        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1069103p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -4220
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10011
-------------------------------------   ----- 
End-of-path arrival time (ps)           10011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q            macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/main_1  macrocell42   3083   4333  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/q       macrocell42   3350   7683  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load   count7cell    2328  10011  1069103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1069634p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10189
-------------------------------------   ----- 
End-of-path arrival time (ps)           10189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1069634  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_3                macrocell60     2909  10189  1069634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071162p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                macrocell55     1250   1250  1060845  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4631   5881  1071162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0
Path slack     : 1071260p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1060561  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0                 macrocell53     2884   8564  1071260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell53         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072011p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q          macrocell41     1250   1250  1072011  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3772   5022  1072011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1072240p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1068519  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2                  macrocell55     2303   7583  1072240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072689p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q                macrocell46     1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3094   4344  1072689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072727p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                macrocell56     1250   1250  1061974  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3066   4316  1072727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell4       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072888p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q       macrocell40     1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2895   4145  1072888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1073845p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1072011  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2   macrocell47   4728   5978  1073845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1073867p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell57   1250   1250  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3  macrocell55   4706   5956  1073867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1074402p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell55   1250   1250  1060845  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1  macrocell57   4171   5421  1074402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074402p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q  macrocell55   1250   1250  1060845  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_2    macrocell60   4171   5421  1074402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074422p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell57   1250   1250  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2  macrocell56   4151   5401  1074422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074508p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell55   1250   1250  1060845  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1  macrocell56   4066   5316  1074508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1074720p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell56   1250   1250  1061974  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0  macrocell57   3853   5103  1074720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074720p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q  macrocell56   1250   1250  1061974  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_1    macrocell60   3853   5103  1074720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074787  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2   macrocell41   2927   5037  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
MODIN1_0/main_1                                       macrocell1    2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
MODIN1_1/main_1                                       macrocell2    2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074789p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074789  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1   macrocell41   2924   5034  1074789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074790p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074790  RISE       1
MODIN1_0/main_0                                       macrocell1    2923   5033  1074790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074790p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074790  RISE       1
MODIN1_1/main_0                                       macrocell2    2923   5033  1074790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074790p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074790  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0   macrocell41   2923   5033  1074790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074842p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q   macrocell41   1250   1250  1072011  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2  macrocell44   3731   4981  1074842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074842p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1072011  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2   macrocell46   3731   4981  1074842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074842p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1072011  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2   macrocell48   3731   4981  1074842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1074842p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell41         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell41   1250   1250  1072011  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2  macrocell50   3731   4981  1074842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_last\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074903p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_last\/q          macrocell43   1250   1250  1074903  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6  macrocell47   3670   4920  1074903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074911p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074911  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7       macrocell44   2802   4912  1074911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_10
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074911p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074911  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_10        macrocell46   2802   4912  1074911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074911p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074911  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7         macrocell48   2802   4912  1074911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_9
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074911  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_9         macrocell47   2800   4910  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074915p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074915  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6       macrocell44   2798   4908  1074915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_9
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074915p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074915  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_9         macrocell46   2798   4908  1074915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074915p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074915  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6         macrocell48   2798   4908  1074915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074919  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5       macrocell44   2795   4905  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074919  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8         macrocell46   2795   4905  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074919p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074919  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5         macrocell48   2795   4905  1074919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074927p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074915  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_8         macrocell47   2786   4896  1074927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074931p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074919  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7         macrocell47   2782   4892  1074931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                     macrocell2    1250   1250  1067965  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6  macrocell46   3394   4644  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                      macrocell2    1250   1250  1067965  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_6  macrocell50   3394   4644  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075182p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell53   1250   1250  1061530  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4  macrocell55   3392   4642  1075182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075193p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell53   1250   1250  1061530  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3  macrocell56   3381   4631  1075193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075319p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell55   1250   1250  1060845  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1  macrocell55   3254   4504  1075319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075367p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                     macrocell1    1250   1250  1068293  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7  macrocell46   3206   4456  1075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075367p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                                      macrocell1    1250   1250  1068293  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_7  macrocell50   3206   4456  1075367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1  macrocell47   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075490p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q               macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1  macrocell49   3083   4333  1075490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell49         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell56   1250   1250  1061974  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0  macrocell55   3060   4310  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell55         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q         macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1  macrocell44   2950   4200  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1  macrocell46   2950   4200  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1  macrocell48   2950   4200  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q        macrocell46   1250   1250  1069103  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1  macrocell50   2950   4200  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell56   1250   1250  1061974  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0  macrocell56   2937   4187  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell56         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075683p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1930
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q            macrocell44     1250   1250  1066237  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4470   5720  1075683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075684p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell40   1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0      macrocell47   2890   4140  1075684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075684p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q      macrocell40   1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0  macrocell49   2890   4140  1075684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell49         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075689p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell40   1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0    macrocell44   2885   4135  1075689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075689p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell40   1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0      macrocell46   2885   4135  1075689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075689p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell40   1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0      macrocell48   2885   4135  1075689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075689p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell40   1250   1250  1069296  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0     macrocell50   2885   4135  1075689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q         macrocell48   1250   1250  1069399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3  macrocell44   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell48   1250   1250  1069399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3  macrocell46   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell48   1250   1250  1069399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3  macrocell48   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q        macrocell48   1250   1250  1069399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3  macrocell50   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell48   1250   1250  1069399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3  macrocell47   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q               macrocell48   1250   1250  1069399  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2  macrocell49   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell49         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075795p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell47   1250   1250  1069407  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4  macrocell47   2778   4028  1075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075795p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q               macrocell47   1250   1250  1069407  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3  macrocell49   2778   4028  1075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell49         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q         macrocell47   1250   1250  1069407  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4  macrocell44   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell44         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell47   1250   1250  1069407  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4  macrocell46   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell46         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell47   1250   1250  1069407  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4  macrocell48   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell48         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075806p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell47         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q        macrocell47   1250   1250  1069407  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4  macrocell50   2768   4018  1075806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075938p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1067965  RISE       1
MODIN1_1/main_3  macrocell2    2635   3885  1075938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1076127p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell50         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q       macrocell50    1250   1250  1076127  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3  statusicell2   4387   5637  1076127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell2        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell57   1250   1250  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2  macrocell57   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q  macrocell57   1250   1250  1060760  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_4    macrocell60   2309   3559  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1068293  RISE       1
MODIN1_0/main_3  macrocell1    2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1068293  RISE       1
MODIN1_1/main_4  macrocell2    2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:txn\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:txn\/q       macrocell60   1250   1250  1076267  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_0  macrocell60   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell53   1250   1250  1061530  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3  macrocell57   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell57         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1076273p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q  macrocell53   1250   1250  1061530  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_5   macrocell60   2300   3550  1076273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024521p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -4220
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12926
-------------------------------------   ----- 
End-of-path arrival time (ps)           12926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q            macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\/main_1  macrocell78   4650   5900  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_counter_load\/q       macrocell78   3350   9250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/load   count7cell    3675  12926  13024521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/clock
Path slack     : 13024857p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -1570
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15240
-------------------------------------   ----- 
End-of-path arrival time (ps)           15240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  13024857  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_4\/main_1                 macrocell87     3675   8955  13024857  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_4\/q                      macrocell87     3350  12305  13024857  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/status_4                 statusicell5    2935  15240  13024857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/clock           statusicell5        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028970p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -6300
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q       macrocell76     1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   5147   6397  13028970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029950p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -6300
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q          macrocell77     1250   1250  13029950  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4167   5417  13029950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030084p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -6300
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q                macrocell82     1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4032   5282  13030084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13030283p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                model name   delay     AT     slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q  macrocell76   1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_0      macrocell83   6624   7874  13030283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13030300p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                model name   delay     AT     slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q  macrocell76   1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_0    macrocell80   6607   7857  13030300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13030300p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                model name   delay     AT     slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q  macrocell76   1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_0      macrocell82   6607   7857  13030300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13030300p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                model name   delay     AT     slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q  macrocell76   1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_0      macrocell84   6607   7857  13030300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13030300p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                model name   delay     AT     slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q  macrocell76   1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_0     macrocell86   6607   7857  13030300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13031668p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  13029950  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_2   macrocell83   5239   6489  13031668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13031687p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1

Data path
pin name                                              model name   delay     AT     slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q   macrocell77   1250   1250  13029950  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_2  macrocell80   5220   6470  13031687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13031687p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  13029950  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_2   macrocell82   5220   6470  13031687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13031687p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  13029950  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_2   macrocell84   5220   6470  13031687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13031687p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/q  macrocell77   1250   1250  13029950  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_2  macrocell86   5220   6470  13031687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032256p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT     slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q               macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_1  macrocell85   4650   5900  13032256  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                        clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0  macrocell85         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032481p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5676
-------------------------------------   ---- 
End-of-path arrival time (ps)           5676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT     slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q               macrocell84   1250   1250  13024746  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_2  macrocell85   4426   5676  13032481  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                        clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0  macrocell85         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032660p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT     slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q               macrocell83   1250   1250  13024925  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_3  macrocell85   4247   5497  13032660  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                        clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0  macrocell85         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033091p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033091  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/main_2   macrocell77   2955   5065  13033091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 13033117p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033117  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_1        macrocell74   2930   5040  13033117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13033117p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033117  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_1        macrocell75   2930   5040  13033117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033117p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033117  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/main_1   macrocell77   2930   5040  13033117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 13033118p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033118  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_0        macrocell74   2928   5038  13033118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13033118p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033118  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_0        macrocell75   2928   5038  13033118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033118p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033118  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/main_0   macrocell77   2928   5038  13033118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_bitclk_enable\/clock_0  macrocell77         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13033231p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_7       macrocell80   2816   4926  13033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033231p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_7         macrocell82   2816   4926  13033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13033231p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_7         macrocell84   2816   4926  13033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13033244p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033231  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_7         macrocell83   2803   4913  13033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033250  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_6       macrocell80   2797   4907  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033250  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_6         macrocell82   2797   4907  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033250  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_6         macrocell84   2797   4907  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13033253p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033250  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_6         macrocell83   2794   4904  13033253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13033253p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033253  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_5       macrocell80   2793   4903  13033253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033253p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033253  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_5         macrocell82   2793   4903  13033253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13033253p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033253  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_5         macrocell84   2793   4903  13033253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13033255p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/clock    count7cell          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT     slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033253  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_5         macrocell83   2792   4902  13033255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/q      macrocell75   1250   1250  13027237  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_8  macrocell82   3207   4457  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/q       macrocell75   1250   1250  13027237  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_5  macrocell86   3207   4457  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q       macrocell74   1250   1250  13027240  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_10  macrocell82   3199   4449  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q       macrocell74   1250   1250  13027240  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_7  macrocell86   3199   4449  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                         clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/clock_0  macrocell76         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT     slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_address_detected\/q      macrocell76   1250   1250  13026001  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/main_0  macrocell85   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                        clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_stop1_reg\/clock_0  macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                              model name   delay     AT     slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q         macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_1  macrocell80   3122   4372  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q       macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_1  macrocell82   3122   4372  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q       macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_1  macrocell84   3122   4372  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q        macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_1  macrocell86   3122   4372  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13033796p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/q       macrocell82   1250   1250  13024521  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_1  macrocell83   3111   4361  13033796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034092p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -1930
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/q            macrocell80     1250   1250  13027454  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   4395   5645  13034092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxShifter:u0\/clock    datapathcell7       0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13034125p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                              model name   delay     AT     slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q         macrocell84   1250   1250  13024746  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_3  macrocell80   2782   4032  13034125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13034125p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q       macrocell84   1250   1250  13024746  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_3  macrocell82   2782   4032  13034125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13034125p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q       macrocell84   1250   1250  13024746  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_3  macrocell84   2782   4032  13034125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13034125p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q        macrocell84   1250   1250  13024746  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_3  macrocell86   2782   4032  13034125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13034140p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/q       macrocell84   1250   1250  13024746  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_3  macrocell83   2767   4017  13034140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13034317p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q       macrocell83   1250   1250  13024925  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_4  macrocell83   2590   3840  13034317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                              model name   delay     AT     slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q         macrocell83   1250   1250  13024925  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/main_4  macrocell80   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_load_fifo\/clock_0      macrocell80         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q       macrocell83   1250   1250  13024925  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/main_4  macrocell82   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_0\/clock_0        macrocell82         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q       macrocell83   1250   1250  13024925  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/main_4  macrocell84   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_3\/clock_0        macrocell84         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/q        macrocell83   1250   1250  13024925  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/main_4  macrocell86   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/q       macrocell75   1250   1250  13027237  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_2  macrocell75   2307   3557  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q       macrocell74   1250   1250  13027240  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/main_3  macrocell74   2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/clock_0       macrocell74         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:pollcount_0\/q       macrocell74   1250   1250  13027240  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/main_4  macrocell75   2304   3554  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:pollcount_1\/clock_0       macrocell75         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_last\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -3510
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_last\/clock_0           macrocell79         0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_last\/q          macrocell79   1250   1250  13034609  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/main_9  macrocell83   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_state_2\/clock_0        macrocell83         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/q
Path End       : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/clock
Path slack     : 13035200p

Capture Clock Arrival Time                                                                                0
+ Clock path delay                                                                                        0
+ Cycle adjust (UART_Ultrasonic_Maxbotix_IntClock:R#1 vs. UART_Ultrasonic_Maxbotix_IntClock:R#2)   13041667
- Setup time                                                                                          -1570
------------------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                                     13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/clock_0       macrocell86         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Ultrasonic_Maxbotix:BUART:rx_status_3\/q       macrocell86    1250   1250  13035200  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/status_3  statusicell5   3646   4896  13035200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Ultrasonic_Maxbotix:BUART:sRX:RxSts\/clock           statusicell5        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104148983p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16114
-------------------------------------   ----- 
End-of-path arrival time (ps)           16114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/main_1                 macrocell72     5167  10447  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_4\/q                      macrocell72     3350  13797  104148983  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_4                 statusicell4    2317  16114  104148983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell4        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock
Path slack     : 104150795p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -4220
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11652
-------------------------------------   ----- 
End-of-path arrival time (ps)           11652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT      slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q            macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_counter_load\/main_2  macrocell63   4722   5972  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_counter_load\/q       macrocell63   3350   9322  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/load   count7cell    2329  11652  104150795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104153322p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -6300
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q       macrocell61     1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5795   7045  104153322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155432p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -6300
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q                macrocell67     1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3684   4934  104155432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104155643p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q         macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_3  macrocell65   6264   7514  104155643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104155643p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q       macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_3  macrocell67   6264   7514  104155643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104155643p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q       macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_3  macrocell69   6264   7514  104155643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104155643p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7514
-------------------------------------   ---- 
End-of-path arrival time (ps)           7514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q        macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_3  macrocell71   6264   7514  104155643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104155751p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q                                           macrocell3    1250   1250  104150428  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_7  macrocell67   6155   7405  104155751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104155751p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q                                            macrocell3    1250   1250  104150428  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_7  macrocell71   6155   7405  104155751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104156792p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -6300
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT      slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q          macrocell62     1250   1250  104156792  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2324   3574  104156792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104156895p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell61   1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_0    macrocell65   5012   6262  104156895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104156895p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell61   1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_0      macrocell67   5012   6262  104156895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104156895p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell61   1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_0      macrocell69   5012   6262  104156895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104156895p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell61   1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_0     macrocell71   5012   6262  104156895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104157184p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q       macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_3  macrocell68   4722   5972  104157184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157184p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/q               macrocell69   1250   1250  104150795  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_2  macrocell70   4722   5972  104157184  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell70         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104157444p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT      slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q  macrocell61   1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_0      macrocell68   4463   5713  104157444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104157444p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                          clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/clock_0  macrocell61         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_address_detected\/q      macrocell61   1250   1250  104151054  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_0  macrocell70   4463   5713  104157444  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell70         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 104157787p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  104150428  RISE       1
MODIN5_0/main_3  macrocell3    4120   5370  104157787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104157787p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  104150428  RISE       1
MODIN5_1/main_4  macrocell4    4120   5370  104157787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 104158156p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  104158156  RISE       1
MODIN5_0/main_1                                             macrocell3    2891   5001  104158156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104158156p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  104158156  RISE       1
MODIN5_1/main_1                                             macrocell4    2891   5001  104158156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158156p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  104158156  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_1   macrocell62   2891   5001  104158156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 104158159p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  104158159  RISE       1
MODIN5_0/main_0                                             macrocell3    2888   4998  104158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104158159p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  104158159  RISE       1
MODIN5_1/main_0                                             macrocell4    2888   4998  104158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158159p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  104158159  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_0   macrocell62   2888   4998  104158159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158174p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  104158174  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/main_2   macrocell62   2872   4982  104158174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158224p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104158224  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_5       macrocell65   2823   4933  104158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158224p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104158224  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_8         macrocell67   2823   4933  104158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158224p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104158224  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_5         macrocell69   2823   4933  104158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158241p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158241  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_9         macrocell68   2805   4915  104158241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158244p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158241  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_7       macrocell65   2802   4912  104158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158244p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158241  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_10        macrocell67   2802   4912  104158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158244p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  104158241  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_7         macrocell69   2802   4912  104158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158248p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158248  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_6       macrocell65   2798   4908  104158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158248p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158248  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_9         macrocell67   2798   4908  104158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158248p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158248  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_6         macrocell69   2798   4908  104158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158260p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  104158224  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_7         macrocell68   2786   4896  104158260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158261p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/clock   count7cell          0      0  RISE       1

Data path
pin name                                                    model name   delay     AT      slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  104158248  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_8         macrocell68   2786   4896  104158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104158496p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q   macrocell62   1250   1250  104156792  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_2  macrocell65   3410   4660  104158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158496p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  104156792  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_2   macrocell67   3410   4660  104158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104158496p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  104156792  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_2   macrocell69   3410   4660  104158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158496p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  104156792  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_2  macrocell71   3410   4660  104158496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104158505p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                       clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/clock_0  macrocell62         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_bitclk_enable\/q  macrocell62   1250   1250  104156792  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_2   macrocell68   3402   4652  104158505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104158678p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_1/q                                           macrocell4    1250   1250  104152246  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_6  macrocell67   3228   4478  104158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104158678p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
MODIN5_1/q                                            macrocell4    1250   1250  104152246  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_6  macrocell71   3228   4478  104158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104159108p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q         macrocell68   1250   1250  104152724  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_4  macrocell65   2799   4049  104159108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104159108p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q       macrocell68   1250   1250  104152724  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_4  macrocell67   2799   4049  104159108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104159108p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q       macrocell68   1250   1250  104152724  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_4  macrocell69   2799   4049  104159108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104159108p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q        macrocell68   1250   1250  104152724  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_4  macrocell71   2799   4049  104159108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159113p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q       macrocell68   1250   1250  104152724  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_4  macrocell68   2793   4043  104159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104159113p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/q               macrocell68   1250   1250  104152724  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_3  macrocell70   2793   4043  104159113  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell70         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159135p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q       macrocell67   1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_1  macrocell68   2772   4022  104159135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104159135p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q               macrocell67   1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/main_1  macrocell70   2772   4022  104159135  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                         clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_stop1_reg\/clock_0  macrocell70         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0
Path slack     : 104159142p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                               model name   delay     AT      slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q         macrocell67   1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/main_1  macrocell65   2765   4015  104159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0
Path slack     : 104159142p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q       macrocell67   1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/main_1  macrocell67   2765   4015  104159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0
Path slack     : 104159142p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q       macrocell67   1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/main_1  macrocell69   2765   4015  104159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_3\/clock_0       macrocell69         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_state_0\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0
Path slack     : 104159142p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/clock_0       macrocell67         0      0  RISE       1

Data path
pin name                                              model name   delay     AT      slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_state_0\/q        macrocell67   1250   1250  104152745  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/main_1  macrocell71   2765   4015  104159142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_status_3\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock
Path slack     : 104159459p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1570
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/clock_0      macrocell71         0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_status_3\/q       macrocell71    1250   1250  104159459  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/status_3  statusicell4   4388   5638  104159459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxSts\/clock          statusicell4        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 104159605p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
MODIN5_1/q       macrocell4    1250   1250  104152246  RISE       1
MODIN5_1/main_3  macrocell4    2302   3552  104159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_last\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0
Path slack     : 104159610p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -3510
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_last\/clock_0          macrocell64         0      0  RISE       1

Data path
pin name                                             model name   delay     AT      slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_last\/q          macrocell64   1250   1250  104159610  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/main_6  macrocell68   2297   3547  104159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_state_2\/clock_0       macrocell68         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/q
Path End       : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104160233p

Capture Clock Arrival Time                                                                                   0
+ Clock path delay                                                                                           0
+ Cycle adjust (UART_SoilMoisture_Decagon_IntClock:R#1 vs. UART_SoilMoisture_Decagon_IntClock:R#2)   104166667
- Setup time                                                                                             -1930
--------------------------------------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                                                       104164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/clock_0     macrocell65         0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\UART_SoilMoisture_Decagon:BUART:rx_load_fifo\/q            macrocell65     1250   1250  104153433  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3254   4504  104160233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_SoilMoisture_Decagon:BUART:sRX:RxShifter:u0\/clock   datapathcell6       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

