{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13099, "design__instance__area": 139954, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.015111556276679039, "power__switching__total": 0.006158605683594942, "power__leakage__total": 1.5960786470259336e-07, "power__total": 0.021270321682095528, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.3191584586950949, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.3079295516841584, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3434262971207808, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.427180303221901, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.343426, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.984169, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 121, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3611610834844439, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3406592604426748, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.31159342654692096, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.1625830627257154, "timing__hold__tns__corner:nom_ss_100C_1v60": -1.5345041227578073, "timing__setup__tns__corner:nom_ss_100C_1v60": -58.45444116422875, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.31159342654692096, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.1625830627257154, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.935903, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.209917, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29830663783491407, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.29077982511544376, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11776202568634267, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.237142312499146, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.117762, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.366159, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 147, "design__max_fanout_violation__count": 171, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": -0.29329081660125417, "clock__skew__worst_setup": 0.2874021380009479, "timing__hold__ws": -0.3700242439408744, "timing__setup__ws": -2.5599008082312826, "timing__hold__tns": -1.8276745079130594, "timing__setup__tns": -71.60464779339281, "timing__hold__wns": -0.3700242439408744, "timing__setup__wns": -2.5599008082312826, "timing__hold_vio__count": 15, "timing__hold_r2r__ws": 0.114121, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 155, "timing__setup_r2r__ws": 1.9314, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13099, "design__instance__area__stdcell": 139954, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.744441, "design__instance__utilization__stdcell": 0.744441, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 7453, "design__instance__count__class:tap_cell": 2656, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9330162, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 354134, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3363, "design__instance__count__class:clock_buffer": 192, "design__instance__count__class:clock_inverter": 122, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2370, "antenna__violating__nets": 13, "antenna__violating__pins": 15, "route__antenna_violation__count": 13, "antenna_diodes_count": 101, "design__instance__count__class:antenna_cell": 101, "route__net": 10237, "route__net__special": 2, "route__drc_errors__iter:1": 8267, "route__wirelength__iter:1": 427921, "route__drc_errors__iter:2": 3688, "route__wirelength__iter:2": 423846, "route__drc_errors__iter:3": 3328, "route__wirelength__iter:3": 423419, "route__drc_errors__iter:4": 357, "route__wirelength__iter:4": 422575, "route__drc_errors__iter:5": 2, "route__wirelength__iter:5": 422488, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 422491, "route__drc_errors": 0, "route__wirelength": 422491, "route__vias": 82537, "route__vias__singlecut": 82537, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1212.81, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 157, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 157, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 157, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.31087042153726147, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3028834768722219, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3382247910810009, "timing__setup__ws__corner:min_tt_025C_1v80": 2.6942311366719, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.338225, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.149782, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 157, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 110, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.34669332275216747, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.33236922488334053, "timing__hold__ws__corner:min_ss_100C_1v60": -0.23395486210530045, "timing__setup__ws__corner:min_ss_100C_1v60": -1.6734152315275814, "timing__hold__tns__corner:min_ss_100C_1v60": -1.1478922581814834, "timing__setup__tns__corner:min_ss_100C_1v60": -41.88243470583919, "timing__hold__wns__corner:min_ss_100C_1v60": -0.23395486210530045, "timing__setup__wns__corner:min_ss_100C_1v60": -1.6734152315275814, "timing__hold_vio__count__corner:min_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.919019, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 50, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.534232, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 157, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.29329081660125417, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2874021380009479, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11412104917411062, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.423189495424715, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.114121, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.476213, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 157, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 11, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 171, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 8, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.32562561901874265, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.313841600479794, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3503422096036737, "timing__setup__ws__corner:max_tt_025C_1v80": 2.198546740224125, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.350342, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.837055, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 157, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 147, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 171, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 8, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.37101409106204936, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.35007328582392816, "timing__hold__ws__corner:max_ss_100C_1v60": -0.3700242439408744, "timing__setup__ws__corner:max_ss_100C_1v60": -2.5599008082312826, "timing__hold__tns__corner:max_ss_100C_1v60": -1.8276745079130594, "timing__setup__tns__corner:max_ss_100C_1v60": -71.60464779339281, "timing__hold__wns__corner:max_ss_100C_1v60": -0.3700242439408744, "timing__setup__wns__corner:max_ss_100C_1v60": -2.5599008082312826, "timing__hold_vio__count__corner:max_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.95404, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.9314, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 157, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 171, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 8, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3023553992756239, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2948697203203793, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12258683304321355, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.074503516576018, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.122587, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.268608, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 157, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 157, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79929, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79976, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000709415, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000886306, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00024199, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000886306, "design_powergrid__voltage__worst": 0.000886306, "design_powergrid__voltage__worst__net:VPWR": 1.79929, "design_powergrid__drop__worst": 0.000886306, "design_powergrid__drop__worst__net:VPWR": 0.000709415, "design_powergrid__voltage__worst__net:VGND": 0.000886306, "design_powergrid__drop__worst__net:VGND": 0.000886306, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000242, "ir__drop__worst": 0.000709, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}