/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [18:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[71] & in_data[32]);
  assign celloutsig_1_14z = !(celloutsig_1_0z ? celloutsig_1_8z : celloutsig_1_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z | celloutsig_1_5z);
  assign celloutsig_1_0z = ~in_data[145];
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_13z = ~((_00_ | celloutsig_0_6z[18]) & in_data[2]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[18] | celloutsig_1_2z) & in_data[157]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_3z) & in_data[137]);
  assign celloutsig_1_10z = ~((celloutsig_1_1z[9] | celloutsig_1_9z) & celloutsig_1_5z);
  assign celloutsig_1_5z = celloutsig_1_1z[17] | celloutsig_1_3z;
  assign celloutsig_1_7z = in_data[191] | celloutsig_1_5z;
  assign celloutsig_1_9z = celloutsig_1_4z ^ celloutsig_1_1z[11];
  assign celloutsig_1_3z = ~(celloutsig_1_1z[14] ^ in_data[183]);
  reg [18:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 19'h00000;
    else _16_ <= { in_data[81:76], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_[18:2], _00_, _01_[0] } = _16_;
  assign celloutsig_1_16z = { in_data[178:160], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_15z } >= { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_1_15z = { celloutsig_1_1z[4], celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_2z = { celloutsig_1_1z[12:4], celloutsig_1_1z } && { celloutsig_1_1z[11:3], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[173:162], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_14z } < { celloutsig_1_1z[13:0], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_1z = { in_data[114:98], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[154:143], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_3z = { in_data[62], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_4z = { in_data[91], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } !== { in_data[94:93], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_9z & celloutsig_1_16z;
  assign celloutsig_0_1z = in_data[76] & in_data[19];
  assign celloutsig_0_6z = { _01_[13], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, _01_[18:2], _00_, _01_[0], celloutsig_0_1z } ^ { in_data[89:69], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_17z = ~((celloutsig_1_15z & celloutsig_1_8z) | (celloutsig_1_1z[6] & celloutsig_1_5z));
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_10z) | (celloutsig_1_2z & celloutsig_1_4z));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
