Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Oct 14 21:32:30 2019
| Host             : DESKTOP-TF2ORNB running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.324        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.250        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.013 |        6 |       --- |             --- |
| Slice Logic             |     0.026 |    13853 |       --- |             --- |
|   LUT as Logic          |     0.025 |     6645 |     20800 |           31.95 |
|   Register              |     0.001 |     5141 |     41600 |           12.36 |
|   CARRY4                |    <0.001 |      258 |      8150 |            3.17 |
|   F7/F8 Muxes           |    <0.001 |      889 |     32600 |            2.73 |
|   Others                |     0.000 |      110 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |      9600 |            0.01 |
| Signals                 |     0.045 |    11389 |       --- |             --- |
| Block RAM               |     0.068 |       34 |        50 |           68.00 |
| MMCM                    |     0.098 |        1 |         5 |           20.00 |
| I/O                     |    <0.001 |       44 |       106 |           41.51 |
| Static Power            |     0.074 |          |           |                 |
| Total                   |     0.324 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.159 |       0.149 |      0.011 |
| Vccaux    |       1.800 |     0.067 |       0.054 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------+-----------------+
| Clock                | Domain                          | Constraint (ns) |
+----------------------+---------------------------------+-----------------+
| clk_25_clk_wiz_0     | clk_wiz/inst/clk_25_clk_wiz_0   |            40.0 |
| clk_out1_clk_wiz_0   | clk_wiz/inst/clk_out1_clk_wiz_0 |            15.4 |
| clk_wiz/inst/clk_in1 | clk_100M_IBUF                   |            10.0 |
| clkfbout_clk_wiz_0   | clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
+----------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     0.250 |
|   L0                                           |    <0.001 |
|   PS2Clk_IOBUF_inst                            |     0.000 |
|   RsRx_IOBUF_inst                              |     0.000 |
|   ball1                                        |     0.001 |
|   ball1_bram                                   |     0.010 |
|     bRAM                                       |     0.010 |
|       U0                                       |     0.010 |
|         inst_blk_mem_gen                       |     0.010 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.010 |
|             valid.cstr                         |     0.010 |
|               ramloop[0].ram.r                 |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   ball2                                        |     0.001 |
|   ball2_bram                                   |     0.009 |
|     bRAM                                       |     0.009 |
|       U0                                       |     0.009 |
|         inst_blk_mem_gen                       |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.009 |
|             valid.cstr                         |     0.009 |
|               ramloop[0].ram.r                 |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   ball3                                        |     0.001 |
|   ball3_bram                                   |     0.009 |
|     bRAM                                       |     0.009 |
|       U0                                       |     0.009 |
|         inst_blk_mem_gen                       |     0.009 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.009 |
|             valid.cstr                         |     0.009 |
|               ramloop[0].ram.r                 |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   ball4_bram                                   |     0.008 |
|     bRAM                                       |     0.008 |
|       U0                                       |     0.008 |
|         inst_blk_mem_gen                       |     0.008 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.008 |
|             valid.cstr                         |     0.008 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.003 |
|                 prim_init.ram                  |     0.003 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   bcd                                          |    <0.001 |
|   bo                                           |     0.018 |
|     bRAM                                       |     0.017 |
|       U0                                       |     0.017 |
|         inst_blk_mem_gen                       |     0.017 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.017 |
|             valid.cstr                         |     0.017 |
|               ramloop[0].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[1].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[2].ram.r                 |     0.005 |
|                 prim_init.ram                  |     0.005 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   boundaryball                                 |     0.001 |
|   clk_wiz                                      |     0.098 |
|     inst                                       |     0.098 |
|   d1                                           |    <0.001 |
|   dbp                                          |    <0.001 |
|   f1                                           |    <0.001 |
|   gameover_disp                                |     0.001 |
|     U0                                         |     0.001 |
|       inst_blk_mem_gen                         |     0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.001 |
|           valid.cstr                           |     0.001 |
|             ramloop[0].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|   gd                                           |    <0.001 |
|   gm                                           |     0.017 |
|   instruction_screen_rom                       |     0.007 |
|     U0                                         |     0.007 |
|       inst_blk_mem_gen                         |     0.007 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.007 |
|           valid.cstr                           |     0.007 |
|             ramloop[0].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[1].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[2].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|   lives_rom                                    |     0.003 |
|     U0                                         |     0.003 |
|       inst_blk_mem_gen                         |     0.003 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.003 |
|           valid.cstr                           |     0.003 |
|             ramloop[0].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[1].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|   mainScreen                                   |     0.009 |
|     U0                                         |     0.009 |
|       inst_blk_mem_gen                         |     0.009 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.009 |
|           valid.cstr                           |     0.009 |
|             ramloop[0].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[1].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[2].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[3].ram.r                   |     0.002 |
|               prim_init.ram                    |     0.002 |
|   mouse                                        |    <0.001 |
|   player                                       |     0.006 |
|   player_bram                                  |     0.007 |
|     bRAM                                       |     0.007 |
|       U0                                       |     0.007 |
|         inst_blk_mem_gen                       |     0.007 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.007 |
|             valid.cstr                         |     0.007 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[3].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   scoredisp_ones                               |     0.001 |
|     U0                                         |     0.001 |
|       inst_blk_mem_gen                         |     0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.001 |
|           valid.cstr                           |     0.001 |
|             ramloop[0].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|   scoredisp_tens                               |     0.001 |
|     U0                                         |     0.001 |
|       inst_blk_mem_gen                         |     0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.001 |
|           valid.cstr                           |     0.001 |
|             ramloop[0].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|   vgac                                         |     0.038 |
+------------------------------------------------+-----------+


