

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Wed Sep 25 12:53:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.601 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8204|     8204|  27.319 us|  27.319 us|  8204|  8204|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop9_loop10  |     8202|     8202|        12|          1|          1|  8192|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      318|      198|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      207|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      525|      404|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U69  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U70     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_112_p2        |         +|   0|  0|  21|          14|           1|
    |add_ln118_fu_140_p2        |         +|   0|  0|  16|           9|           1|
    |ap_condition_188           |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_106_p2       |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln118_fu_121_p2       |      icmp|   0|  0|  17|           9|          10|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln117_fu_127_p3     |    select|   0|  0|   9|           1|           1|
    |select_ln126_fu_167_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 125|          52|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_v46_load             |   9|          2|    9|         18|
    |indvar_flatten_fu_54                  |   9|          2|   14|         28|
    |real_start                            |   9|          2|    1|          2|
    |v223_blk_n                            |   9|          2|    1|          2|
    |v224_blk_n                            |   9|          2|    1|          2|
    |v46_fu_50                             |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   51|        102|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_54               |  14|   0|   14|          0|
    |select_ln126_reg_224               |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v215_load_reg_203                  |  32|   0|   32|          0|
    |v224_read_reg_198                  |  32|   0|   32|          0|
    |v46_fu_50                          |   9|   0|    9|          0|
    |v49_reg_218                        |  32|   0|   32|          0|
    |v49_reg_218_pp0_iter9_reg          |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 207|   0|  207|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node4|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node4|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         node4|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v224_dout            |   in|   32|     ap_fifo|          v224|       pointer|
|v224_num_data_valid  |   in|   14|     ap_fifo|          v224|       pointer|
|v224_fifo_cap        |   in|   14|     ap_fifo|          v224|       pointer|
|v224_empty_n         |   in|    1|     ap_fifo|          v224|       pointer|
|v224_read            |  out|    1|     ap_fifo|          v224|       pointer|
|v223_din             |  out|   32|     ap_fifo|          v223|       pointer|
|v223_num_data_valid  |   in|   14|     ap_fifo|          v223|       pointer|
|v223_fifo_cap        |   in|   14|     ap_fifo|          v223|       pointer|
|v223_full_n          |   in|    1|     ap_fifo|          v223|       pointer|
|v223_write           |  out|    1|     ap_fifo|          v223|       pointer|
|v215_address0        |  out|    8|   ap_memory|          v215|         array|
|v215_ce0             |  out|    1|   ap_memory|          v215|         array|
|v215_q0              |   in|   32|   ap_memory|          v215|         array|
+---------------------+-----+-----+------------+--------------+--------------+

