{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560821847273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560821847274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 22:37:27 2019 " "Processing started: Mon Jun 17 22:37:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560821847274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560821847274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc_rpn -c calc_rpn " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc_rpn -c calc_rpn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560821847274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560821847799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_rpn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calc_rpn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_rpn-arch " "Found design unit 1: calc_rpn-arch" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821848324 ""} { "Info" "ISGN_ENTITY_NAME" "1 calc_rpn " "Found entity 1: calc_rpn" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821848324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821848324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc_rpn " "Elaborating entity \"calc_rpn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560821848400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_key_SUM calc_rpn.vhd(43) " "Verilog HDL or VHDL warning at calc_rpn.vhd(43): object \"output_key_SUM\" assigned a value but never read" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560821848404 "|calc_rpn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_key_SUB calc_rpn.vhd(44) " "Verilog HDL or VHDL warning at calc_rpn.vhd(44): object \"output_key_SUB\" assigned a value but never read" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560821848404 "|calc_rpn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_key_MULT calc_rpn.vhd(45) " "Verilog HDL or VHDL warning at calc_rpn.vhd(45): object \"output_key_MULT\" assigned a value but never read" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560821848404 "|calc_rpn"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_key_DIV calc_rpn.vhd(46) " "Verilog HDL or VHDL warning at calc_rpn.vhd(46): object \"output_key_DIV\" assigned a value but never read" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560821848404 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_button_dec calc_rpn.vhd(165) " "VHDL Process Statement warning at calc_rpn.vhd(165): signal \"input_button_dec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848412 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_button_inc calc_rpn.vhd(166) " "VHDL Process Statement warning at calc_rpn.vhd(166): signal \"input_button_inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848413 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter_button calc_rpn.vhd(167) " "VHDL Process Statement warning at calc_rpn.vhd(167): signal \"enter_button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848413 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_operation_SUM calc_rpn.vhd(168) " "VHDL Process Statement warning at calc_rpn.vhd(168): signal \"input_operation_SUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848413 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_operation_SUB calc_rpn.vhd(169) " "VHDL Process Statement warning at calc_rpn.vhd(169): signal \"input_operation_SUB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848413 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_operation_MULT calc_rpn.vhd(170) " "VHDL Process Statement warning at calc_rpn.vhd(170): signal \"input_operation_MULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848413 "|calc_rpn"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_operation_DIV calc_rpn.vhd(171) " "VHDL Process Statement warning at calc_rpn.vhd(171): signal \"input_operation_DIV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560821848413 "|calc_rpn"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debuger_leds\[9..8\] calc_rpn.vhd(29) " "Using initial value X (don't care) for net \"debuger_leds\[9..8\]\" at calc_rpn.vhd(29)" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560821848436 "|calc_rpn"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_pulse.vhd 2 1 " "Using design file debouncer_pulse.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pulse-arch " "Found design unit 1: debouncer_pulse-arch" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821848541 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pulse " "Found entity 1: debouncer_pulse" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821848541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1560821848541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_pulse debouncer_pulse:button_dec " "Elaborating entity \"debouncer_pulse\" for hierarchy \"debouncer_pulse:button_dec\"" {  } { { "calc_rpn.vhd" "button_dec" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821848543 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "debounce_clk_expected debouncer_pulse.vhd(25) " "VHDL Variable Declaration warning at debouncer_pulse.vhd(25): used initial value expression for variable \"debounce_clk_expected\" because variable was never assigned a value" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 25 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1560821848544 "|calc_rpn|debouncer_pulse:button_dec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pulse_actual_state debouncer_pulse.vhd(21) " "VHDL Process Statement warning at debouncer_pulse.vhd(21): inferring latch(es) for signal or variable \"pulse_actual_state\", which holds its previous value in one or more paths through the process" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560821848544 "|calc_rpn|debouncer_pulse:button_dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulse_actual_state debouncer_pulse.vhd(29) " "Inferred latch for \"pulse_actual_state\" at debouncer_pulse.vhd(29)" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560821848544 "|calc_rpn|debouncer_pulse:button_dec"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "calc_rpn.vhd" "Mod0" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div1" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "calc_rpn.vhd" "Mod1" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div2" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "calc_rpn.vhd" "Mod2" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "wysiwyg/twentynm_components.vhd" "Div3" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "calc_rpn.vhd" "Mod3" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "calc_rpn.vhd" "Div0" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 141 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849627 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1560821849627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821849695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821849695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821849695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821849695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821849695 ""}  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560821849695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cbm " "Found entity 1: lpm_divide_cbm" {  } { { "db/lpm_divide_cbm.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_divide_cbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821849770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821849770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821849797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821849797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v8f " "Found entity 1: alt_u_div_v8f" {  } { { "db/alt_u_div_v8f.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/alt_u_div_v8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821849903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821849903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821850085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850085 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560821850085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvo " "Found entity 1: lpm_divide_gvo" {  } { { "db/lpm_divide_gvo.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_divide_gvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821850340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850340 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560821850340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jvo " "Found entity 1: lpm_divide_jvo" {  } { { "db/lpm_divide_jvo.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_divide_jvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_st9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_st9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_st9 " "Found entity 1: lpm_abs_st9" {  } { { "db/lpm_abs_st9.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_abs_st9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "wysiwyg/twentynm_components.vhd" "" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821850583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850583 ""}  } { { "wysiwyg/twentynm_components.vhd" "" { Text "d:/arquivos e programas gerais/altera/web-13.0/quartus/libraries/vhdl/wysiwyg/twentynm_components.vhd" 2075 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560821850583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t0p " "Found entity 1: lpm_divide_t0p" {  } { { "db/lpm_divide_t0p.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_divide_t0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_n8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n8f " "Found entity 1: alt_u_div_n8f" {  } { { "db/alt_u_div_n8f.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/alt_u_div_n8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_abs_6v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 141 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821850837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560821850837 ""}  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 141 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560821850837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h8f " "Found entity 1: alt_u_div_h8f" {  } { { "db/alt_u_div_h8f.tdf" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/db/alt_u_div_h8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560821850976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560821850976 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "93 " "Ignored 93 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1560821852574 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1560821852574 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer_pulse:button_dec\|new_data debouncer_pulse:button_dec\|new_data~_emulated debouncer_pulse:button_dec\|new_data~1 " "Register \"debouncer_pulse:button_dec\|new_data\" is converted into an equivalent circuit using register \"debouncer_pulse:button_dec\|new_data~_emulated\" and latch \"debouncer_pulse:button_dec\|new_data~1\"" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560821852851 "|calc_rpn|debouncer_pulse:button_dec|new_data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer_pulse:button_inc\|new_data debouncer_pulse:button_inc\|new_data~_emulated debouncer_pulse:button_inc\|new_data~1 " "Register \"debouncer_pulse:button_inc\|new_data\" is converted into an equivalent circuit using register \"debouncer_pulse:button_inc\|new_data~_emulated\" and latch \"debouncer_pulse:button_inc\|new_data~1\"" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560821852851 "|calc_rpn|debouncer_pulse:button_inc|new_data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer_pulse:button_enter\|new_data debouncer_pulse:button_enter\|new_data~_emulated debouncer_pulse:button_enter\|new_data~1 " "Register \"debouncer_pulse:button_enter\|new_data\" is converted into an equivalent circuit using register \"debouncer_pulse:button_enter\|new_data~_emulated\" and latch \"debouncer_pulse:button_enter\|new_data~1\"" {  } { { "debouncer_pulse.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/debouncer_pulse.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560821852851 "|calc_rpn|debouncer_pulse:button_enter|new_data"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1560821852851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_value_displayed\[7\] VCC " "Pin \"output_value_displayed\[7\]\" is stuck at VCC" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560821860955 "|calc_rpn|output_value_displayed[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_value_displayed\[15\] VCC " "Pin \"output_value_displayed\[15\]\" is stuck at VCC" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560821860955 "|calc_rpn|output_value_displayed[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_value_displayed\[23\] VCC " "Pin \"output_value_displayed\[23\]\" is stuck at VCC" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560821860955 "|calc_rpn|output_value_displayed[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_value_displayed\[31\] VCC " "Pin \"output_value_displayed\[31\]\" is stuck at VCC" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560821860955 "|calc_rpn|output_value_displayed[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debuger_leds\[8\] GND " "Pin \"debuger_leds\[8\]\" is stuck at GND" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560821860955 "|calc_rpn|debuger_leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debuger_leds\[9\] GND " "Pin \"debuger_leds\[9\]\" is stuck at GND" {  } { { "calc_rpn.vhd" "" { Text "S:/GIT - Projetos/VHDLPlayGround/Classes/Class_7/2-Calculadora_RPN/calc_rpn.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560821860955 "|calc_rpn|debuger_leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560821860955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1560821861412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560821864832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560821864832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9058 " "Implemented 9058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560821865333 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560821865333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9007 " "Implemented 9007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560821865333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560821865333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560821865380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 22:37:45 2019 " "Processing ended: Mon Jun 17 22:37:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560821865380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560821865380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560821865380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560821865380 ""}
