Analysis & Synthesis report for fpga_nes
Tue Sep 03 11:26:51 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |uart|uart_tx:uart_tx_blk|q_state
 10. State Machine - |uart|uart_rx:uart_rx_blk|q_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated
 18. Source assignments for fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |uart
 20. Parameter Settings for User Entity Instance: uart_baud_clk:uart_baud_clk_blk
 21. Parameter Settings for User Entity Instance: uart_rx:uart_rx_blk
 22. Parameter Settings for User Entity Instance: uart_tx:uart_tx_blk
 23. Parameter Settings for User Entity Instance: fifo:uart_rx_fifo
 24. Parameter Settings for User Entity Instance: fifo:uart_tx_fifo
 25. Parameter Settings for Inferred Entity Instance: fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0
 26. Parameter Settings for Inferred Entity Instance: fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "fifo:uart_rx_fifo"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep 03 11:26:51 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; fpga_nes                                    ;
; Top-level Entity Name           ; uart                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 232                                         ;
; Total pins                      ; 25                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 128                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; uart               ; fpga_nes           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; hw/src/cmn/uart/uart.v           ; yes             ; User Verilog HDL File        ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v          ;         ;
; hw/src/cmn/uart/uart_baud_clk.v  ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v ;         ;
; hw/src/cmn/uart/uart_rx.v        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v       ;         ;
; hw/src/cmn/uart/uart_tx.v        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v       ;         ;
; hw/src/cmn/fifo/fifo.v           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                  ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                    ;         ;
; db/altsyncram_edi1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_edi1.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 170       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 185       ;
;     -- 7 input functions                    ; 35        ;
;     -- 6 input functions                    ; 28        ;
;     -- 5 input functions                    ; 34        ;
;     -- 4 input functions                    ; 35        ;
;     -- <=3 input functions                  ; 53        ;
;                                             ;           ;
; Dedicated logic registers                   ; 232       ;
;                                             ;           ;
; I/O pins                                    ; 25        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 128       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 248       ;
; Total fan-out                               ; 1741      ;
; Average fan-out                             ; 3.60      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |uart                                     ; 185 (0)             ; 232 (0)                   ; 128               ; 0          ; 25   ; 0            ; |uart                                                                                ; uart            ; work         ;
;    |fifo:uart_rx_fifo|                    ; 57 (57)             ; 87 (87)                   ; 64                ; 0          ; 0    ; 0            ; |uart|fifo:uart_rx_fifo                                                              ; fifo            ; work         ;
;       |altsyncram:q_data_array_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |uart|fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_edi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |uart|fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated ; altsyncram_edi1 ; work         ;
;    |fifo:uart_tx_fifo|                    ; 49 (49)             ; 87 (87)                   ; 64                ; 0          ; 0    ; 0            ; |uart|fifo:uart_tx_fifo                                                              ; fifo            ; work         ;
;       |altsyncram:q_data_array_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |uart|fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_edi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |uart|fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated ; altsyncram_edi1 ; work         ;
;    |uart_baud_clk:uart_baud_clk_blk|      ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|uart_baud_clk:uart_baud_clk_blk                                                ; uart_baud_clk   ; work         ;
;    |uart_rx:uart_rx_blk|                  ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|uart_rx:uart_rx_blk                                                            ; uart_rx         ; work         ;
;    |uart_tx:uart_tx_blk|                  ; 32 (32)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |uart|uart_tx:uart_tx_blk                                                            ; uart_tx         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
; fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; None ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |uart|uart_tx:uart_tx_blk|q_state                                                        ;
+------------------+----------------+------------------+----------------+-----------------+----------------+
; Name             ; q_state.S_STOP ; q_state.S_PARITY ; q_state.S_DATA ; q_state.S_START ; q_state.S_IDLE ;
+------------------+----------------+------------------+----------------+-----------------+----------------+
; q_state.S_IDLE   ; 0              ; 0                ; 0              ; 0               ; 0              ;
; q_state.S_START  ; 0              ; 0                ; 0              ; 1               ; 1              ;
; q_state.S_DATA   ; 0              ; 0                ; 1              ; 0               ; 1              ;
; q_state.S_PARITY ; 0              ; 1                ; 0              ; 0               ; 1              ;
; q_state.S_STOP   ; 1              ; 0                ; 0              ; 0               ; 1              ;
+------------------+----------------+------------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |uart|uart_rx:uart_rx_blk|q_state                                                        ;
+------------------+----------------+------------------+----------------+-----------------+----------------+
; Name             ; q_state.S_STOP ; q_state.S_PARITY ; q_state.S_DATA ; q_state.S_START ; q_state.S_IDLE ;
+------------------+----------------+------------------+----------------+-----------------+----------------+
; q_state.S_IDLE   ; 0              ; 0                ; 0              ; 0               ; 0              ;
; q_state.S_START  ; 0              ; 0                ; 0              ; 1               ; 1              ;
; q_state.S_DATA   ; 0              ; 0                ; 1              ; 0               ; 1              ;
; q_state.S_PARITY ; 0              ; 1                ; 0              ; 0               ; 1              ;
; q_state.S_STOP   ; 1              ; 0                ; 0              ; 0               ; 1              ;
+------------------+----------------+------------------+----------------+-----------------+----------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; uart_tx:uart_tx_blk|q_parity_bit      ; Stuck at GND due to stuck port data_in      ;
; uart_tx:uart_tx_blk|q_state.S_PARITY  ; Stuck at GND due to stuck port data_in      ;
; uart_rx:uart_rx_blk|q_state.S_PARITY  ; Stuck at GND due to stuck port data_in      ;
; uart_rx:uart_rx_blk|q_parity_err      ; Stuck at GND due to stuck port data_in      ;
; q_rx_parity_err                       ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 5 ;                                             ;
+---------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+--------------------------------------+---------------------------+---------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register            ;
+--------------------------------------+---------------------------+---------------------------------------------------+
; uart_rx:uart_rx_blk|q_state.S_PARITY ; Stuck at GND              ; uart_rx:uart_rx_blk|q_parity_err, q_rx_parity_err ;
;                                      ; due to stuck port data_in ;                                                   ;
+--------------------------------------+---------------------------+---------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 232   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 153   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_tx:uart_tx_blk|q_tx               ; 1       ;
; uart_rx:uart_rx_blk|q_rx               ; 5       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                             ;
+-------------------------------------------------+--------------------------------------+
; Register Name                                   ; RAM Name                             ;
+-------------------------------------------------+--------------------------------------+
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[0]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[1]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[2]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[3]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[4]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[5]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[6]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[7]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[8]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[9]  ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[10] ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[11] ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[12] ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[13] ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_tx_fifo|q_data_array_rtl_0_bypass[14] ; fifo:uart_tx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[0]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[1]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[2]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[3]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[4]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[5]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[6]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[7]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[8]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[9]  ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[10] ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[11] ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[12] ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[13] ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
; fifo:uart_rx_fifo|q_data_array_rtl_0_bypass[14] ; fifo:uart_rx_fifo|q_data_array_rtl_0 ;
+-------------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |uart|fifo:uart_tx_fifo|q_wr_ptr[1]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |uart|fifo:uart_rx_fifo|q_wr_ptr[2]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |uart|uart_tx:uart_tx_blk|q_data_bit_idx[0]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |uart|uart_rx:uart_rx_blk|q_data_bit_idx[1]        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |uart|uart_tx:uart_tx_blk|q_data[2]                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |uart|uart_tx:uart_tx_blk|q_baud_clk_tick_cnt[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |uart|uart_rx:uart_rx_blk|q_oversample_tick_cnt[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |uart|fifo:uart_tx_fifo|q_rd_ptr                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |uart|fifo:uart_rx_fifo|q_rd_ptr                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |uart|uart_tx:uart_tx_blk|Selector3                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |uart|uart_rx:uart_rx_blk|Selector3                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |uart|uart_rx:uart_rx_blk|Selector4                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |uart ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; SYS_CLK_FREQ   ; 50000000 ; Signed Integer                           ;
; BAUD_RATE      ; 19200    ; Signed Integer                           ;
; DATA_BITS      ; 8        ; Signed Integer                           ;
; STOP_BITS      ; 1        ; Signed Integer                           ;
; PARITY_MODE    ; 0        ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_baud_clk:uart_baud_clk_blk ;
+--------------------------+----------+----------------------------------------+
; Parameter Name           ; Value    ; Type                                   ;
+--------------------------+----------+----------------------------------------+
; SYS_CLK_FREQ             ; 50000000 ; Signed Integer                         ;
; BAUD                     ; 19200    ; Signed Integer                         ;
; BAUD_CLK_OVERSAMPLE_RATE ; 16       ; Signed Integer                         ;
+--------------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_blk ;
+--------------------------+-------+-------------------------------+
; Parameter Name           ; Value ; Type                          ;
+--------------------------+-------+-------------------------------+
; DATA_BITS                ; 8     ; Signed Integer                ;
; STOP_BITS                ; 1     ; Signed Integer                ;
; PARITY_MODE              ; 0     ; Signed Integer                ;
; BAUD_CLK_OVERSAMPLE_RATE ; 16    ; Signed Integer                ;
+--------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uart_tx_blk ;
+--------------------------+-------+-------------------------------+
; Parameter Name           ; Value ; Type                          ;
+--------------------------+-------+-------------------------------+
; DATA_BITS                ; 8     ; Signed Integer                ;
; STOP_BITS                ; 1     ; Signed Integer                ;
; PARITY_MODE              ; 0     ; Signed Integer                ;
; BAUD_CLK_OVERSAMPLE_RATE ; 16    ; Signed Integer                ;
+--------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:uart_rx_fifo ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                        ;
; ADDR_BITS      ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:uart_tx_fifo ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                        ;
; ADDR_BITS      ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Untyped                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 8                    ; Untyped                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Untyped                              ;
; WIDTHAD_A                          ; 3                    ; Untyped                              ;
; NUMWORDS_A                         ; 8                    ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 8                    ; Untyped                              ;
; WIDTHAD_B                          ; 3                    ; Untyped                              ;
; NUMWORDS_B                         ; 8                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 8                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 8                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; fifo:uart_rx_fifo|altsyncram:q_data_array_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 8                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 8                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "fifo:uart_rx_fifo"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; full ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 232                         ;
;     CLR               ; 21                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 128                         ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 4                           ;
;     SCLR              ; 2                           ;
;     SLD               ; 2                           ;
;     plain             ; 38                          ;
; arriav_lcell_comb     ; 187                         ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 136                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 35                          ;
;         5 data inputs ; 34                          ;
;         6 data inputs ; 28                          ;
; boundary_port         ; 25                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Sep 03 11:26:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_nes -c fpga_nes
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file hw/src/cmn/uart/uart.v
    Info (12023): Found entity 1: uart_baud_clk File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v Line: 29
    Info (12023): Found entity 2: uart_rx File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v Line: 28
    Info (12023): Found entity 3: uart_tx File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v Line: 28
    Info (12023): Found entity 4: fifo File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v Line: 28
    Info (12023): Found entity 5: uart File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cart/cart.v
    Info (12023): Found entity 1: cart File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cart/cart.v Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file hw/src/cmn/block_ram/block_ram.v
    Info (12023): Found entity 1: dual_port_ram_sync File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/block_ram/block_ram.v Line: 30
    Info (12023): Found entity 2: single_port_ram_sync File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/block_ram/block_ram.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cmn/vga_sync/vga_sync.v
    Info (12023): Found entity 1: vga_sync File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_triangle.v
    Info (12023): Found entity 1: apu_triangle File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_triangle.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_pulse.v
    Info (12023): Found entity 1: apu_pulse File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_noise.v
    Info (12023): Found entity 1: apu_noise File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_noise.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_mixer.v
    Info (12023): Found entity 1: apu_mixer File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_mixer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_length_counter.v
    Info (12023): Found entity 1: apu_length_counter File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_frame_counter.v
    Info (12023): Found entity 1: apu_frame_counter File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_envelope_generator.v
    Info (12023): Found entity 1: apu_envelope_generator File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_div.v
    Info (12023): Found entity 1: apu_div File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_div.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu.v
    Info (12023): Found entity 1: apu File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/sprdma.v
    Info (12023): Found entity 1: sprdma File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/sprdma.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/rp2a03.v
    Info (12023): Found entity 1: rp2a03 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/jp.v
    Info (12023): Found entity 1: jp File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/jp.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/cpu/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/hci/hci.v
    Info (12023): Found entity 1: hci File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/hci/hci.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_vga.v
    Info (12023): Found entity 1: ppu_vga File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_vga.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_spr.v
    Info (12023): Found entity 1: ppu_spr File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_ri.v
    Info (12023): Found entity 1: ppu_ri File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_ri.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_bg.v
    Info (12023): Found entity 1: ppu_bg File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu.v
    Info (12023): Found entity 1: ppu File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/wram.v
    Info (12023): Found entity 1: wram File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/wram.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/vram.v
    Info (12023): Found entity 1: vram File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/vram.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file hw/src/nes_top.v
    Info (12023): Found entity 1: nes_top File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file program_rom.v
    Info (12023): Found entity 1: program_rom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/program_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file character_rom.v
    Info (12023): Found entity 1: character_rom File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/character_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll.v
    Info (12023): Found entity 1: clk_pll File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_pll/clk_pll_0002.v
    Info (12023): Found entity 1: clk_pll_0002 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll/clk_pll_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(2034): created implicit net for "zero_adl0" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v Line: 2034
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(2035): created implicit net for "zero_adl1" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v Line: 2035
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(2036): created implicit net for "zero_adl2" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v Line: 2036
Warning (10037): Verilog HDL or VHDL warning at ppu.v(223): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 223
Warning (10037): Verilog HDL or VHDL warning at ppu.v(224): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 224
Warning (10037): Verilog HDL or VHDL warning at ppu.v(225): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 225
Warning (10037): Verilog HDL or VHDL warning at ppu.v(226): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 226
Warning (10037): Verilog HDL or VHDL warning at ppu.v(227): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 227
Warning (10037): Verilog HDL or VHDL warning at ppu.v(228): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 228
Warning (10037): Verilog HDL or VHDL warning at ppu.v(229): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 229
Warning (10037): Verilog HDL or VHDL warning at ppu.v(230): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 230
Warning (10037): Verilog HDL or VHDL warning at ppu.v(231): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 231
Warning (10037): Verilog HDL or VHDL warning at ppu.v(232): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 232
Warning (10037): Verilog HDL or VHDL warning at ppu.v(233): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 233
Warning (10037): Verilog HDL or VHDL warning at ppu.v(234): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 234
Warning (10037): Verilog HDL or VHDL warning at ppu.v(235): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 235
Warning (10037): Verilog HDL or VHDL warning at ppu.v(236): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 236
Warning (10037): Verilog HDL or VHDL warning at ppu.v(237): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 237
Warning (10037): Verilog HDL or VHDL warning at ppu.v(238): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 238
Warning (10037): Verilog HDL or VHDL warning at ppu.v(239): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 239
Warning (10037): Verilog HDL or VHDL warning at ppu.v(240): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 240
Warning (10037): Verilog HDL or VHDL warning at ppu.v(241): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 241
Warning (10037): Verilog HDL or VHDL warning at ppu.v(242): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 242
Warning (10037): Verilog HDL or VHDL warning at ppu.v(243): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 243
Warning (10037): Verilog HDL or VHDL warning at ppu.v(244): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 244
Warning (10037): Verilog HDL or VHDL warning at ppu.v(245): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 245
Warning (10037): Verilog HDL or VHDL warning at ppu.v(246): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 246
Warning (10037): Verilog HDL or VHDL warning at ppu.v(247): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 247
Warning (10037): Verilog HDL or VHDL warning at ppu.v(248): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 248
Warning (10037): Verilog HDL or VHDL warning at ppu.v(249): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 249
Warning (10037): Verilog HDL or VHDL warning at ppu.v(250): conditional expression evaluates to a constant File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v Line: 250
Info (12127): Elaborating entity "uart" for the top level hierarchy
Info (12128): Elaborating entity "uart_baud_clk" for hierarchy "uart_baud_clk:uart_baud_clk_blk" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v Line: 92
Warning (10230): Verilog HDL assignment warning at uart_baud_clk.v(41): truncated value with size 32 to match size of target (16) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v Line: 41
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_blk" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_rx.v(45): truncated value with size 32 to match size of target (6) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v Line: 45
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_blk" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v Line: 122
Warning (10230): Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 32 to match size of target (6) File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v Line: 45
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:uart_rx_fifo" File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v Line: 136
Warning (276020): Inferred RAM node "fifo:uart_tx_fifo|q_data_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fifo:uart_rx_fifo|q_data_array_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "fifo:uart_tx_fifo|q_data_array" is uninferred due to asynchronous read logic File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v Line: 53
    Info (276007): RAM logic "fifo:uart_rx_fifo|q_data_array" is uninferred due to asynchronous read logic File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v Line: 53
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:uart_tx_fifo|q_data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:uart_rx_fifo|q_data_array_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0"
Info (12133): Instantiated megafunction "fifo:uart_tx_fifo|altsyncram:q_data_array_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1 File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_edi1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "parity_err" is stuck at GND File: C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v Line: 55
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 16 assignments for entity "clk_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk_pll -sip clk_pll.sip -library lib_clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity clk_pll -sip clk_pll.sip -library lib_clk_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk_pll -sip clk_pll.sip -library lib_clk_pll was ignored
Warning (20013): Ignored 318 assignments for entity "clk_pll_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 396 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 355 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Tue Sep 03 11:26:51 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


