<stg><name>fft_stage.4.022_Pipeline_VITIS_LOOP_40_1</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %zext_ln40_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %x_4 = load i7 %x

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="7">
<![CDATA[
:1 %zext_ln1057_4 = zext i7 %x_4

]]></Node>
<StgValue><ssdm name="zext_ln1057_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln1057 = icmp_ult  i8 %zext_ln1057_4, i8 %zext_ln40_read

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln40 = br i1 %icmp_ln1057, void %._crit_edge.loopexit.loopexit.exitStub, void %.split4

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
.split4:0 %zext_ln1057 = zext i7 %x_4

]]></Node>
<StgValue><ssdm name="zext_ln1057"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="7">
<![CDATA[
.split4:1 %trunc_ln1057 = trunc i7 %x_4

]]></Node>
<StgValue><ssdm name="trunc_ln1057"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %IN_addr = getelementptr i32 %IN_r, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="IN_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
.split4:7 %IN_load = load i6 %IN_addr

]]></Node>
<StgValue><ssdm name="IN_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:9 %or_ln45 = or i6 %trunc_ln1057, i6 1

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="6">
<![CDATA[
.split4:10 %zext_ln45 = zext i6 %or_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:11 %IN_addr_1 = getelementptr i32 %IN_r, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="IN_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
.split4:13 %IN_load_1 = load i6 %IN_addr_1

]]></Node>
<StgValue><ssdm name="IN_load_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:15 %add_ln40 = add i7 %x_4, i7 2

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:16 %store_ln40 = store i7 %add_ln40, i7 %x

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1057" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
._crit_edge.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:2 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:3 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:4 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %OUT_addr = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln1057

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
.split4:7 %IN_load = load i6 %IN_addr

]]></Node>
<StgValue><ssdm name="IN_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split4:8 %store_ln44 = store i32 %IN_load, i6 %OUT_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %OUT_addr_1 = getelementptr i32 %OUT_r, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
.split4:13 %IN_load_1 = load i6 %IN_addr_1

]]></Node>
<StgValue><ssdm name="IN_load_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split4:14 %store_ln45 = store i32 %IN_load_1, i6 %OUT_addr_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split4:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="zext_ln40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln40"/></StgValue>
</port>
<port id="46" name="IN_r" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="OUT_r" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="StgValue_48" to="x" fromId="48" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="IN_r" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="60" from="OUT_r" to="specmemcore_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i8" to="zext_ln40_read" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="zext_ln40" to="zext_ln40_read" fromId="45" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="x" to="store_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="70" from="x" to="x_4" fromId="5" toId="11">
</dataflow>
<dataflow id="71" from="x_4" to="zext_ln1057_4" fromId="11" toId="12">
</dataflow>
<dataflow id="72" from="zext_ln1057_4" to="icmp_ln1057" fromId="12" toId="13">
</dataflow>
<dataflow id="73" from="zext_ln40_read" to="icmp_ln1057" fromId="8" toId="13">
</dataflow>
<dataflow id="74" from="icmp_ln1057" to="br_ln40" fromId="13" toId="14">
</dataflow>
<dataflow id="75" from="x_4" to="zext_ln1057" fromId="11" toId="15">
</dataflow>
<dataflow id="76" from="x_4" to="trunc_ln1057" fromId="11" toId="16">
</dataflow>
<dataflow id="77" from="IN_r" to="IN_addr" fromId="46" toId="17">
</dataflow>
<dataflow id="79" from="StgValue_78" to="IN_addr" fromId="78" toId="17">
</dataflow>
<dataflow id="80" from="zext_ln1057" to="IN_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="81" from="IN_addr" to="IN_load" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="trunc_ln1057" to="or_ln45" fromId="16" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="or_ln45" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="or_ln45" to="zext_ln45" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="IN_r" to="IN_addr_1" fromId="46" toId="21">
</dataflow>
<dataflow id="87" from="StgValue_78" to="IN_addr_1" fromId="78" toId="21">
</dataflow>
<dataflow id="88" from="zext_ln45" to="IN_addr_1" fromId="20" toId="21">
</dataflow>
<dataflow id="89" from="IN_addr_1" to="IN_load_1" fromId="21" toId="22">
</dataflow>
<dataflow id="90" from="x_4" to="add_ln40" fromId="11" toId="23">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln40" fromId="91" toId="23">
</dataflow>
<dataflow id="93" from="add_ln40" to="store_ln40" fromId="23" toId="24">
</dataflow>
<dataflow id="94" from="x" to="store_ln40" fromId="5" toId="24">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="95" toId="25">
</dataflow>
<dataflow id="97" from="StgValue_48" to="specpipeline_ln40" fromId="48" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specpipeline_ln40" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specpipeline_ln40" fromId="98" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specpipeline_ln40" fromId="98" toId="25">
</dataflow>
<dataflow id="103" from="empty_27" to="specpipeline_ln40" fromId="102" toId="25">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln40" fromId="104" toId="26">
</dataflow>
<dataflow id="106" from="StgValue_78" to="speclooptripcount_ln40" fromId="78" toId="26">
</dataflow>
<dataflow id="108" from="StgValue_107" to="speclooptripcount_ln40" fromId="107" toId="26">
</dataflow>
<dataflow id="110" from="StgValue_109" to="speclooptripcount_ln40" fromId="109" toId="26">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopName" to="specloopname_ln40" fromId="111" toId="27">
</dataflow>
<dataflow id="114" from="empty_15" to="specloopname_ln40" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="OUT_r" to="OUT_addr" fromId="47" toId="28">
</dataflow>
<dataflow id="116" from="StgValue_78" to="OUT_addr" fromId="78" toId="28">
</dataflow>
<dataflow id="117" from="zext_ln1057" to="OUT_addr" fromId="15" toId="28">
</dataflow>
<dataflow id="118" from="IN_addr" to="IN_load" fromId="17" toId="29">
</dataflow>
<dataflow id="119" from="IN_load" to="store_ln44" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="OUT_addr" to="store_ln44" fromId="28" toId="30">
</dataflow>
<dataflow id="121" from="OUT_r" to="OUT_addr_1" fromId="47" toId="31">
</dataflow>
<dataflow id="122" from="StgValue_78" to="OUT_addr_1" fromId="78" toId="31">
</dataflow>
<dataflow id="123" from="zext_ln45" to="OUT_addr_1" fromId="20" toId="31">
</dataflow>
<dataflow id="124" from="IN_addr_1" to="IN_load_1" fromId="21" toId="32">
</dataflow>
<dataflow id="125" from="IN_load_1" to="store_ln45" fromId="32" toId="33">
</dataflow>
<dataflow id="126" from="OUT_addr_1" to="store_ln45" fromId="31" toId="33">
</dataflow>
<dataflow id="127" from="icmp_ln1057" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
