// Seed: 3303209636
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input wire id_2,
    input wire id_3,
    output wand id_4,
    output supply0 id_5,
    output tri0 id_6,
    output uwire id_7,
    input wor id_8,
    input uwire id_9,
    id_13,
    input supply1 id_10,
    output wand id_11
);
  assign id_6 = -1;
endmodule
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input uwire id_3
);
  supply1 id_5 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_1,
      id_1,
      id_5,
      id_3,
      id_5,
      id_2,
      id_1
  );
  assign modCall_1.id_11 = 0;
  assign id_1 = id_0;
  wor module_1 = id_5;
  initial
    #1
      if (id_5) begin : LABEL_0
        id_1 = 1;
      end
  wire id_6;
  wire id_7, id_8;
endmodule
