// Seed: 2399301314
module module_0;
  assign module_2.id_14 = 0;
  wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  logic id_2;
  ;
endmodule
module module_2 (
    output tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    output wor id_4,
    output supply0 id_5,
    output tri id_6
);
  wire  id_8 = id_8;
  logic id_9;
  module_0 modCall_1 ();
  logic id_10;
  union packed {struct packed {logic id_11;} id_12;} id_13 = 1;
  uwire id_14 = id_8, id_15 = 1, id_16 = -1'b0, id_17 = -1;
endmodule
