INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/SevenSegmentLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentLED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/batcher_sort_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module batcher_sort_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/dtrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dtrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/filtercon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filtercon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sources_1/new/synchro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Uni/Files/frth_semestr/Schematics/lab_3_shestakov/lab_3_shestakov.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
