#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LED */
#define LED__0__MASK 0x01u
#define LED__0__PC CYREG_PRT2_PC0
#define LED__0__PORT 2u
#define LED__0__SHIFT 0
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x01u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 0
#define LED__SLW CYREG_PRT2_SLW

/* isr */
#define isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr__INTC_MASK 0x01u
#define isr__INTC_NUMBER 0u
#define isr__INTC_PRIOR_NUM 7u
#define isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin1 */
#define Pin1__0__MASK 0x01u
#define Pin1__0__PC CYREG_PRT0_PC0
#define Pin1__0__PORT 0u
#define Pin1__0__SHIFT 0
#define Pin1__AG CYREG_PRT0_AG
#define Pin1__AMUX CYREG_PRT0_AMUX
#define Pin1__BIE CYREG_PRT0_BIE
#define Pin1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin1__BYP CYREG_PRT0_BYP
#define Pin1__CTL CYREG_PRT0_CTL
#define Pin1__DM0 CYREG_PRT0_DM0
#define Pin1__DM1 CYREG_PRT0_DM1
#define Pin1__DM2 CYREG_PRT0_DM2
#define Pin1__DR CYREG_PRT0_DR
#define Pin1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin1__MASK 0x01u
#define Pin1__PORT 0u
#define Pin1__PRT CYREG_PRT0_PRT
#define Pin1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin1__PS CYREG_PRT0_PS
#define Pin1__SHIFT 0
#define Pin1__SLW CYREG_PRT0_SLW

/* Pin2 */
#define Pin2__0__MASK 0x02u
#define Pin2__0__PC CYREG_PRT0_PC1
#define Pin2__0__PORT 0u
#define Pin2__0__SHIFT 1
#define Pin2__AG CYREG_PRT0_AG
#define Pin2__AMUX CYREG_PRT0_AMUX
#define Pin2__BIE CYREG_PRT0_BIE
#define Pin2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin2__BYP CYREG_PRT0_BYP
#define Pin2__CTL CYREG_PRT0_CTL
#define Pin2__DM0 CYREG_PRT0_DM0
#define Pin2__DM1 CYREG_PRT0_DM1
#define Pin2__DM2 CYREG_PRT0_DM2
#define Pin2__DR CYREG_PRT0_DR
#define Pin2__INP_DIS CYREG_PRT0_INP_DIS
#define Pin2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin2__LCD_EN CYREG_PRT0_LCD_EN
#define Pin2__MASK 0x02u
#define Pin2__PORT 0u
#define Pin2__PRT CYREG_PRT0_PRT
#define Pin2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin2__PS CYREG_PRT0_PS
#define Pin2__SHIFT 1
#define Pin2__SLW CYREG_PRT0_SLW

/* Pin4 */
#define Pin4__0__MASK 0x08u
#define Pin4__0__PC CYREG_PRT0_PC3
#define Pin4__0__PORT 0u
#define Pin4__0__SHIFT 3
#define Pin4__AG CYREG_PRT0_AG
#define Pin4__AMUX CYREG_PRT0_AMUX
#define Pin4__BIE CYREG_PRT0_BIE
#define Pin4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin4__BYP CYREG_PRT0_BYP
#define Pin4__CTL CYREG_PRT0_CTL
#define Pin4__DM0 CYREG_PRT0_DM0
#define Pin4__DM1 CYREG_PRT0_DM1
#define Pin4__DM2 CYREG_PRT0_DM2
#define Pin4__DR CYREG_PRT0_DR
#define Pin4__INP_DIS CYREG_PRT0_INP_DIS
#define Pin4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin4__LCD_EN CYREG_PRT0_LCD_EN
#define Pin4__MASK 0x08u
#define Pin4__PORT 0u
#define Pin4__PRT CYREG_PRT0_PRT
#define Pin4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin4__PS CYREG_PRT0_PS
#define Pin4__SHIFT 3
#define Pin4__SLW CYREG_PRT0_SLW

/* Pin5 */
#define Pin5__0__MASK 0x04u
#define Pin5__0__PC CYREG_PRT12_PC2
#define Pin5__0__PORT 12u
#define Pin5__0__SHIFT 2
#define Pin5__AG CYREG_PRT12_AG
#define Pin5__BIE CYREG_PRT12_BIE
#define Pin5__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin5__BYP CYREG_PRT12_BYP
#define Pin5__DM0 CYREG_PRT12_DM0
#define Pin5__DM1 CYREG_PRT12_DM1
#define Pin5__DM2 CYREG_PRT12_DM2
#define Pin5__DR CYREG_PRT12_DR
#define Pin5__INP_DIS CYREG_PRT12_INP_DIS
#define Pin5__MASK 0x04u
#define Pin5__PORT 12u
#define Pin5__PRT CYREG_PRT12_PRT
#define Pin5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin5__PS CYREG_PRT12_PS
#define Pin5__SHIFT 2
#define Pin5__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin5__SLW CYREG_PRT12_SLW

/* Pin6 */
#define Pin6__0__MASK 0x08u
#define Pin6__0__PC CYREG_PRT12_PC3
#define Pin6__0__PORT 12u
#define Pin6__0__SHIFT 3
#define Pin6__AG CYREG_PRT12_AG
#define Pin6__BIE CYREG_PRT12_BIE
#define Pin6__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin6__BYP CYREG_PRT12_BYP
#define Pin6__DM0 CYREG_PRT12_DM0
#define Pin6__DM1 CYREG_PRT12_DM1
#define Pin6__DM2 CYREG_PRT12_DM2
#define Pin6__DR CYREG_PRT12_DR
#define Pin6__INP_DIS CYREG_PRT12_INP_DIS
#define Pin6__MASK 0x08u
#define Pin6__PORT 12u
#define Pin6__PRT CYREG_PRT12_PRT
#define Pin6__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin6__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin6__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin6__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin6__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin6__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin6__PS CYREG_PRT12_PS
#define Pin6__SHIFT 3
#define Pin6__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin6__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin6__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin6__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin6__SLW CYREG_PRT12_SLW

/* Pin7 */
#define Pin7__0__MASK 0x10u
#define Pin7__0__PC CYREG_PRT12_PC4
#define Pin7__0__PORT 12u
#define Pin7__0__SHIFT 4
#define Pin7__AG CYREG_PRT12_AG
#define Pin7__BIE CYREG_PRT12_BIE
#define Pin7__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin7__BYP CYREG_PRT12_BYP
#define Pin7__DM0 CYREG_PRT12_DM0
#define Pin7__DM1 CYREG_PRT12_DM1
#define Pin7__DM2 CYREG_PRT12_DM2
#define Pin7__DR CYREG_PRT12_DR
#define Pin7__INP_DIS CYREG_PRT12_INP_DIS
#define Pin7__MASK 0x10u
#define Pin7__PORT 12u
#define Pin7__PRT CYREG_PRT12_PRT
#define Pin7__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin7__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin7__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin7__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin7__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin7__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin7__PS CYREG_PRT12_PS
#define Pin7__SHIFT 4
#define Pin7__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin7__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin7__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin7__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin7__SLW CYREG_PRT12_SLW

/* Pin9 */
#define Pin9__0__MASK 0x20u
#define Pin9__0__PC CYREG_PRT12_PC5
#define Pin9__0__PORT 12u
#define Pin9__0__SHIFT 5
#define Pin9__AG CYREG_PRT12_AG
#define Pin9__BIE CYREG_PRT12_BIE
#define Pin9__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin9__BYP CYREG_PRT12_BYP
#define Pin9__DM0 CYREG_PRT12_DM0
#define Pin9__DM1 CYREG_PRT12_DM1
#define Pin9__DM2 CYREG_PRT12_DM2
#define Pin9__DR CYREG_PRT12_DR
#define Pin9__INP_DIS CYREG_PRT12_INP_DIS
#define Pin9__MASK 0x20u
#define Pin9__PORT 12u
#define Pin9__PRT CYREG_PRT12_PRT
#define Pin9__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin9__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin9__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin9__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin9__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin9__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin9__PS CYREG_PRT12_PS
#define Pin9__SHIFT 5
#define Pin9__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin9__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin9__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin9__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin9__SLW CYREG_PRT12_SLW

/* Pin10 */
#define Pin10__0__MASK 0x40u
#define Pin10__0__PC CYREG_PRT12_PC6
#define Pin10__0__PORT 12u
#define Pin10__0__SHIFT 6
#define Pin10__AG CYREG_PRT12_AG
#define Pin10__BIE CYREG_PRT12_BIE
#define Pin10__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin10__BYP CYREG_PRT12_BYP
#define Pin10__DM0 CYREG_PRT12_DM0
#define Pin10__DM1 CYREG_PRT12_DM1
#define Pin10__DM2 CYREG_PRT12_DM2
#define Pin10__DR CYREG_PRT12_DR
#define Pin10__INP_DIS CYREG_PRT12_INP_DIS
#define Pin10__MASK 0x40u
#define Pin10__PORT 12u
#define Pin10__PRT CYREG_PRT12_PRT
#define Pin10__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin10__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin10__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin10__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin10__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin10__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin10__PS CYREG_PRT12_PS
#define Pin10__SHIFT 6
#define Pin10__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin10__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin10__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin10__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin10__SLW CYREG_PRT12_SLW

/* Pin11 */
#define Pin11__0__MASK 0x80u
#define Pin11__0__PC CYREG_PRT12_PC7
#define Pin11__0__PORT 12u
#define Pin11__0__SHIFT 7
#define Pin11__AG CYREG_PRT12_AG
#define Pin11__BIE CYREG_PRT12_BIE
#define Pin11__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin11__BYP CYREG_PRT12_BYP
#define Pin11__DM0 CYREG_PRT12_DM0
#define Pin11__DM1 CYREG_PRT12_DM1
#define Pin11__DM2 CYREG_PRT12_DM2
#define Pin11__DR CYREG_PRT12_DR
#define Pin11__INP_DIS CYREG_PRT12_INP_DIS
#define Pin11__MASK 0x80u
#define Pin11__PORT 12u
#define Pin11__PRT CYREG_PRT12_PRT
#define Pin11__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin11__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin11__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin11__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin11__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin11__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin11__PS CYREG_PRT12_PS
#define Pin11__SHIFT 7
#define Pin11__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin11__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin11__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin11__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin11__SLW CYREG_PRT12_SLW

/* Pin12 */
#define Pin12__0__MASK 0x80u
#define Pin12__0__PC CYREG_PRT1_PC7
#define Pin12__0__PORT 1u
#define Pin12__0__SHIFT 7
#define Pin12__AG CYREG_PRT1_AG
#define Pin12__AMUX CYREG_PRT1_AMUX
#define Pin12__BIE CYREG_PRT1_BIE
#define Pin12__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin12__BYP CYREG_PRT1_BYP
#define Pin12__CTL CYREG_PRT1_CTL
#define Pin12__DM0 CYREG_PRT1_DM0
#define Pin12__DM1 CYREG_PRT1_DM1
#define Pin12__DM2 CYREG_PRT1_DM2
#define Pin12__DR CYREG_PRT1_DR
#define Pin12__INP_DIS CYREG_PRT1_INP_DIS
#define Pin12__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin12__LCD_EN CYREG_PRT1_LCD_EN
#define Pin12__MASK 0x80u
#define Pin12__PORT 1u
#define Pin12__PRT CYREG_PRT1_PRT
#define Pin12__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin12__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin12__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin12__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin12__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin12__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin12__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin12__PS CYREG_PRT1_PS
#define Pin12__SHIFT 7
#define Pin12__SLW CYREG_PRT1_SLW

/* Pin14 */
#define Pin14__0__MASK 0x01u
#define Pin14__0__PC CYREG_PRT3_PC0
#define Pin14__0__PORT 3u
#define Pin14__0__SHIFT 0
#define Pin14__AG CYREG_PRT3_AG
#define Pin14__AMUX CYREG_PRT3_AMUX
#define Pin14__BIE CYREG_PRT3_BIE
#define Pin14__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin14__BYP CYREG_PRT3_BYP
#define Pin14__CTL CYREG_PRT3_CTL
#define Pin14__DM0 CYREG_PRT3_DM0
#define Pin14__DM1 CYREG_PRT3_DM1
#define Pin14__DM2 CYREG_PRT3_DM2
#define Pin14__DR CYREG_PRT3_DR
#define Pin14__INP_DIS CYREG_PRT3_INP_DIS
#define Pin14__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin14__LCD_EN CYREG_PRT3_LCD_EN
#define Pin14__MASK 0x01u
#define Pin14__PORT 3u
#define Pin14__PRT CYREG_PRT3_PRT
#define Pin14__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin14__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin14__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin14__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin14__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin14__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin14__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin14__PS CYREG_PRT3_PS
#define Pin14__SHIFT 0
#define Pin14__SLW CYREG_PRT3_SLW

/* Pin15 */
#define Pin15__0__MASK 0x02u
#define Pin15__0__PC CYREG_PRT3_PC1
#define Pin15__0__PORT 3u
#define Pin15__0__SHIFT 1
#define Pin15__AG CYREG_PRT3_AG
#define Pin15__AMUX CYREG_PRT3_AMUX
#define Pin15__BIE CYREG_PRT3_BIE
#define Pin15__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin15__BYP CYREG_PRT3_BYP
#define Pin15__CTL CYREG_PRT3_CTL
#define Pin15__DM0 CYREG_PRT3_DM0
#define Pin15__DM1 CYREG_PRT3_DM1
#define Pin15__DM2 CYREG_PRT3_DM2
#define Pin15__DR CYREG_PRT3_DR
#define Pin15__INP_DIS CYREG_PRT3_INP_DIS
#define Pin15__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin15__LCD_EN CYREG_PRT3_LCD_EN
#define Pin15__MASK 0x02u
#define Pin15__PORT 3u
#define Pin15__PRT CYREG_PRT3_PRT
#define Pin15__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin15__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin15__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin15__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin15__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin15__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin15__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin15__PS CYREG_PRT3_PS
#define Pin15__SHIFT 1
#define Pin15__SLW CYREG_PRT3_SLW

/* Pin17 */
#define Pin17__0__MASK 0x04u
#define Pin17__0__PC CYREG_PRT3_PC2
#define Pin17__0__PORT 3u
#define Pin17__0__SHIFT 2
#define Pin17__AG CYREG_PRT3_AG
#define Pin17__AMUX CYREG_PRT3_AMUX
#define Pin17__BIE CYREG_PRT3_BIE
#define Pin17__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin17__BYP CYREG_PRT3_BYP
#define Pin17__CTL CYREG_PRT3_CTL
#define Pin17__DM0 CYREG_PRT3_DM0
#define Pin17__DM1 CYREG_PRT3_DM1
#define Pin17__DM2 CYREG_PRT3_DM2
#define Pin17__DR CYREG_PRT3_DR
#define Pin17__INP_DIS CYREG_PRT3_INP_DIS
#define Pin17__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin17__LCD_EN CYREG_PRT3_LCD_EN
#define Pin17__MASK 0x04u
#define Pin17__PORT 3u
#define Pin17__PRT CYREG_PRT3_PRT
#define Pin17__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin17__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin17__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin17__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin17__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin17__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin17__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin17__PS CYREG_PRT3_PS
#define Pin17__SHIFT 2
#define Pin17__SLW CYREG_PRT3_SLW

/* Pin18 */
#define Pin18__0__MASK 0x08u
#define Pin18__0__PC CYREG_PRT3_PC3
#define Pin18__0__PORT 3u
#define Pin18__0__SHIFT 3
#define Pin18__AG CYREG_PRT3_AG
#define Pin18__AMUX CYREG_PRT3_AMUX
#define Pin18__BIE CYREG_PRT3_BIE
#define Pin18__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin18__BYP CYREG_PRT3_BYP
#define Pin18__CTL CYREG_PRT3_CTL
#define Pin18__DM0 CYREG_PRT3_DM0
#define Pin18__DM1 CYREG_PRT3_DM1
#define Pin18__DM2 CYREG_PRT3_DM2
#define Pin18__DR CYREG_PRT3_DR
#define Pin18__INP_DIS CYREG_PRT3_INP_DIS
#define Pin18__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin18__LCD_EN CYREG_PRT3_LCD_EN
#define Pin18__MASK 0x08u
#define Pin18__PORT 3u
#define Pin18__PRT CYREG_PRT3_PRT
#define Pin18__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin18__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin18__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin18__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin18__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin18__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin18__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin18__PS CYREG_PRT3_PS
#define Pin18__SHIFT 3
#define Pin18__SLW CYREG_PRT3_SLW

/* Pin19 */
#define Pin19__0__MASK 0x10u
#define Pin19__0__PC CYREG_PRT3_PC4
#define Pin19__0__PORT 3u
#define Pin19__0__SHIFT 4
#define Pin19__AG CYREG_PRT3_AG
#define Pin19__AMUX CYREG_PRT3_AMUX
#define Pin19__BIE CYREG_PRT3_BIE
#define Pin19__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin19__BYP CYREG_PRT3_BYP
#define Pin19__CTL CYREG_PRT3_CTL
#define Pin19__DM0 CYREG_PRT3_DM0
#define Pin19__DM1 CYREG_PRT3_DM1
#define Pin19__DM2 CYREG_PRT3_DM2
#define Pin19__DR CYREG_PRT3_DR
#define Pin19__INP_DIS CYREG_PRT3_INP_DIS
#define Pin19__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin19__LCD_EN CYREG_PRT3_LCD_EN
#define Pin19__MASK 0x10u
#define Pin19__PORT 3u
#define Pin19__PRT CYREG_PRT3_PRT
#define Pin19__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin19__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin19__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin19__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin19__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin19__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin19__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin19__PS CYREG_PRT3_PS
#define Pin19__SHIFT 4
#define Pin19__SLW CYREG_PRT3_SLW

/* Pin20 */
#define Pin20__0__MASK 0x20u
#define Pin20__0__PC CYREG_PRT3_PC5
#define Pin20__0__PORT 3u
#define Pin20__0__SHIFT 5
#define Pin20__AG CYREG_PRT3_AG
#define Pin20__AMUX CYREG_PRT3_AMUX
#define Pin20__BIE CYREG_PRT3_BIE
#define Pin20__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin20__BYP CYREG_PRT3_BYP
#define Pin20__CTL CYREG_PRT3_CTL
#define Pin20__DM0 CYREG_PRT3_DM0
#define Pin20__DM1 CYREG_PRT3_DM1
#define Pin20__DM2 CYREG_PRT3_DM2
#define Pin20__DR CYREG_PRT3_DR
#define Pin20__INP_DIS CYREG_PRT3_INP_DIS
#define Pin20__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin20__LCD_EN CYREG_PRT3_LCD_EN
#define Pin20__MASK 0x20u
#define Pin20__PORT 3u
#define Pin20__PRT CYREG_PRT3_PRT
#define Pin20__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin20__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin20__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin20__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin20__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin20__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin20__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin20__PS CYREG_PRT3_PS
#define Pin20__SHIFT 5
#define Pin20__SLW CYREG_PRT3_SLW

/* Pin24 */
#define Pin24__0__MASK 0x20u
#define Pin24__0__PC CYREG_PRT0_PC5
#define Pin24__0__PORT 0u
#define Pin24__0__SHIFT 5
#define Pin24__AG CYREG_PRT0_AG
#define Pin24__AMUX CYREG_PRT0_AMUX
#define Pin24__BIE CYREG_PRT0_BIE
#define Pin24__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin24__BYP CYREG_PRT0_BYP
#define Pin24__CTL CYREG_PRT0_CTL
#define Pin24__DM0 CYREG_PRT0_DM0
#define Pin24__DM1 CYREG_PRT0_DM1
#define Pin24__DM2 CYREG_PRT0_DM2
#define Pin24__DR CYREG_PRT0_DR
#define Pin24__INP_DIS CYREG_PRT0_INP_DIS
#define Pin24__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin24__LCD_EN CYREG_PRT0_LCD_EN
#define Pin24__MASK 0x20u
#define Pin24__PORT 0u
#define Pin24__PRT CYREG_PRT0_PRT
#define Pin24__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin24__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin24__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin24__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin24__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin24__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin24__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin24__PS CYREG_PRT0_PS
#define Pin24__SHIFT 5
#define Pin24__SLW CYREG_PRT0_SLW

/* Pin25 */
#define Pin25__0__MASK 0x40u
#define Pin25__0__PC CYREG_PRT0_PC6
#define Pin25__0__PORT 0u
#define Pin25__0__SHIFT 6
#define Pin25__AG CYREG_PRT0_AG
#define Pin25__AMUX CYREG_PRT0_AMUX
#define Pin25__BIE CYREG_PRT0_BIE
#define Pin25__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin25__BYP CYREG_PRT0_BYP
#define Pin25__CTL CYREG_PRT0_CTL
#define Pin25__DM0 CYREG_PRT0_DM0
#define Pin25__DM1 CYREG_PRT0_DM1
#define Pin25__DM2 CYREG_PRT0_DM2
#define Pin25__DR CYREG_PRT0_DR
#define Pin25__INP_DIS CYREG_PRT0_INP_DIS
#define Pin25__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin25__LCD_EN CYREG_PRT0_LCD_EN
#define Pin25__MASK 0x40u
#define Pin25__PORT 0u
#define Pin25__PRT CYREG_PRT0_PRT
#define Pin25__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin25__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin25__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin25__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin25__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin25__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin25__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin25__PS CYREG_PRT0_PS
#define Pin25__SHIFT 6
#define Pin25__SLW CYREG_PRT0_SLW

/* Pin26 */
#define Pin26__0__MASK 0x80u
#define Pin26__0__PC CYREG_PRT0_PC7
#define Pin26__0__PORT 0u
#define Pin26__0__SHIFT 7
#define Pin26__AG CYREG_PRT0_AG
#define Pin26__AMUX CYREG_PRT0_AMUX
#define Pin26__BIE CYREG_PRT0_BIE
#define Pin26__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin26__BYP CYREG_PRT0_BYP
#define Pin26__CTL CYREG_PRT0_CTL
#define Pin26__DM0 CYREG_PRT0_DM0
#define Pin26__DM1 CYREG_PRT0_DM1
#define Pin26__DM2 CYREG_PRT0_DM2
#define Pin26__DR CYREG_PRT0_DR
#define Pin26__INP_DIS CYREG_PRT0_INP_DIS
#define Pin26__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin26__LCD_EN CYREG_PRT0_LCD_EN
#define Pin26__MASK 0x80u
#define Pin26__PORT 0u
#define Pin26__PRT CYREG_PRT0_PRT
#define Pin26__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin26__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin26__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin26__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin26__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin26__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin26__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin26__PS CYREG_PRT0_PS
#define Pin26__SHIFT 7
#define Pin26__SLW CYREG_PRT0_SLW

/* Pin27 */
#define Pin27__0__MASK 0x40u
#define Pin27__0__PC CYREG_PRT1_PC6
#define Pin27__0__PORT 1u
#define Pin27__0__SHIFT 6
#define Pin27__AG CYREG_PRT1_AG
#define Pin27__AMUX CYREG_PRT1_AMUX
#define Pin27__BIE CYREG_PRT1_BIE
#define Pin27__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin27__BYP CYREG_PRT1_BYP
#define Pin27__CTL CYREG_PRT1_CTL
#define Pin27__DM0 CYREG_PRT1_DM0
#define Pin27__DM1 CYREG_PRT1_DM1
#define Pin27__DM2 CYREG_PRT1_DM2
#define Pin27__DR CYREG_PRT1_DR
#define Pin27__INP_DIS CYREG_PRT1_INP_DIS
#define Pin27__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin27__LCD_EN CYREG_PRT1_LCD_EN
#define Pin27__MASK 0x40u
#define Pin27__PORT 1u
#define Pin27__PRT CYREG_PRT1_PRT
#define Pin27__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin27__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin27__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin27__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin27__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin27__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin27__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin27__PS CYREG_PRT1_PS
#define Pin27__SHIFT 6
#define Pin27__SLW CYREG_PRT1_SLW

/* Pin29 */
#define Pin29__0__MASK 0x10u
#define Pin29__0__PC CYREG_IO_PC_PRT15_PC4
#define Pin29__0__PORT 15u
#define Pin29__0__SHIFT 4
#define Pin29__AG CYREG_PRT15_AG
#define Pin29__AMUX CYREG_PRT15_AMUX
#define Pin29__BIE CYREG_PRT15_BIE
#define Pin29__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin29__BYP CYREG_PRT15_BYP
#define Pin29__CTL CYREG_PRT15_CTL
#define Pin29__DM0 CYREG_PRT15_DM0
#define Pin29__DM1 CYREG_PRT15_DM1
#define Pin29__DM2 CYREG_PRT15_DM2
#define Pin29__DR CYREG_PRT15_DR
#define Pin29__INP_DIS CYREG_PRT15_INP_DIS
#define Pin29__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin29__LCD_EN CYREG_PRT15_LCD_EN
#define Pin29__MASK 0x10u
#define Pin29__PORT 15u
#define Pin29__PRT CYREG_PRT15_PRT
#define Pin29__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin29__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin29__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin29__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin29__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin29__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin29__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin29__PS CYREG_PRT15_PS
#define Pin29__SHIFT 4
#define Pin29__SLW CYREG_PRT15_SLW

/* Pin30 */
#define Pin30__0__MASK 0x20u
#define Pin30__0__PC CYREG_IO_PC_PRT15_PC5
#define Pin30__0__PORT 15u
#define Pin30__0__SHIFT 5
#define Pin30__AG CYREG_PRT15_AG
#define Pin30__AMUX CYREG_PRT15_AMUX
#define Pin30__BIE CYREG_PRT15_BIE
#define Pin30__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin30__BYP CYREG_PRT15_BYP
#define Pin30__CTL CYREG_PRT15_CTL
#define Pin30__DM0 CYREG_PRT15_DM0
#define Pin30__DM1 CYREG_PRT15_DM1
#define Pin30__DM2 CYREG_PRT15_DM2
#define Pin30__DR CYREG_PRT15_DR
#define Pin30__INP_DIS CYREG_PRT15_INP_DIS
#define Pin30__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin30__LCD_EN CYREG_PRT15_LCD_EN
#define Pin30__MASK 0x20u
#define Pin30__PORT 15u
#define Pin30__PRT CYREG_PRT15_PRT
#define Pin30__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin30__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin30__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin30__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin30__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin30__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin30__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin30__PS CYREG_PRT15_PS
#define Pin30__SHIFT 5
#define Pin30__SLW CYREG_PRT15_SLW

/* Pin31 */
#define Pin31__0__MASK 0x80u
#define Pin31__0__PC CYREG_PRT2_PC7
#define Pin31__0__PORT 2u
#define Pin31__0__SHIFT 7
#define Pin31__AG CYREG_PRT2_AG
#define Pin31__AMUX CYREG_PRT2_AMUX
#define Pin31__BIE CYREG_PRT2_BIE
#define Pin31__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin31__BYP CYREG_PRT2_BYP
#define Pin31__CTL CYREG_PRT2_CTL
#define Pin31__DM0 CYREG_PRT2_DM0
#define Pin31__DM1 CYREG_PRT2_DM1
#define Pin31__DM2 CYREG_PRT2_DM2
#define Pin31__DR CYREG_PRT2_DR
#define Pin31__INP_DIS CYREG_PRT2_INP_DIS
#define Pin31__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin31__LCD_EN CYREG_PRT2_LCD_EN
#define Pin31__MASK 0x80u
#define Pin31__PORT 2u
#define Pin31__PRT CYREG_PRT2_PRT
#define Pin31__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin31__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin31__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin31__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin31__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin31__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin31__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin31__PS CYREG_PRT2_PS
#define Pin31__SHIFT 7
#define Pin31__SLW CYREG_PRT2_SLW

/* Pin33 */
#define Pin33__0__MASK 0x40u
#define Pin33__0__PC CYREG_PRT2_PC6
#define Pin33__0__PORT 2u
#define Pin33__0__SHIFT 6
#define Pin33__AG CYREG_PRT2_AG
#define Pin33__AMUX CYREG_PRT2_AMUX
#define Pin33__BIE CYREG_PRT2_BIE
#define Pin33__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin33__BYP CYREG_PRT2_BYP
#define Pin33__CTL CYREG_PRT2_CTL
#define Pin33__DM0 CYREG_PRT2_DM0
#define Pin33__DM1 CYREG_PRT2_DM1
#define Pin33__DM2 CYREG_PRT2_DM2
#define Pin33__DR CYREG_PRT2_DR
#define Pin33__INP_DIS CYREG_PRT2_INP_DIS
#define Pin33__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin33__LCD_EN CYREG_PRT2_LCD_EN
#define Pin33__MASK 0x40u
#define Pin33__PORT 2u
#define Pin33__PRT CYREG_PRT2_PRT
#define Pin33__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin33__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin33__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin33__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin33__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin33__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin33__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin33__PS CYREG_PRT2_PS
#define Pin33__SHIFT 6
#define Pin33__SLW CYREG_PRT2_SLW

/* Pin34 */
#define Pin34__0__MASK 0x20u
#define Pin34__0__PC CYREG_PRT2_PC5
#define Pin34__0__PORT 2u
#define Pin34__0__SHIFT 5
#define Pin34__AG CYREG_PRT2_AG
#define Pin34__AMUX CYREG_PRT2_AMUX
#define Pin34__BIE CYREG_PRT2_BIE
#define Pin34__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin34__BYP CYREG_PRT2_BYP
#define Pin34__CTL CYREG_PRT2_CTL
#define Pin34__DM0 CYREG_PRT2_DM0
#define Pin34__DM1 CYREG_PRT2_DM1
#define Pin34__DM2 CYREG_PRT2_DM2
#define Pin34__DR CYREG_PRT2_DR
#define Pin34__INP_DIS CYREG_PRT2_INP_DIS
#define Pin34__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin34__LCD_EN CYREG_PRT2_LCD_EN
#define Pin34__MASK 0x20u
#define Pin34__PORT 2u
#define Pin34__PRT CYREG_PRT2_PRT
#define Pin34__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin34__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin34__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin34__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin34__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin34__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin34__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin34__PS CYREG_PRT2_PS
#define Pin34__SHIFT 5
#define Pin34__SLW CYREG_PRT2_SLW

/* Pin35 */
#define Pin35__0__MASK 0x10u
#define Pin35__0__PC CYREG_PRT2_PC4
#define Pin35__0__PORT 2u
#define Pin35__0__SHIFT 4
#define Pin35__AG CYREG_PRT2_AG
#define Pin35__AMUX CYREG_PRT2_AMUX
#define Pin35__BIE CYREG_PRT2_BIE
#define Pin35__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin35__BYP CYREG_PRT2_BYP
#define Pin35__CTL CYREG_PRT2_CTL
#define Pin35__DM0 CYREG_PRT2_DM0
#define Pin35__DM1 CYREG_PRT2_DM1
#define Pin35__DM2 CYREG_PRT2_DM2
#define Pin35__DR CYREG_PRT2_DR
#define Pin35__INP_DIS CYREG_PRT2_INP_DIS
#define Pin35__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin35__LCD_EN CYREG_PRT2_LCD_EN
#define Pin35__MASK 0x10u
#define Pin35__PORT 2u
#define Pin35__PRT CYREG_PRT2_PRT
#define Pin35__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin35__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin35__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin35__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin35__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin35__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin35__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin35__PS CYREG_PRT2_PS
#define Pin35__SHIFT 4
#define Pin35__SLW CYREG_PRT2_SLW

/* Pin37 */
#define Pin37__0__MASK 0x08u
#define Pin37__0__PC CYREG_PRT2_PC3
#define Pin37__0__PORT 2u
#define Pin37__0__SHIFT 3
#define Pin37__AG CYREG_PRT2_AG
#define Pin37__AMUX CYREG_PRT2_AMUX
#define Pin37__BIE CYREG_PRT2_BIE
#define Pin37__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin37__BYP CYREG_PRT2_BYP
#define Pin37__CTL CYREG_PRT2_CTL
#define Pin37__DM0 CYREG_PRT2_DM0
#define Pin37__DM1 CYREG_PRT2_DM1
#define Pin37__DM2 CYREG_PRT2_DM2
#define Pin37__DR CYREG_PRT2_DR
#define Pin37__INP_DIS CYREG_PRT2_INP_DIS
#define Pin37__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin37__LCD_EN CYREG_PRT2_LCD_EN
#define Pin37__MASK 0x08u
#define Pin37__PORT 2u
#define Pin37__PRT CYREG_PRT2_PRT
#define Pin37__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin37__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin37__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin37__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin37__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin37__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin37__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin37__PS CYREG_PRT2_PS
#define Pin37__SHIFT 3
#define Pin37__SLW CYREG_PRT2_SLW

/* Pin38 */
#define Pin38__0__MASK 0x04u
#define Pin38__0__PC CYREG_PRT2_PC2
#define Pin38__0__PORT 2u
#define Pin38__0__SHIFT 2
#define Pin38__AG CYREG_PRT2_AG
#define Pin38__AMUX CYREG_PRT2_AMUX
#define Pin38__BIE CYREG_PRT2_BIE
#define Pin38__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin38__BYP CYREG_PRT2_BYP
#define Pin38__CTL CYREG_PRT2_CTL
#define Pin38__DM0 CYREG_PRT2_DM0
#define Pin38__DM1 CYREG_PRT2_DM1
#define Pin38__DM2 CYREG_PRT2_DM2
#define Pin38__DR CYREG_PRT2_DR
#define Pin38__INP_DIS CYREG_PRT2_INP_DIS
#define Pin38__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin38__LCD_EN CYREG_PRT2_LCD_EN
#define Pin38__MASK 0x04u
#define Pin38__PORT 2u
#define Pin38__PRT CYREG_PRT2_PRT
#define Pin38__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin38__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin38__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin38__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin38__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin38__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin38__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin38__PS CYREG_PRT2_PS
#define Pin38__SHIFT 2
#define Pin38__SLW CYREG_PRT2_SLW

/* Pin39 */
#define Pin39__0__MASK 0x02u
#define Pin39__0__PC CYREG_PRT2_PC1
#define Pin39__0__PORT 2u
#define Pin39__0__SHIFT 1
#define Pin39__AG CYREG_PRT2_AG
#define Pin39__AMUX CYREG_PRT2_AMUX
#define Pin39__BIE CYREG_PRT2_BIE
#define Pin39__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin39__BYP CYREG_PRT2_BYP
#define Pin39__CTL CYREG_PRT2_CTL
#define Pin39__DM0 CYREG_PRT2_DM0
#define Pin39__DM1 CYREG_PRT2_DM1
#define Pin39__DM2 CYREG_PRT2_DM2
#define Pin39__DR CYREG_PRT2_DR
#define Pin39__INP_DIS CYREG_PRT2_INP_DIS
#define Pin39__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin39__LCD_EN CYREG_PRT2_LCD_EN
#define Pin39__MASK 0x02u
#define Pin39__PORT 2u
#define Pin39__PRT CYREG_PRT2_PRT
#define Pin39__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin39__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin39__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin39__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin39__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin39__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin39__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin39__PS CYREG_PRT2_PS
#define Pin39__SHIFT 1
#define Pin39__SLW CYREG_PRT2_SLW

/* Telit_ON */
#define Telit_ON__0__MASK 0x02u
#define Telit_ON__0__PC CYREG_IO_PC_PRT15_PC1
#define Telit_ON__0__PORT 15u
#define Telit_ON__0__SHIFT 1
#define Telit_ON__AG CYREG_PRT15_AG
#define Telit_ON__AMUX CYREG_PRT15_AMUX
#define Telit_ON__BIE CYREG_PRT15_BIE
#define Telit_ON__BIT_MASK CYREG_PRT15_BIT_MASK
#define Telit_ON__BYP CYREG_PRT15_BYP
#define Telit_ON__CTL CYREG_PRT15_CTL
#define Telit_ON__DM0 CYREG_PRT15_DM0
#define Telit_ON__DM1 CYREG_PRT15_DM1
#define Telit_ON__DM2 CYREG_PRT15_DM2
#define Telit_ON__DR CYREG_PRT15_DR
#define Telit_ON__INP_DIS CYREG_PRT15_INP_DIS
#define Telit_ON__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Telit_ON__LCD_EN CYREG_PRT15_LCD_EN
#define Telit_ON__MASK 0x02u
#define Telit_ON__PORT 15u
#define Telit_ON__PRT CYREG_PRT15_PRT
#define Telit_ON__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Telit_ON__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Telit_ON__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Telit_ON__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Telit_ON__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Telit_ON__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Telit_ON__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Telit_ON__PS CYREG_PRT15_PS
#define Telit_ON__SHIFT 1
#define Telit_ON__SLW CYREG_PRT15_SLW

/* Telit_PWR */
#define Telit_PWR__0__MASK 0x10u
#define Telit_PWR__0__PC CYREG_PRT0_PC4
#define Telit_PWR__0__PORT 0u
#define Telit_PWR__0__SHIFT 4
#define Telit_PWR__AG CYREG_PRT0_AG
#define Telit_PWR__AMUX CYREG_PRT0_AMUX
#define Telit_PWR__BIE CYREG_PRT0_BIE
#define Telit_PWR__BIT_MASK CYREG_PRT0_BIT_MASK
#define Telit_PWR__BYP CYREG_PRT0_BYP
#define Telit_PWR__CTL CYREG_PRT0_CTL
#define Telit_PWR__DM0 CYREG_PRT0_DM0
#define Telit_PWR__DM1 CYREG_PRT0_DM1
#define Telit_PWR__DM2 CYREG_PRT0_DM2
#define Telit_PWR__DR CYREG_PRT0_DR
#define Telit_PWR__INP_DIS CYREG_PRT0_INP_DIS
#define Telit_PWR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Telit_PWR__LCD_EN CYREG_PRT0_LCD_EN
#define Telit_PWR__MASK 0x10u
#define Telit_PWR__PORT 0u
#define Telit_PWR__PRT CYREG_PRT0_PRT
#define Telit_PWR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Telit_PWR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Telit_PWR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Telit_PWR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Telit_PWR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Telit_PWR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Telit_PWR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Telit_PWR__PS CYREG_PRT0_PS
#define Telit_PWR__SHIFT 4
#define Telit_PWR__SLW CYREG_PRT0_SLW

/* Telit_RST */
#define Telit_RST__0__MASK 0x01u
#define Telit_RST__0__PC CYREG_IO_PC_PRT15_PC0
#define Telit_RST__0__PORT 15u
#define Telit_RST__0__SHIFT 0
#define Telit_RST__AG CYREG_PRT15_AG
#define Telit_RST__AMUX CYREG_PRT15_AMUX
#define Telit_RST__BIE CYREG_PRT15_BIE
#define Telit_RST__BIT_MASK CYREG_PRT15_BIT_MASK
#define Telit_RST__BYP CYREG_PRT15_BYP
#define Telit_RST__CTL CYREG_PRT15_CTL
#define Telit_RST__DM0 CYREG_PRT15_DM0
#define Telit_RST__DM1 CYREG_PRT15_DM1
#define Telit_RST__DM2 CYREG_PRT15_DM2
#define Telit_RST__DR CYREG_PRT15_DR
#define Telit_RST__INP_DIS CYREG_PRT15_INP_DIS
#define Telit_RST__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Telit_RST__LCD_EN CYREG_PRT15_LCD_EN
#define Telit_RST__MASK 0x01u
#define Telit_RST__PORT 15u
#define Telit_RST__PRT CYREG_PRT15_PRT
#define Telit_RST__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Telit_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Telit_RST__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Telit_RST__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Telit_RST__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Telit_RST__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Telit_RST__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Telit_RST__PS CYREG_PRT15_PS
#define Telit_RST__SHIFT 0
#define Telit_RST__SLW CYREG_PRT15_SLW

/* VBAT_READ_EN */
#define VBAT_READ_EN__0__MASK 0x02u
#define VBAT_READ_EN__0__PC CYREG_PRT12_PC1
#define VBAT_READ_EN__0__PORT 12u
#define VBAT_READ_EN__0__SHIFT 1
#define VBAT_READ_EN__AG CYREG_PRT12_AG
#define VBAT_READ_EN__BIE CYREG_PRT12_BIE
#define VBAT_READ_EN__BIT_MASK CYREG_PRT12_BIT_MASK
#define VBAT_READ_EN__BYP CYREG_PRT12_BYP
#define VBAT_READ_EN__DM0 CYREG_PRT12_DM0
#define VBAT_READ_EN__DM1 CYREG_PRT12_DM1
#define VBAT_READ_EN__DM2 CYREG_PRT12_DM2
#define VBAT_READ_EN__DR CYREG_PRT12_DR
#define VBAT_READ_EN__INP_DIS CYREG_PRT12_INP_DIS
#define VBAT_READ_EN__MASK 0x02u
#define VBAT_READ_EN__PORT 12u
#define VBAT_READ_EN__PRT CYREG_PRT12_PRT
#define VBAT_READ_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define VBAT_READ_EN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define VBAT_READ_EN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define VBAT_READ_EN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define VBAT_READ_EN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define VBAT_READ_EN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define VBAT_READ_EN__PS CYREG_PRT12_PS
#define VBAT_READ_EN__SHIFT 1
#define VBAT_READ_EN__SIO_CFG CYREG_PRT12_SIO_CFG
#define VBAT_READ_EN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define VBAT_READ_EN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define VBAT_READ_EN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define VBAT_READ_EN__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1 Component Pack 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
