/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ffgnp1p05v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffgnp1p05v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp1p05v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 137295.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001286 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.562078, 0.559378, 0.558622, 0.562726, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.562078, 0.559378, 0.558622, 0.562726, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.505870, 0.503440, 0.502760, 0.506453, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.505870, 0.503440, 0.502760, 0.506453, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012886" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016920" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001286 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.562078, 0.559378, 0.558622, 0.562726, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.562078, 0.559378, 0.558622, 0.562726, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.505870, 0.503440, 0.502760, 0.506453, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.505870, 0.503440, 0.502760, 0.506453, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012886" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016920" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.014926, 0.014926, 0.014926, 0.014926, 0.014926" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.014926, 0.014926, 0.014926, 0.014926, 0.014926" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.315037, 0.324267, 0.334267, 0.354267, 0.394367",\
              "0.317457, 0.326687, 0.336687, 0.356687, 0.396787",\
              "0.319267, 0.328497, 0.338497, 0.358497, 0.398597",\
              "0.321067, 0.330297, 0.340297, 0.360297, 0.400397",\
              "0.320157, 0.329387, 0.339387, 0.359387, 0.399487"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.315037, 0.324267, 0.334267, 0.354267, 0.394367",\
              "0.317457, 0.326687, 0.336687, 0.356687, 0.396787",\
              "0.319267, 0.328497, 0.338497, 0.358497, 0.398597",\
              "0.321067, 0.330297, 0.340297, 0.360297, 0.400397",\
              "0.320157, 0.329387, 0.339387, 0.359387, 0.399487"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747",\
              "0.012621, 0.037707, 0.071107, 0.097702, 0.195747"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.434223, 0.446403, 0.459738, 0.485883, 0.537963",\
              "0.437058, 0.449238, 0.462573, 0.488718, 0.540798",\
              "0.439158, 0.451338, 0.464673, 0.490818, 0.542898",\
              "0.441468, 0.453648, 0.466983, 0.493128, 0.545208",\
              "0.440208, 0.452388, 0.465723, 0.491868, 0.543948"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.434223, 0.446403, 0.459738, 0.485883, 0.537963",\
              "0.437058, 0.449238, 0.462573, 0.488718, 0.540798",\
              "0.439158, 0.451338, 0.464673, 0.490818, 0.542898",\
              "0.441468, 0.453648, 0.466983, 0.493128, 0.545208",\
              "0.440208, 0.452388, 0.465723, 0.491868, 0.543948"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833",\
              "0.011041, 0.026798, 0.049725, 0.147686, 0.292833"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.029659 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.078447, 0.083955, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.177359, 0.186215, 0.196799, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.562078, 0.559378, 0.558622, 0.562726, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.562078, 0.559378, 0.558622, 0.562726, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "14.163030" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.407779" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "13.812645" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.409537" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "10.358250" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.409201" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "12.085500" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.409369" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.065130" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001279 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.277421" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.354645" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070",\
              "0.133140, 0.138970, 0.142710, 0.146010, 0.162070"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.073020, 0.071370, 0.071260, 0.073790, 0.081490",\
              "0.083030, 0.081380, 0.081270, 0.083800, 0.091500",\
              "0.096340, 0.094690, 0.094580, 0.097110, 0.104810",\
              "0.114600, 0.112950, 0.112840, 0.115370, 0.123070",\
              "0.139350, 0.137700, 0.137590, 0.140120, 0.147820"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.073020, 0.071370, 0.071260, 0.073790, 0.081490",\
              "0.083030, 0.081380, 0.081270, 0.083800, 0.091500",\
              "0.096340, 0.094690, 0.094580, 0.097110, 0.104810",\
              "0.114600, 0.112950, 0.112840, 0.115370, 0.123070",\
              "0.139350, 0.137700, 0.137590, 0.140120, 0.147820"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001286 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012886" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016920" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800",\
              "0.074510, 0.082100, 0.090130, 0.102450, 0.122800"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.064617, 0.063627, 0.063847, 0.066817, 0.074957",\
              "0.074627, 0.073637, 0.073857, 0.076827, 0.084967",\
              "0.087167, 0.086177, 0.086397, 0.089367, 0.097507",\
              "0.103667, 0.102677, 0.102897, 0.105867, 0.114007",\
              "0.125777, 0.124787, 0.125007, 0.127977, 0.136117"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.064617, 0.063627, 0.063847, 0.066817, 0.074957",\
              "0.074627, 0.073637, 0.073857, 0.076827, 0.084967",\
              "0.087167, 0.086177, 0.086397, 0.089367, 0.097507",\
              "0.103667, 0.102677, 0.102897, 0.105867, 0.114007",\
              "0.125777, 0.124787, 0.125007, 0.127977, 0.136117"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001304 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.063755" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.051966" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343",\
              "0.152633, 0.161433, 0.169463, 0.182443, 0.203343"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075000, 0.073790, 0.074560, 0.077970, 0.086770",\
              "0.084900, 0.083690, 0.084460, 0.087870, 0.096670",\
              "0.098320, 0.097110, 0.097880, 0.101290, 0.110090",\
              "0.116580, 0.115370, 0.116140, 0.119550, 0.128350",\
              "0.141330, 0.140120, 0.140890, 0.144300, 0.153100"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075000, 0.073790, 0.074560, 0.077970, 0.086770",\
              "0.084900, 0.083690, 0.084460, 0.087870, 0.096670",\
              "0.098320, 0.097110, 0.097880, 0.101290, 0.110090",\
              "0.116580, 0.115370, 0.116140, 0.119550, 0.128350",\
              "0.141330, 0.140120, 0.140890, 0.144300, 0.153100"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000728 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012487" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016436" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.085547, 0.093413, 0.098885, 0.105610, 0.124078",\
              "0.079847, 0.087713, 0.093185, 0.099911, 0.118378",\
              "0.076541, 0.084407, 0.089879, 0.096605, 0.115072",\
              "0.078593, 0.086459, 0.091931, 0.098657, 0.117125",\
              "0.095693, 0.103558, 0.109031, 0.115756, 0.134224"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.085547, 0.093413, 0.098885, 0.105610, 0.124078",\
              "0.079847, 0.087713, 0.093185, 0.099911, 0.118378",\
              "0.076541, 0.084407, 0.089879, 0.096605, 0.115072",\
              "0.078593, 0.086459, 0.091931, 0.098657, 0.117125",\
              "0.095693, 0.103558, 0.109031, 0.115756, 0.134224"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.057933, 0.051223, 0.046383, 0.040443, 0.034393",\
              "0.064203, 0.057493, 0.052653, 0.046713, 0.040663",\
              "0.067503, 0.060793, 0.055953, 0.050013, 0.043963",\
              "0.064643, 0.057933, 0.053093, 0.047153, 0.041103",\
              "0.045173, 0.038463, 0.033623, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057933, 0.051223, 0.046383, 0.040443, 0.034393",\
              "0.064203, 0.057493, 0.052653, 0.046713, 0.040663",\
              "0.067503, 0.060793, 0.055953, 0.050013, 0.043963",\
              "0.064643, 0.057933, 0.053093, 0.047153, 0.041103",\
              "0.045173, 0.038463, 0.033623, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000721 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.013284" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014238" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077225, 0.084977, 0.091589, 0.103901, 0.122255",\
              "0.071525, 0.079277, 0.085889, 0.098201, 0.116555",\
              "0.068219, 0.075971, 0.082583, 0.094895, 0.113249",\
              "0.070271, 0.078023, 0.084635, 0.096947, 0.115301",\
              "0.087257, 0.095009, 0.101621, 0.113933, 0.132287"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077225, 0.084977, 0.091589, 0.103901, 0.122255",\
              "0.071525, 0.079277, 0.085889, 0.098201, 0.116555",\
              "0.068219, 0.075971, 0.082583, 0.094895, 0.113249",\
              "0.070271, 0.078023, 0.084635, 0.096947, 0.115301",\
              "0.087257, 0.095009, 0.101621, 0.113933, 0.132287"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.055953, 0.048583, 0.043963, 0.038573, 0.033073",\
              "0.062223, 0.054853, 0.050233, 0.044843, 0.039343",\
              "0.065523, 0.058153, 0.053533, 0.048143, 0.042643",\
              "0.062663, 0.055293, 0.050673, 0.045283, 0.039783",\
              "0.043303, 0.035933, 0.031313, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.055953, 0.048583, 0.043963, 0.038573, 0.033073",\
              "0.062223, 0.054853, 0.050233, 0.044843, 0.039343",\
              "0.065523, 0.058153, 0.053533, 0.048143, 0.042643",\
              "0.062663, 0.055293, 0.050673, 0.045283, 0.039783",\
              "0.043303, 0.035933, 0.031313, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 1917.709500 ;
    }
}
}
