set_property PACKAGE_PIN R4 [get_ports clk_im]
set_property IOSTANDARD LVCMOS18 [get_ports clk_im]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_im]

set_property IOSTANDARD LVCMOS18 [get_ports {LED1[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED1[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED1[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED1[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED1[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED1[0]}]
set_property PACKAGE_PIN R1 [get_ports {LED1[6]}]
set_property PACKAGE_PIN P2 [get_ports {LED1[5]}]
set_property PACKAGE_PIN P1 [get_ports {LED1[4]}]
set_property PACKAGE_PIN N2 [get_ports {LED1[3]}]
set_property PACKAGE_PIN M1 [get_ports {LED1[2]}]
set_property PACKAGE_PIN M2 [get_ports {LED1[1]}]
set_property PACKAGE_PIN L1 [get_ports {LED1[0]}]
set_property PACKAGE_PIN G1 [get_ports {LED2[6]}]
set_property PACKAGE_PIN E1 [get_ports {LED2[5]}]
set_property PACKAGE_PIN D2 [get_ports {LED2[4]}]
set_property PACKAGE_PIN A1 [get_ports {LED2[3]}]
set_property PACKAGE_PIN L3 [get_ports {LED2[2]}]
set_property PACKAGE_PIN G3 [get_ports {LED2[1]}]
set_property PACKAGE_PIN K4 [get_ports {LED2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED2[0]}]
set_property PACKAGE_PIN K1 [get_ports {LED3[6]}]
set_property PACKAGE_PIN J1 [get_ports {LED3[5]}]
set_property PACKAGE_PIN H2 [get_ports {LED3[4]}]
set_property PACKAGE_PIN G2 [get_ports {LED3[3]}]
set_property PACKAGE_PIN F1 [get_ports {LED3[2]}]
set_property PACKAGE_PIN E2 [get_ports {LED3[1]}]
set_property PACKAGE_PIN D1 [get_ports {LED3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LED3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {seg[0]}]
set_property PACKAGE_PIN H19 [get_ports {seg[7]}]
set_property PACKAGE_PIN G20 [get_ports {seg[6]}]
set_property PACKAGE_PIN J22 [get_ports {seg[5]}]
set_property PACKAGE_PIN K22 [get_ports {seg[4]}]
set_property PACKAGE_PIN K21 [get_ports {seg[3]}]
set_property PACKAGE_PIN H20 [get_ports {seg[2]}]
set_property PACKAGE_PIN H22 [get_ports {seg[1]}]
set_property PACKAGE_PIN J21 [get_ports {seg[0]}]
set_property PACKAGE_PIN T4 [get_ports {SW[2]}]
set_property PACKAGE_PIN V3 [get_ports {SW[1]}]
set_property PACKAGE_PIN V4 [get_ports {SW[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SW[0]}]
set_property PACKAGE_PIN M22 [get_ports {which[2]}]
set_property PACKAGE_PIN M21 [get_ports {which[1]}]
set_property PACKAGE_PIN N22 [get_ports {which[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {which[0]}]
set_property PACKAGE_PIN T3 [get_ports IR_Write]
set_property PACKAGE_PIN U3 [get_ports PC_Write]
set_property IOSTANDARD LVCMOS18 [get_ports IR_Write]
set_property IOSTANDARD LVCMOS18 [get_ports PC_Write]
set_property PACKAGE_PIN L21 [get_ports enable]
set_property IOSTANDARD LVCMOS18 [get_ports enable]
set_property PACKAGE_PIN H4 [get_ports clk_nt]
set_property IOSTANDARD LVCMOS18 [get_ports clk_nt]
set_property PACKAGE_PIN AA4 [get_ports rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports rst_n]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst_n]
set_property PULLDOWN true [get_ports IR_Write]
set_property PULLDOWN true [get_ports PC_Write]
set_property PULLDOWN true [get_ports {SW[2]}]
set_property PULLDOWN true [get_ports {SW[1]}]
set_property PULLDOWN true [get_ports {SW[0]}]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]