

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Apr 16 16:27:41 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          524
LUT:           1332
FF:            1478
DSP:              8
BRAM:             0
SRL:             31
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    8.615
Timing met
