// Seed: 3814285301
module module_0;
  wor id_2;
  always_latch @(posedge id_2 < 1) begin : LABEL_0
    id_1 <= id_1;
    cover (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  `define pp_16 0
  wire id_17;
  wire id_18;
  module_0 modCall_1 ();
endmodule
