<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1549" height="930" x="66" y="42" />
 <generation
   testbench_simulation="VHDL"
   synthesis="VHDL"
   simulation="VHDL"
   path="vga_clock_generated" />
</preferences>
