{
  "recentFiles": [
    {
      "basename": "Hardware-Software Co-Design - Midterm",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 9/Midterm/Hardware-Software Co-Design - Midterm.md"
    },
    {
      "basename": "Hardware-Software Co-Design - Assignment 4",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 12/Assignment 4/Hardware-Software Co-Design - Assignment 4.md"
    },
    {
      "basename": "HWSW Final Exam Info Sheet",
      "path": "General Notes/Kanban/HWSW Final Exam Info Sheet.md"
    },
    {
      "basename": "Mixed Signal and DSP Design Techniques",
      "path": "General Notes/Kanban/Mixed Signal and DSP Design Techniques.md"
    },
    {
      "basename": "HWSW Sources Final",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/HWSW Sources Final.md"
    },
    {
      "basename": "HWSW Codesign Final Exam Board",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/HWSW Codesign Final Exam Board.md"
    },
    {
      "basename": "Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 12/Assignment 4/Papers/Clock Skew/Summaries/Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks.md"
    },
    {
      "basename": "1_MixedSignal_Sect1",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/1_MixedSignal_Sect1.pdf"
    },
    {
      "basename": "11_MixedSignal_index",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/11_MixedSignal_index.pdf"
    },
    {
      "basename": "0_MixedSignal_Outline",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/0_MixedSignal_Outline.pdf"
    },
    {
      "basename": "10_MixedSignal_Sect10",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/10_MixedSignal_Sect10.pdf"
    },
    {
      "basename": "9_MixedSignal_Sect9",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/9_MixedSignal_Sect9.pdf"
    },
    {
      "basename": "8_MixedSignal_Sect8",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/8_MixedSignal_Sect8.pdf"
    },
    {
      "basename": "7_MixedSignal_Sect7",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/7_MixedSignal_Sect7.pdf"
    },
    {
      "basename": "6_MixedSignal_Sect6",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/6_MixedSignal_Sect6.pdf"
    },
    {
      "basename": "5_MixedSignal_Sect5",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/5_MixedSignal_Sect5.pdf"
    },
    {
      "basename": "4_MixedSignal_Sect4",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/4_MixedSignal_Sect4.pdf"
    },
    {
      "basename": "3_MixedSignal_Sect3",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/3_MixedSignal_Sect3.pdf"
    },
    {
      "basename": "2_MixedSignal_Sect2",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/2_MixedSignal_Sect2.pdf"
    },
    {
      "basename": "What is a neural processing unit (NPU)",
      "path": "General Notes/Kanban/What is a neural processing unit (NPU).md"
    },
    {
      "basename": "What is a Neural Processing Unit (NPU)",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/What is a Neural Processing Unit (NPU).pdf"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable Distributed AI Training Systems",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/FPGA-based AI Smart NICs for Scalable Distributed AI Training Systems.pdf"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable Distributed AI Training System",
      "path": "General Notes/Kanban/FPGA-based AI Smart NICs for Scalable Distributed AI Training System.md"
    },
    {
      "basename": "HWSW Final Exam Sources",
      "path": "General Notes/Kanban/HWSW Final Exam Sources.md"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable",
      "path": "FPGA-based AI Smart NICs for Scalable.md"
    },
    {
      "basename": "A Survey of FPGA Design for AI Era",
      "path": "General Notes/Kanban/A Survey of FPGA Design for AI Era.md"
    },
    {
      "basename": "A Survey of FPGA Design for AI Era",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/A Survey of FPGA Design for AI Era.pdf"
    },
    {
      "basename": "Comparison Study of Hardware Architectures Performance Between FPGA and DSP Processor for Implementing Digital Signal Processing Algorithms - Application of FIR Digital Filter",
      "path": "General Notes/Kanban/Comparison Study of Hardware Architectures Performance Between FPGA and DSP Processor for Implementing Digital Signal Processing Algorithms - Application of FIR Digital Filter.md"
    },
    {
      "basename": "A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance",
      "path": "General Notes/Kanban/A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance.md"
    },
    {
      "basename": "Section 1 Target Application",
      "path": "General Notes/Kanban/Section 1 Target Application.md"
    },
    {
      "basename": "ARM Cortex-A9 Processor",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/ARM Cortex-A9 Processor.pdf"
    },
    {
      "basename": "Zedboard Hardware User’s Guide",
      "path": "General Notes/Kanban/Zedboard Hardware User’s Guide.md"
    },
    {
      "basename": "What is an FPGA Uses, Applications & Advantages",
      "path": "General Notes/Kanban/What is an FPGA Uses, Applications & Advantages.md"
    },
    {
      "basename": "Cortex-A9 MBIST Controller Technical Reference Manual",
      "path": "General Notes/Kanban/Cortex-A9 MBIST Controller Technical Reference Manual.md"
    },
    {
      "basename": "ZedBaord Hardware User's Guide",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/ZedBaord Hardware User's Guide.pdf"
    },
    {
      "basename": "Section 10 Final Recommendation",
      "path": "General Notes/Kanban/Section 10 Final Recommendation.md"
    },
    {
      "basename": "Section 9 Questions to Clarify the Design",
      "path": "General Notes/Kanban/Section 9 Questions to Clarify the Design.md"
    },
    {
      "basename": "Section 8 Security and Reliability",
      "path": "General Notes/Kanban/Section 8 Security and Reliability.md"
    },
    {
      "basename": "Section 7 User-Friendliness",
      "path": "General Notes/Kanban/Section 7 User-Friendliness.md"
    },
    {
      "basename": "Section 6 Global Considerations",
      "path": "General Notes/Kanban/Section 6 Global Considerations.md"
    },
    {
      "basename": "Section 5 Health, Safety, and Environmental",
      "path": "General Notes/Kanban/Section 5 Health, Safety, and Environmental.md"
    },
    {
      "basename": "Section 4 VLSI Considerations Power, Area, and Time Tradeoffs",
      "path": "General Notes/Kanban/Section 4 VLSI Considerations Power, Area, and Time Tradeoffs.md"
    },
    {
      "basename": "Section 3 Simplifying the Design",
      "path": "General Notes/Kanban/Section 3 Simplifying the Design.md"
    },
    {
      "basename": "Section 2 Minimal Feature Set",
      "path": "General Notes/Kanban/Section 2 Minimal Feature Set.md"
    },
    {
      "basename": "HWSW Final Exam",
      "path": "General Notes/Kanban/HWSW Final Exam.md"
    },
    {
      "basename": "Assignment 6 Board",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Assignment 6 Board.md"
    },
    {
      "basename": "Computer Security - Week 15 Day 2",
      "path": "3 - Junior Year/Spring 2025/Computer Security/Week 15/Computer Security - Week 15 Day 2.md"
    },
    {
      "basename": "Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware accelerators",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware accelerators.pdf"
    },
    {
      "basename": "Power Consumption in CMOS",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Papers/Power Consumption in CMOS.pdf"
    },
    {
      "basename": "Project Development - Week 15 Day 2",
      "path": "3 - Junior Year/Spring 2025/Project Development/Week 15/Project Development - Week 15 Day 2.md"
    }
  ],
  "omittedPaths": [],
  "omittedTags": [],
  "updateOn": "file-open",
  "omitBookmarks": false
}