<module name="EMU_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_EMU_CLKSTCTRL" acronym="CM_EMU_CLKSTCTRL" offset="0x0" width="32" description="This register enables the EMU domain power state transition. It controls the hardware supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain. [warm reset insensitive]">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_CORE_DPLL_EMU_CLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the CORE_DPLL_EMU_CLK clock in the domain." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_CORE_DPLL_EMU_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_CORE_DPLL_EMU_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_EMU_SYS_CLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the EMU_SYS_CLK clock in the domain." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CLKACTIVITY_EMU_SYS_CLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_EMU_SYS_CLK_1_r" description="Corresponding clock is running or gating/ungating transition is ongoing"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x2" description="Controls the clock state transition of the EMU clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKTRCTRL_0_r" description="Reserved"/>
      <bitenum value="1" id="1" token="CLKTRCTRL_1_r" description="Reserved"/>
      <bitenum value="2" id="2" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="3" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_EMU_DYNAMICDEP" acronym="CM_EMU_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from EMU domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor INTRCONN interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="17" begin="23" end="7" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="L3_2_DYNDEP" width="1" begin="6" end="6" resetval="1" description="Dynamic dependency towards L3_2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="1" token="L3_2_DYNDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_EMU_DEBUGSS_CLKCTRL" acronym="CM_EMU_DEBUGSS_CLKCTRL" offset="0x20" width="32" description="This register manages the DEBUGSS clocks. [warm reset insensitive]">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_PMD_STM_CLK" width="3" begin="29" end="27" resetval="0x1" description="Selection of STM clock division" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_PMD_STM_CLK_0_r" description="Reserved"/>
      <bitenum value="1" id="1" token="CLKSEL_PMD_STM_CLK_1" description="STM_CLK is the selected STM source clock divided by 1"/>
      <bitenum value="2" id="2" token="CLKSEL_PMD_STM_CLK_2" description="STM_CLK is the selected STM source clock divided by 2"/>
      <bitenum value="3" id="3" token="CLKSEL_PMD_STM_CLK_3_r" description="Reserved"/>
      <bitenum value="4" id="4" token="CLKSEL_PMD_STM_CLK_4" description="STM_CLK is the selected STM source clock divided by 4"/>
      <bitenum value="5" id="5" token="CLKSEL_PMD_STM_CLK_5_r" description="Reserved"/>
      <bitenum value="6" id="6" token="CLKSEL_PMD_STM_CLK_6_r" description="Reserved"/>
      <bitenum value="7" id="7" token="CLKSEL_PMD_STM_CLK_7_r" description="Reserved"/>
    </bitfield>
    <bitfield id="CLKSEL_PMD_TRACE_CLK" width="3" begin="26" end="24" resetval="0x1" description="Selection of TRACE clock division" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CLKSEL_PMD_TRACE_CLK_0_r" description="Reserved"/>
      <bitenum value="1" id="1" token="CLKSEL_PMD_TRACE_CLK_1" description="TRACE_CLK is the selected TRACE source clock divided by 1"/>
      <bitenum value="2" id="2" token="CLKSEL_PMD_TRACE_CLK_2" description="TRACE_CLK is the selected TRACE source clock divided by 2"/>
      <bitenum value="3" id="3" token="CLKSEL_PMD_TRACE_CLK_3_r" description="Reserved"/>
      <bitenum value="4" id="4" token="CLKSEL_PMD_TRACE_CLK_4" description="TRACE_CLK is the selected TRACE source clock divided by 4"/>
      <bitenum value="5" id="5" token="CLKSEL_PMD_TRACE_CLK_5_r" description="Reserved"/>
      <bitenum value="6" id="6" token="CLKSEL_PMD_TRACE_CLK_6_r" description="Reserved"/>
      <bitenum value="7" id="7" token="CLKSEL_PMD_TRACE_CLK_7_r" description="Reserved"/>
    </bitfield>
    <bitfield id="PMD_TRACE_MUX_CTRL" width="2" begin="23" end="22" resetval="0x0" description="Selection of TRACE source clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PMD_TRACE_MUX_CTRL_0" description="TRACE source clock is SYS_CLK"/>
      <bitenum value="1" id="1" token="PMD_TRACE_MUX_CTRL_1" description="TRACE source clock is CORE_DPLL_EMU_CLK"/>
      <bitenum value="2" id="2" token="PMD_TRACE_MUX_CTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="PMD_TRACE_MUX_CTRL_3_r" description="Reserved"/>
    </bitfield>
    <bitfield id="PMD_STM_MUX_CTRL" width="2" begin="21" end="20" resetval="0x0" description="Selection of STM source clock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PMD_STM_MUX_CTRL_0" description="STM source clock is SYS_CLK"/>
      <bitenum value="1" id="1" token="PMD_STM_MUX_CTRL_1" description="STM source clock is CORE_DPLL_EMU_CLK"/>
      <bitenum value="2" id="2" token="PMD_STM_MUX_CTRL_2_r" description="Reserved"/>
      <bitenum value="3" id="3" token="PMD_STM_MUX_CTRL_3_r" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="1" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status" range="" rwaccess="R">
      <bitenum value="0" id="0" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="1" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="2" token="IDLEST_2_r" description="Module is in idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="3" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R Rreturns">
      <bitenum value="1" id="1" token="MODULEMODE_1_r" description="Module is managed automatically by hardware according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any INTRCONN access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
</module>
