

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Mon May 13 18:48:15 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.169 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      248|      248|  1.984 us|  1.984 us|  248|  248|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |      246|      246|         3|          1|          1|   244|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       30|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1092|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|    0|    1092|     89|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|    0|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |samples_I_1_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_2_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_3_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_4_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_5_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_6_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_7_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_8_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_9_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_10_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_0_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_1_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_0_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_2_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_3_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_4_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_5_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_6_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_7_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_8_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_9_U   |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_10_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_12_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_13_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_14_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_I_15_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_12_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_13_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_14_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    |samples_Q_15_U  |receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   245|   18|     1|         4410|
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                             |       30|  0|   0|    0|  7350|  540|    30|       132300|
    +----------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln70_1_fu_734_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln70_fu_728_p2    |         +|   0|  0|  12|          12|           5|
    |icmp_ln68_fu_722_p2   |      icmp|   0|  0|  12|          12|           9|
    |or_ln70_fu_716_p2     |        or|   0|  0|  12|          12|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  53|          45|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   12|         24|
    |i_fu_100                          |   9|          2|   12|         24|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   26|         52|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |i_fu_100                                 |  12|   0|   12|          0|
    |icmp_ln68_reg_896                        |   1|   0|    1|          0|
    |icmp_ln68_reg_896_pp0_iter1_reg          |   1|   0|    1|          0|
    |samples_I_0_load_reg_1088                |  18|   0|   18|          0|
    |samples_I_10_addr_reg_872                |   8|   0|    8|          0|
    |samples_I_10_addr_reg_872_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_I_10_load_reg_1003               |  18|   0|   18|          0|
    |samples_I_11_addr_reg_884                |   8|   0|    8|          0|
    |samples_I_11_addr_reg_884_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_I_11_load_reg_1008               |  18|   0|   18|          0|
    |samples_I_12_addr_reg_900                |   8|   0|    8|          0|
    |samples_I_12_addr_reg_900_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_I_12_load_reg_1068               |  18|   0|   18|          0|
    |samples_I_13_addr_reg_912                |   8|   0|    8|          0|
    |samples_I_13_addr_reg_912_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_I_13_load_reg_1073               |  18|   0|   18|          0|
    |samples_I_14_addr_reg_924                |   8|   0|    8|          0|
    |samples_I_14_addr_reg_924_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_I_14_load_reg_1078               |  18|   0|   18|          0|
    |samples_I_15_addr_reg_936                |   8|   0|    8|          0|
    |samples_I_15_addr_reg_936_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_I_15_load_reg_1083               |  18|   0|   18|          0|
    |samples_I_1_addr_reg_764                 |   8|   0|    8|          0|
    |samples_I_1_addr_reg_764_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_1_load_reg_958                 |  18|   0|   18|          0|
    |samples_I_2_addr_reg_776                 |   8|   0|    8|          0|
    |samples_I_2_addr_reg_776_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_2_load_reg_963                 |  18|   0|   18|          0|
    |samples_I_3_addr_reg_788                 |   8|   0|    8|          0|
    |samples_I_3_addr_reg_788_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_3_load_reg_968                 |  18|   0|   18|          0|
    |samples_I_4_addr_reg_800                 |   8|   0|    8|          0|
    |samples_I_4_addr_reg_800_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_4_load_reg_973                 |  18|   0|   18|          0|
    |samples_I_5_addr_reg_812                 |   8|   0|    8|          0|
    |samples_I_5_addr_reg_812_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_5_load_reg_978                 |  18|   0|   18|          0|
    |samples_I_6_addr_reg_824                 |   8|   0|    8|          0|
    |samples_I_6_addr_reg_824_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_6_load_reg_983                 |  18|   0|   18|          0|
    |samples_I_7_addr_reg_836                 |   8|   0|    8|          0|
    |samples_I_7_addr_reg_836_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_7_load_reg_988                 |  18|   0|   18|          0|
    |samples_I_8_addr_reg_848                 |   8|   0|    8|          0|
    |samples_I_8_addr_reg_848_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_8_load_reg_993                 |  18|   0|   18|          0|
    |samples_I_9_addr_reg_860                 |   8|   0|    8|          0|
    |samples_I_9_addr_reg_860_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_I_9_load_reg_998                 |  18|   0|   18|          0|
    |samples_Q_0_load_reg_1093                |  18|   0|   18|          0|
    |samples_Q_10_addr_reg_878                |   8|   0|    8|          0|
    |samples_Q_10_addr_reg_878_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_Q_10_load_reg_1063               |  18|   0|   18|          0|
    |samples_Q_11_addr_reg_890                |   8|   0|    8|          0|
    |samples_Q_11_addr_reg_890_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_Q_11_load_reg_1013               |  18|   0|   18|          0|
    |samples_Q_12_addr_reg_906                |   8|   0|    8|          0|
    |samples_Q_12_addr_reg_906_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_Q_12_load_reg_1098               |  18|   0|   18|          0|
    |samples_Q_13_addr_reg_918                |   8|   0|    8|          0|
    |samples_Q_13_addr_reg_918_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_Q_13_load_reg_1103               |  18|   0|   18|          0|
    |samples_Q_14_addr_reg_930                |   8|   0|    8|          0|
    |samples_Q_14_addr_reg_930_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_Q_14_load_reg_1108               |  18|   0|   18|          0|
    |samples_Q_15_addr_reg_942                |   8|   0|    8|          0|
    |samples_Q_15_addr_reg_942_pp0_iter1_reg  |   8|   0|    8|          0|
    |samples_Q_15_load_reg_1113               |  18|   0|   18|          0|
    |samples_Q_1_addr_reg_770                 |   8|   0|    8|          0|
    |samples_Q_1_addr_reg_770_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_1_load_reg_1018                |  18|   0|   18|          0|
    |samples_Q_2_addr_reg_782                 |   8|   0|    8|          0|
    |samples_Q_2_addr_reg_782_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_2_load_reg_1023                |  18|   0|   18|          0|
    |samples_Q_3_addr_reg_794                 |   8|   0|    8|          0|
    |samples_Q_3_addr_reg_794_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_3_load_reg_1028                |  18|   0|   18|          0|
    |samples_Q_4_addr_reg_806                 |   8|   0|    8|          0|
    |samples_Q_4_addr_reg_806_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_4_load_reg_1033                |  18|   0|   18|          0|
    |samples_Q_5_addr_reg_818                 |   8|   0|    8|          0|
    |samples_Q_5_addr_reg_818_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_5_load_reg_1038                |  18|   0|   18|          0|
    |samples_Q_6_addr_reg_830                 |   8|   0|    8|          0|
    |samples_Q_6_addr_reg_830_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_6_load_reg_1043                |  18|   0|   18|          0|
    |samples_Q_7_addr_reg_842                 |   8|   0|    8|          0|
    |samples_Q_7_addr_reg_842_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_7_load_reg_1048                |  18|   0|   18|          0|
    |samples_Q_8_addr_reg_854                 |   8|   0|    8|          0|
    |samples_Q_8_addr_reg_854_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_8_load_reg_1053                |  18|   0|   18|          0|
    |samples_Q_9_addr_reg_866                 |   8|   0|    8|          0|
    |samples_Q_9_addr_reg_866_pp0_iter1_reg   |   8|   0|    8|          0|
    |samples_Q_9_load_reg_1058                |  18|   0|   18|          0|
    |zext_ln68_reg_758                        |   8|   0|   64|         56|
    |zext_ln68_reg_758_pp0_iter1_reg          |   8|   0|   64|         56|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1092|   0| 1204|        112|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_68_1|  return value|
|samples_I_11_address0  |  out|    8|   ap_memory|                       samples_I_11|         array|
|samples_I_11_ce0       |  out|    1|   ap_memory|                       samples_I_11|         array|
|samples_I_11_we0       |  out|    1|   ap_memory|                       samples_I_11|         array|
|samples_I_11_d0        |  out|   18|   ap_memory|                       samples_I_11|         array|
|samples_I_11_address1  |  out|    8|   ap_memory|                       samples_I_11|         array|
|samples_I_11_ce1       |  out|    1|   ap_memory|                       samples_I_11|         array|
|samples_I_11_q1        |   in|   18|   ap_memory|                       samples_I_11|         array|
|samples_Q_11_address0  |  out|    8|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_ce0       |  out|    1|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_we0       |  out|    1|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_d0        |  out|   18|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_address1  |  out|    8|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_ce1       |  out|    1|   ap_memory|                       samples_Q_11|         array|
|samples_Q_11_q1        |   in|   18|   ap_memory|                       samples_Q_11|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

