datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
lpc800,What is the bit_width of SPI1_SCK_IO field from PINASSIGN4 register from SWM peripheral for LPC800 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737
lpc800,What is the description of CFG0 field from PMCFG register from PIN_INT peripheral for LPC800 microcontroller?,Specifies the match-contribution condition for bit slice 0.,0x0,Selects the bit slice configuration for bit slice 0.,0x0,Selects the bit slice configuration for bit slice 0.,0.32768297,0.32768297,0.67928207,0.67928207
lpc800,What is the description of DPDFLAG field from PCON register from PMU peripheral for LPC800 microcontroller?,Deep power-down flag,DPD flag,Deep power-down flag,DPD flag,Deep power-down flag,0.453929,0.453929,1.0000001,1.0000001
lpc800,What is the bit_offset of STATEMSKm field from EV5_STATE register from SCT peripheral for LPC800 microcontroller?,0,10,12,10,12,0.5376147,0.5376147,0.43830746,0.43830746
lpc800,What is the description of PBYTE field from B5 register from GPIO_PORT peripheral for LPC800 microcontroller?,"Read: state of the pin P0_n, regardless of direction, masking, or alternate function, except that pins configured as analog I/O always read as 0. Write: loads the pin's output bit.","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W",0.5265611,0.5265611,0.5265611,0.5265611
lpc800,What is the description of RDET field from RISE register from PIN_INT peripheral for LPC800 microcontroller?,Rising edge detect. Bit n detects the rising edge of the pin selected in PINTSELn. Read 0: No rising edge has been detected on this pin since Reset or the last time a one was written to this bit. Write 0: no operation. Read 1: a rising edge has been detected since Reset or the last time a one was written to this bit. Write 1: clear rising edge detection for this pin.,RDET,RDET Pin Select,RDET,RDET Pin Select,0.07412634,0.07412634,0.32829776,0.32829776
lpc800,What is the description of CLK_DIV field from PIO0_4 register from IOCON peripheral for LPC800 microcontroller?,Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved.,CLK_DIV,CLK_DIV,CLK_DIV,CLK_DIV,0.06833573,0.06833573,0.06833573,0.06833573
lpc800,What is the bit_width of GPIO field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
lpc800,What is the bit_offset of IRCOUT_PD field from PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller?,0,25,25,25,25,0.4119104,0.4119104,0.4119104,0.4119104
lpc800,What is the bit_width of NODPD field from PCON register from PMU peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of ENABLE field from CFG register from USART1 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of CLK_DIV field from PIO0_4 register from IOCON peripheral for LPC800 microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc800,What is the bit_offset of TIMEOUTEN field from CFG register from I2C peripheral for LPC800 microcontroller?,3,28,20,28,20,0.5558185,0.5558185,0.5169048,0.5169048
lpc800,What is the address_offset of UARTFRGMULT register from SYSCON peripheral for LPC800 microcontroller?,0xf4,0x190,0x4004 8090,0x190,0x4004 8090,0.60764897,0.60764897,0.5766615,0.5766615
lpc800,What is the description of RXNOISEEN field from INTENSET register from USART2 peripheral for LPC800 microcontroller?,"When 1, enables an interrupt when noise is detected. See description of the RXNOISEINT bit in Table 164.","Received Noise interrupt enable. This bit is valid when there is a character to be 0 W1 read in the RXDATA register and reflects the status of that character. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. The Noise bit is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception. RXNOISEEN is not updated during a received break.","Received Noise interrupt enable. This bit is valid when there is a character to be 0 W1 read in the RXDATA register and reflects the status of that character. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. The Noise bit is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception. RXNOISEEN is not updated during a received break.","Received Noise interrupt enable. This bit is valid when there is a character to be 0 W1 read in the RXDATA register and reflects the status of that character. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. The Noise bit is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception. RXNOISEEN is not updated during a received break.","Received Noise interrupt enable. This bit is valid when there is a character to be 0 W1 read in the RXDATA register and reflects the status of that character. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. The Noise bit is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception. RXNOISEEN is not updated during a received break.",0.783491,0.783491,0.783491,0.783491
lpc800,What is the size of GPREG2 register from PMU peripheral for LPC800 microcontroller?,None,0x20,32,0x20,32,0.3911847,0.3911847,0.43902802,0.43902802
lpc800,What is the bit_width of EVENTTIMEOUT field from INTSTAT register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of ALARMFLAG field from CTRL register from WKT peripheral for LPC800 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc800,What is the bit_offset of DELTARXBRK field from STAT register from USART2 peripheral for LPC800 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the bit_offset of OD field from PIO0_2 register from IOCON peripheral for LPC800 microcontroller?,10,16,28,16,28,0.5112148,0.5112148,0.5144112,0.5144112
lpc800,What is the description of HYS field from CTRL register from CMP peripheral for LPC800 microcontroller?,"Controls the hysteresis of the comparator. When the comparator is outputting a certain state, this is the difference between the selected signals, in the opposite direction from the state being output, that will switch the output.",Hysteresis control. 0,Hysteresis Enable.,Hysteresis control. 0,Hysteresis Enable.,0.5009464,0.5009464,0.46087065,0.46087065
lpc800,What is the bit_offset of TXDISINTEN field from INTENSET register from USART2 peripheral for LPC800 microcontroller?,6,16,12,16,12,0.59995115,0.59995115,0.76992726,0.76992726
lpc800,What is the address_offset of EV2_STATE register from SCT peripheral for LPC800 microcontroller?,0x310,0x4005 0050 (EV2_STATE),12,0x4005 0050 (EV2_STATE),12,0.46992514,0.46992514,0.35503536,0.35503536
lpc800,List all the fields of TXDATA register from USART0 peripheral for LPC800 microcontroller.,TXDAT,"TXDATA, TXDATAV, TXCTRL, TXEN, TXINV, TXMSK, TXMODE, TXNEXT, TXPINCFG, TXPINSEL, TXPINSEL0, TXPINSEL1, TXPINSEL2, TXPINSEL3, TXPINSEL4, TXPINSEL5, TXPINSEL6, TXPINSEL7, TXPINSEL8, TXPINSEL9, TXPINSEL10, TXPINSEL11, TXPINSEL12, TXPINSEL13, TXPINSEL14, TXPINSEL15, TXPINSEL16, TXPINSEL17, TXPINSEL18, TXPINSEL19, TXPINSEL20, TXPINSEL21, TXPINSEL22, TXPINSEL23, TXPINSEL24, TXPINSEL25, TXPINSEL26, TXPINSEL27, TXPINSEL28, TXPINSEL29, TXPINSEL30, TXPINSEL31, TXPINSEL32, TXPINSEL33, TXPINSEL34, TXPINSEL35, TXPINSEL36, TXPINSEL37, TXPINSEL38, TXPINSEL39, TXPINSEL40, TXPINSEL41, TXPINSEL42, TXPINSEL43, TXPINSEL44, TXPINSEL45, TXPINSEL46, TXPINSEL47, TXPINSEL48, TXPINSEL49, TXPINSEL50, TXPINSEL51, TXPINSEL52, TXPINSEL53, TXPINSEL54, TXPINSEL55, TXPINSEL56, TXPINSEL57, TXPINSEL58, TXPINSEL59, TXPINSEL60, TXPINSEL61, TXPINSEL62, TXPINSEL63, TXPINSEL64, TXPINSEL65, TXPINSEL66, TXPINSEL67, TXPINSEL68, TXPINSEL69, TXPINSEL70, TXPINSEL71, TXPINSEL72, TXPINSEL73, TXPINSEL74, TXPINSEL75, TXPINSEL76, TXPINSEL77, TXPINSEL78, TXPINSEL79, TXPINSEL8","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN","TXDATA, TXDATAV, TXCTRL, TXEN, TXINV, TXMSK, TXMODE, TXNEXT, TXPINCFG, TXPINSEL, TXPINSEL0, TXPINSEL1, TXPINSEL2, TXPINSEL3, TXPINSEL4, TXPINSEL5, TXPINSEL6, TXPINSEL7, TXPINSEL8, TXPINSEL9, TXPINSEL10, TXPINSEL11, TXPINSEL12, TXPINSEL13, TXPINSEL14, TXPINSEL15, TXPINSEL16, TXPINSEL17, TXPINSEL18, TXPINSEL19, TXPINSEL20, TXPINSEL21, TXPINSEL22, TXPINSEL23, TXPINSEL24, TXPINSEL25, TXPINSEL26, TXPINSEL27, TXPINSEL28, TXPINSEL29, TXPINSEL30, TXPINSEL31, TXPINSEL32, TXPINSEL33, TXPINSEL34, TXPINSEL35, TXPINSEL36, TXPINSEL37, TXPINSEL38, TXPINSEL39, TXPINSEL40, TXPINSEL41, TXPINSEL42, TXPINSEL43, TXPINSEL44, TXPINSEL45, TXPINSEL46, TXPINSEL47, TXPINSEL48, TXPINSEL49, TXPINSEL50, TXPINSEL51, TXPINSEL52, TXPINSEL53, TXPINSEL54, TXPINSEL55, TXPINSEL56, TXPINSEL57, TXPINSEL58, TXPINSEL59, TXPINSEL60, TXPINSEL61, TXPINSEL62, TXPINSEL63, TXPINSEL64, TXPINSEL65, TXPINSEL66, TXPINSEL67, TXPINSEL68, TXPINSEL69, TXPINSEL70, TXPINSEL71, TXPINSEL72, TXPINSEL73, TXPINSEL74, TXPINSEL75, TXPINSEL76, TXPINSEL77, TXPINSEL78, TXPINSEL79, TXPINSEL8","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN",0.4160303,0.4160303,0.6140982,0.6140982
lpc800,What is the description of AUTOLIMIT_L field from CONFIG register from SCT peripheral for LPC800 microcontroller?,"A one in this bit causes a match on match register 0 to be treated  as a de-facto LIMIT condition without the need to define an  associated event. As with any LIMIT event, this automatic limit causes the  counter to be cleared to zero in uni-directional mode or to change  the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit  applies to both the higher and lower registers when the UNIFY bit  is set.","AUTOLIMIT_L - A one in this bit will cause a match on match register 0 to be treated as a de-facto LIMIT condition without the need to define an associated event. As with any LIMIT event, this automatic limit causes the counter to be cleared to zero in uni-directional mode or to change the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit applies to both the higher and lower registers when the UNIFY bit is set.","AUTOLIMIT_L - A one in this bit will cause a match on match register 0 to be treated as a de-facto LIMIT condition without the need to define an associated event. As with any LIMIT event, this automatic limit causes the counter to be cleared to zero in uni-directional mode or to change the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit applies to both the higher and lower registers when the UNIFY bit is set.","AUTOLIMIT_L - A one in this bit will cause a match on match register 0 to be treated as a de-facto LIMIT condition without the need to define an associated event. As with any LIMIT event, this automatic limit causes the counter to be cleared to zero in uni-directional mode or to change the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit applies to both the higher and lower registers when the UNIFY bit is set.","AUTOLIMIT_L - A one in this bit will cause a match on match register 0 to be treated as a de-facto LIMIT condition without the need to define an associated event. As with any LIMIT event, this automatic limit causes the counter to be cleared to zero in uni-directional mode or to change the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit applies to both the higher and lower registers when the UNIFY bit is set.",0.901947,0.901947,0.901947,0.901947
lpc800,What is the description of CLK_DIV field from PIO0_17 register from IOCON peripheral for LPC800 microcontroller?,Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved.,CLK_DIV for PIO0_17 pin.,CLK_DIV for PIO0_5 pin.,CLK_DIV for PIO0_17 pin.,CLK_DIV for PIO0_5 pin.,0.23114328,0.23114328,0.22458833,0.22458833
lpc800,What is the bit_width of CRC_SEED field from SEED register from CRC peripheral for LPC800 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the bit_width of S_MODE field from PIO0_4 register from IOCON peripheral for LPC800 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc800,What is the description of PWORD field from W6 register from GPIO_PORT peripheral for LPC800 microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PDATA register for SPI0/1.,PDATA0-PDATA5 of SPI0/1 Port 0-5 Data Register,PDATA register for SPI0/1.,PDATA0-PDATA5 of SPI0/1 Port 0-5 Data Register,0.28428108,0.28428108,0.30980784,0.30980784
lpc800,List all the fields of PMSRC register from PIN_INT peripheral for LPC800 microcontroller.,"SRC0, SRC1, SRC2, SRC3, SRC4, SRC5, SRC6, SRC7","PMSRC, ADDR, CMD, STAT, DIN, DOUT, DMAREQ0, DMAREQ1, DMAREQ2, DMAREQ3, DMAREQ4, DMAREQ5, DMAREQ6, DMAREQ7, PERR, RXAVL0, RXAVL1, RXAVL2, RXAVL3, RXAVL4, RXAVL5, RXAVL6, RXAVL7, TXAVL0, TXAVL1, TXAVL2, TXAVL3, TXAVL4, TXAVL5, TXAVL6, TXAVL7, RXFULL0, RXFULL1, RXFULL2, RXFULL3, RXFULL4, RXFULL5, RXFULL6, RXFULL7, TXFULL0, TXFULL1, TXFULL2, TXFULL3, TXFULL4, TXFULL5, TXFULL6, TXFULL7, RXOF0, RXOF1, RXOF2, RXOF3, RXOF4, RXOF5, RXOF6, RXOF7, TXOF0, TXOF1, TXOF2, TXOF3, TXOF4, TXOF5, TXOF6, TXOF7, RTSF0, RTSF1, RTSF2, RTSF3, RTSF4, RTSF5, RTSF6, RTSF7, CTSF0, CTSF1, CTSF2, CTSF3, CTSF4, CTSF5, CTSF6, CTSF7, MIR0, MIR1, MIR2, MIR3, MIR4, MIR5, MIR6, MIR7, COLREQ0, COLREQ1, COLREQ2, COLREQ3, COLREQ4, COLREQ5, COLREQ6, COLREQ7, SSA0, SSA1, SSA2, SSA3, SSA4, SSA5, SSA6, SSA7, SSE0, SSE1, SSE2, SSE3, SSE4, SSE5, SSE6, SSE7, SSI0, SSI1, SSI2, SSI3, SSI4, SSI5, SSI6, SSI7, SDO0, SDO1, SDO2, SDO3, SDO4, SDO5, SDO6, SDO7, SDI0, SDI1, SDI2, SDI3, SDI4, SDI5, SDI6, SDI7, SCLK0, SCLK1, SCLK2, SCLK3, SCLK4, SCLK5, SCLK6, SCLK7, SS0, SS1, SS2, SS3, SS4, SS5, SS6, SS7, MOSI0, MOSI1, MOSI2, MOSI3, MOSI4, MOSI5, MOSI6, MOSI7, MISO0, MISO1, MISO","PMSRC, TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN","PMSRC, ADDR, CMD, STAT, DIN, DOUT, DMAREQ0, DMAREQ1, DMAREQ2, DMAREQ3, DMAREQ4, DMAREQ5, DMAREQ6, DMAREQ7, PERR, RXAVL0, RXAVL1, RXAVL2, RXAVL3, RXAVL4, RXAVL5, RXAVL6, RXAVL7, TXAVL0, TXAVL1, TXAVL2, TXAVL3, TXAVL4, TXAVL5, TXAVL6, TXAVL7, RXFULL0, RXFULL1, RXFULL2, RXFULL3, RXFULL4, RXFULL5, RXFULL6, RXFULL7, TXFULL0, TXFULL1, TXFULL2, TXFULL3, TXFULL4, TXFULL5, TXFULL6, TXFULL7, RXOF0, RXOF1, RXOF2, RXOF3, RXOF4, RXOF5, RXOF6, RXOF7, TXOF0, TXOF1, TXOF2, TXOF3, TXOF4, TXOF5, TXOF6, TXOF7, RTSF0, RTSF1, RTSF2, RTSF3, RTSF4, RTSF5, RTSF6, RTSF7, CTSF0, CTSF1, CTSF2, CTSF3, CTSF4, CTSF5, CTSF6, CTSF7, MIR0, MIR1, MIR2, MIR3, MIR4, MIR5, MIR6, MIR7, COLREQ0, COLREQ1, COLREQ2, COLREQ3, COLREQ4, COLREQ5, COLREQ6, COLREQ7, SSA0, SSA1, SSA2, SSA3, SSA4, SSA5, SSA6, SSA7, SSE0, SSE1, SSE2, SSE3, SSE4, SSE5, SSE6, SSE7, SSI0, SSI1, SSI2, SSI3, SSI4, SSI5, SSI6, SSI7, SDO0, SDO1, SDO2, SDO3, SDO4, SDO5, SDO6, SDO7, SDI0, SDI1, SDI2, SDI3, SDI4, SDI5, SDI6, SDI7, SCLK0, SCLK1, SCLK2, SCLK3, SCLK4, SCLK5, SCLK6, SCLK7, SS0, SS1, SS2, SS3, SS4, SS5, SS6, SS7, MOSI0, MOSI1, MOSI2, MOSI3, MOSI4, MOSI5, MOSI6, MOSI7, MISO0, MISO1, MISO","PMSRC, TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN",0.45711553,0.45711553,0.3377861,0.3377861
lpc800,What is the description of INTSTAT register from USART2 peripheral for LPC800 microcontroller?,Interrupt status register. Reflects interrupts that are currently enabled.,"INTSTAT, address 0x4006 8024 (USART2)","USART Interrupt Status register (INTSTAT, address 0x4006 8024) bit description","INTSTAT, address 0x4006 8024 (USART2)","USART Interrupt Status register (INTSTAT, address 0x4006 8024) bit description",0.20898162,0.20898162,0.6364465,0.6364465
lpc800,What is the description of W0 register from GPIO_PORT peripheral for LPC800 microcontroller?,Word pin registers port 0,GPIO port write registers.,PORT0_W0 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO port write registers.,PORT0_W0 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.5536792,0.5536792,0.39263472,0.39263472
lpc800,What is the size of FMSSTART register from FLASHCTRL peripheral for LPC800 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the description of RXSSELN field from RXDAT register from SPI1 peripheral for LPC800 microcontroller?,Slave Select for receive. This field allows the state of the  SSEL pin to be saved along with received data. The value will reflect the SSEL pin for both master and slave operation. A zero indicates that a slave select is active. The actual polarity of each slave select pin is configured by the related SPOL bit in CFG.,RXSSELN,RX Slave Select Input/Output Pin Polarity Select,RXSSELN,RX Slave Select Input/Output Pin Polarity Select,0.036978435,0.036978435,0.59954,0.59954
lpc800,What is the address_offset of PIO0_17 register from IOCON peripheral for LPC800 microcontroller?,0x0,0x5,17,0x5,17,0.815614,0.815614,0.122358575,0.122358575
lpc800,What is the description of MONACTIVE field from STAT register from I2C peripheral for LPC800 microcontroller?,Monitor Active flag. This flag indicates when the Monitor function considers the I2C bus to be active. Active is defined here as when some Master is on the bus: a bus Start has occurred more recently than a bus Stop.,"Monitor function active. Indicates when the Monitor function is active. This bit is read-only and is automatically cleared when a 1 is written to the MONEN bit in the MONCTL register. 0 8 Monitor function is not active. The Monitor function is not currently active. Monitor function is active. The Monitor function is currently active. 1 R0 Monitor function is not active. The Monitor function is not currently active. Monitor function is active. The Monitor function is currently active. 13:12 MONSTATE Monitor State code. Each value ofthis field indicates a specific required 0 R0 0x0 service for the Monitor function. All other values are reserved. Received. Address plus R/W received. At Ieastone of the four slave addresses has been matched by hardware. 0x1 Data available. Received data is available (Monitor Receiver mode). 0x2 Data ready fortransmit. Data can be transmitted (Monitor Transmitter mode). 0x3 Reserved. 11 MONNOTSTR Monitor Not Stretching. Indicates when the Monitor function is stretching the I2C bus clock. This is needed in order to gracefully invoke Deep Sleep or Power-down modes during Monitor operation. This read-only flag reﬂects he Monitor function status in real time. 1 R0 MONSTRETCHING Monitor is currently stretching the I2C bus clock. Jeep-Sleep or Power—down mode cannot be entered atthis time. Not stretching. The Monitor function is notcurrentiy stretching the I2C bus clock. Deep-sleep or Power-down mode could be entered atthis time. 13:12 MONADDR Monitor address match Index. This ﬁeld is valid when the I2C Monitor function 1as been selected by receiving an address that matches one of the Monitor slave addresses defined by any enabled Monitor slave address registers, and provides an identiﬁcation ofthe address that was matched. It is possible that more han one address could be matched, butonly one match can be reported 1ere. 0 R0 0 R0 0x0 Monitor address 0 was matched. 0x1 Monitor address 1 was matched. 0x2 Monitor address 2 was matched. 0x3 Monitor address 3 was matched.",Monitor function active. Indicates when the monitor function is active. This bit is read-only and is automatically cleared when a 1 is written to the MONEN bit in the MONCTL register. 0 8 Monitor function is not active. The monitor function is not currently active. Monitor function is active. The monitor function is currently active.,"Monitor function active. Indicates when the Monitor function is active. This bit is read-only and is automatically cleared when a 1 is written to the MONEN bit in the MONCTL register. 0 8 Monitor function is not active. The Monitor function is not currently active. Monitor function is active. The Monitor function is currently active. 1 R0 Monitor function is not active. The Monitor function is not currently active. Monitor function is active. The Monitor function is currently active. 13:12 MONSTATE Monitor State code. Each value ofthis field indicates a specific required 0 R0 0x0 service for the Monitor function. All other values are reserved. Received. Address plus R/W received. At Ieastone of the four slave addresses has been matched by hardware. 0x1 Data available. Received data is available (Monitor Receiver mode). 0x2 Data ready fortransmit. Data can be transmitted (Monitor Transmitter mode). 0x3 Reserved. 11 MONNOTSTR Monitor Not Stretching. Indicates when the Monitor function is stretching the I2C bus clock. This is needed in order to gracefully invoke Deep Sleep or Power-down modes during Monitor operation. This read-only flag reﬂects he Monitor function status in real time. 1 R0 MONSTRETCHING Monitor is currently stretching the I2C bus clock. Jeep-Sleep or Power—down mode cannot be entered atthis time. Not stretching. The Monitor function is notcurrentiy stretching the I2C bus clock. Deep-sleep or Power-down mode could be entered atthis time. 13:12 MONADDR Monitor address match Index. This ﬁeld is valid when the I2C Monitor function 1as been selected by receiving an address that matches one of the Monitor slave addresses defined by any enabled Monitor slave address registers, and provides an identiﬁcation ofthe address that was matched. It is possible that more han one address could be matched, butonly one match can be reported 1ere. 0 R0 0 R0 0x0 Monitor address 0 was matched. 0x1 Monitor address 1 was matched. 0x2 Monitor address 2 was matched. 0x3 Monitor address 3 was matched.",Monitor function active. Indicates when the monitor function is active. This bit is read-only and is automatically cleared when a 1 is written to the MONEN bit in the MONCTL register. 0 8 Monitor function is not active. The monitor function is not currently active. Monitor function is active. The monitor function is currently active.,0.60973847,0.60973847,0.55780804,0.55780804
lpc800,What is the size of WR_DATA register from CRC peripheral for LPC800 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the bit_width of DELTARXBRK field from INTSTAT register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of GPREG0 register from PMU peripheral for LPC800 microcontroller?,0x4,0x4004 C02C,0x4004 8000,0x4004 C02C,0x4004 8000,0.59729564,0.59729564,0.69642645,0.69642645
lpc800,What is the description of SLVPENDING field from INTSTAT register from I2C peripheral for LPC800 microcontroller?,Slave Pending.,Slave Pending. Indicates whether the Slave function needs software service. This flag will cause an interrupt when set if enabled via INTENSET. The SLVPENDING flag is read-only and is automatically cleared when a 1 is written to the SLVCONTINUE bit in the MSTCTL register. R0 No service needed. The Slave function does not currently need service. Service needed. The Slave function needs service. Information on what 10:9 S LVSTATE is needed can be found in the adjacentSLVSTATE ﬁeld. Slave State code. Each value ofthis field indicates a specific required 0 R0 0x0 service forthe Slave function. All other values are reserved. Received. Address plus R/W received. At Ieastone of the four slave addresses has been matched by hardware. 0x1 Data available. Received data is available (Slave Receiver mode). 0x2 Data ready fortransmit. Data can be transmitted (Slave Transmitter mode). 0x3 Reserved. 11 S LVNOTSTR Slave Not Stretching. Indicates when the slave function is stretching the IZC bus clock. This is needed in orderto gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reﬂects he slave function status in real time. 1 R0 Stretching. The slave function is currently stretching the IZC bus clock. Jeep-Sleep or Power—down mode cannot be entered atthis time. Not stretching. The slave function is notcurrentiy stretching the IZC bus clock. Deep-sleep or Power-down mode could be entered atthis time.,Slave Pending. Indicates whether the Slave function needs software service. This flag will cause an interrupt when set if enabled via INTENSET. The SLVPENDING flag is read-only and is automatically cleared when a 1 is written to the SLVCONTINUE bit in the MSTCTL register. R0 No service needed. The Slave function does not currently need service. Service needed. The Slave function needs service. Information on what 10:9 S LVSTATE is needed can be found in the adjacentSLVSTATE ﬁeld. Slave State code. Each value ofthis field indicates a specific required 0 R0 0x0 service forthe Slave function. All other values are reserved. Received. Address plus R/W received. At Ieastone of the four slave addresses has been matched by hardware. 0x1 Data available. Received data is available (Slave Receiver mode). 0x2 Data ready fortransmit. Data can be transmitted (Slave Transmitter mode). 0x3 Reserved. 11 S LVNOTSTR Slave Not Stretching. Indicates when the slave function is stretching the IZC bus clock. This is needed in orderto gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reﬂects he slave function status in real time. 1 R0 Stretching. The slave function is currently stretching the IZC bus clock. Jeep-Sleep or Power—down mode cannot be entered atthis time. Not stretching. The slave function is notcurrentiy stretching the IZC bus clock. Deep-sleep or Power-down mode could be entered atthis time.,Slave Pending. Indicates whether the Slave function needs software service. This flag will cause an interrupt when set if enabled via INTENSET. The SLVPENDING flag is read-only and is automatically cleared when a 1 is written to the SLVCONTINUE bit in the MSTCTL register. R0 No service needed. The Slave function does not currently need service. Service needed. The Slave function needs service. Information on what 10:9 S LVSTATE is needed can be found in the adjacentSLVSTATE ﬁeld. Slave State code. Each value ofthis field indicates a specific required 0 R0 0x0 service forthe Slave function. All other values are reserved. Received. Address plus R/W received. At Ieastone of the four slave addresses has been matched by hardware. 0x1 Data available. Received data is available (Slave Receiver mode). 0x2 Data ready fortransmit. Data can be transmitted (Slave Transmitter mode). 0x3 Reserved. 11 S LVNOTSTR Slave Not Stretching. Indicates when the slave function is stretching the IZC bus clock. This is needed in orderto gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reﬂects he slave function status in real time. 1 R0 Stretching. The slave function is currently stretching the IZC bus clock. Jeep-Sleep or Power—down mode cannot be entered atthis time. Not stretching. The slave function is notcurrentiy stretching the IZC bus clock. Deep-sleep or Power-down mode could be entered atthis time.,Slave Pending. Indicates whether the Slave function needs software service. This flag will cause an interrupt when set if enabled via INTENSET. The SLVPENDING flag is read-only and is automatically cleared when a 1 is written to the SLVCONTINUE bit in the MSTCTL register. R0 No service needed. The Slave function does not currently need service. Service needed. The Slave function needs service. Information on what 10:9 S LVSTATE is needed can be found in the adjacentSLVSTATE ﬁeld. Slave State code. Each value ofthis field indicates a specific required 0 R0 0x0 service forthe Slave function. All other values are reserved. Received. Address plus R/W received. At Ieastone of the four slave addresses has been matched by hardware. 0x1 Data available. Received data is available (Slave Receiver mode). 0x2 Data ready fortransmit. Data can be transmitted (Slave Transmitter mode). 0x3 Reserved. 11 S LVNOTSTR Slave Not Stretching. Indicates when the slave function is stretching the IZC bus clock. This is needed in orderto gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reﬂects he slave function status in real time. 1 R0 Stretching. The slave function is currently stretching the IZC bus clock. Jeep-Sleep or Power—down mode cannot be entered atthis time. Not stretching. The slave function is notcurrentiy stretching the IZC bus clock. Deep-sleep or Power-down mode could be entered atthis time.,0.5053927,0.5053927,0.5053927,0.5053927
lpc800,What is the bit_width of SADISABLE field from SLVADR1 register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of GFLAG3 field from IRQ_FLAG register from MRT peripheral for LPC800 microcontroller?,Monitors the interrupt flag of TIMER3.,GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3,GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3,GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3,GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3 GFLAG3,0.015078735,0.015078735,0.015078735,0.015078735
lpc800,What is the description of CAPCONm_H field from CAPCTRL0 register from SCT peripheral for LPC800 microcontroller?,"If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20).","SCT match reload registers 0 to 4 (MATCHREL[0:4], address 0x5000 4200 (MATCHREL0) to 0x5000 4210 (MATCHREL4) bit description (REGMODEn bit = 0)",Enables clock for CAPn_H register.,"SCT match reload registers 0 to 4 (MATCHREL[0:4], address 0x5000 4200 (MATCHREL0) to 0x5000 4210 (MATCHREL4) bit description (REGMODEn bit = 0)",Enables clock for CAPn_H register.,0.36647806,0.36647806,0.5955571,0.5955571
lpc800,What is the bit_width of SYSPLL_PD field from PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of PWORD field from W16 register from GPIO_PORT peripheral for LPC800 microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PDATA register.,PDATA register access.,PDATA register.,PDATA register access.,0.167903,0.167903,0.1726368,0.1726368
lpc800,What is the address_offset of PIO0_11 register from IOCON peripheral for LPC800 microcontroller?,0x1c,0x4004 401c,0x4004 401c,0x4004 401c,0x4004 401c,0.5872868,0.5872868,0.5872868,0.5872868
lpc800,What is the description of W4 register from GPIO_PORT peripheral for LPC800 microcontroller?,Word pin registers port 0,GPIO port write 4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO port write 4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO port write 4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO port write 4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.3416003,0.3416003,0.3416003,0.3416003
lpc800,List all the fields of SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller.,"SYS, ROM, RAM, FLASHREG, FLASH, I2C, GPIO, SWM, SCT, WKT, MRT, SPI0, SPI1, CRC, UART0, UART1, UART2, WWDT, IOCON, ACMP",0,0,0,0,0.11013255,0.11013255,0.11013255,0.11013255
lpc800,What is the description of PINT1 field from STARTERP0 register from SYSCON peripheral for LPC800 microcontroller?,GPIO pin interrupt 1 wake-up,PINT1 Pin Interrupt 1 Select Register 0,PINT1 Pin Interrupt 1 Select Register,PINT1 Pin Interrupt 1 Select Register 0,PINT1 Pin Interrupt 1 Select Register,0.54922533,0.54922533,0.5154083,0.5154083
lpc800,What is the bit_width of MATCHn_L field from MATCH2 register from SCT peripheral for LPC800 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of INTENCLR register from SPI1 peripheral for LPC800 microcontroller?,0x10,0x4005 000C,0x4005000c,0x4005 000C,0x4005000c,0.68494856,0.68494856,0.6359935,0.6359935
lpc800,List all the fields of IRQ_FLAG register from MRT peripheral for LPC800 microcontroller.,"GFLAG0, GFLAG1, GFLAG2, GFLAG3","0, 1, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177,","I2C0_IRQ USART0 interrupt See Table 161 “USART Interrupt Enable read and set register (INTENSET, address 0x4006 400C(USART0), 0x4006 800C (USART1), 0x4006 C00C(USART2)) bit description” 4 UART1_IRQ USART1 interrupt Same as UART0_IRQ 5 UART2_IRQ USART2 interrupt Same as UART0_IRQ 6 - Reserved - 7 - Reserved - 8 I2C0_IRQ I2C0 interrupt See Table 175 “Interrupt Enable Clear register (INTENCLR, address 0x4005 000C) bit description”. 9 SCT_IRQ State configurable timer EVFLAG SCT event interrupt 10 MRT_IRQ Multi-rate timer interrupt Global MRT interrupt. GFLAG0 GFLAG1 GFLAG2 GFLAG3 11 CMP_IRQ Analog comparator interrupt COMPEDGE - rising, falling, or both edges can set the bit 12 WDT_IRQ Windowed watchdog timer WARNINT - watchdog warning interrupt interrupt 13 BOD_IRQ BOD interrupts BODINTVAL - BOD interrupt level 14 FLASH_IRQ Flash interrupt <tbd> 15 WKT_IRQ Self wake-up timer interrupt ALARMFLAG 23:16 - Reserved - 24 PININT0_IRQ Pin interrupt 0 or pattern PSTAT - pin interrupt status match engine slice 0 interrupt 25 PININT1_IRQ Pin interrupt 1 or pattern PSTAT - pin interrupt status match engine slice 1 interrupt 26 PININT2_IRQ Pin interrupt 2 or pattern PSTAT - pin interrupt status match engine slice 2 interrupt 27 PININT3_IRQ Pin interrupt 3 or pattern PSTAT - pin interrupt status match engine slice 3 interrupt 28 PININT4_IRQ Pin interrupt 4 or pattern PSTAT - pin interrupt status","0, 1, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177,","I2C0_IRQ USART0 interrupt See Table 161 “USART Interrupt Enable read and set register (INTENSET, address 0x4006 400C(USART0), 0x4006 800C (USART1), 0x4006 C00C(USART2)) bit description” 4 UART1_IRQ USART1 interrupt Same as UART0_IRQ 5 UART2_IRQ USART2 interrupt Same as UART0_IRQ 6 - Reserved - 7 - Reserved - 8 I2C0_IRQ I2C0 interrupt See Table 175 “Interrupt Enable Clear register (INTENCLR, address 0x4005 000C) bit description”. 9 SCT_IRQ State configurable timer EVFLAG SCT event interrupt 10 MRT_IRQ Multi-rate timer interrupt Global MRT interrupt. GFLAG0 GFLAG1 GFLAG2 GFLAG3 11 CMP_IRQ Analog comparator interrupt COMPEDGE - rising, falling, or both edges can set the bit 12 WDT_IRQ Windowed watchdog timer WARNINT - watchdog warning interrupt interrupt 13 BOD_IRQ BOD interrupts BODINTVAL - BOD interrupt level 14 FLASH_IRQ Flash interrupt <tbd> 15 WKT_IRQ Self wake-up timer interrupt ALARMFLAG 23:16 - Reserved - 24 PININT0_IRQ Pin interrupt 0 or pattern PSTAT - pin interrupt status match engine slice 0 interrupt 25 PININT1_IRQ Pin interrupt 1 or pattern PSTAT - pin interrupt status match engine slice 1 interrupt 26 PININT2_IRQ Pin interrupt 2 or pattern PSTAT - pin interrupt status match engine slice 2 interrupt 27 PININT3_IRQ Pin interrupt 3 or pattern PSTAT - pin interrupt status match engine slice 3 interrupt 28 PININT4_IRQ Pin interrupt 4 or pattern PSTAT - pin interrupt status",0.18572757,0.18572757,0.28754905,0.28754905
lpc800,What is the size of TIMER1 register from MRT peripheral for LPC800 microcontroller?,None,24-bit,32,24-bit,32,0.22354457,0.22354457,0.43902802,0.43902802
lpc800,What is the size of IRQLATENCY register from SYSCON peripheral for LPC800 microcontroller?,32,0x4,4,0x4,4,0.3920408,0.3920408,0.6150483,0.6150483
lpc800,What is the description of SRC0 field from PMSRC register from PIN_INT peripheral for LPC800 microcontroller?,Selects the input source for bit slice 0,Selects pin interrupt input 0 as the source to bit slice 0.,SRC0,Selects pin interrupt input 0 as the source to bit slice 0.,SRC0,0.78331876,0.78331876,0.14914766,0.14914766
lpc800,What is the bit_offset of INV field from PIO0_14 register from IOCON peripheral for LPC800 microcontroller?,6,16,12,16,12,0.59995115,0.59995115,0.76992726,0.76992726
lpc800,List all the fields of CAPCTRL2 register from SCT peripheral for LPC800 microcontroller.,"CAPCONm_L, CAPCONm_H","CAPMODE2, COMPMODE2, COMPVAL2, MASKMODE2, MASKVAL2, MIRROR, DIVSEL, DIV, SCALE, PRESC, REFOF, CLKSEL, CLKDIV, CLKOE, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLK","CAPMODE2, COMBMODE2, INSEL2, SRCINC2, DSTINC2, SRCINCSIGN2, DSTINCSIGN2, SRCSIZE2, DSTSIZE2, SRCSIZE, DSTSIZE, TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN, RXSSEL, SSA, SSD, SSEL0, SSEL1, SSEL2, SSEL3, SSEL4, SSEL5, SSEL6, SSEL7, SSEL8, SSEL9, SSEL10, SSEL11, SSEL12, SSEL13, SSEL14, SSEL15, SSEL16, SSEL17, SSEL18, SSEL19, SSEL20, SSEL21, SSEL22, SSEL23, SSEL24, SSEL25, SSEL26, SSEL27, SSEL28, SSEL29, SSEL30, SSEL31, SSEL32, SSEL33, SSEL34, SSEL35, SSEL36, SSEL37, SSEL38, SSEL39, SSEL40, SSEL41, SSEL42, SSEL43, SSEL44, SSEL45, SSEL46, SSEL47, SSEL48, SSEL49, SSEL50, SSEL51, SSEL52, SSEL53, SSEL54, SSEL55, SSEL56, SSEL57, SSEL58, SSEL59, SSEL60, SSEL61, SSEL62, SSEL63, SSEL64, SSEL65, SSEL66, SSEL67, SSEL68, SSEL69, SSEL70, SSEL71, SSEL72, SSEL73, SSEL74, SSEL75, SSEL76, SSEL77, SSEL78, SSEL79, SSEL80, SSEL81, SSEL82, SSEL83, SSEL84, SSEL85, SSEL86, SSEL87, SSEL88, SSEL89, SSEL90, SSEL91, SSEL92, SSEL93, SSEL94, SSEL95, SSEL96, SSEL97, SSEL98, SSEL99, SSEL100, SSEL101, SSEL102, SSEL103, SSEL104, SSEL105, SSEL106, SSEL107, SSEL108, SSEL109, SSEL110, S","CAPMODE2, COMPMODE2, COMPVAL2, MASKMODE2, MASKVAL2, MIRROR, DIVSEL, DIV, SCALE, PRESC, REFOF, CLKSEL, CLKDIV, CLKOE, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLKPOL, CLKPHA, CLK","CAPMODE2, COMBMODE2, INSEL2, SRCINC2, DSTINC2, SRCINCSIGN2, DSTINCSIGN2, SRCSIZE2, DSTSIZE2, SRCSIZE, DSTSIZE, TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN, RXSSEL, SSA, SSD, SSEL0, SSEL1, SSEL2, SSEL3, SSEL4, SSEL5, SSEL6, SSEL7, SSEL8, SSEL9, SSEL10, SSEL11, SSEL12, SSEL13, SSEL14, SSEL15, SSEL16, SSEL17, SSEL18, SSEL19, SSEL20, SSEL21, SSEL22, SSEL23, SSEL24, SSEL25, SSEL26, SSEL27, SSEL28, SSEL29, SSEL30, SSEL31, SSEL32, SSEL33, SSEL34, SSEL35, SSEL36, SSEL37, SSEL38, SSEL39, SSEL40, SSEL41, SSEL42, SSEL43, SSEL44, SSEL45, SSEL46, SSEL47, SSEL48, SSEL49, SSEL50, SSEL51, SSEL52, SSEL53, SSEL54, SSEL55, SSEL56, SSEL57, SSEL58, SSEL59, SSEL60, SSEL61, SSEL62, SSEL63, SSEL64, SSEL65, SSEL66, SSEL67, SSEL68, SSEL69, SSEL70, SSEL71, SSEL72, SSEL73, SSEL74, SSEL75, SSEL76, SSEL77, SSEL78, SSEL79, SSEL80, SSEL81, SSEL82, SSEL83, SSEL84, SSEL85, SSEL86, SSEL87, SSEL88, SSEL89, SSEL90, SSEL91, SSEL92, SSEL93, SSEL94, SSEL95, SSEL96, SSEL97, SSEL98, SSEL99, SSEL100, SSEL101, SSEL102, SSEL103, SSEL104, SSEL105, SSEL106, SSEL107, SSEL108, SSEL109, SSEL110, S",0.27872092,0.27872092,0.25074244,0.25074244
lpc800,What is the size of INTVAL3 register from MRT peripheral for LPC800 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
lpc800,What is the description of ACMP_I2_EN field from PINENABLE0 register from SWM peripheral for LPC800 microcontroller?,"Enables fixed-pin function. Writing a 1 deselects the function and any movable function can be assigned to this pin. By default the fixed-pin function is deselected and GPIO is assigned to this pin. Functions CLKIN and ACMP_I2 are connected to the same pin PIO0_1. To use ACMP_I2, disable the CLKIN function in bit 7 of this register and enable ACMP_I2.",Enable ACMP_I2. This function is enabled on pin PIOO_1.,ACMP_I2_EN,Enable ACMP_I2. This function is enabled on pin PIOO_1.,ACMP_I2_EN,0.69604033,0.69604033,0.4868799,0.4868799
lpc800,What is the bit_offset of BRGVAL field from BRG register from USART0 peripheral for LPC800 microcontroller?,0,15:0,0,15:0,0,0.5474297,0.5474297,1.0000001,1.0000001
lpc800,What is the description of MATCHn_L field from MATCH2 register from SCT peripheral for LPC800 microcontroller?,"When UNIFY = 0, read or write the 16-bit value to be  compared to the L counter. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be compared to the unified counter.","15:0 MATCH2_L When UNIFY = 0, read or write the 16-bit value to be compared 0 to the L counter. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be compared to the unified counter.",MATCH2_L,"15:0 MATCH2_L When UNIFY = 0, read or write the 16-bit value to be compared 0 to the L counter. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be compared to the unified counter.",MATCH2_L,0.85247666,0.85247666,0.19187725,0.19187725
lpc800,What is the bit_width of CTR_L field from COUNT register from SCT peripheral for LPC800 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc800,What is the description of MATCHSEL field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,Selects the Match register associated with this event (if any). A  match can occur only when the counter selected by the HEVENT  bit is running.,Selects the match register for match event 3.,Selects which match register is used to generate an event.,Selects the match register for match event 3.,Selects which match register is used to generate an event.,0.7715378,0.7715378,0.7679094,0.7679094
lpc800,What is the address_offset of SYSAHBCLKDIV register from SYSCON peripheral for LPC800 microcontroller?,0x78,0x008,0x4004 8088,0x008,0x4004 8088,0.8534236,0.8534236,0.74062014,0.74062014
lpc800,What is the description of MASK0 register from GPIO_PORT peripheral for LPC800 microcontroller?,Mask register port 0,0xA000 2080,Mask register for GPIO port 0,0xA000 2080,Mask register for GPIO port 0,0.25314206,0.25314206,0.8866013,0.8866013
lpc800,What is the description of STATEV field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,"This value is loaded into or added to the state selected by  HEVENT, depending on STATELD, when this event is the  highest-numbered event occurring for that state. If STATELD and  STATEV are both zero, there is no change to the STATE value.","15:0 VALCAP_L When UNIFY = 0, read the 16-bit counter value at which this 0 register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.",STATEV,"15:0 VALCAP_L When UNIFY = 0, read the 16-bit counter value at which this 0 register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.",STATEV,0.31846637,0.31846637,0.44316596,0.44316596
lpc800,What is the bit_width of PBYTE field from B11 register from GPIO_PORT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of WARNINT field from WARNINT register from WWDT peripheral for LPC800 microcontroller?,Watchdog warning interrupt compare value.,Enables interrupt generation on warning limit event.,Warn Interrupt Enable,Enables interrupt generation on warning limit event.,Warn Interrupt Enable,0.60551405,0.60551405,0.65073186,0.65073186
lpc800,What is the description of SET field from OUT2_SET register from SCT peripheral for LPC800 microcontroller?,"A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5.","Set A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5.","Set A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5.","Set A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5.","Set A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5.",0.98488706,0.98488706,0.98488706,0.98488706
lpc800,What is the bit_offset of PINT2 field from STARTERP0 register from SYSCON peripheral for LPC800 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc800,What is the size of FLASHCFG register from FLASHCTRL peripheral for LPC800 microcontroller?,32,20,16,20,16,0.5686828,0.5686828,0.69824684,0.69824684
lpc800,What is the size of MATCHREL2 register from SCT peripheral for LPC800 microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc800,What is the description of OUT3_SET register from SCT peripheral for LPC800 microcontroller?,SCT output 3 set register,OUT3_SET,OUT3_SET,OUT3_SET,OUT3_SET,0.40562356,0.40562356,0.40562356,0.40562356
lpc800,What is the size of CTRL register from USART1 peripheral for LPC800 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc800,What is the bit_offset of OD field from PIO0_14 register from IOCON peripheral for LPC800 microcontroller?,10,16,12,16,12,0.5112148,0.5112148,0.68204635,0.68204635
lpc800,List all the fields of CLKOUTSEL register from SYSCON peripheral for LPC800 microcontroller.,SEL,"CLKOSEL, DIVSEL, DIV, PRESCALER, PCLKSEL, PCLKDIV, PCLKEN, PCLKOUT, PCLKOUTEN, PCLKOUTDIV, PCLKOUTDIVEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLK","CLKOUTSEL, DIVSEL, DIV, PRESCALER, PCLKSEL, PCLKDIV, PCLKEN, PCLKOUT, PCLKOUTEN, PCLKOUTDIV, PCLKOUTDIVEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLK","CLKOSEL, DIVSEL, DIV, PRESCALER, PCLKSEL, PCLKDIV, PCLKEN, PCLKOUT, PCLKOUTEN, PCLKOUTDIV, PCLKOUTDIVEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLK","CLKOUTSEL, DIVSEL, DIV, PRESCALER, PCLKSEL, PCLKDIV, PCLKEN, PCLKOUT, PCLKOUTEN, PCLKOUTDIV, PCLKOUTDIVEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLKOUTEN, PCLK",0.20827624,0.20827624,0.19051725,0.19051725
lpc800,What is the description of CAPCTRL4 register from SCT peripheral for LPC800 microcontroller?,SCT capture control register 0 to 4; REGMOD0 = 1 to REGMODE4 = 1,"SCT capture control registers 4 (CAPCTRL4, address 0x5000 420c) bit description (REGMODE0 bit = 1)",CAPCTRL4 Register Description,"SCT capture control registers 4 (CAPCTRL4, address 0x5000 420c) bit description (REGMODE0 bit = 1)",CAPCTRL4 Register Description,0.85492253,0.85492253,0.5279547,0.5279547
lpc800,What is the description of IOCOND field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,"Selects the I/O condition for event n. (The detection of edges on outputs lag the conditions that switch the outputs by one SCT clock). In order to guarantee proper edge/state detection, an input must have a minimum pulse width of at least one SCT  clock period .",I/O configuration (IOCON),I/O configuration (IOCON),I/O configuration (IOCON),I/O configuration (IOCON),0.21754788,0.21754788,0.21754788,0.21754788
lpc800,What is the bit_width of SET field from OUT3_SET register from SCT peripheral for LPC800 microcontroller?,6,16,16,16,16,0.59995115,0.59995115,0.59995115,0.59995115
lpc800,What is the description of ACMP_I1_EN field from PINENABLE0 register from SWM peripheral for LPC800 microcontroller?,Enables fixed-pin function. Writing a 1 deselects the function and any movable function can be assigned to this pin. By default the fixed--pin function is deselected and GPIO is assigned to this pin.,Enable ACMP_I1. This function is enabled on pin PIO0_1.,ACMP_I1_EN,Enable ACMP_I1. This function is enabled on pin PIO0_1.,ACMP_I1_EN,0.29400128,0.29400128,0.044798642,0.044798642
lpc800,What is the bit_offset of INTPIN field from PINTSEL3 register from SYSCON peripheral for LPC800 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc800,What is the bit_offset of IDLE field from STAT register from SPI1 peripheral for LPC800 microcontroller?,8,0x6,12,0x6,12,0.49172264,0.49172264,0.75970125,0.75970125
lpc800,What is the description of EOT field from TXCTL register from SPI0 peripheral for LPC800 microcontroller?,End of Transfer.,End of Transmission,End of Transmission,End of Transmission,End of Transmission,0.5846516,0.5846516,0.5846516,0.5846516
lpc800,What is the description of RUN field from STAT2 register from MRT peripheral for LPC800 microcontroller?,Indicates the state of TIMERn. This bit is read-only.,Run state of channel 2.,Run state of the MRT.,Run state of channel 2.,Run state of the MRT.,0.25094998,0.25094998,0.21213315,0.21213315
lpc800,What is the bit_offset of SYSPLL_PD field from PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller?,7,0x18,1,0x18,1,0.3165718,0.3165718,0.65823686,0.65823686
lpc800,What is the bit_width of TXDISINTEN field from INTENSET register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of SLVADR0 register from I2C peripheral for LPC800 microcontroller?,Slave address 0.,SLVADR0 register (address 0x4005 0048) bit description,SLVADR0,SLVADR0 register (address 0x4005 0048) bit description,SLVADR0,0.39631742,0.39631742,0.26743108,0.26743108
lpc800,What is the bit_offset of AUTOLIMIT_L field from CONFIG register from SCT peripheral for LPC800 microcontroller?,17,25,25:23,25,25:23,0.7624259,0.7624259,0.34464604,0.34464604
lpc800,What is the description of PINT5 field from STARTERP0 register from SYSCON peripheral for LPC800 microcontroller?,GPIO pin interrupt 5 wake-up,PIO0_5 Pin Interrupt 5 Enable Field Description,PIO0_5 Pin Interrupt 5 Enable,PIO0_5 Pin Interrupt 5 Enable Field Description,PIO0_5 Pin Interrupt 5 Enable,0.5545244,0.5545244,0.65341586,0.65341586
lpc800,What is the bit_offset of DIV field from CLKOUTDIV register from SYSCON peripheral for LPC800 microcontroller?,0,12:13,0,12:13,0,0.16496196,0.16496196,1.0000001,1.0000001
lpc800,What is the description of INV field from PIO0_13 register from IOCON peripheral for LPC800 microcontroller?,Invert input,Invert I/O State.,Invert I/O Value.,Invert I/O State.,Invert I/O Value.,0.6014787,0.6014787,0.5787479,0.5787479
lpc800,What is the description of DELTARXBRKEN field from INTENSET register from USART1 peripheral for LPC800 microcontroller?,"When 1, enables an interrupt when a change of state has occurred in the detection of a received break condition (break condition asserted or deasserted).",Delta RX Break Enable,Delta RX Break Enable,Delta RX Break Enable,Delta RX Break Enable,0.26612312,0.26612312,0.26612312,0.26612312
lpc800,What is the bit_width of SCT field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
lpc800,What is the description of CTS field from STAT register from USART0 peripheral for LPC800 microcontroller?,"This bit reflects the current state of the CTS signal, regardless of the setting of the CTSEN bit in the CFG register. This will be the value of the CTS input pin unless loopback mode is enabled.","CTSEN CTS Enable. Determines whether CTS is used for flow control. CTS can be from the input pin, or from the USART's own RTS if loopback mode is enabled. See Section 15.7.3 for more information.",CTS Status,"CTSEN CTS Enable. Determines whether CTS is used for flow control. CTS can be from the input pin, or from the USART's own RTS if loopback mode is enabled. See Section 15.7.3 for more information.",CTS Status,0.68048894,0.68048894,0.47712407,0.47712407
lpc800,What is the description of OD field from PIO0_16 register from IOCON peripheral for LPC800 microcontroller?,Open-drain mode.,Open Drain Enable Field Description,Open Drain Enable.,Open Drain Enable Field Description,Open Drain Enable.,0.5671421,0.5671421,0.88625175,0.88625175
lpc800,List all the fields of EXTTRACECMD register from SYSCON peripheral for LPC800 microcontroller.,"START, STOP","PINSEL, PINOUT, PINOUTEN, PINOUTSET, PINOUTCLR, PINOUTTOG, PINOUTTGL, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PIN","DATA, CMD, SEND, RECV, START, STOP, RXEN, TXEN, RXDIS, TXDIS, RXENS, TXENS, RXCLR, TXCLR, RXDISSET, TXDISSET, RXENR, TXENR, RXDISR, TXDISR, RXCLRR, TXCLRR, RXENSET, TXENSET, RXDISCLR, TXDISCLR, RXENR, TXENR, RXDISR, TXDISR, RXCLRR, TXCLRR, RXENSET, TXENSET, RXDISCLR, TXDISCLR, RXENS, TXENS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN,","PINSEL, PINOUT, PINOUTEN, PINOUTSET, PINOUTCLR, PINOUTTOG, PINOUTTGL, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PINOUTDATTOG, PINOUTDAT, PINOUTDATSET, PINOUTDATCLR, PINOUTDATTGL, PIN","DATA, CMD, SEND, RECV, START, STOP, RXEN, TXEN, RXDIS, TXDIS, RXENS, TXENS, RXCLR, TXCLR, RXDISSET, TXDISSET, RXENR, TXENR, RXDISR, TXDISR, RXCLRR, TXCLRR, RXENSET, TXENSET, RXDISCLR, TXDISCLR, RXENR, TXENR, RXDISR, TXDISR, RXCLRR, TXCLRR, RXENSET, TXENSET, RXDISCLR, TXDISCLR, RXENS, TXENS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN, TXEN, RXDIS, TXDIS, RXCLR, TXCLR, RXEN,",0.06032648,0.06032648,0.16879046,0.16879046
lpc800,What is the description of O0RES field from RES register from SCT peripheral for LPC800 microcontroller?,Effect of simultaneous set and clear on output 0.,O0RES,Output 0 Reset Enable,O0RES,Output 0 Reset Enable,0.059567846,0.059567846,0.55252117,0.55252117
lpc800,List all the fields of MATCH0 register from SCT peripheral for LPC800 microcontroller.,"MATCHn_L, MATCHn_H","MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCHREL0, MATCHREL1, MATCHREL2, MATCHREL3, MATCHREL4, MATCHREL5, MATCHREL6, MATCHREL7, MATCHREL8, MATCHREL9, MATCHREL10, MATCHREL11, MATCHREL12, MATCHREL13, MATCHREL14, MATCHREL15, MATCHREL16, MATCHREL17, MATCHREL18, MATCHREL19, MATCHREL20, MATCHREL21, MATCHREL22, MATCHREL23, MATCHREL24, MATCHREL25, MATCHREL26, MATCHREL27, MATCHREL28, MATCHREL29, MATCHREL30, MATCHREL31, MATCHREL32, MATCHREL33, MATCHREL34, MATCHREL35, MATCHREL36, MATCHREL37, MATCHREL38, MATCHREL39, MATCHREL40, MATCHREL41, MATCHREL42, MATCHREL43, MATCHREL44, MATCHREL45, MATCHREL46, MATCHREL47, MATCHREL48, MATCHREL49, MATCHREL50, MATCHREL51, MATCHREL52, MATCHREL53, MATCHREL54, MATCHREL55, MATCHREL56, MATCHREL57, MATCHREL58, MATCHREL59, MATCHREL60, MATCHREL61, MATCHREL62, MATCHREL63, MATCHREL64, MATCHREL65, MATCHREL66, MATCHREL67, MATCHREL68, MATCHREL69, MATCHREL70, MATCHREL71, MATCHREL72, MATCHREL73, MATCHREL74, MATCHREL75, MATCHREL76, MATCHREL77, MATCHREL78, MATCHREL79, MATCHREL80, MATCHREL81, MATCHREL82, MATCHREL83, MATCHREL84, MATCHREL85, MATCHREL86, MATCHREL87, MATCHREL88, MATCHREL89, MATCHREL90, MATCHREL91, MATCHREL92, MATCHREL93, MATCHREL94, MATCHREL95, MATCHREL96, MATCHREL97, MATCHREL98, MATCHREL99, MATCHREL100, MATCHREL101, MATCHREL102, MATCHREL103, MATCHREL104, MATCHREL105, MATCHREL106, MATCH","MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCHREL0, MATCHREL1, MATCHREL2, MATCHREL3, MATCHREL4, UNIFY, COMBMODE, SWRST, ENABLE, ONES, ZEROS, SWRSTSET, SWRSTCLR, SWRSTTOG, ENABLESET, ENABLECLR, ENABLETOG, COMBMODE0, COMBMODE1, COMBMODE2, COMBMODE3, COMBMODE4, COMBMODE5, COMBMODE6, COMBMODE7, COMBMODE8, COMBMODE9, COMBMODE10, COMBMODE11, COMBMODE12, COMBMODE13, COMBMODE14, COMBMODE15, COMBMODE16, COMBMODE17, COMBMODE18, COMBMODE19, COMBMODE20, COMBMODE21, COMBMODE22, COMBMODE23, COMBMODE24, COMBMODE25, COMBMODE26, COMBMODE27, COMBMODE28, COMBMODE29, COMBMODE30, COMBMODE31, COMBMODE32, COMBMODE33, COMBMODE34, COMBMODE35, COMBMODE36, COMBMODE37, COMBMODE38, COMBMODE39, COMBMODE40, COMBMODE41, COMBMODE42, COMBMODE43, COMBMODE44, COMBMODE45, COMBMODE46, COMBMODE47, COMBMODE48, COMBMODE49, COMBMODE50, COMBMODE51, COMBMODE52, COMBMODE53, COMBMODE54, COMBMODE55, COMBMODE56, COMBMODE57, COMBMODE58, COMBMODE59, COMBMODE60, COMBMODE61, COMBMODE62, COMBMODE63, COMBMODE64, COMBMODE65, COMBMODE66, COMBMODE67, COMBMODE68, COMBMODE69, COMBMODE70, COMBMODE71, COMBMODE72, COMBMODE73, COMBMODE74, COMBMODE75, COMBMODE76, COMBMODE77, COMBMODE78, COMBMODE79, COMBMODE80, COMBMODE81, COMBMODE82, COMBMODE83, COMBMODE84, COMBMODE85, COMBMODE86, COMBMODE87, COMBMODE88, COMBMODE89, COMBMODE90, COMBMODE91, COMBMODE92, COMBMODE93, COMBMODE94, COMBMODE95, COMBMODE96, COMBMODE97, COMBMODE98, COMBMODE99, COMBMODE100, COMBMODE101, COMBMODE102, COMBMODE103, COMBMODE104, COMBMODE105, COMBMODE106, COMBMODE107, COMBMODE108, COMBMODE109, COMBMODE11","MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCHREL0, MATCHREL1, MATCHREL2, MATCHREL3, MATCHREL4, MATCHREL5, MATCHREL6, MATCHREL7, MATCHREL8, MATCHREL9, MATCHREL10, MATCHREL11, MATCHREL12, MATCHREL13, MATCHREL14, MATCHREL15, MATCHREL16, MATCHREL17, MATCHREL18, MATCHREL19, MATCHREL20, MATCHREL21, MATCHREL22, MATCHREL23, MATCHREL24, MATCHREL25, MATCHREL26, MATCHREL27, MATCHREL28, MATCHREL29, MATCHREL30, MATCHREL31, MATCHREL32, MATCHREL33, MATCHREL34, MATCHREL35, MATCHREL36, MATCHREL37, MATCHREL38, MATCHREL39, MATCHREL40, MATCHREL41, MATCHREL42, MATCHREL43, MATCHREL44, MATCHREL45, MATCHREL46, MATCHREL47, MATCHREL48, MATCHREL49, MATCHREL50, MATCHREL51, MATCHREL52, MATCHREL53, MATCHREL54, MATCHREL55, MATCHREL56, MATCHREL57, MATCHREL58, MATCHREL59, MATCHREL60, MATCHREL61, MATCHREL62, MATCHREL63, MATCHREL64, MATCHREL65, MATCHREL66, MATCHREL67, MATCHREL68, MATCHREL69, MATCHREL70, MATCHREL71, MATCHREL72, MATCHREL73, MATCHREL74, MATCHREL75, MATCHREL76, MATCHREL77, MATCHREL78, MATCHREL79, MATCHREL80, MATCHREL81, MATCHREL82, MATCHREL83, MATCHREL84, MATCHREL85, MATCHREL86, MATCHREL87, MATCHREL88, MATCHREL89, MATCHREL90, MATCHREL91, MATCHREL92, MATCHREL93, MATCHREL94, MATCHREL95, MATCHREL96, MATCHREL97, MATCHREL98, MATCHREL99, MATCHREL100, MATCHREL101, MATCHREL102, MATCHREL103, MATCHREL104, MATCHREL105, MATCHREL106, MATCH","MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCHREL0, MATCHREL1, MATCHREL2, MATCHREL3, MATCHREL4, UNIFY, COMBMODE, SWRST, ENABLE, ONES, ZEROS, SWRSTSET, SWRSTCLR, SWRSTTOG, ENABLESET, ENABLECLR, ENABLETOG, COMBMODE0, COMBMODE1, COMBMODE2, COMBMODE3, COMBMODE4, COMBMODE5, COMBMODE6, COMBMODE7, COMBMODE8, COMBMODE9, COMBMODE10, COMBMODE11, COMBMODE12, COMBMODE13, COMBMODE14, COMBMODE15, COMBMODE16, COMBMODE17, COMBMODE18, COMBMODE19, COMBMODE20, COMBMODE21, COMBMODE22, COMBMODE23, COMBMODE24, COMBMODE25, COMBMODE26, COMBMODE27, COMBMODE28, COMBMODE29, COMBMODE30, COMBMODE31, COMBMODE32, COMBMODE33, COMBMODE34, COMBMODE35, COMBMODE36, COMBMODE37, COMBMODE38, COMBMODE39, COMBMODE40, COMBMODE41, COMBMODE42, COMBMODE43, COMBMODE44, COMBMODE45, COMBMODE46, COMBMODE47, COMBMODE48, COMBMODE49, COMBMODE50, COMBMODE51, COMBMODE52, COMBMODE53, COMBMODE54, COMBMODE55, COMBMODE56, COMBMODE57, COMBMODE58, COMBMODE59, COMBMODE60, COMBMODE61, COMBMODE62, COMBMODE63, COMBMODE64, COMBMODE65, COMBMODE66, COMBMODE67, COMBMODE68, COMBMODE69, COMBMODE70, COMBMODE71, COMBMODE72, COMBMODE73, COMBMODE74, COMBMODE75, COMBMODE76, COMBMODE77, COMBMODE78, COMBMODE79, COMBMODE80, COMBMODE81, COMBMODE82, COMBMODE83, COMBMODE84, COMBMODE85, COMBMODE86, COMBMODE87, COMBMODE88, COMBMODE89, COMBMODE90, COMBMODE91, COMBMODE92, COMBMODE93, COMBMODE94, COMBMODE95, COMBMODE96, COMBMODE97, COMBMODE98, COMBMODE99, COMBMODE100, COMBMODE101, COMBMODE102, COMBMODE103, COMBMODE104, COMBMODE105, COMBMODE106, COMBMODE107, COMBMODE108, COMBMODE109, COMBMODE11",0.47153917,0.47153917,0.47986495,0.47986495
lpc800,What is the description of CAPn_H field from CAP3 register from SCT peripheral for LPC800 microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.","CAPCONm_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -","CAPCONm_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -",0.5612105,0.5612105,0.58179384,0.58179384
lpc800,What is the bit_offset of PWORD field from W12 register from GPIO_PORT peripheral for LPC800 microcontroller?,0,0x10,12,0x10,12,0.6226061,0.6226061,0.43830746,0.43830746
lpc800,What is the bit_width of IDLE field from STAT register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of SLVADR1 register from I2C peripheral for LPC800 microcontroller?,0x4c,0x4005 004c,0x4005 004c,0x4005 004c,0x4005 004c,0.7970051,0.7970051,0.7970051,0.7970051
lpc800,What is the description of B4 register from GPIO_PORT peripheral for LPC800 microcontroller?,Byte pin registers port 0; pins PIO0_0 to PIO0_17,PIO0_4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,PIO0_4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,PIO0_4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,PIO0_4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.36398762,0.36398762,0.36398762,0.36398762
lpc800,What is the bit_offset of HYS field from PIO0_12 register from IOCON peripheral for LPC800 microcontroller?,5,16,12,16,12,0.5548755,0.5548755,0.6980264,0.6980264
lpc800,What is the bit_width of I2C_RST_N field from PRESETCTRL register from SYSCON peripheral for LPC800 microcontroller?,1,1,12,1,12,1.0,1.0,0.58160675,0.58160675
lpc800,What is the address_offset of PINASSIGN7 register from SWM peripheral for LPC800 microcontroller?,0x1c,0x4004 817C,0x4004 817C,0x4004 817C,0x4004 817C,0.688061,0.688061,0.688061,0.688061
lpc800,What is the bit_offset of RXNOISEINT field from INTSTAT register from USART0 peripheral for LPC800 microcontroller?,15,12,12,12,12,0.7611946,0.7611946,0.7611946,0.7611946
lpc800,What is the bit_width of CLK_DIV field from PIO0_8 register from IOCON peripheral for LPC800 microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc800,What is the base address of CMP peripheral for LPC800 microcontroller?,0x40024000,0x4004 8000,0x4000 8000,0x4004 8000,0x4000 8000,0.8957176,0.8957176,0.89843947,0.89843947
lpc800,What is the bit_offset of EOF field from TXCTL register from SPI0 peripheral for LPC800 microcontroller?,21,28,28,28,28,0.7585008,0.7585008,0.7585008,0.7585008
lpc800,What is the size of CONEN register from SCT peripheral for LPC800 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc800,What is the bit_width of RELOADn_H field from MATCHREL0 register from SCT peripheral for LPC800 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc800,What is the size of PINASSIGN8 register from SWM peripheral for LPC800 microcontroller?,32,8,8,8,8,0.67385197,0.67385197,0.67385197,0.67385197
lpc800,List all the fields of RXDAT register from SPI1 peripheral for LPC800 microcontroller.,"RXDAT, RXSSELN, SOT","RXDAT, RXOV, RXFUL, RXRDY, RXSSEL, RXSSEL0, RXSSEL1, RXSSEL2, RXSSEL3, RXSSEL4, RXSSEL5, RXSSEL6, RXSSEL7, RXSSEL8, RXSSEL9, RXSSEL10, RXSSEL11, RXSSEL12, RXSSEL13, RXSSEL14, RXSSEL15, RXSSEL16, RXSSEL17, RXSSEL18, RXSSEL19, RXSSEL20, RXSSEL21, RXSSEL22, RXSSEL23, RXSSEL24, RXSSEL25, RXSSEL26, RXSSEL27, RXSSEL28, RXSSEL29, RXSSEL30, RXSSEL31, RXSSEL32, RXSSEL33, RXSSEL34, RXSSEL35, RXSSEL36, RXSSEL37, RXSSEL38, RXSSEL39, RXSSEL40, RXSSEL41, RXSSEL42, RXSSEL43, RXSSEL44, RXSSEL45, RXSSEL46, RXSSEL47, RXSSEL48, RXSSEL49, RXSSEL50, RXSSEL51, RXSSEL52, RXSSEL53, RXSSEL54, RXSSEL55, RXSSEL56, RXSSEL57, RXSSEL58, RXSSEL59, RXSSEL60, RXSSEL61, RXSSEL62, RXSSEL63, RXSSEL64, RXSSEL65, RXSSEL66, RXSSEL67, RXSSEL68, RXSSEL69, RXSSEL70, RXSSEL71, RXSSEL72, RXSSEL73, RXSSEL74, RXSSEL75, RXSSEL76, RXSSEL77, RXSSEL78, RXSSEL79, RXSSEL80, RXSSEL81, RXSSEL82, RXSSEL83, RXSSEL84, RXSSEL85, RXSSEL86, RXSSEL87, RXSSEL88, RXSSEL89, RXSSEL90, RXSSEL91, RXSSEL92, RXSSEL93,","RXDAT, RXSSELN, EOT, EOF, RXIGNORE, FLEN","RXDAT, RXOV, RXFUL, RXRDY, RXSSEL, RXSSEL0, RXSSEL1, RXSSEL2, RXSSEL3, RXSSEL4, RXSSEL5, RXSSEL6, RXSSEL7, RXSSEL8, RXSSEL9, RXSSEL10, RXSSEL11, RXSSEL12, RXSSEL13, RXSSEL14, RXSSEL15, RXSSEL16, RXSSEL17, RXSSEL18, RXSSEL19, RXSSEL20, RXSSEL21, RXSSEL22, RXSSEL23, RXSSEL24, RXSSEL25, RXSSEL26, RXSSEL27, RXSSEL28, RXSSEL29, RXSSEL30, RXSSEL31, RXSSEL32, RXSSEL33, RXSSEL34, RXSSEL35, RXSSEL36, RXSSEL37, RXSSEL38, RXSSEL39, RXSSEL40, RXSSEL41, RXSSEL42, RXSSEL43, RXSSEL44, RXSSEL45, RXSSEL46, RXSSEL47, RXSSEL48, RXSSEL49, RXSSEL50, RXSSEL51, RXSSEL52, RXSSEL53, RXSSEL54, RXSSEL55, RXSSEL56, RXSSEL57, RXSSEL58, RXSSEL59, RXSSEL60, RXSSEL61, RXSSEL62, RXSSEL63, RXSSEL64, RXSSEL65, RXSSEL66, RXSSEL67, RXSSEL68, RXSSEL69, RXSSEL70, RXSSEL71, RXSSEL72, RXSSEL73, RXSSEL74, RXSSEL75, RXSSEL76, RXSSEL77, RXSSEL78, RXSSEL79, RXSSEL80, RXSSEL81, RXSSEL82, RXSSEL83, RXSSEL84, RXSSEL85, RXSSEL86, RXSSEL87, RXSSEL88, RXSSEL89, RXSSEL90, RXSSEL91, RXSSEL92, RXSSEL93,","RXDAT, RXSSELN, EOT, EOF, RXIGNORE, FLEN",0.61724645,0.61724645,0.77089036,0.77089036
lpc800,What is the bit_offset of U2_RXD_I field from PINASSIGN2 register from SWM peripheral for LPC800 microcontroller?,24,12,16,12,16,0.7608589,0.7608589,0.7363719,0.7363719
lpc800,What is the description of CTRL2 register from MRT peripheral for LPC800 microcontroller?,MRT0 Control register. This register controls the MRT0 modes.,MRT2 Control register. This register controls the 0 Table 137 MRT modes.,MRTCTRL2 Register Description,MRT2 Control register. This register controls the 0 Table 137 MRT modes.,MRTCTRL2 Register Description,0.8130699,0.8130699,0.6582365,0.6582365
lpc800,What is the description of WKT field from STARTERP1 register from SYSCON peripheral for LPC800 microcontroller?,Self wake-up timer interrupt wake-up,Enables clock for SPI0/1.,Wake-up Trigger Enable for SPI1,Enables clock for SPI0/1.,Wake-up Trigger Enable for SPI1,0.17542052,0.17542052,0.49823114,0.49823114
lpc800,What is the bit_offset of PARITYERR field from RXDATASTAT register from USART0 peripheral for LPC800 microcontroller?,14,13,13,13,13,0.8949374,0.8949374,0.8949374,0.8949374
lpc800,What is the description of FMSSTOP register from FLASHCTRL peripheral for LPC800 microcontroller?,Signature stop-address register,"3MSW0 registerbitdescription (FMSWO, address: 0x4004 002C) ................. 232","Flash Module Signature Stop register (FMSSTOP, address 0x4004 0024) bit description .................... 232","3MSW0 registerbitdescription (FMSWO, address: 0x4004 002C) ................. 232","Flash Module Signature Stop register (FMSSTOP, address 0x4004 0024) bit description .................... 232",0.3055231,0.3055231,0.51377034,0.51377034
lpc800,What is the bit_width of IOSEL field from EV2_CTRL register from SCT peripheral for LPC800 microcontroller?,4,2,2,2,2,0.8337252,0.8337252,0.8337252,0.8337252
lpc800,What is the bit_width of I2C field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc800,What is the bit_width of MATCHMEM field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc800,List all the fields of IOCONCLKDIV1 register from SYSCON peripheral for LPC800 microcontroller.,DIV,IOCONCLKDIV1,IOCONCLKDIV1,IOCONCLKDIV1,IOCONCLKDIV1,0.14253497,0.14253497,0.14253497,0.14253497
lpc800,What is the base address of GPIO_PORT peripheral for LPC800 microcontroller?,0xa0000000,0xA0000000,0xA0000000,0xA0000000,0xA0000000,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of PSEL field from SYSPLLCTRL register from SYSCON peripheral for LPC800 microcontroller?,5,0,0,0,0,0.46309713,0.46309713,0.46309713,0.46309713
lpc800,What is the bit_width of PSTAT field from IST register from PIN_INT peripheral for LPC800 microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc800,What is the description of LOOP field from CFG register from USART1 peripheral for LPC800 microcontroller?,Selects data loopback mode.,Loopback mode. This provides a mechanism to perform diagnostic loopback testing for USART data. Serial data from the transmitter (Un_TXD) is connected internally to serial input of the receive (Un_RXD). Un_TXD and Un_RTS activity will also appear on external pins if these functions are configured to appear on device pins. The receiver RTS signal is also looped back to CTS and performs flow control if enabled by CTSEN.,Loopback mode. This provides a mechanism to perform diagnostic loopback testing for USART data. Serial data from the transmitter (Un_TXD) is connected internally to serial input of the receive (Un_RXD). Un_TXD and Un_RTS activity will also appear on external pins if these functions are configured to appear on device pins. The receiver RTS signal is also looped back to CTS and performs flow control if enabled by CTSEN.,Loopback mode. This provides a mechanism to perform diagnostic loopback testing for USART data. Serial data from the transmitter (Un_TXD) is connected internally to serial input of the receive (Un_RXD). Un_TXD and Un_RTS activity will also appear on external pins if these functions are configured to appear on device pins. The receiver RTS signal is also looped back to CTS and performs flow control if enabled by CTSEN.,Loopback mode. This provides a mechanism to perform diagnostic loopback testing for USART data. Serial data from the transmitter (Un_TXD) is connected internally to serial input of the receive (Un_RXD). Un_TXD and Un_RTS activity will also appear on external pins if these functions are configured to appear on device pins. The receiver RTS signal is also looped back to CTS and performs flow control if enabled by CTSEN.,0.54378843,0.54378843,0.54378843,0.54378843
lpc800,What is the description of CLR field from OUT1_CLR register from SCT peripheral for LPC800 microcontroller?,"A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5.",SCT output 1 clear register,SCT output 1 clear register,SCT output 1 clear register,SCT output 1 clear register,0.42935973,0.42935973,0.42935973,0.42935973
lpc800,What is the bit_width of SSD field from INTSTAT register from SPI1 peripheral for LPC800 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc800,What is the size of PIO0_10 register from IOCON peripheral for LPC800 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc800,What is the description of CFG1 field from PMCFG register from PIN_INT peripheral for LPC800 microcontroller?,Specifies the match-contribution condition for bit slice 1.,0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x,0x1 Rising edge. Match occurs if a rising edge on the specified input has occurred since the last time the edge detection for this bit slice was cleared. This bit is only cleared when the PMCFG or the PMSRC registers are written to.,0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x20 0x,0x1 Rising edge. Match occurs if a rising edge on the specified input has occurred since the last time the edge detection for this bit slice was cleared. This bit is only cleared when the PMCFG or the PMSRC registers are written to.,0.1677861,0.1677861,0.63439643,0.63439643
lpc800,What is the description of MATCHSEL field from EV1_CTRL register from SCT peripheral for LPC800 microcontroller?,Selects the Match register associated with this event (if any). A  match can occur only when the counter selected by the HEVENT  bit is running.,"0x0 Selects the input or output signal associated with this event (if any). Do not select an 0 input in this register, if CKMODE is 1x. In this case the clock input is an implicit ingredient of every event. IOSEL = 0 selects pins CTIN_0 or CTOUT_0, ..., IOSEL = 3 selects pins CTIN_3 or CTOUT_3.",Selects the match register selected by MATCHSEL.,"0x0 Selects the input or output signal associated with this event (if any). Do not select an 0 input in this register, if CKMODE is 1x. In this case the clock input is an implicit ingredient of every event. IOSEL = 0 selects pins CTIN_0 or CTOUT_0, ..., IOSEL = 3 selects pins CTIN_3 or CTOUT_3.",Selects the match register selected by MATCHSEL.,0.41014117,0.41014117,0.653078,0.653078
lpc800,What is the bit_offset of MSTSTART field from MSTCTL register from I2C peripheral for LPC800 microcontroller?,1,0,0,0,0,0.6215927,0.6215927,0.6215927,0.6215927
lpc800,What is the bit_offset of SPI1_SSEL_IO field from PINASSIGN5 register from SWM peripheral for LPC800 microcontroller?,16,23,16,23,16,0.652466,0.652466,1.0,1.0
lpc800,What is the bit_offset of CLR field from OUT2_CLR register from SCT peripheral for LPC800 microcontroller?,0,23,2,23,2,0.34699517,0.34699517,0.529222,0.529222
lpc800,What is the size of FEED register from WWDT peripheral for LPC800 microcontroller?,32,16,4,16,4,0.69824684,0.69824684,0.6150483,0.6150483
lpc800,What is the description of POST_DELAY field from DLY register from SPI1 peripheral for LPC800 microcontroller?,Controls the amount of time between the end of a data frame and SSEL deassertion.  0x0 = No additional time is inserted. 0x1 = 1 SPI clock time is inserted. 0x2 = 2 SPI clock times are inserted. ... 0xF = 15 SPI clock times are inserted.,Post_delay Controls the amount of time between the end of a data frame and SSEL deassertion.,15 SPI clock times are inserted.,Post_delay Controls the amount of time between the end of a data frame and SSEL deassertion.,15 SPI clock times are inserted.,0.61932606,0.61932606,0.67236656,0.67236656
lpc800,What is the bit_offset of MONOVEN field from INTENSET register from I2C peripheral for LPC800 microcontroller?,17,12,12,12,12,0.7351409,0.7351409,0.7351409,0.7351409
lpc800,What is the bit_offset of SCLTIMEOUTEN field from INTENSET register from I2C peripheral for LPC800 microcontroller?,25,20,12,20,12,0.75188375,0.75188375,0.61874545,0.61874545
lpc800,What is the bit_offset of STOPLEN field from CFG register from USART0 peripheral for LPC800 microcontroller?,6,24,24,24,24,0.7281065,0.7281065,0.7281065,0.7281065
lpc800,What is the bit_offset of ACMP_I2_EN field from PINENABLE0 register from SWM peripheral for LPC800 microcontroller?,1,0x1B3,12,0x1B3,12,0.4654562,0.4654562,0.58160675,0.58160675
lpc800,What is the description of RXDATA register from USART1 peripheral for LPC800 microcontroller?,Receiver Data register. Contains the last character received.,RXDATA Register Access Address,RXDATA Register Description,RXDATA Register Access Address,RXDATA Register Description,0.3482564,0.3482564,0.45888293,0.45888293
lpc800,What is the bit_width of FLASH_PD field from PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of STOP_H field from CTRL register from SCT peripheral for LPC800 microcontroller?,"When this bit is 1 and HALT is 0, the H counter does not, run but I/O  events related to the counter can occur. If such an event matches  the mask in the Start register, this bit is cleared and counting  resumes.","STOP_H If bit n is one, event n sets the STOP_H bit in the CTRL register 0 (event 0 = bit 16, event 1 = bit 17, event 5 = bit 20).","STOP_H - If bit n is one, event n sets the STOP_H bit in the CTRL register 0.","STOP_H If bit n is one, event n sets the STOP_H bit in the CTRL register 0 (event 0 = bit 16, event 1 = bit 17, event 5 = bit 20).","STOP_H - If bit n is one, event n sets the STOP_H bit in the CTRL register 0.",0.61980796,0.61980796,0.64070094,0.64070094
lpc800,What is the description of RUN field from STAT3 register from MRT peripheral for LPC800 microcontroller?,Indicates the state of TIMERn. This bit is read-only.,RUN,RUN Run bit. 0: Stop timer. 1: Run timer.,RUN,RUN Run bit. 0: Stop timer. 1: Run timer.,0.0047392286,0.0047392286,0.4586055,0.4586055
lpc800,What is the bit_offset of HEVENT field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304
lpc800,What is the bit_width of ENABLE field from CFG register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of MONOVEN field from INTENSET register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of STATE_L field from STATE register from SCT peripheral for LPC800 microcontroller?,0,15,0,15,0,0.36881483,0.36881483,1.0000001,1.0000001
lpc800,What is the bit_offset of DATALEN field from CFG register from USART2 peripheral for LPC800 microcontroller?,2,0,12,0,12,0.529222,0.529222,0.6423191,0.6423191
lpc800,What is the description of CFG register from SPI0 peripheral for LPC800 microcontroller?,SPI Configuration register,"SPI Configuration register (CFG, addresses 0x4005 8000 (SPI0) , 0x4005 C000 (SPI1)) bit description","SPI Configuration register (CFG, addresses 0x4005 8000 (SPI0) , 0x4005 C000 (SPI1)) bit description","SPI Configuration register (CFG, addresses 0x4005 8000 (SPI0) , 0x4005 C000 (SPI1)) bit description","SPI Configuration register (CFG, addresses 0x4005 8000 (SPI0) , 0x4005 C000 (SPI1)) bit description",0.733712,0.733712,0.733712,0.733712
lpc800,What is the bit_width of CLKPOL field from CFG register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of PARITYERRINT field from STAT register from USART0 peripheral for LPC800 microcontroller?,1,0x1,1,0x1,1,0.5762217,0.5762217,1.0,1.0
lpc800,What is the bit_width of ENDTRANSFER field from STAT register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of INTPIN field from PINTSEL3 register from SYSCON peripheral for LPC800 microcontroller?,Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO0_17 correspond to numbers 0 to 17).,GPIO Pin Interrupt Select register 3,GPIO Pin Interrupt Pin Select register 3,GPIO Pin Interrupt Select register 3,GPIO Pin Interrupt Pin Select register 3,0.56772643,0.56772643,0.56311065,0.56311065
lpc800,What is the bit_offset of LADSEL field from LAD register from CMP peripheral for LPC800 microcontroller?,1,0x004,0,0x004,0,0.43011385,0.43011385,0.6215927,0.6215927
lpc800,What is the bit_width of HYS field from PIO0_3 register from IOCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of PBYTE field from B13 register from GPIO_PORT peripheral for LPC800 microcontroller?,0,0x7,0,0x7,0,0.6477738,0.6477738,1.0000001,1.0000001
lpc800,What is the description of RXRDY field from STAT register from USART2 peripheral for LPC800 microcontroller?,"Receiver Ready flag. When 1, indicates that data is available to be read from the receiver buffer. Cleared after a read of the RXDATA or RXDATASTAT registers.","Receiver Ready flag. When 1, indicates thatdata is available to be read from 0 R0","Receiver Ready flag. When 1, indicates thatdata is available to be read from 0 R0","Receiver Ready flag. When 1, indicates thatdata is available to be read from 0 R0","Receiver Ready flag. When 1, indicates thatdata is available to be read from 0 R0",0.886511,0.886511,0.886511,0.886511
lpc800,What is the bit_offset of CAPCONm_H field from CAPCTRL0 register from SCT peripheral for LPC800 microcontroller?,16,16,12,16,12,1.0,1.0,0.76053506,0.76053506
lpc800,What is the description of SRC2 field from PMSRC register from PIN_INT peripheral for LPC800 microcontroller?,Selects the input source for bit slice 2,Input 7. Selects pin interrupt input 7 as the source to bit slice 3.,SRC2,Input 7. Selects pin interrupt input 7 as the source to bit slice 3.,SRC2,0.7489916,0.7489916,0.17691703,0.17691703
lpc800,What is the bit_offset of SCLTIMEOUT field from STAT register from I2C peripheral for LPC800 microcontroller?,25,16,16,16,16,0.6905679,0.6905679,0.6905679,0.6905679
lpc800,What is the bit_offset of INV field from PIO0_6 register from IOCON peripheral for LPC800 microcontroller?,6,16,2,16,2,0.59995115,0.59995115,0.6696948,0.6696948
lpc800,What is the bit_offset of DELTARXBRKEN field from INTENSET register from USART1 peripheral for LPC800 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the description of RISE register from PIN_INT peripheral for LPC800 microcontroller?,Pin interrupt rising edge register,RISE register,RISE register,RISE register,RISE register,0.51964915,0.51964915,0.51964915,0.51964915
lpc800,What is the size of PIO0_6 register from IOCON peripheral for LPC800 microcontroller?,32,0x6,16,0x6,16,0.40077412,0.40077412,0.69824684,0.69824684
lpc800,What is the description of XTALOUT_EN field from PINENABLE0 register from SWM peripheral for LPC800 microcontroller?,Enables fixed-pin function. Writing a 1 deselects the function and any movable function can be assigned to this pin. By default the fixed--pin function is deselected and GPIO is assigned to this pin.,Enable XTALOUT. This function is enabled on pin PIOO_9.,Enable XTALOUT. This function is enabled on pin PIOO_9.,Enable XTALOUT. This function is enabled on pin PIOO_9.,Enable XTALOUT. This function is enabled on pin PIOO_9.,0.24615508,0.24615508,0.24615508,0.24615508
lpc800,What is the bit_width of DATALEN field from CFG register from USART0 peripheral for LPC800 microcontroller?,2,8,8,8,8,0.6382933,0.6382933,0.6382933,0.6382933
lpc800,What is the bit_offset of HYS field from PIO0_3 register from IOCON peripheral for LPC800 microcontroller?,5,31:16 -,12,31:16 -,12,0.17866531,0.17866531,0.6980264,0.6980264
lpc800,What is the bit_width of RXNOISEINT field from STAT register from USART1 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of MSEL field from SYSPLLCTRL register from SYSCON peripheral for LPC800 microcontroller?,Feedback divider value. The division value M is the programmed MSEL value + 1. 00000: Division ratio M = 1 to 11111: Division ratio M = 32,PLL Multiplier Select,PLL Multiplier Select,PLL Multiplier Select,PLL Multiplier Select,0.26360303,0.26360303,0.26360303,0.26360303
lpc800,What is the bit_width of STATEV field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,5,16,16,16,16,0.5548755,0.5548755,0.5548755,0.5548755
lpc800,List all the fields of PINASSIGN7 register from SWM peripheral for LPC800 microcontroller.,"CTOUT_1_O, CTOUT_2_O, CTOUT_3_O, I2C_SDA_IO","PINASSIGN7, PINENABLE7, PINASSIGN6, PINENABLE6, PINASSIGN5, PINENABLE5, PINASSIGN4, PINENABLE4, PINASSIGN3, PINENABLE3, PINASSIGN2, PINENABLE2, PINASSIGN1, PINENABLE1, PINASSIGN0, PINENABLE0, PINASSIGN8, PINENABLE8, PINASSIGN9, PINENABLE9, PINASSIGN10, PINENABLE10, PINASSIGN11, PINENABLE11, PINASSIGN12, PINENABLE12, PINASSIGN13, PINENABLE13, PINASSIGN14, PINENABLE14, PINASSIGN15, PINENABLE15, PINASSIGN16, PINENABLE16, PINASSIGN17, PINENABLE17, PINASSIGN18, PINENABLE18, PINASSIGN19, PINENABLE19, PINASSIGN20, PINENABLE20, PINASSIGN21, PINENABLE21, PINASSIGN22, PINENABLE22, PINASSIGN23, PINENABLE23, PINASSIGN24, PINENABLE24, PINASSIGN25, PINENABLE25, PINASSIGN26, PINENABLE26, PINASSIGN27, PINENABLE27, PINASSIGN28, PINENABLE28, PINASSIGN29, PINENABLE29, PINASSIGN30, PINENABLE30, PINASSIGN31, PINENABLE31, PINASSIGN32, PINENABLE32, PINASSIGN33, PINENABLE33, PINASSIGN34, PINENABLE34, PINASSIGN35, PINENABLE35, PINASSIGN36, PINENABLE36, PINASSIGN37, PINENABLE37, PINASSIGN38, PINENABLE38, PINASSIGN39, PINENABLE39, PINASSIGN40, PINENABLE40, PINASSIGN41, PINENABLE41, PINASSIGN42, PINENABLE42, PINASSIGN43, PINENABLE43, PINASSIGN44, PINENABLE44, PINASSIGN45, PINENABLE45, PINASSIGN46, PINENABLE46, PINASSIGN47, PINENABLE47, PINASSIGN48, PINENABLE48, PINASSIGN49, PINENABLE49, PINASSIGN50, PINENABLE50, PINASSIGN51, PINENABLE51, PINASSIGN52, PINENABLE52, PINASSIGN53, PINENABLE53, PINASSIGN54, PINENABLE54, PINASSIGN55, PINENABLE55, PINASSIGN","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","PINASSIGN7, PINENABLE7, PINASSIGN6, PINENABLE6, PINASSIGN5, PINENABLE5, PINASSIGN4, PINENABLE4, PINASSIGN3, PINENABLE3, PINASSIGN2, PINENABLE2, PINASSIGN1, PINENABLE1, PINASSIGN0, PINENABLE0, PINASSIGN8, PINENABLE8, PINASSIGN9, PINENABLE9, PINASSIGN10, PINENABLE10, PINASSIGN11, PINENABLE11, PINASSIGN12, PINENABLE12, PINASSIGN13, PINENABLE13, PINASSIGN14, PINENABLE14, PINASSIGN15, PINENABLE15, PINASSIGN16, PINENABLE16, PINASSIGN17, PINENABLE17, PINASSIGN18, PINENABLE18, PINASSIGN19, PINENABLE19, PINASSIGN20, PINENABLE20, PINASSIGN21, PINENABLE21, PINASSIGN22, PINENABLE22, PINASSIGN23, PINENABLE23, PINASSIGN24, PINENABLE24, PINASSIGN25, PINENABLE25, PINASSIGN26, PINENABLE26, PINASSIGN27, PINENABLE27, PINASSIGN28, PINENABLE28, PINASSIGN29, PINENABLE29, PINASSIGN30, PINENABLE30, PINASSIGN31, PINENABLE31, PINASSIGN32, PINENABLE32, PINASSIGN33, PINENABLE33, PINASSIGN34, PINENABLE34, PINASSIGN35, PINENABLE35, PINASSIGN36, PINENABLE36, PINASSIGN37, PINENABLE37, PINASSIGN38, PINENABLE38, PINASSIGN39, PINENABLE39, PINASSIGN40, PINENABLE40, PINASSIGN41, PINENABLE41, PINASSIGN42, PINENABLE42, PINASSIGN43, PINENABLE43, PINASSIGN44, PINENABLE44, PINASSIGN45, PINENABLE45, PINASSIGN46, PINENABLE46, PINASSIGN47, PINENABLE47, PINASSIGN48, PINENABLE48, PINASSIGN49, PINENABLE49, PINASSIGN50, PINENABLE50, PINASSIGN51, PINENABLE51, PINASSIGN52, PINENABLE52, PINASSIGN53, PINENABLE53, PINASSIGN54, PINENABLE54, PINASSIGN55, PINENABLE55, PINASSIGN","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.13265762,0.13265762,0.1716129,0.1716129
lpc800,What is the bit_offset of CAPCONm_L field from CAPCTRL1 register from SCT peripheral for LPC800 microcontroller?,0,0x5000 4200,0,0x5000 4200,0,0.40067837,0.40067837,1.0000001,1.0000001
lpc800,What is the description of OVERRUNINT field from INTSTAT register from USART1 peripheral for LPC800 microcontroller?,Overrun Error interrupt flag.,Overrun interrupt.,Overrun Interrupt Status,Overrun interrupt.,Overrun Interrupt Status,0.7762591,0.7762591,0.79541546,0.79541546
lpc800,List all the fields of STATE register from SCT peripheral for LPC800 microcontroller.,"STATE_L, STATE_H","STATELD, STATE, SSEL, SSA, SSD, SOT, EOT, EOF, RXIgnore, PE, PF, PG, PH, PI, PJ, PK, PL, PM, PN, PO, PP, EP, EQ, ER, ET, ETU, ET_L, ET_H, ET_U, ET_LU, ET_HU, ET_UL, ET_UH, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, E","STATELD, STATE, STADEV, SSEL, SSELDIV, SSELDIVVAL, SSELDIVVALPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDI","STATELD, STATE, SSEL, SSA, SSD, SOT, EOT, EOF, RXIgnore, PE, PF, PG, PH, PI, PJ, PK, PL, PM, PN, PO, PP, EP, EQ, ER, ET, ETU, ET_L, ET_H, ET_U, ET_LU, ET_HU, ET_UL, ET_UH, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, ET_UHUL, ET_UHU, ET_ULU, E","STATELD, STATE, STADEV, SSEL, SSELDIV, SSELDIVVAL, SSELDIVVALPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDIVVALPOLPOL, SSELDI",0.46779728,0.46779728,0.4770099,0.4770099
lpc800,What is the description of SPI0 field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,Enables clock for SPI0.,SPI0,SPI0 Clock Enable,SPI0,SPI0 Clock Enable,0.6440991,0.6440991,0.90752816,0.90752816
lpc800,What is the bit_width of CFG3 field from PMCFG register from PIN_INT peripheral for LPC800 microcontroller?,3,25:23,3,25:23,3,0.2674923,0.2674923,1.0000001,1.0000001
lpc800,What is the bit_width of CAPCONm_L field from CAPCTRL3 register from SCT peripheral for LPC800 microcontroller?,6,16,16,16,16,0.59995115,0.59995115,0.59995115,0.59995115
lpc800,What is the bit_offset of OVERRUNINT field from STAT register from USART0 peripheral for LPC800 microcontroller?,8,29,10,29,10,0.48767594,0.48767594,0.70526737,0.70526737
lpc800,What is the description of U1_RXD_I field from PINASSIGN1 register from SWM peripheral for LPC800 microcontroller?,U1_RXD function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_17 (= 0x11).,U1_RXD_I,I2C1 RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3,U1_RXD_I,I2C1 RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3/Serial Wire RXD/PIO1_3,0.46521932,0.46521932,0.34104383,0.34104383
lpc800,What is the description of PWORD field from W5 register from GPIO_PORT peripheral for LPC800 microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PDATA0-PDATA7 of SPI0/SPI1 Ports,PDATA5,PDATA0-PDATA7 of SPI0/SPI1 Ports,PDATA5,0.21349716,0.21349716,0.07097562,0.07097562
lpc800,What is the bit_width of AIN0 field from INPUT register from SCT peripheral for LPC800 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc800,What is the bit_width of OVERRUNINT field from INTSTAT register from USART1 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of IOCOND field from EV5_CTRL register from SCT peripheral for LPC800 microcontroller?,10,12,28,12,28,0.68204635,0.68204635,0.5144112,0.5144112
lpc800,What is the description of BRGVAL field from BRG register from USART1 peripheral for LPC800 microcontroller?,"This value is used to divide the USART input clock to determine the baud rate, based on the input clock from the FRG. 0 = The FRG clock is used directly by the USART function. 1 = The FRG clock is divided by 2 before use by the USART function. 2 = The FRG clock is divided by 3 before use by the USART function. ... 0xFFFF = The FRG clock is divided by 65,536 before use by the USART function.","BRGVAL This value is used to divide the USART input clock to determine the 0 baud rate, based on the input clock from the FRG. 0 = The FRG clock is used directly by the USART function. 1 = The FRG clock is divided by 2 before use by the USART function. 2 = The FRG clock is divided by 3 before use by the USART function. ... 0xFFFF = The FRG clock is divided by 65,536 before use by the USART function. Reserved. Read value is undefined, only zero should be written. NA","BRGVAL This value is used to divide the USART input clock to determine the 0 baud rate, based on the input clock from the FRG. 0 = The FRG clock is used directly by the USART function. 1 = The FRG clock is divided by 2 before use by the USART function. 2 = The FRG clock is divided by 3 before use by the USART function. ... 0xFFFF = The FRG clock is divided by 65,536 before use by the USART function. Reserved. Read value is undefined, only zero should be written. NA","BRGVAL This value is used to divide the USART input clock to determine the 0 baud rate, based on the input clock from the FRG. 0 = The FRG clock is used directly by the USART function. 1 = The FRG clock is divided by 2 before use by the USART function. 2 = The FRG clock is divided by 3 before use by the USART function. ... 0xFFFF = The FRG clock is divided by 65,536 before use by the USART function. Reserved. Read value is undefined, only zero should be written. NA","BRGVAL This value is used to divide the USART input clock to determine the 0 baud rate, based on the input clock from the FRG. 0 = The FRG clock is used directly by the USART function. 1 = The FRG clock is divided by 2 before use by the USART function. 2 = The FRG clock is divided by 3 before use by the USART function. ... 0xFFFF = The FRG clock is divided by 65,536 before use by the USART function. Reserved. Read value is undefined, only zero should be written. NA",0.79090464,0.79090464,0.79090464,0.79090464
lpc800,What is the size of INTSTAT register from I2C peripheral for LPC800 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc800,What is the description of PINASSIGN4 register from SWM peripheral for LPC800 microcontroller?,"Pin assign register 4. Assign movable functions SPI0_MOSI, SPI0_MISO, SPI0_SSEL, SPI1_SCK",0x4004 8180 PINASSIGN4 Table 104,-,0x4004 8180 PINASSIGN4 Table 104,-,0.30131018,0.30131018,0.06070193,0.06070193
lpc800,What is the bit_offset of RXBRK field from STAT register from USART1 peripheral for LPC800 microcontroller?,10,15,10,15,10,0.59165835,0.59165835,1.0,1.0
lpc800,What is the bit_width of TXDAT field from TXDATCTL register from SPI0 peripheral for LPC800 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of INV field from PIO0_16 register from IOCON peripheral for LPC800 microcontroller?,6,16,16,16,16,0.59995115,0.59995115,0.59995115,0.59995115
lpc800,What is the bit_offset of RXRDY field from INTSTAT register from USART1 peripheral for LPC800 microcontroller?,0,1,2,1,2,0.6215927,0.6215927,0.529222,0.529222
lpc800,What is the bit_offset of EDGESEL field from CTRL register from CMP peripheral for LPC800 microcontroller?,3,23,23,23,23,0.522167,0.522167,0.522167,0.522167
lpc800,What is the bit_width of SPOL field from CFG register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of CFG register from USART1 peripheral for LPC800 microcontroller?,0x0,0x4006 8000,0x4006 8000,0x4006 8000,0x4006 8000,0.7264666,0.7264666,0.7264666,0.7264666
lpc800,What is the description of DELTARXBRK field from INTSTAT register from USART2 peripheral for LPC800 microcontroller?,This bit is set when a change in the state of receiver break detection occurs.,Delta RX Break Detected Interrupt Status,Delta RX Break Detected Interrupt Status,Delta RX Break Detected Interrupt Status,Delta RX Break Detected Interrupt Status,0.40611315,0.40611315,0.40611315,0.40611315
lpc800,List all the fields of FMSSTART register from FLASHCTRL peripheral for LPC800 microcontroller.,START,"DATASTART, ADDRSTART, PAGESTART, SECSTART, BLKSTART, SECERASESTART, PAGEERASESTART, BLKERASESTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECC","FMSSTART, FMSSTARTEN, FMSSTARTENSET, FMSSTARTENCLR, FMSSTARTENPOL, FMSSTARTENPOLINV, FMSSTARTENPOLINVEN, FMSSTARTENPOLINVCLR, FMSSTARTENPOLINVENCLR, FMSSTARTENPOLINVENSET, FMSSTARTENPOLINVENPOL, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMS","DATASTART, ADDRSTART, PAGESTART, SECSTART, BLKSTART, SECERASESTART, PAGEERASESTART, BLKERASESTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECCFGSTART, SECC","FMSSTART, FMSSTARTEN, FMSSTARTENSET, FMSSTARTENCLR, FMSSTARTENPOL, FMSSTARTENPOLINV, FMSSTARTENPOLINVEN, FMSSTARTENPOLINVCLR, FMSSTARTENPOLINVENCLR, FMSSTARTENPOLINVENSET, FMSSTARTENPOLINVENPOL, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMSSTARTENPOLINVENPOLINV, FMS",0.105533026,0.105533026,0.018028058,0.018028058
lpc800,What is the description of CLK_DIV field from PIO0_8 register from IOCON peripheral for LPC800 microcontroller?,Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved.,CLK Divider 5 Select,CLK Divider Select.,CLK Divider 5 Select,CLK Divider Select.,0.3768078,0.3768078,0.38566583,0.38566583
lpc800,What is the address_offset of PINTSEL4 register from SYSCON peripheral for LPC800 microcontroller?,0x188,0x18c,0x4004 817c,0x18c,0x4004 817c,0.87561685,0.87561685,0.6718029,0.6718029
lpc800,What is the description of GPREG2 register from PMU peripheral for LPC800 microcontroller?,General purpose register 0,GPIO General Purpose Register 2,GPIO General Purpose Register 2. Selects pin interrupt input 2 as the source to bit slice 3.,GPIO General Purpose Register 2,GPIO General Purpose Register 2. Selects pin interrupt input 2 as the source to bit slice 3.,0.67573035,0.67573035,0.40456542,0.40456542
lpc800,What is the description of SCT peripheral for LPC800 microcontroller?,State Configurable Timer (SCT),State Configurable Timer (SCT),State Configurable Timer (SCT),State Configurable Timer (SCT),State Configurable Timer (SCT),1.0000001,1.0000001,1.0000001,1.0000001
lpc800,What is the address_offset of CIENR register from PIN_INT peripheral for LPC800 microcontroller?,0xc,0x4004 8180,0x4004 8180,0x4004 8180,0x4004 8180,0.47016096,0.47016096,0.47016096,0.47016096
lpc800,What is the bit_offset of CLK_DIV field from PIO0_10 register from IOCON peripheral for LPC800 microcontroller?,13,16,16,16,16,0.8041519,0.8041519,0.8041519,0.8041519
lpc800,What is the bit_width of STOPLEN field from CFG register from USART2 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of TXRDYEN field from INTENSET register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of U2_CTS_I field from PINASSIGN3 register from SWM peripheral for LPC800 microcontroller?,8,16,12,16,12,0.70901346,0.70901346,0.75970125,0.75970125
lpc800,What is the bit_width of SRC2 field from PMSRC register from PIN_INT peripheral for LPC800 microcontroller?,3,32,32,32,32,0.57765466,0.57765466,0.57765466,0.57765466
lpc800,What is the bit_offset of Master field from CFG register from SPI1 peripheral for LPC800 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
lpc800,What is the description of CLKPOL field from CFG register from USART0 peripheral for LPC800 microcontroller?,Selects the clock polarity and sampling edge of received data in synchronous mode.,CLK Polarity,Clock Polarity,CLK Polarity,Clock Polarity,0.21045643,0.21045643,0.55110466,0.55110466
lpc800,What is the bit_width of U1_RXD_I field from PINASSIGN1 register from SWM peripheral for LPC800 microcontroller?,8,1,16,1,16,0.605199,0.605199,0.70901346,0.70901346
lpc800,What is the description of SADISABLE field from SLVADR2 register from I2C peripheral for LPC800 microcontroller?,Slave Address n Disable.,Slave Address Disable for Address 2.,Slave Address Disable for Address 2.,Slave Address Disable for Address 2.,Slave Address Disable for Address 2.,0.83974314,0.83974314,0.83974314,0.83974314
lpc800,What is the bit_width of TXUR field from STAT register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of IOSEL field from EV2_CTRL register from SCT peripheral for LPC800 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726
lpc800,What is the address_offset of SIENF register from PIN_INT peripheral for LPC800 microcontroller?,0x14,0x4004 8178,0x4000 C1C4,0x4004 8178,0x4000 C1C4,0.658113,0.658113,0.5500757,0.5500757
lpc800,What is the bit_offset of SSA field from STAT register from SPI1 peripheral for LPC800 microcontroller?,4,0x18,0,0x18,0,0.39217204,0.39217204,0.5480499,0.5480499
lpc800,What is the description of PARITYERRINT field from STAT register from USART1 peripheral for LPC800 microcontroller?,"Parity Error interrupt flag. This flag is set when a parity error is detected in a received character, if parity is enabled via the Parity field in the CFG register.",Parity error interrupt.,Parity Error Interrupt Flag,Parity error interrupt.,Parity Error Interrupt Flag,0.67342407,0.67342407,0.7675619,0.7675619
lpc800,What is the description of CLK_DIV field from PIO0_1 register from IOCON peripheral for LPC800 microcontroller?,Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved.,CLK_DIV,CLK Divider for PIO0_5 Pin.,CLK_DIV,CLK Divider for PIO0_5 Pin.,0.06833573,0.06833573,0.35222194,0.35222194
lpc800,What is the description of START field from STAT register from USART2 peripheral for LPC800 microcontroller?,This bit is set when a start is detected on the receiver input and subsequently confirmed by a mid-bit sample. Its purpose is primarily to allow wakeup from Power-down mode immediately when a start is detected. Cleared by software.,Start bit generation and sampling of receiver input.,Start bit generation.,Start bit generation and sampling of receiver input.,Start bit generation.,0.39080682,0.39080682,0.28382662,0.28382662
lpc800,What is the description of TXRDYEN field from INTENSET register from SPI1 peripheral for LPC800 microcontroller?,Determines whether an interrupt occurs when the transmitter holding register is available.,TXRDYEN Determines whether an interrupt occurs when the transmitter holding register is 0 available.,TXRDYEN Determines whether an interrupt occurs when receiver data is available.,TXRDYEN Determines whether an interrupt occurs when the transmitter holding register is 0 available.,TXRDYEN Determines whether an interrupt occurs when receiver data is available.,0.8180499,0.8180499,0.7057538,0.7057538
lpc800,What is the description of MONSTART field from MONRXDAT register from I2C peripheral for LPC800 microcontroller?,Monitor Received Start.,Monitor Received Start.,Monitor Received Start.,Monitor Received Start.,Monitor Received Start.,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of HYS field from PIO0_0 register from IOCON peripheral for LPC800 microcontroller?,5,16,12,16,12,0.5548755,0.5548755,0.6980264,0.6980264
lpc800,What is the description of CRC_SUM field from SUM register from CRC peripheral for LPC800 microcontroller?,The most recent CRC sum can be read through this register with selected bit order and 1's complement post-processes.,CRC sum,CRC sum,CRC sum,CRC sum,0.66527396,0.66527396,0.66527396,0.66527396
lpc800,What is the description of PWORD field from W14 register from GPIO_PORT peripheral for LPC800 microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PDATA register for SPI0/1 port.,PDATA0-PDATA15 of SPI0/SPI1 Ports,PDATA register for SPI0/1 port.,PDATA0-PDATA15 of SPI0/SPI1 Ports,0.3072114,0.3072114,0.21787944,0.21787944
lpc800,What is the bit_width of TIMEOUTEN field from CFG register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of TXRDYCLR field from INTENCLR register from USART2 peripheral for LPC800 microcontroller?,Writing 1 clears the corresponding bit in the INTENSET register.,Transmit Data Ready Interrupt Enable Clear,TXRDY Interrupt Enable Clear,Transmit Data Ready Interrupt Enable Clear,TXRDY Interrupt Enable Clear,0.4131883,0.4131883,0.3633508,0.3633508
lpc800,What is the bit_offset of PWORD field from W17 register from GPIO_PORT peripheral for LPC800 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc800,What is the description of CENAF field from CIENF register from PIN_INT peripheral for LPC800 microcontroller?,"Ones written to this address clears bits in the IENF, thus disabling interrupts. Bit n clears bit n in the IENF register. 0 = No operation. 1 = LOW-active interrupt selected or falling edge interrupt disabled.",Pin interrupt active level or falling edge interrupt clear register,Pin interrupt active level or falling edge interrupt clear register,Pin interrupt active level or falling edge interrupt clear register,Pin interrupt active level or falling edge interrupt clear register,0.5362061,0.5362061,0.5362061,0.5362061
lpc800,List all the fields of INTSTAT register from USART1 peripheral for LPC800 microcontroller.,"RXRDY, TXRDY, DELTACTS, TXDISINT, OVERRUNINT, DELTARXBRK, START, FRAMERRINT, PARITYERRINT, RXNOISEINT","URXEN0, URXEN1, URXEN2, URXEN3, URXEN4, URXEN5, URXEN6, URXEN7, URXEN8, URXEN9, URXEN10, URXEN11, URXEN12, URXEN13, URXEN14, URXEN15, URXEN16, URXEN17, URXEN18, URXEN19, URXEN20, URXEN21, URXEN22, URXEN23, URXEN24, URXEN25, URXEN26, URXEN27, URXEN28, URXEN29, URXEN30, URXEN31, URXEN32, URXEN33, URXEN34, URXEN35, URXEN36, URXEN37, URXEN38, URXEN39, URXEN40, URXEN41, URXEN42, URXEN43, URXEN44, URXEN45, URXEN46, URXEN47, URXEN48, URXEN49, URXEN50, URXEN51, URXEN52, URXEN53, URXEN54, URXEN55, URXEN56, URXEN57, URXEN58, URXEN59, URXEN60, URXEN61, URXEN62, URXEN63, URXEN64, URXEN65, URXEN66, URXEN67, URXEN68, URXEN69, URXEN70, URXEN71, URXEN72, URXEN73, URXEN74, URXEN75, URXEN76, URXEN77, URXEN78, URXEN79, URXEN80, URXEN81, URXEN82, URXEN83, URXEN84, URXEN85, URXEN86, URXEN87, URXEN88, URXEN89, URXEN90, URXEN91, URXEN92, URXEN93, URXEN94, URXEN95, URXEN96, URXEN97, URXEN98, URXEN99, URXEN100, URXEN101, URXEN102, URXEN103, URXEN104, URXEN105, URXEN106, URXEN107, URXEN108, URXEN10","TXDATAV, RXDATAV, TXBL, RXDATAV, TXC, RXFULL, TXBL, RXDATAV, TXC, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TX","URXEN0, URXEN1, URXEN2, URXEN3, URXEN4, URXEN5, URXEN6, URXEN7, URXEN8, URXEN9, URXEN10, URXEN11, URXEN12, URXEN13, URXEN14, URXEN15, URXEN16, URXEN17, URXEN18, URXEN19, URXEN20, URXEN21, URXEN22, URXEN23, URXEN24, URXEN25, URXEN26, URXEN27, URXEN28, URXEN29, URXEN30, URXEN31, URXEN32, URXEN33, URXEN34, URXEN35, URXEN36, URXEN37, URXEN38, URXEN39, URXEN40, URXEN41, URXEN42, URXEN43, URXEN44, URXEN45, URXEN46, URXEN47, URXEN48, URXEN49, URXEN50, URXEN51, URXEN52, URXEN53, URXEN54, URXEN55, URXEN56, URXEN57, URXEN58, URXEN59, URXEN60, URXEN61, URXEN62, URXEN63, URXEN64, URXEN65, URXEN66, URXEN67, URXEN68, URXEN69, URXEN70, URXEN71, URXEN72, URXEN73, URXEN74, URXEN75, URXEN76, URXEN77, URXEN78, URXEN79, URXEN80, URXEN81, URXEN82, URXEN83, URXEN84, URXEN85, URXEN86, URXEN87, URXEN88, URXEN89, URXEN90, URXEN91, URXEN92, URXEN93, URXEN94, URXEN95, URXEN96, URXEN97, URXEN98, URXEN99, URXEN100, URXEN101, URXEN102, URXEN103, URXEN104, URXEN105, URXEN106, URXEN107, URXEN108, URXEN10","TXDATAV, RXDATAV, TXBL, RXDATAV, TXC, RXFULL, TXBL, RXDATAV, TXC, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXDATAV, TX",0.29257345,0.29257345,0.52361953,0.52361953
lpc800,What is the description of TIMER0 register from MRT peripheral for LPC800 microcontroller?,MRT0 Timer register. This register reads the value of the down-counter.,0x4000 4000 (TIMER0),Timer 0 register,0x4000 4000 (TIMER0),Timer 0 register,0.51201344,0.51201344,0.6166998,0.6166998
lpc800,What is the bit_width of PWORD field from W15 register from GPIO_PORT peripheral for LPC800 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the bit_width of ENA_RXEV field from PMCTRL register from PIN_INT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of SYSOSC_PD field from PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller?,Crystal oscillator wake-up configuration,SYSOSC Power Down Enable,SYSOSC Power Down Enable,SYSOSC Power Down Enable,SYSOSC Power Down Enable,0.26233384,0.26233384,0.26233384,0.26233384
lpc800,What is the description of DIV field from UARTFRGDIV register from SYSCON peripheral for LPC800 microcontroller?,Denominator of the fractional divider. DIV is equal to the programmed value +1. Always set to 0xFF to use with the fractional baud rate generator.,UARTCLKDIV,UART clock divider register,UARTCLKDIV,UART clock divider register,0.29150814,0.29150814,0.41315538,0.41315538
lpc800,What is the base address of PIN_INT peripheral for LPC800 microcontroller?,0xa0004000,0x4004 8178,0x4004 8000,0x4004 8178,0x4004 8000,0.78746545,0.78746545,0.8475737,0.8475737
lpc800,What is the bit_offset of DATA field from TXDAT register from SPI1 peripheral for LPC800 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc800,What is the bit_width of COUNT field from TV register from WWDT peripheral for LPC800 microcontroller?,24,16,16,16,16,0.7363719,0.7363719,0.7363719,0.7363719
lpc800,What is the bit_offset of CAL field from SYSTCKCAL register from SYSCON peripheral for LPC800 microcontroller?,0,12,0,12,0,0.43830746,0.43830746,1.0000001,1.0000001
lpc800,What is the address_offset of INTENSET register from USART2 peripheral for LPC800 microcontroller?,0xc,0x4006 800C,0x4006 C00C,0x4006 800C,0x4006 C00C,0.6330571,0.6330571,0.6534808,0.6534808
lpc800,What is the bit_width of CLK_DIV field from PIO0_10 register from IOCON peripheral for LPC800 microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc800,What is the description of FMSSTART register from FLASHCTRL peripheral for LPC800 microcontroller?,Signature start address register,FLASH_CMDSTART register.,Flash memory start address register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,FLASH_CMDSTART register.,Flash memory start address register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.2741962,0.2741962,0.26013988,0.26013988
lpc800,What is the bit_width of CLR field from OUT1_CLR register from SCT peripheral for LPC800 microcontroller?,6,16,16,16,16,0.59995115,0.59995115,0.59995115,0.59995115
lpc800,What is the description of WWDT peripheral for LPC800 microcontroller?,Windowed Watchdog Timer (WWDT),WWDT,WWDT,WWDT,WWDT,0.40267447,0.40267447,0.40267447,0.40267447
lpc800,List all the fields of INTENCLR register from I2C peripheral for LPC800 microcontroller.,"MSTPENDINGCLR, MSTARBLOSSCLR, MSTSTSTPERRCLR, SLVPENDINGCLR, SLVNOTSTRCLR, SLVDESELCLR, MONRDYCLR, MONOVCLR, MONIDLECLR, EVENTTIMEOUTCLR, SCLTIMEOUTCLR","MONIDLE, EVENTTIMEOUT, SCLTIMEOUT, ARBLOSS, NACK, TXDATAV, RXDATAV, MONALERT, MONSTS, MONIDLEC, EVENTTIMEOUTC, SCLTIMEOUTC, ARBLOSSC, NACKC, TXDATAVC, RXDATAVC, MONALERTC, MONSTSC, MONIDLECC, EVENTTIMEOUTCC, SCLTIMEOUTCC, ARBLOSSCC, NACKCC, TXDATAVCC, RXDATAVCC, MONALERTCC, MONSTSCC, MONIDLECCC, EVENTTIMEOUTCCC, SCLTIMEOUTCCC, ARBLOSSCCC, NACKCCC, TXDATAVCCC, RXDATAVCCC, MONALERTCCCC, MONSTSCCCC, MONIDLECCCC, EVENTTIMEOUTCCCC, SCLTIMEOUTCCCC, ARBLOSSCCCC, NACKCCCC, TXDATAVCCCC, RXDATAVCCCC, MONALERTCCCCC, MONSTSCCCCC, MONIDLECCCCC, EVENTTIMEOUTCCCCC, SCLTIMEOUTCCCCC, ARBLOSSCCCCC, NACKCCCCC, TXDATAVCCCCC, RXDATAVCCCCC, MONALERTCCCCCC, MONSTSCCCCCC, MONIDLECCCCCC, EVENTTIMEOUTCCCCCC, SCLTIMEOUTCCCCCC, ARBLOSSCCCCCCC, NACKCCCCCCC, TXDATAVCCCCCCC, RXDATAVCCCCCCC, MONALERTCCCCCCCC, MONSTSCCCCCCCC, MONIDLECCCCCCCC, EVENTTIMEOUTCCCCCCCC, SCLTIMEOUTCCCCCCCC, ARBLOSSCCCCCCCCC, NACKCCCCCCCCC, TXDATAVCCCCCCCCC, RXDATAVCCCCCCCCC, MONALERTCCCCCCCCCC, MONSTSCCCCCCCCCC, MONIDLECCCCCCCCCC, EVENTTIMEOUTCCCCCCCCCC, SCLTIMEOUTCCCCCCCCCC, ARBLOSSCCCCCCCCCCC, NACKCCCCCCCCCCC, TXDATAVCCCCCCCCCCC, RXDATAVCCCCCCCCCCC, MONALERTCCCCCCCCCCCC, MONSTSCCCCCCCCCCCC, MONIDLECCCCCCCCCCCC, EVENTTIMEOUTCCCCCCCCCCCC, SCLTIMEOUTCCCCCCCCCCCC, ARBLOSSCCCCCCCCCCCCC, NACKCCCCCCCCCCCCC, TXDATAVCCCCCCCCCCCCC, RXDATAVCCCCCCCCCCCCC, MONALERTCCCCCCCCCCCCCC, MONSTSCCCCCCCCCCCCCC, MONIDLECCCCCCCCCCCCCC, EVENTTIMEOUTCCCCCCCCCCCCCC, SCLTIMEOUTCCCCCCCCCCCCCC, ARBLOSSCCCCCCCCCCCCCCC, NACKCCCCCCCCCCCCCCC","MONIDLE, EVENTTIMEOUT, SCLTIMEOUT, ARBLOSS, NACK, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL","MONIDLE, EVENTTIMEOUT, SCLTIMEOUT, ARBLOSS, NACK, TXDATAV, RXDATAV, MONALERT, MONSTS, MONIDLEC, EVENTTIMEOUTC, SCLTIMEOUTC, ARBLOSSC, NACKC, TXDATAVC, RXDATAVC, MONALERTC, MONSTSC, MONIDLECC, EVENTTIMEOUTCC, SCLTIMEOUTCC, ARBLOSSCC, NACKCC, TXDATAVCC, RXDATAVCC, MONALERTCC, MONSTSCC, MONIDLECCC, EVENTTIMEOUTCCC, SCLTIMEOUTCCC, ARBLOSSCCC, NACKCCC, TXDATAVCCC, RXDATAVCCC, MONALERTCCCC, MONSTSCCCC, MONIDLECCCC, EVENTTIMEOUTCCCC, SCLTIMEOUTCCCC, ARBLOSSCCCC, NACKCCCC, TXDATAVCCCC, RXDATAVCCCC, MONALERTCCCCC, MONSTSCCCCC, MONIDLECCCCC, EVENTTIMEOUTCCCCC, SCLTIMEOUTCCCCC, ARBLOSSCCCCC, NACKCCCCC, TXDATAVCCCCC, RXDATAVCCCCC, MONALERTCCCCCC, MONSTSCCCCCC, MONIDLECCCCCC, EVENTTIMEOUTCCCCCC, SCLTIMEOUTCCCCCC, ARBLOSSCCCCCCC, NACKCCCCCCC, TXDATAVCCCCCCC, RXDATAVCCCCCCC, MONALERTCCCCCCCC, MONSTSCCCCCCCC, MONIDLECCCCCCCC, EVENTTIMEOUTCCCCCCCC, SCLTIMEOUTCCCCCCCC, ARBLOSSCCCCCCCCC, NACKCCCCCCCCC, TXDATAVCCCCCCCCC, RXDATAVCCCCCCCCC, MONALERTCCCCCCCCCC, MONSTSCCCCCCCCCC, MONIDLECCCCCCCCCC, EVENTTIMEOUTCCCCCCCCCC, SCLTIMEOUTCCCCCCCCCC, ARBLOSSCCCCCCCCCCC, NACKCCCCCCCCCCC, TXDATAVCCCCCCCCCCC, RXDATAVCCCCCCCCCCC, MONALERTCCCCCCCCCCCC, MONSTSCCCCCCCCCCCC, MONIDLECCCCCCCCCCCC, EVENTTIMEOUTCCCCCCCCCCCC, SCLTIMEOUTCCCCCCCCCCCC, ARBLOSSCCCCCCCCCCCCC, NACKCCCCCCCCCCCCC, TXDATAVCCCCCCCCCCCCC, RXDATAVCCCCCCCCCCCCC, MONALERTCCCCCCCCCCCCCC, MONSTSCCCCCCCCCCCCCC, MONIDLECCCCCCCCCCCCCC, EVENTTIMEOUTCCCCCCCCCCCCCC, SCLTIMEOUTCCCCCCCCCCCCCC, ARBLOSSCCCCCCCCCCCCCCC, NACKCCCCCCCCCCCCCCC","MONIDLE, EVENTTIMEOUT, SCLTIMEOUT, ARBLOSS, NACK, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL, TXERR, RXDATAVREADY, RXFULL, TXDATAV, RXDATAV, TXIDLE, TXCMPLT, TXERR, RXDATAVREADY, RXFULL, TXBL",0.6024367,0.6024367,0.56837964,0.56837964
lpc800,What is the description of SCT field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,Enables clock for state configurable timer.,Enables clock for SCT.,Enables clock for SCT.,Enables clock for SCT.,Enables clock for SCT.,0.6662381,0.6662381,0.6662381,0.6662381
lpc800,What is the bit_offset of U2_RTS_O field from PINASSIGN3 register from SWM peripheral for LPC800 microcontroller?,0,16,12,16,12,0.3899445,0.3899445,0.43830746,0.43830746
lpc800,What is the description of STATEV field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,"This value is loaded into or added to the state selected by  HEVENT, depending on STATELD, when this event is the  highest-numbered event occurring for that state. If STATELD and  STATEV are both zero, there is no change to the STATE value.",State Value,State Value,State Value,State Value,0.6684673,0.6684673,0.6684673,0.6684673
lpc800,What is the bit_offset of STATEV field from EV4_CTRL register from SCT peripheral for LPC800 microcontroller?,15,15,12,15,12,0.9999998,0.9999998,0.7611946,0.7611946
lpc800,What is the address_offset of B4 register from GPIO_PORT peripheral for LPC800 microcontroller?,0x4,0x4004 4010,0x4004 4004,0x4004 4010,0x4004 4004,0.5897448,0.5897448,0.73529804,0.73529804
lpc800,What is the bit_width of OD field from PIO0_8 register from IOCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of RXDATA register from USART2 peripheral for LPC800 microcontroller?,Receiver Data register. Contains the last character received.,RXDATASTAT,"RXDAT, RXSSELN, EOT, EOF, RXIGNORE, FLEN",RXDATASTAT,"RXDAT, RXSSELN, EOT, EOF, RXIGNORE, FLEN",0.3171284,0.3171284,0.15108089,0.15108089
lpc800,What is the bit_offset of TXIDLE field from STAT register from USART2 peripheral for LPC800 microcontroller?,3,12,10,12,10,0.65279293,0.65279293,0.64728796,0.64728796
lpc800,What is the description of O1RES field from RES register from SCT peripheral for LPC800 microcontroller?,Effect of simultaneous set and clear on output 1.,O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES,1-bit Odd/Even Resolution Select,O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES O1RES,1-bit Odd/Even Resolution Select,0.052886225,0.052886225,0.2088196,0.2088196
lpc800,What is the bit_offset of CAPCONm_H field from CAPCTRL2 register from SCT peripheral for LPC800 microcontroller?,16,31:16,16,31:16,16,0.3792323,0.3792323,1.0,1.0
lpc800,What is the bit_offset of COMPSA field from CTRL register from CMP peripheral for LPC800 microcontroller?,6,0,0,0,0,0.5109592,0.5109592,0.5109592,0.5109592
lpc800,What is the bit_offset of FLASHREG field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,3,0x00000008,0x0,0x00000008,0x0,0.3030172,0.3030172,0.27272382,0.27272382
lpc800,What is the size of W6 register from GPIO_PORT peripheral for LPC800 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc800,What is the address_offset of PINTSEL1 register from SYSCON peripheral for LPC800 microcontroller?,0x17c,0x194,0x4004 8178,0x194,0x4004 8178,0.73436546,0.73436546,0.60617757,0.60617757
lpc800,What is the bit_width of SLVADR field from SLVADR3 register from I2C peripheral for LPC800 microcontroller?,7,32,32,32,32,0.58511126,0.58511126,0.58511126,0.58511126
lpc800,What is the bit_width of STATEMSKm field from EV2_STATE register from SCT peripheral for LPC800 microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563
lpc800,What is the bit_width of TXRDY field from INTSTAT register from USART2 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of FMSSTART register from FLASHCTRL peripheral for LPC800 microcontroller?,0x20,0x40040020,0x020,0x40040020,0x020,0.7551268,0.7551268,0.9524064,0.9524064
lpc800,List all the fields of MAINCLKSEL register from SYSCON peripheral for LPC800 microcontroller.,SEL,"MAINCLKSEL, MAINCLKUEN, CLKOUTSEL, CLKOUTUEN, CLKOUTDIV, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CL","MAINCLKSEL, MAINCLKUEN, CLKOUTSEL, CLKOUTUEN, CLKOUTDIV, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CL","MAINCLKSEL, MAINCLKUEN, CLKOUTSEL, CLKOUTUEN, CLKOUTDIV, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CL","MAINCLKSEL, MAINCLKUEN, CLKOUTSEL, CLKOUTUEN, CLKOUTDIV, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CLKOUTDIVVAL, CL",0.19084567,0.19084567,0.19084567,0.19084567
lpc800,What is the description of FLAG field from EVFLAG register from SCT peripheral for LPC800 microcontroller?,"Bit n is one if event n has occurred since reset or a 1 was last written to this bit (event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5).","FLAG Bit n is one if event n has occurred since reset or a 1 was last written to 0 this bit (event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5).","FLAG Bit n is one if event n has occurred since reset or a 1 was last written to 0 this bit (event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5).","FLAG Bit n is one if event n has occurred since reset or a 1 was last written to 0 this bit (event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5).","FLAG Bit n is one if event n has occurred since reset or a 1 was last written to 0 this bit (event 0 = bit 0, event 1 = bit 1,..., event 5 = bit 5).",0.8623057,0.8623057,0.8623057,0.8623057
lpc800,What is the description of RUN field from STAT0 register from MRT peripheral for LPC800 microcontroller?,Indicates the state of TIMERn. This bit is read-only.,RUN Channel 0 Run Status,RUN0 Run bit for channel 0.,RUN Channel 0 Run Status,RUN0 Run bit for channel 0.,0.26260108,0.26260108,0.306621,0.306621
lpc800,What is the bit_width of FEED field from FEED register from WWDT peripheral for LPC800 microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc800,List all the fields of PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller.,"IRCOUT_PD, IRC_PD, FLASH_PD, BOD_PD, SYSOSC_PD, WDTOSC_PD, SYSPLL_PD, ACMP","PCLKEN, PCLKSEL, PCLKDIV, PCLKOUTEN, PCLKOUTSEL, PCLKOUTDIV, PCLKOUTDIVEN, PCLKOUTDIVSEL, PCLKOUTDIVSELEN, PCLKOUTDIVSEL0EN, PCLKOUTDIVSEL1EN, PCLKOUTDIVSEL2EN, PCLKOUTDIVSEL3EN, PCLKOUTDIVSEL4EN, PCLKOUTDIVSEL5EN, PCLKOUTDIVSEL6EN, PCLKOUTDIVSEL7EN, PCLKOUTDIVSEL8EN, PCLKOUTDIVSEL9EN, PCLKOUTDIVSEL10EN, PCLKOUTDIVSEL11EN, PCLKOUTDIVSEL12EN, PCLKOUTDIVSEL13EN, PCLKOUTDIVSEL14EN, PCLKOUTDIVSEL15EN, PCLKOUTDIVSEL16EN, PCLKOUTDIVSEL17EN, PCLKOUTDIVSEL18EN, PCLKOUTDIVSEL19EN, PCLKOUTDIVSEL20EN, PCLKOUTDIVSEL21EN, PCLKOUTDIVSEL22EN, PCLKOUTDIVSEL23EN, PCLKOUTDIVSEL24EN, PCLKOUTDIVSEL25EN, PCLKOUTDIVSEL26EN, PCLKOUTDIVSEL27EN, PCLKOUTDIVSEL28EN, PCLKOUTDIVSEL29EN, PCLKOUTDIVSEL30EN, PCLKOUTDIVSEL31EN, PCLKOUTDIVSEL32EN, PCLKOUTDIVSEL33EN, PCLKOUTDIVSEL34EN, PCLKOUTDIVSEL35EN, PCLKOUTDIVSEL36EN, PCLKOUTDIVSEL37EN, PCLKOUTDIVSEL38EN, PCLKOUTDIVSEL39EN, PCLKOUTDIVSEL40EN, PCLKOUTDIVSEL41EN, PCLKOUTDIVSEL42EN, PCLKOUTDIVSEL43EN, PCLKOUTDIVSEL44EN, PCLKOUTDIVSEL45EN, PCLKOUTDIVSEL46EN, PCLKOUTDIVSEL47EN, PCLKOUTDIVSEL48EN, PCLKOUTDIVSEL49EN, PCLKOUTDIVSEL50EN, PCLKOUTDIVSEL51EN, PCLKOUTDIVSEL52EN, PCLKOUTDIVSEL53EN, PCLKOUTDIVSEL54EN, PCLKOUTDIVSEL55EN, PCLKOUTDIVSEL56EN, PCLKOUTDIVSEL57EN, PCLKOUTDIVSEL58EN, PCLKOUTDIV","PCLK, PCLKEN, PCLKRUN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKR","PCLKEN, PCLKSEL, PCLKDIV, PCLKOUTEN, PCLKOUTSEL, PCLKOUTDIV, PCLKOUTDIVEN, PCLKOUTDIVSEL, PCLKOUTDIVSELEN, PCLKOUTDIVSEL0EN, PCLKOUTDIVSEL1EN, PCLKOUTDIVSEL2EN, PCLKOUTDIVSEL3EN, PCLKOUTDIVSEL4EN, PCLKOUTDIVSEL5EN, PCLKOUTDIVSEL6EN, PCLKOUTDIVSEL7EN, PCLKOUTDIVSEL8EN, PCLKOUTDIVSEL9EN, PCLKOUTDIVSEL10EN, PCLKOUTDIVSEL11EN, PCLKOUTDIVSEL12EN, PCLKOUTDIVSEL13EN, PCLKOUTDIVSEL14EN, PCLKOUTDIVSEL15EN, PCLKOUTDIVSEL16EN, PCLKOUTDIVSEL17EN, PCLKOUTDIVSEL18EN, PCLKOUTDIVSEL19EN, PCLKOUTDIVSEL20EN, PCLKOUTDIVSEL21EN, PCLKOUTDIVSEL22EN, PCLKOUTDIVSEL23EN, PCLKOUTDIVSEL24EN, PCLKOUTDIVSEL25EN, PCLKOUTDIVSEL26EN, PCLKOUTDIVSEL27EN, PCLKOUTDIVSEL28EN, PCLKOUTDIVSEL29EN, PCLKOUTDIVSEL30EN, PCLKOUTDIVSEL31EN, PCLKOUTDIVSEL32EN, PCLKOUTDIVSEL33EN, PCLKOUTDIVSEL34EN, PCLKOUTDIVSEL35EN, PCLKOUTDIVSEL36EN, PCLKOUTDIVSEL37EN, PCLKOUTDIVSEL38EN, PCLKOUTDIVSEL39EN, PCLKOUTDIVSEL40EN, PCLKOUTDIVSEL41EN, PCLKOUTDIVSEL42EN, PCLKOUTDIVSEL43EN, PCLKOUTDIVSEL44EN, PCLKOUTDIVSEL45EN, PCLKOUTDIVSEL46EN, PCLKOUTDIVSEL47EN, PCLKOUTDIVSEL48EN, PCLKOUTDIVSEL49EN, PCLKOUTDIVSEL50EN, PCLKOUTDIVSEL51EN, PCLKOUTDIVSEL52EN, PCLKOUTDIVSEL53EN, PCLKOUTDIVSEL54EN, PCLKOUTDIVSEL55EN, PCLKOUTDIVSEL56EN, PCLKOUTDIVSEL57EN, PCLKOUTDIVSEL58EN, PCLKOUTDIV","PCLK, PCLKEN, PCLKRUN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKRUNEN, PCLKR",0.20838793,0.20838793,0.18909323,0.18909323
lpc800,What is the description of PINENABLE0 register from SWM peripheral for LPC800 microcontroller?,"Pin enable register 0. Enables fixed-pin functions ACMP_I0, ACMP_I1, SWCLK, SWDIO, XTALIN, XTALOUT, RESET, CLKIN, VDDCMP","PINENABLE0, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x400","PINENABLE0, 0x4005 8000 (PINENABLE0, address 0x4005 8000)","PINENABLE0, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x4000 C1C0, 32 bit register, 0x400","PINENABLE0, 0x4005 8000 (PINENABLE0, address 0x4005 8000)",0.45983934,0.45983934,0.25489974,0.25489974
lpc800,What is the description of CAPn_H field from CAP0 register from SCT peripheral for LPC800 microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.","CAPCONm_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -","CAPCONm_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -","CAPn_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -",0.5612105,0.5612105,0.58179384,0.58179384
lpc800,What is the address_offset of RXDATASTAT register from USART0 peripheral for LPC800 microcontroller?,0x18,0x4005 0058,0x4005 0058,0x4005 0058,0x4005 0058,0.64895225,0.64895225,0.64895225,0.64895225
lpc800,What is the bit_offset of SLVDESELCLR field from INTENCLR register from I2C peripheral for LPC800 microcontroller?,15,12,12,12,12,0.7611946,0.7611946,0.7611946,0.7611946
lpc800,What is the bit_width of WWDT field from STARTERP1 register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of INV field from PIO0_1 register from IOCON peripheral for LPC800 microcontroller?,6,15,28,15,28,0.60066557,0.60066557,0.62673545,0.62673545
lpc800,What is the description of RXOVEN field from INTENCLR register from SPI1 peripheral for LPC800 microcontroller?,Writing 1 clears the corresponding bits in the INTENSET register.,RXOVEN Interrupt Enable,RX Overrun Interrupt Enable,RXOVEN Interrupt Enable,RX Overrun Interrupt Enable,0.19291471,0.19291471,0.24086772,0.24086772
lpc800,What is the address_offset of PINASSIGN1 register from SWM peripheral for LPC800 microcontroller?,0x4,0x4004817c,0x4004817c,0x4004817c,0x4004817c,0.6324085,0.6324085,0.6324085,0.6324085
lpc800,What is the description of PBYTE field from B14 register from GPIO_PORT peripheral for LPC800 microcontroller?,"Read: state of the pin P0_n, regardless of direction, masking, or alternate function, except that pins configured as analog I/O always read as 0. Write: loads the pin's output bit.","PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","0 PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","0 PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W",0.5119523,0.5119523,0.5751795,0.5751795
lpc800,What is the description of BRG register from USART0 peripheral for LPC800 microcontroller?,Baud Rate Generator register. 16-bit integer baud rate divisor value.,BRG register,BRG,BRG register,BRG,0.26884001,0.26884001,0.0781157,0.0781157
lpc800,What is the bit_width of CC field from CTRL register from USART1 peripheral for LPC800 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc800,What is the address_offset of CFG register from SPI1 peripheral for LPC800 microcontroller?,0x0,0x190,0x180,0x190,0x180,0.8034128,0.8034128,0.86350876,0.86350876
lpc800,What is the address_offset of PMCFG register from PIN_INT peripheral for LPC800 microcontroller?,0x30,0x4004 C030,0x4004 C030,0x4004 C030,0x4004 C030,0.747842,0.747842,0.747842,0.747842
lpc800,What is the size of OUT2_SET register from SCT peripheral for LPC800 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc800,List all the fields of PINTSEL4 register from SYSCON peripheral for LPC800 microcontroller.,INTPIN,PINTSEL4,PINTSEL4,PINTSEL4,PINTSEL4,0.46528497,0.46528497,0.46528497,0.46528497
lpc800,What is the bit_width of RXRDY field from STAT register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of INV field from PIO0_3 register from IOCON peripheral for LPC800 microcontroller?,6,16,28,16,28,0.59995115,0.59995115,0.62673545,0.62673545
lpc800,List all the fields of FEED register from WWDT peripheral for LPC800 microcontroller.,FEED,"DATA, DATAH, DATALE, DATALEH, DATALELE, DATALELEH, DATALELELE, DATALELELEH, DATALELELELE, DATALELELELEH, DATALELELELELE, DATALELELELELEH, DATALELELELELELE, DATALELELELELELEH, DATALELELELELELELE, DATALELELELELELELEH, DATALELELELELELELELE, DATALELELELELELELELEH, DATALELELELELELELELELE, DATALELELELELELELELELEH, DATALELELELELELELELELELE, DATALELELELELELELELELELEH, DATALELELELELELELELELELELE, DATALELELELELELELELELELELEH, DATALELELELELELELELELELELELE, DATALELELELELELELELELELELELEH, DATALELELELELELELELELELELELELE, DATALELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELELEH, D","FEED, FEEDVAL, FEEDMODE, FEEDPIN, FEEDPINVAL, FEEDPINMODE, FEEDPINMODEVAL, FEEDPINMODEMODE, FEEDPINMODEMODEVAL, FEEDPINMODEMODEMODE, FEEDPINMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODE","DATA, DATAH, DATALE, DATALEH, DATALELE, DATALELEH, DATALELELE, DATALELELEH, DATALELELELE, DATALELELELEH, DATALELELELELE, DATALELELELELEH, DATALELELELELELE, DATALELELELELELEH, DATALELELELELELELE, DATALELELELELELELEH, DATALELELELELELELELE, DATALELELELELELELELEH, DATALELELELELELELELELE, DATALELELELELELELELELEH, DATALELELELELELELELELELE, DATALELELELELELELELELELEH, DATALELELELELELELELELELELE, DATALELELELELELELELELELELEH, DATALELELELELELELELELELELELE, DATALELELELELELELELELELELELEH, DATALELELELELELELELELELELELELE, DATALELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELEH, DATALELELELELELELELELELELELELELELELELELELELELELE, DATALELELELELELELELELELELELELELELELELELELELELELEH, D","FEED, FEEDVAL, FEEDMODE, FEEDPIN, FEEDPINVAL, FEEDPINMODE, FEEDPINMODEVAL, FEEDPINMODEMODE, FEEDPINMODEMODEVAL, FEEDPINMODEMODEMODE, FEEDPINMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEVAL, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODEMODEMODEMODEMODEMODEMODEMODE, FEEDPINMODE",0.076249406,0.076249406,0.36802286,0.36802286
lpc800,What is the bit_width of AUTOLIMIT_L field from CONFIG register from SCT peripheral for LPC800 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc800,What is the bit_offset of S_MODE field from PIO0_14 register from IOCON peripheral for LPC800 microcontroller?,11,16,12,16,12,0.5957118,0.5957118,0.83577025,0.83577025
lpc800,What is the size of PINTSEL6 register from SYSCON peripheral for LPC800 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc800,List all the fields of EV3_STATE register from SCT peripheral for LPC800 microcontroller.,STATEMSKm,"EV3_STATE, EV3_CTRL, EV3_STATUS, EV3_CMD, EV3_CMDDAT, EV3_CMDERR, EV3_CMDERRDAT, EV3_CMDERRSTAT, EV3_CMDERRSTATDAT, EV3_CMDERRSTATDATDAT, EV3_CMDERRSTATDATDATDAT, EV3_CMDERRSTATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMD","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN","EV3_STATE, EV3_CTRL, EV3_STATUS, EV3_CMD, EV3_CMDDAT, EV3_CMDERR, EV3_CMDERRDAT, EV3_CMDERRSTAT, EV3_CMDERRSTATDAT, EV3_CMDERRSTATDATDAT, EV3_CMDERRSTATDATDATDAT, EV3_CMDERRSTATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMDERRSTATDATDATDATDATDATDATDATDAT, EV3_CMD","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN",0.18347165,0.18347165,0.18201053,0.18201053
lpc800,What is the description of MATCHMEM field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,"If this bit is one and the COMBMODE field specifies a match  component to the triggering of this event, then a match is considered to be active whenever the counter value is  GREATER THAN OR EQUAL TO the value specified in the  match register when counting up, LESS THEN OR EQUAL TO  the match value when counting down. If this bit is zero, a match is only be active during the cycle  when the counter is equal to the match value.","MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the EV0_CTRL register, the MATCHMEM value is loaded into the MATCHMEM register. 0x0 MATCHMEM value is added into MATCHMEM (the carry-out is ignored). 0x1 MATCHMEM value is loaded into MATCHMEM. 0x2 IO. Uses the specified I/O condition only. 0x3 AND. The event occurs when the specified match and I/O condition occur simultaneously. 14 STATELD This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state. 0 STATEV value is added into STATE (the carry-out is ignored). 1 STATEV value is loaded into STATE. 19:15 STATEV This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-numbered event occurring for that state. If STATELD and STATEV are both zero, there is no change to the STATE value. 20 MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the EV0_CTRL register, the MATCHMEM value is loaded into the MATCHMEM register. 0x0 MATCHMEM value is added into MATCHMEM (the carry-out is ignored). 0x1 MATCHMEM value is loaded into MATCHMEM. 0x2 IO. Uses the specified I/O condition only. 0x3 AND. The event occurs when the specified match and I/O condition occur simultaneously. 14 STATELD This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state. 0 STATEV value is added into STATE (the carry-out is ignored). 1 STATEV value is loaded into STATE. 19:15 STATEV This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-numbered event occurring for that state. If STATELD and STATEV are both zero, there is no change to the STATE value. 20 MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the EV0_CTRL register, the MATCHMEM value is loaded into the MATCHMEM register. 0x0 MATCHMEM value is added into MATCHMEM (the carry-out is ignored). 0x1 MATCHMEM value is loaded into MATCHMEM. 0x2 IO. Uses the specified I/O condition only. 0x3 AND. The event occurs when the specified match and I/O condition occur simultaneously. 14 STATELD This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state. 0 STATEV value is added into STATE (the carry-out is ignored). 1 STATEV value is loaded into STATE. 19:15 STATEV This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-number",MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the,"MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the EV0_CTRL register, the MATCHMEM value is loaded into the MATCHMEM register. 0x0 MATCHMEM value is added into MATCHMEM (the carry-out is ignored). 0x1 MATCHMEM value is loaded into MATCHMEM. 0x2 IO. Uses the specified I/O condition only. 0x3 AND. The event occurs when the specified match and I/O condition occur simultaneously. 14 STATELD This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state. 0 STATEV value is added into STATE (the carry-out is ignored). 1 STATEV value is loaded into STATE. 19:15 STATEV This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-numbered event occurring for that state. If STATELD and STATEV are both zero, there is no change to the STATE value. 20 MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the EV0_CTRL register, the MATCHMEM value is loaded into the MATCHMEM register. 0x0 MATCHMEM value is added into MATCHMEM (the carry-out is ignored). 0x1 MATCHMEM value is loaded into MATCHMEM. 0x2 IO. Uses the specified I/O condition only. 0x3 AND. The event occurs when the specified match and I/O condition occur simultaneously. 14 STATELD This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state. 0 STATEV value is added into STATE (the carry-out is ignored). 1 STATEV value is loaded into STATE. 19:15 STATEV This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-numbered event occurring for that state. If STATELD and STATEV are both zero, there is no change to the STATE value. 20 MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the EV0_CTRL register, the MATCHMEM value is loaded into the MATCHMEM register. 0x0 MATCHMEM value is added into MATCHMEM (the carry-out is ignored). 0x1 MATCHMEM value is loaded into MATCHMEM. 0x2 IO. Uses the specified I/O condition only. 0x3 AND. The event occurs when the specified match and I/O condition occur simultaneously. 14 STATELD This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state. 0 STATEV value is added into STATE (the carry-out is ignored). 1 STATEV value is loaded into STATE. 19:15 STATEV This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-number",MATCHMEM If this bit is one and the COMBMODE field specifies a match component to the,0.7042351,0.7042351,0.67048895,0.67048895
lpc800,What is the bit_width of FLASH_RST_N field from PRESETCTRL register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of S_MODE field from PIO0_0 register from IOCON peripheral for LPC800 microcontroller?,Digital filter sample mode.,Slew rate field for PIO0_0 pin.,Sets the mode of PIO0_10.,Slew rate field for PIO0_0 pin.,Sets the mode of PIO0_10.,0.13141961,0.13141961,0.28568876,0.28568876
lpc800,What is the description of INV field from PIO0_9 register from IOCON peripheral for LPC800 microcontroller?,Invert input,Invert I/O State.,Invert I/O Value.,Invert I/O State.,Invert I/O Value.,0.6014787,0.6014787,0.5787479,0.5787479
lpc800,What is the bit_offset of INV field from PIO0_13 register from IOCON peripheral for LPC800 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726
lpc800,What is the description of SYSAHBCLKDIV register from SYSCON peripheral for LPC800 microcontroller?,System clock divider,SYSAHBCLKDIV,System clock divider register,SYSAHBCLKDIV,System clock divider register,0.20574245,0.20574245,0.90087396,0.90087396
lpc800,What is the base address of SCT peripheral for LPC800 microcontroller?,0x50004000,0x40004000,0x40080000,0x40004000,0x40080000,0.94835025,0.94835025,0.930042,0.930042
lpc800,List all the fields of RXDATA register from USART2 peripheral for LPC800 microcontroller.,RXDAT,"0x4006 4014 (USART0), 0x4006 8014 (USART1), 0x4006 C014 (USART2)) bitdescription ........................... 176",0x4006 C014 (USART2),"0x4006 4014 (USART0), 0x4006 8014 (USART1), 0x4006 C014 (USART2)) bitdescription ........................... 176",0x4006 C014 (USART2),0.28207156,0.28207156,0.31902146,0.31902146
lpc800,What is the address_offset of CIENF register from PIN_INT peripheral for LPC800 microcontroller?,0x18,0x4004 8178,0x4004 8178,0x4004 8178,0x4004 8178,0.6037102,0.6037102,0.6037102,0.6037102
lpc800,What is the address_offset of INTENSET register from SPI1 peripheral for LPC800 microcontroller?,0xc,0x4008 8194,0x4004 8194,0x4008 8194,0x4004 8194,0.5161761,0.5161761,0.50660944,0.50660944
lpc800,What is the bit_offset of RXIGNORE field from TXDATCTL register from SPI0 peripheral for LPC800 microcontroller?,22,20,15,20,15,0.76032686,0.76032686,0.6767543,0.6767543
lpc800,What is the bit_width of UART1_RST_N field from PRESETCTRL register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of PWORD field from W4 register from GPIO_PORT peripheral for LPC800 microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PDATA register for SPI0/1.,PDATA0-PDATA31 of SPI0/1 Ports,PDATA register for SPI0/1.,PDATA0-PDATA31 of SPI0/1 Ports,0.28428108,0.28428108,0.24674258,0.24674258
lpc800,What is the bit_width of OD field from PIO0_13 register from IOCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of PINASSIGN6 register from SWM peripheral for LPC800 microcontroller?,0x18,0x4004 8178,0x4000 C018,0x4004 8178,0x4000 C018,0.6037102,0.6037102,0.59110737,0.59110737
lpc800,What is the bit_offset of RXNOISEINT field from STAT register from USART2 peripheral for LPC800 microcontroller?,15,14,12,14,12,0.8838254,0.8838254,0.7611946,0.7611946
lpc800,What is the bit_width of MONNACK field from MONRXDAT register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the size of IENR register from PIN_INT peripheral for LPC800 microcontroller?,32,8,32,8,32,0.67385197,0.67385197,0.9999999,0.9999999
lpc800,What is the bit_offset of PWORD field from W3 register from GPIO_PORT peripheral for LPC800 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc800,What is the bit_width of RXRDY field from INTSTAT register from USART2 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of WWDT field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,17,0x08,0,0x08,0,0.16722651,0.16722651,0.32794923,0.32794923
lpc800,What is the bit_offset of PRE_DELAY field from DLY register from SPI0 peripheral for LPC800 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc800,What is the bit_offset of DELTACTS field from INTSTAT register from USART0 peripheral for LPC800 microcontroller?,5,16,10,16,10,0.5548755,0.5548755,0.719052,0.719052
lpc800,What is the description of MODE field from PIO0_17 register from IOCON peripheral for LPC800 microcontroller?,Selects function mode (on-chip pull-up/pull-down resistor control).,I/O Mode Control,I/O Mode Select,I/O Mode Control,I/O Mode Select,0.5046577,0.5046577,0.53914773,0.53914773
lpc800,What is the description of CLKSEL field from CONFIG register from SCT peripheral for LPC800 microcontroller?,SCT clock select,CLKSEL,SPI0/1 Clock Select,CLKSEL,SPI0/1 Clock Select,0.14261964,0.14261964,0.6894046,0.6894046
lpc800,What is the bit_width of SCLTIMEOUT field from INTSTAT register from I2C peripheral for LPC800 microcontroller?,1,1,10,1,10,1.0,1.0,0.61559385,0.61559385
lpc800,What is the bit_offset of RXRDY field from STAT register from USART0 peripheral for LPC800 microcontroller?,0,15,0,15,0,0.36881483,0.36881483,1.0000001,1.0000001
lpc800,What is the description of TXDAT field from TXDATA register from USART2 peripheral for LPC800 microcontroller?,Writing to the USART Transmit Data Register causes the data to be transmitted as soon as the transmit shift register is available.,"Transmit Data Register (TXDATA, address 0x4006 401C (USART0), 0x4006 801C (USART1), 0x4006 C01C (USART2)) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",TXDAT,"Transmit Data Register (TXDATA, address 0x4006 401C (USART0), 0x4006 801C (USART1), 0x4006 C01C (USART2)) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",TXDAT,0.6017964,0.6017964,0.27602336,0.27602336
lpc800,What is the bit_offset of U1_RXD_I field from PINASSIGN1 register from SWM peripheral for LPC800 microcontroller?,16,16,0,16,0,1.0,1.0,0.3899445,0.3899445
lpc800,What is the bit_offset of PMAT field from PMCTRL register from PIN_INT peripheral for LPC800 microcontroller?,24,0x18,0,0x18,0,0.40029457,0.40029457,0.43377078,0.43377078
lpc800,What is the bit_offset of INV field from PIO0_11 register from IOCON peripheral for LPC800 microcontroller?,6,31:16 -,28,31:16 -,28,0.16626792,0.16626792,0.62673545,0.62673545
lpc800,What is the description of DIRECTION field from EV4_CTRL register from SCT peripheral for LPC800 microcontroller?,"Direction qualifier for event generation. This field only applies when the counters are operating in BIDIR  mode. If BIDIR = 0, the SCT ignores this field. Value 0x3 is reserved.",Output Direction Control,I/O Configuration for Event 4.,Output Direction Control,I/O Configuration for Event 4.,0.29777348,0.29777348,0.34164992,0.34164992
lpc800,What is the description of VALUE field from COUNT register from WKT peripheral for LPC800 microcontroller?,A write to this register pre-loads start count value into the timer and starts the count-down sequence. A read reflects the current value of the timer.,"15:0 VALCAP_L When UNIFY = 0, read the 16-bit counter value at which this 0 register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.","15:0 VALUE_L When UNIFY = 0, read the 16-bit counter value. When UNIFY = 1, read the lower 16 bits of the 32-bit value.","15:0 VALCAP_L When UNIFY = 0, read the 16-bit counter value at which this 0 register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.","15:0 VALUE_L When UNIFY = 0, read the 16-bit counter value. When UNIFY = 1, read the lower 16 bits of the 32-bit value.",0.36769038,0.36769038,0.29470816,0.29470816
lpc800,What is the description of MONIDLE field from STAT register from I2C peripheral for LPC800 microcontroller?,Monitor Idle flag. This flag is set when the Monitor function sees the I2C bus change from active to inactive. This can be used by software to decide when to process data accumulated by the Monitor function. This flag will cause an interrupt when set if enabled via the INTENSET register . The flag can be cleared by writing a 1 to this bit.,Monitor Idle interrupt Enable. 0 0 The MonIdle interrupt is disabled. 1 The MonIdle interrupt is enabled.,"Monitor Idle interrupt Enable. 0 0 The MonIdle interrupt is disabled. 1 The MonIdle interrupt is enabled. 23:20 - Reserved. Read value is undefined, only zero NA should be written. 24 EVENTTIMEOUTEN Event time-out interrupt Enable. 0 0 The Event time-out interrupt is disabled. 1 The Event time-out interrupt is enabled. 25 SCLTIMEOUTEN SCL time-out interrupt Enable. 0 0 The SCL time-out interrupt is disabled. 1 The SCL time-out interrupt is enabled. 31:26 - Reserved. Read value is undefined, only zero NA should be written.",Monitor Idle interrupt Enable. 0 0 The MonIdle interrupt is disabled. 1 The MonIdle interrupt is enabled.,"Monitor Idle interrupt Enable. 0 0 The MonIdle interrupt is disabled. 1 The MonIdle interrupt is enabled. 23:20 - Reserved. Read value is undefined, only zero NA should be written. 24 EVENTTIMEOUTEN Event time-out interrupt Enable. 0 0 The Event time-out interrupt is disabled. 1 The Event time-out interrupt is enabled. 25 SCLTIMEOUTEN SCL time-out interrupt Enable. 0 0 The SCL time-out interrupt is disabled. 1 The SCL time-out interrupt is enabled. 31:26 - Reserved. Read value is undefined, only zero NA should be written.",0.557173,0.557173,0.50137496,0.50137496
lpc800,What is the bit_width of CMPL_WR field from MODE register from CRC peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of DELTACTS field from STAT register from USART2 peripheral for LPC800 microcontroller?,This bit is set when a change in the state is detected for the CTS flag above. This bit is cleared by software.,Delta CTS detect,Delta CTS Detect,Delta CTS detect,Delta CTS Detect,0.40925777,0.40925777,0.40925777,0.40925777
lpc800,What is the bit_offset of MATCHSEL field from EV2_CTRL register from SCT peripheral for LPC800 microcontroller?,0,15:0,15:0,15:0,15:0,0.5474297,0.5474297,0.5474297,0.5474297
lpc800,What is the description of HYS field from PIO0_8 register from IOCON peripheral for LPC800 microcontroller?,Hysteresis.,Hysteresis Enable,Hysteresis Enable,Hysteresis Enable,Hysteresis Enable,0.7199062,0.7199062,0.7199062,0.7199062
lpc800,What is the address_offset of W1 register from GPIO_PORT peripheral for LPC800 microcontroller?,0x1004,0x4004 8004,0x4004 8004,0x4004 8004,0x4004 8004,0.8658953,0.8658953,0.8658953,0.8658953
lpc800,What is the size of CTRL register from USART2 peripheral for LPC800 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc800,What is the bit_offset of RXNOISEINT field from INTSTAT register from USART1 peripheral for LPC800 microcontroller?,15,12,12,12,12,0.7611946,0.7611946,0.7611946,0.7611946
lpc800,List all the fields of SIENR register from PIN_INT peripheral for LPC800 microcontroller.,SETENRL,PINTSEL0,"SPI0EN, SPI1EN, I2C0EN, I2C1EN, UART0EN, UART1EN, UART2EN, UART3EN, UART4EN, UART5EN, UART6EN, UART7EN, UART8EN, UART9EN, UART10EN, UART11EN, UART12EN, UART13EN, UART14EN, UART15EN, SSP0EN, SSP1EN, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2",PINTSEL0,"SPI0EN, SPI1EN, I2C0EN, I2C1EN, UART0EN, UART1EN, UART2EN, UART3EN, UART4EN, UART5EN, UART6EN, UART7EN, UART8EN, UART9EN, UART10EN, UART11EN, UART12EN, UART13EN, UART14EN, UART15EN, SSP0EN, SSP1EN, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2C_RST_N, I2",0.32654572,0.32654572,0.0555755,0.0555755
lpc800,What is the description of OVERRUNINT field from INTSTAT register from USART2 peripheral for LPC800 microcontroller?,Overrun Error interrupt flag.,Overrun interrupt.,Overrun Interrupt Status,Overrun interrupt.,Overrun Interrupt Status,0.7762591,0.7762591,0.79541546,0.79541546
lpc800,What is the description of MATCH2 register from SCT peripheral for LPC800 microcontroller?,SCT match value register of match channels 0 to 4; REGMOD0 to REGMODE4 = 0,MATCH2,MATCH2,MATCH2,MATCH2,0.31688035,0.31688035,0.31688035,0.31688035
lpc800,What is the description of CRC peripheral for LPC800 microcontroller?,Cyclic Redundancy Check (CRC) engine,CRC engine.,CRC engine,CRC engine.,CRC engine,0.593909,0.593909,0.63152367,0.63152367
lpc800,What is the description of SSAEN field from INTENCLR register from SPI0 peripheral for LPC800 microcontroller?,Writing 1 clears the corresponding bits in the INTENSET register.,Slave Address Enable,Slave Address Enable,Slave Address Enable,Slave Address Enable,0.07012513,0.07012513,0.07012513,0.07012513
lpc800,What is the bit_width of COMBMODE field from EV2_CTRL register from SCT peripheral for LPC800 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc800,What is the bit_offset of TXUR field from INTSTAT register from SPI1 peripheral for LPC800 microcontroller?,3,0x1,0,0x1,0,0.3793783,0.3793783,0.517039,0.517039
lpc800,What is the bit_width of RXRDY field from STAT register from SPI1 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of CLRP0 field from CLR0 register from GPIO_PORT peripheral for LPC800 microcontroller?,18,1,1,1,1,0.43743575,0.43743575,0.43743575,0.43743575
lpc800,What is the bit_offset of IOCOND field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,10,12,12,12,12,0.68204635,0.68204635,0.68204635,0.68204635
lpc800,What is the bit_width of BIDIR_H field from CTRL register from SCT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of CLK_DIV field from PIO0_5 register from IOCON peripheral for LPC800 microcontroller?,13,16,16,16,16,0.8041519,0.8041519,0.8041519,0.8041519
lpc800,What is the size of STAT1 register from MRT peripheral for LPC800 microcontroller?,None,0x4,4,0x4,4,0.37645102,0.37645102,0.5877173,0.5877173
lpc800,What is the bit_width of STOP_L field from CTRL register from SCT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of MASKP0 field from MASK0 register from GPIO_PORT peripheral for LPC800 microcontroller?,18,32,32,32,32,0.60628194,0.60628194,0.60628194,0.60628194
lpc800,What is the description of MONCLKSTR field from CFG register from I2C peripheral for LPC800 microcontroller?,Monitor function Clock Stretching.,Clock Stretching Enable for Monitor Function,Clock Stretching Enable for Monitor Function,Clock Stretching Enable for Monitor Function,Clock Stretching Enable for Monitor Function,0.879283,0.879283,0.879283,0.879283
lpc800,List all the registers of SPI0 peripheral for LPC800 microcontroller.,"CFG, DLY, STAT, INTENSET, INTENCLR, RXDAT, TXDATCTL, TXDAT, TXCTL, DIV, INTSTAT","SPI0CFG, SPI0DLY, SPI0STAT, SPI0CTRL, SPI0CTRLB, SPI0CTRLC, SPI0CTRLD, SPI0CTRLF, SPI0CTRLG, SPI0CTRLH, SPI0CTRLI, SPI0CTRLJ, SPI0CTRLK, SPI0CTRLL, SPI0CTRLM, SPI0CTRLN, SPI0CTRLP, SPI0CTRLQ, SPI0CTRLR, SPI0CTRLS, SPI0CTRLT, SPI0CTRLU, SPI0CTRLV, SPI0CTRLW, SPI0CTRLX, SPI0CTRLY, SPI0CTRLZ, SPI0CTRLAA, SPI0CTRLAB, SPI0CTRLAC, SPI0CTRLAD, SPI0CTRLAE, SPI0CTRLAF, SPI0CTRLAG, SPI0CTRLAH, SPI0CTRLAL, SPI0CTRLAM, SPI0CTRLAN, SPI0CTRLAO, SPI0CTRLAP, SPI0CTRLAQ, SPI0CTRLAR, SPI0CTRLAS, SPI0CTRLAT, SPI0CTRLAU, SPI0CTRLAV, SPI0CTRLAW, SPI0CTRLAX, SPI0CTRLAY, SPI0CTRLAZ, SPI0CTRLBA, SPI0CTRLBB, SPI0CTRLBC, SPI0CTRLBD, SPI0CTRLBE, SPI0CTRLBF, SPI0CTRLBG, SPI0CTRLBH, SPI0CTRLBL, SPI0CTRLBM, SPI0CTRLBN, SPI0CTRLBO, SPI0CTRLBP, SPI0CTRLBQ, SPI0CTRLBR, SPI0CTRLBS, SPI0CTRLBT, SPI0CTRLBU, SPI0CTRLBV, SPI0CTRLBW, SPI0CTRLBX, SPI0CTRLBY, SPI0CTRLBZ, SPI0CTRLCA, SPI0CTRLCB, SPI0CTRLCC, SPI0CTRLCD, SPI0CTRLCE, SPI0CTRLCF, SPI0CTRLCG, SPI0CTRLCH, SPI0CTRLCL, SPI0CTRLCM, SPI0CTRLCN, SPI0CTRLCO, SPI0CTRLCP, SPI0CTRLCQ, SPI0CTRLCR, SPI0CTRLCS, SPI0CTRLCT, SPI0CTRLCU, SPI0CTRLCV, SPI0CTRLCW, SPI0CTRLCX, SPI0CTRLCY, SPI0CTRLCZ, SPI0CTRLDA, SPI0CTRLDB, SPI0CTRLDC, SPI0CTRLDD, SPI0CTRLDE, SPI0CTRLDF, SPI0CTRLDG, SPI0CTRLDH, SPI0CTRLDL, SPI0CTRLDM, SPI0CTRLDN,","CTRL, STATUS, DLY, TXDATCTL, RXDATCTL, INTMODE, INTFLAG, TEMP, PRESCALER, CLKDIV, PRESCALERB, PRESCALERA, PRESCALERC, PRESCALERD, PRESCALERE, PRESCALERF, PRESCALERG, PRESCALERH, PRESCALERI, PRESCALERJ, PRESCALERK, PRESCALERL, PRESCALERM, PRESCALERN, PRESCALERO, PRESCALERP, PRESCALERQ, PRESCALERR, PRESCALERS, PRESCALERT, PRESCALERU, PRESCALERV, PRESCALERW, PRESCALERX, PRESCALERY, PRESCALERZ, PRESETCTRL, PRESETSTAT, PRESETINTMODE, PRESETINTFLAG, PRESETTEMP, PRESETCLKDIV, PRESETCTRLB, PRESETCTRLA, PRESETCTRLC, PRESETCTRLD, PRESETCTRLF, PRESETCTRLG, PRESETCTRLH, PRESETCTRLJ, PRESETCTRLK, PRESETCTRLM, PRESETCTRLN, PRESETCTRLP, PRESETCTRLQ, PRESETCTRLR, PRESETCTRLS, PRESETCTRLT, PRESETCTRLU, PRESETCTRLV, PRESETCTRLW, PRESETCTRLX, PRESETCTRLY, PRESETCTRLZ, PRESETCTRL0, PRESETCTRL1, PRESETCTRL2, PRESETCTRL3, PRESETCTRL4, PRESETCTRL5, PRESETCTRL6, PRESETCTRL7, PRESETCTRL8, PRESETCTRL9, PRESETCTRL10, PRESETCTRL11, PRESETCTRL12, PRESETCTRL13, PRESETCTRL14, PRESETCTRL15, PRESETCTRL16, PRESETCTRL17, PRESETCTRL18, PRESETCTRL19, PRESETCTRL20, PRESETCTRL21, PRESETCTRL22, PRESETCTRL23, PRESETCTRL24, PRESETCTRL25, PRESETCTRL26, PRESETCTRL27, PRESETCTRL28, PRESETCTRL29, PRESETCTRL30, PRESETCTRL31, PRESETCTRL32, PRESETCTRL33, PRESETCTRL34, PRESETCTRL35, PRESETCTRL36, PRESETCTRL37, PRESETCTRL38, PRESETCTRL39, PRESETCTRL40, PRESETCTRL41, PRESETCTRL42, PRESETCTRL43, PRESETCTRL44, PRE","SPI0CFG, SPI0DLY, SPI0STAT, SPI0CTRL, SPI0CTRLB, SPI0CTRLC, SPI0CTRLD, SPI0CTRLF, SPI0CTRLG, SPI0CTRLH, SPI0CTRLI, SPI0CTRLJ, SPI0CTRLK, SPI0CTRLL, SPI0CTRLM, SPI0CTRLN, SPI0CTRLP, SPI0CTRLQ, SPI0CTRLR, SPI0CTRLS, SPI0CTRLT, SPI0CTRLU, SPI0CTRLV, SPI0CTRLW, SPI0CTRLX, SPI0CTRLY, SPI0CTRLZ, SPI0CTRLAA, SPI0CTRLAB, SPI0CTRLAC, SPI0CTRLAD, SPI0CTRLAE, SPI0CTRLAF, SPI0CTRLAG, SPI0CTRLAH, SPI0CTRLAL, SPI0CTRLAM, SPI0CTRLAN, SPI0CTRLAO, SPI0CTRLAP, SPI0CTRLAQ, SPI0CTRLAR, SPI0CTRLAS, SPI0CTRLAT, SPI0CTRLAU, SPI0CTRLAV, SPI0CTRLAW, SPI0CTRLAX, SPI0CTRLAY, SPI0CTRLAZ, SPI0CTRLBA, SPI0CTRLBB, SPI0CTRLBC, SPI0CTRLBD, SPI0CTRLBE, SPI0CTRLBF, SPI0CTRLBG, SPI0CTRLBH, SPI0CTRLBL, SPI0CTRLBM, SPI0CTRLBN, SPI0CTRLBO, SPI0CTRLBP, SPI0CTRLBQ, SPI0CTRLBR, SPI0CTRLBS, SPI0CTRLBT, SPI0CTRLBU, SPI0CTRLBV, SPI0CTRLBW, SPI0CTRLBX, SPI0CTRLBY, SPI0CTRLBZ, SPI0CTRLCA, SPI0CTRLCB, SPI0CTRLCC, SPI0CTRLCD, SPI0CTRLCE, SPI0CTRLCF, SPI0CTRLCG, SPI0CTRLCH, SPI0CTRLCL, SPI0CTRLCM, SPI0CTRLCN, SPI0CTRLCO, SPI0CTRLCP, SPI0CTRLCQ, SPI0CTRLCR, SPI0CTRLCS, SPI0CTRLCT, SPI0CTRLCU, SPI0CTRLCV, SPI0CTRLCW, SPI0CTRLCX, SPI0CTRLCY, SPI0CTRLCZ, SPI0CTRLDA, SPI0CTRLDB, SPI0CTRLDC, SPI0CTRLDD, SPI0CTRLDE, SPI0CTRLDF, SPI0CTRLDG, SPI0CTRLDH, SPI0CTRLDL, SPI0CTRLDM, SPI0CTRLDN,","CTRL, STATUS, DLY, TXDATCTL, RXDATCTL, INTMODE, INTFLAG, TEMP, PRESCALER, CLKDIV, PRESCALERB, PRESCALERA, PRESCALERC, PRESCALERD, PRESCALERE, PRESCALERF, PRESCALERG, PRESCALERH, PRESCALERI, PRESCALERJ, PRESCALERK, PRESCALERL, PRESCALERM, PRESCALERN, PRESCALERO, PRESCALERP, PRESCALERQ, PRESCALERR, PRESCALERS, PRESCALERT, PRESCALERU, PRESCALERV, PRESCALERW, PRESCALERX, PRESCALERY, PRESCALERZ, PRESETCTRL, PRESETSTAT, PRESETINTMODE, PRESETINTFLAG, PRESETTEMP, PRESETCLKDIV, PRESETCTRLB, PRESETCTRLA, PRESETCTRLC, PRESETCTRLD, PRESETCTRLF, PRESETCTRLG, PRESETCTRLH, PRESETCTRLJ, PRESETCTRLK, PRESETCTRLM, PRESETCTRLN, PRESETCTRLP, PRESETCTRLQ, PRESETCTRLR, PRESETCTRLS, PRESETCTRLT, PRESETCTRLU, PRESETCTRLV, PRESETCTRLW, PRESETCTRLX, PRESETCTRLY, PRESETCTRLZ, PRESETCTRL0, PRESETCTRL1, PRESETCTRL2, PRESETCTRL3, PRESETCTRL4, PRESETCTRL5, PRESETCTRL6, PRESETCTRL7, PRESETCTRL8, PRESETCTRL9, PRESETCTRL10, PRESETCTRL11, PRESETCTRL12, PRESETCTRL13, PRESETCTRL14, PRESETCTRL15, PRESETCTRL16, PRESETCTRL17, PRESETCTRL18, PRESETCTRL19, PRESETCTRL20, PRESETCTRL21, PRESETCTRL22, PRESETCTRL23, PRESETCTRL24, PRESETCTRL25, PRESETCTRL26, PRESETCTRL27, PRESETCTRL28, PRESETCTRL29, PRESETCTRL30, PRESETCTRL31, PRESETCTRL32, PRESETCTRL33, PRESETCTRL34, PRESETCTRL35, PRESETCTRL36, PRESETCTRL37, PRESETCTRL38, PRESETCTRL39, PRESETCTRL40, PRESETCTRL41, PRESETCTRL42, PRESETCTRL43, PRESETCTRL44, PRE",0.33727372,0.33727372,0.55926913,0.55926913
lpc800,What is the bit_offset of FLAG field from EVFLAG register from SCT peripheral for LPC800 microcontroller?,0,15:0,16,15:0,16,0.5474297,0.5474297,0.3899445,0.3899445
lpc800,What is the bit_offset of OUTSEL field from EV5_CTRL register from SCT peripheral for LPC800 microcontroller?,5,12,12,12,12,0.6980264,0.6980264,0.6980264,0.6980264
lpc800,What is the address_offset of CTRL register from USART1 peripheral for LPC800 microcontroller?,0x4,0x4006 4004,0x4006 4004,0x4006 4004,0x4006 4004,0.68983257,0.68983257,0.68983257,0.68983257
lpc800,What is the description of RXDAT register from SPI0 peripheral for LPC800 microcontroller?,SPI Receive Data,RXDAT,RXDAT0 Register,RXDAT,RXDAT0 Register,0.16120759,0.16120759,0.22470272,0.22470272
lpc800,What is the bit_width of INV field from PIO0_6 register from IOCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of Loop field from CFG register from SPI1 peripheral for LPC800 microcontroller?,7,16,16,16,16,0.59305847,0.59305847,0.59305847,0.59305847
lpc800,What is the description of CTIN_2_I field from PINASSIGN6 register from SWM peripheral for LPC800 microcontroller?,CTIN_2function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_17 (= 0x11).,SCT input 2.,SCT input 2.,SCT input 2.,SCT input 2.,0.18701106,0.18701106,0.18701106,0.18701106
lpc800,What is the bit_width of OVERRUNINT field from STAT register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,List all the fields of B9 register from GPIO_PORT peripheral for LPC800 microcontroller.,PBYTE,0b001,0,0b001,0,0.19898316,0.19898316,0.17296302,0.17296302
lpc800,What is the bit_width of OVERRUNINT field from STAT register from USART2 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of ACMP_RST_N field from PRESETCTRL register from SYSCON peripheral for LPC800 microcontroller?,12,0x004,12,0x004,12,0.28701124,0.28701124,1.0000001,1.0000001
lpc800,What is the description of CAPn_H field from CAP4 register from SCT peripheral for LPC800 microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.","CAPCONm_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -",CAPCON4_H,"CAPCONm_H If bit m is one, event m causes the CAPn_H (UNIFY = 0) 0 register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 5 = bit 20). 31:17 - Reserved. -",CAPCON4_H,0.5612105,0.5612105,0.15706408,0.15706408
lpc800,What is the description of WAKEUPHYS field from DPDCTRL register from PMU peripheral for LPC800 microcontroller?,WAKEUP pin hysteresis enable,Wake-up from Deep power-down mode.,Wake-up from Deep-power-down mode.,Wake-up from Deep power-down mode.,Wake-up from Deep-power-down mode.,0.48102367,0.48102367,0.4719563,0.4719563
lpc800,What is the bit_width of SEL_PMATCH field from PMCTRL register from PIN_INT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of TXRDY field from INTSTAT register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of MATCHn_H field from MATCH4 register from SCT peripheral for LPC800 microcontroller?,16,31:16,16,31:16,16,0.3792323,0.3792323,1.0,1.0
lpc800,What is the address_offset of DLY register from SPI1 peripheral for LPC800 microcontroller?,0x4,0x4005 8004,0x4005 C004,0x4005 8004,0x4005 C004,0.7030611,0.7030611,0.69389784,0.69389784
lpc800,What is the description of IRQNO field from NMISRC register from SYSCON peripheral for LPC800 microcontroller?,The IRQ number of the interrupt that acts as the Non-Maskable Interrupt (NMI) if bit 31 is 1. See Table 58 for the list of interrupt sources and their IRQ numbers.,Interrupt Number,NMI source select,Interrupt Number,NMI source select,0.6543635,0.6543635,0.3717904,0.3717904
lpc800,What is the bit_offset of SIN0 field from INPUT register from SCT peripheral for LPC800 microcontroller?,16,0,0,0,0,0.3899445,0.3899445,0.3899445,0.3899445
lpc800,What is the bit_width of PINT3 field from STARTERP0 register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of INTPIN field from PINTSEL6 register from SYSCON peripheral for LPC800 microcontroller?,Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO0_17 correspond to numbers 0 to 17).,GPIO Pin Interrupt Select register 6,GPIO Pin Interrupt Select register 6,GPIO Pin Interrupt Select register 6,GPIO Pin Interrupt Select register 6,0.60258424,0.60258424,0.60258424,0.60258424
lpc800,What is the bit_width of SLVNOTSTR field from STAT register from I2C peripheral for LPC800 microcontroller?,1,11,1,11,1,0.58286226,0.58286226,1.0,1.0
lpc800,List all the fields of W5 register from GPIO_PORT peripheral for LPC800 microcontroller.,PWORD,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0,0.15446717,0.15446717,0.18613371,0.18613371
lpc800,What is the bit_offset of CLK_DIV field from PIO0_1 register from IOCON peripheral for LPC800 microcontroller?,13,16,12,16,12,0.8041519,0.8041519,0.82327294,0.82327294
lpc800,What is the bit_width of WDTOF field from MOD register from WWDT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of IOCOND field from EV4_CTRL register from SCT peripheral for LPC800 microcontroller?,"Selects the I/O condition for event n. (The detection of edges on outputs lag the conditions that switch the outputs by one SCT clock). In order to guarantee proper edge/state detection, an input must have a minimum pulse width of at least one SCT  clock period .",PIO0_4 I/O configuration.,I/O configuration (IOCON),PIO0_4 I/O configuration.,I/O configuration (IOCON),0.25799158,0.25799158,0.21754788,0.21754788
lpc800,List all the fields of GPREG0 register from PMU peripheral for LPC800 microcontroller.,GPDATA,"PERFLOCK, PERFREQ, PERFREQSEL, PERFREQDIV, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, P","GEN0, GEN1, GEN2, GEN3, GEN4, GEN5, GEN6, GEN7, GEN8, GEN9, GEN10, GEN11, GEN12, GEN13, GEN14, GEN15, GEN16, GEN17, GEN18, GEN19, GEN20, GEN21, GEN22, GEN23, GEN24, GEN25, GEN26, GEN27, GEN28, GEN29, GEN30, GEN31, GEN32, GEN33, GEN34, GEN35, GEN36, GEN37, GEN38, GEN39, GEN40, GEN41, GEN42, GEN43, GEN44, GEN45, GEN46, GEN47, GEN48, GEN49, GEN50, GEN51, GEN52, GEN53, GEN54, GEN55, GEN56, GEN57, GEN58, GEN59, GEN60, GEN61, GEN62, GEN63, GEN64, GEN65, GEN66, GEN67, GEN68, GEN69, GEN70, GEN71, GEN72, GEN73, GEN74, GEN75, GEN76, GEN77, GEN78, GEN79, GEN80, GEN81, GEN82, GEN83, GEN84, GEN85, GEN86, GEN87, GEN88, GEN89, GEN90, GEN91, GEN92, GEN93, GEN94, GEN95, GEN96, GEN97, GEN98, GEN99, GEN100, GEN101, GEN102, GEN103, GEN104, GEN105, GEN106, GEN107, GEN108, GEN109, GEN110, GEN111, GEN112, GEN113, GEN114, GEN115, GEN116, GEN117, GEN118, GEN119, GEN120, GEN121, GEN122, GEN123, GEN124, GEN125, GEN126, GEN127, GEN128, GEN129, GEN130, GEN131, GEN132, GEN133, GEN134, GEN135, GEN136, GEN137, GEN138, GEN139, GEN140, GEN141, GEN142, GEN143, GEN144, GEN145, GEN","PERFLOCK, PERFREQ, PERFREQSEL, PERFREQDIV, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, PERFREQDIVSEL, P","GEN0, GEN1, GEN2, GEN3, GEN4, GEN5, GEN6, GEN7, GEN8, GEN9, GEN10, GEN11, GEN12, GEN13, GEN14, GEN15, GEN16, GEN17, GEN18, GEN19, GEN20, GEN21, GEN22, GEN23, GEN24, GEN25, GEN26, GEN27, GEN28, GEN29, GEN30, GEN31, GEN32, GEN33, GEN34, GEN35, GEN36, GEN37, GEN38, GEN39, GEN40, GEN41, GEN42, GEN43, GEN44, GEN45, GEN46, GEN47, GEN48, GEN49, GEN50, GEN51, GEN52, GEN53, GEN54, GEN55, GEN56, GEN57, GEN58, GEN59, GEN60, GEN61, GEN62, GEN63, GEN64, GEN65, GEN66, GEN67, GEN68, GEN69, GEN70, GEN71, GEN72, GEN73, GEN74, GEN75, GEN76, GEN77, GEN78, GEN79, GEN80, GEN81, GEN82, GEN83, GEN84, GEN85, GEN86, GEN87, GEN88, GEN89, GEN90, GEN91, GEN92, GEN93, GEN94, GEN95, GEN96, GEN97, GEN98, GEN99, GEN100, GEN101, GEN102, GEN103, GEN104, GEN105, GEN106, GEN107, GEN108, GEN109, GEN110, GEN111, GEN112, GEN113, GEN114, GEN115, GEN116, GEN117, GEN118, GEN119, GEN120, GEN121, GEN122, GEN123, GEN124, GEN125, GEN126, GEN127, GEN128, GEN129, GEN130, GEN131, GEN132, GEN133, GEN134, GEN135, GEN136, GEN137, GEN138, GEN139, GEN140, GEN141, GEN142, GEN143, GEN144, GEN145, GEN",0.15036136,0.15036136,0.20037216,0.20037216
lpc800,What is the description of STATEV field from EV1_CTRL register from SCT peripheral for LPC800 microcontroller?,"This value is loaded into or added to the state selected by  HEVENT, depending on STATELD, when this event is the  highest-numbered event occurring for that state. If STATELD and  STATEV are both zero, there is no change to the STATE value.","15:0 VALCAP_L When UNIFY = 0, read the 16-bit counter value at which this 0 register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.","STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, ST","15:0 VALCAP_L When UNIFY = 0, read the 16-bit counter value at which this 0 register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.","STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, STATE, STATEV, ST",0.31846637,0.31846637,0.1692004,0.1692004
lpc800,List all the registers of GPIO_PORT peripheral for LPC800 microcontroller.,"DIR0, MASK0, PIN0, MPIN0, SET0, CLR0, NOT0, B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17, W0, W1, W2, W3, W4, W5, W6, W7, W8, W9, W10, W11, W12, W13, W14, W15, W16, W17","PIO0_5, PIO0_4, PIO0_3, PIO0_2, PIO0_11, PIO0_10, PIO0_16, PIO0_15, PIO0_1, PIO0_9, PIO0_8, PIO0_7, PIO0_G, PIO0_O, PIO0_14, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15","PIO0_0, PIO0_1, PIO0_2, PIO0_3, PIO0_4, PIO0_5, PIO0_6, PIO0_7, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_12, PIO0_13, PIO0_14, PIO0_15, PIO0_16, PIO0_17, PIO0_18, PIO0_19, PIO0_20, PIO0_21, PIO0_22, PIO0_23, PIO0_24, PIO0_25, PIO0_26, PIO0_27, PIO0_28, PIO0_29, PIO0_30, PIO0_31, PIO0_32, PIO0_33, PIO0_34, PIO0_35, PIO0_36, PIO0_37, PIO0_38, PIO0_39, PIO0_40, PIO0_41, PIO0_42, PIO0_43, PIO0_44, PIO0_45, PIO0_46, PIO0_47, PIO0_48, PIO0_49, PIO0_50, PIO0_51, PIO0_52, PIO0_53, PIO0_54, PIO0_55, PIO0_56, PIO0_57, PIO0_58, PIO0_59, PIO0_60, PIO0_61, PIO0_62, PIO0_63, PIO0_64, PIO0_65, PIO0_66, PIO0_67, PIO0_68, PIO0_69, PIO0_70, PIO0_71, PIO0_72, PIO0_73, PIO0_74, PIO0_75, PIO0_76, PIO0_77, PIO0_78, PIO0_79, PIO0_80, PIO0_81, PIO0_82, PIO0_83, PIO0_84, PIO0_85, PIO0_86, PIO0_87, PIO0_88, PIO0_89, PIO0_90, PIO0_91, PIO0_92, PIO0_93, PIO0_94, PIO0_95, PIO0_96, PIO0_97, PIO0_98, PIO0_99, PIO0_100, PIO0_101, PIO0_102, PIO0_103, PIO0_104, PIO0_105, PIO0_106, PIO0_107, PIO0_108, PIO0_10","PIO0_5, PIO0_4, PIO0_3, PIO0_2, PIO0_11, PIO0_10, PIO0_16, PIO0_15, PIO0_1, PIO0_9, PIO0_8, PIO0_7, PIO0_G, PIO0_O, PIO0_14, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15, PIO0_1, PIO0_14, PIO0_15","PIO0_0, PIO0_1, PIO0_2, PIO0_3, PIO0_4, PIO0_5, PIO0_6, PIO0_7, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_12, PIO0_13, PIO0_14, PIO0_15, PIO0_16, PIO0_17, PIO0_18, PIO0_19, PIO0_20, PIO0_21, PIO0_22, PIO0_23, PIO0_24, PIO0_25, PIO0_26, PIO0_27, PIO0_28, PIO0_29, PIO0_30, PIO0_31, PIO0_32, PIO0_33, PIO0_34, PIO0_35, PIO0_36, PIO0_37, PIO0_38, PIO0_39, PIO0_40, PIO0_41, PIO0_42, PIO0_43, PIO0_44, PIO0_45, PIO0_46, PIO0_47, PIO0_48, PIO0_49, PIO0_50, PIO0_51, PIO0_52, PIO0_53, PIO0_54, PIO0_55, PIO0_56, PIO0_57, PIO0_58, PIO0_59, PIO0_60, PIO0_61, PIO0_62, PIO0_63, PIO0_64, PIO0_65, PIO0_66, PIO0_67, PIO0_68, PIO0_69, PIO0_70, PIO0_71, PIO0_72, PIO0_73, PIO0_74, PIO0_75, PIO0_76, PIO0_77, PIO0_78, PIO0_79, PIO0_80, PIO0_81, PIO0_82, PIO0_83, PIO0_84, PIO0_85, PIO0_86, PIO0_87, PIO0_88, PIO0_89, PIO0_90, PIO0_91, PIO0_92, PIO0_93, PIO0_94, PIO0_95, PIO0_96, PIO0_97, PIO0_98, PIO0_99, PIO0_100, PIO0_101, PIO0_102, PIO0_103, PIO0_104, PIO0_105, PIO0_106, PIO0_107, PIO0_108, PIO0_10",0.5966518,0.5966518,0.5654518,0.5654518
lpc800,What is the address_offset of OUT2_SET register from SCT peripheral for LPC800 microcontroller?,0x510,0x510,0x510,0x510,0x510,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the address_offset of PINTSEL3 register from SYSCON peripheral for LPC800 microcontroller?,0x184,0x190,0x4004 817c,0x190,0x4004 817c,0.753034,0.753034,0.7027074,0.7027074
lpc800,What is the description of PBYTE field from B4 register from GPIO_PORT peripheral for LPC800 microcontroller?,"Read: state of the pin P0_n, regardless of direction, masking, or alternate function, except that pins configured as analog I/O always read as 0. Write: loads the pin's output bit.","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W",0.5265611,0.5265611,0.5265611,0.5265611
lpc800,What is the bit_offset of FRAMERRCLR field from INTENCLR register from USART1 peripheral for LPC800 microcontroller?,13,15,12,15,12,0.8625994,0.8625994,0.82327294,0.82327294
lpc800,What is the description of RXNOISEINT field from INTSTAT register from USART1 peripheral for LPC800 microcontroller?,Received Noise interrupt flag.,Receive data sample noise detected interrupt.,RX Noise Detected Interrupt Flag,Receive data sample noise detected interrupt.,RX Noise Detected Interrupt Flag,0.6874323,0.6874323,0.7543974,0.7543974
lpc800,What is the bit_offset of CHAN field from IDLE_CH register from MRT peripheral for LPC800 microcontroller?,4,0,0,0,0,0.5480499,0.5480499,0.5480499,0.5480499
lpc800,What is the bit_offset of SPI0_SSEL_IO field from PINASSIGN4 register from SWM peripheral for LPC800 microcontroller?,16,15:8,15,15:8,15,0.4209242,0.4209242,0.8802326,0.8802326
lpc800,What is the bit_offset of STATEMSKm field from EV2_STATE register from SCT peripheral for LPC800 microcontroller?,0,15:0,12,15:0,12,0.5474297,0.5474297,0.43830746,0.43830746
lpc800,What is the description of WKT peripheral for LPC800 microcontroller?,Self wake-up timer (WKT),Wake-up timer,WKT,Wake-up timer,WKT,0.7701842,0.7701842,0.45177615,0.45177615
lpc800,What is the bit_width of CLK_DIV field from PIO0_12 register from IOCON peripheral for LPC800 microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc800,What is the bit_offset of S_MODE field from PIO0_0 register from IOCON peripheral for LPC800 microcontroller?,11,16,12,16,12,0.5957118,0.5957118,0.83577025,0.83577025
lpc800,What is the description of CFG register from USART0 peripheral for LPC800 microcontroller?,USART Configuration register. Basic USART configuration settings that typically are not changed during operation.,"USART Configuration register (CFG, address 0x4006 4000 (USART0), 0x4006 8000 (USART1), 0x4006 C000 (USART2))",USART Configuration register,"USART Configuration register (CFG, address 0x4006 4000 (USART0), 0x4006 8000 (USART1), 0x4006 C000 (USART2))",USART Configuration register,0.7436151,0.7436151,0.8686153,0.8686153
lpc800,What is the description of DIV register from I2C peripheral for LPC800 microcontroller?,Clock pre-divider for the entire I2C block. This determines what time increments are used for the MSTTIME and SLVTIME registers.,0x4005 0014) bit description”,"I2C Clock Divider register (DIV, address 0x4005 0014) bit description",0x4005 0014) bit description”,"I2C Clock Divider register (DIV, address 0x4005 0014) bit description",0.3039332,0.3039332,0.6478608,0.6478608
lpc800,What is the bit_offset of HYS field from PIO0_16 register from IOCON peripheral for LPC800 microcontroller?,5,16,16,16,16,0.5548755,0.5548755,0.5548755,0.5548755
lpc800,What is the bit_offset of S_MODE field from PIO0_13 register from IOCON peripheral for LPC800 microcontroller?,11,16,12,16,12,0.5957118,0.5957118,0.83577025,0.83577025
lpc800,What is the address_offset of DIV register from SPI1 peripheral for LPC800 microcontroller?,0x24,0x6,0x4008 0008,0x6,0x4008 0008,0.7276971,0.7276971,0.6228167,0.6228167
lpc800,What is the bit_width of MODE field from PIO0_7 register from IOCON peripheral for LPC800 microcontroller?,2,3,3,3,3,0.86652684,0.86652684,0.86652684,0.86652684
lpc800,What is the bit_offset of FRAMERRCLR field from INTENCLR register from USART2 peripheral for LPC800 microcontroller?,13,15,12,15,12,0.8625994,0.8625994,0.82327294,0.82327294
lpc800,What is the description of I2CMODE field from PIO0_10 register from IOCON peripheral for LPC800 microcontroller?,"Selects I2C mode.  Select Standard mode (I2CMODE = 00, default) or Standard I/O functionality (I2CMODE = 01) if the pin function is GPIO (FUNC = 000).",I2C-bus mode select 0b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,I2C-bus mode select.,I2C-bus mode select 0b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,I2C-bus mode select.,0.5815046,0.5815046,0.6202131,0.6202131
lpc800,What is the description of OUT2_SET register from SCT peripheral for LPC800 microcontroller?,SCT output 2 set register,OUT2_SET,OUT2_SET,OUT2_SET,OUT2_SET,0.41789642,0.41789642,0.41789642,0.41789642
lpc800,What is the bit_width of STATEV field from EV2_CTRL register from SCT peripheral for LPC800 microcontroller?,5,16,16,16,16,0.5548755,0.5548755,0.5548755,0.5548755
lpc800,What is the address_offset of MOD register from WWDT peripheral for LPC800 microcontroller?,0x0,0x40004000,0x40004000,0x40004000,0x40004000,0.74202335,0.74202335,0.74202335,0.74202335
lpc800,What is the bit_offset of MSTARBLOSS field from STAT register from I2C peripheral for LPC800 microcontroller?,4,0x10,12,0x10,12,0.34322658,0.34322658,0.6974304,0.6974304
lpc800,List all the fields of PDSLEEPCFG register from SYSCON peripheral for LPC800 microcontroller.,"BOD_PD, WDTOSC_PD","PD0, PD1, PD2, PD3, PD4, PD5, PD6, PD7, PD8, PD9, PD10, PD11, PD12, PD13, PD14, PD15, PD16, PD17, PD18, PD19, PD20, PD21, PD22, PD23, PD24, PD25, PD26, PD27, PD28, PD29, PD30, PD31, PD32, PD33, PD34, PD35, PD36, PD37, PD38, PD39, PD40, PD41, PD42, PD43, PD44, PD45, PD46, PD47, PD48, PD49, PD50, PD51, PD52, PD53, PD54, PD55, PD56, PD57, PD58, PD59, PD60, PD61, PD62, PD63, PD64, PD65, PD66, PD67, PD68, PD69, PD70, PD71, PD72, PD73, PD74, PD75, PD76, PD77, PD78, PD79, PD80, PD81, PD82, PD83, PD84, PD85, PD86, PD87, PD88, PD89, PD90, PD91, PD92, PD93, PD94, PD95, PD96, PD97, PD98, PD99, PD100, PD101, PD102, PD103, PD104, PD105, PD106, PD107, PD108, PD109, PD110, PD111, PD112, PD113, PD114, PD115, PD116, PD117, PD118, PD119, PD120, PD121, PD122, PD123, PD124, PD125, PD126, PD127, PD128, PD129, PD130, PD131, PD132, PD133, PD134, PD135, PD136, PD137, PD138, PD139, PD140, PD141, PD142, PD143, PD144, PD145, PD","PD0, PD1, PD2, PD3, PD4, PD5, PD6, PD7, PD8, PD9, PD10, PD11, PD12, PD13, PD14, PD15, PD16, PD17, PD18, PD19, PD20, PD21, PD22, PD23, PD24, PD25, PD26, PD27, PD28, PD29, PD30, PD31, PD32, PD33, PD34, PD35, PD36, PD37, PD38, PD39, PD40, PD41, PD42, PD43, PD44, PD45, PD46, PD47, PD48, PD49, PD50, PD51, PD52, PD53, PD54, PD55, PD56, PD57, PD58, PD59, PD60, PD61, PD62, PD63, PD64, PD65, PD66, PD67, PD68, PD69, PD70, PD71, PD72, PD73, PD74, PD75, PD76, PD77, PD78, PD79, PD80, PD81, PD82, PD83, PD84, PD85, PD86, PD87, PD88, PD89, PD90, PD91, PD92, PD93, PD94, PD95, PD96, PD97, PD98, PD99, PD100, PD101, PD102, PD103, PD104, PD105, PD106, PD107, PD108, PD109, PD110, PD111, PD112, PD113, PD114, PD115, PD116, PD117, PD118, PD119, PD120, PD121, PD122, PD123, PD124, PD125, PD126, PD127, PD128, PD129, PD130, PD131, PD132, PD133, PD134, PD135, PD136, PD137, PD138, PD139, PD140, PD141, PD142, PD143, PD144, PD145, PD","PD0, PD1, PD2, PD3, PD4, PD5, PD6, PD7, PD8, PD9, PD10, PD11, PD12, PD13, PD14, PD15, PD16, PD17, PD18, PD19, PD20, PD21, PD22, PD23, PD24, PD25, PD26, PD27, PD28, PD29, PD30, PD31, PD32, PD33, PD34, PD35, PD36, PD37, PD38, PD39, PD40, PD41, PD42, PD43, PD44, PD45, PD46, PD47, PD48, PD49, PD50, PD51, PD52, PD53, PD54, PD55, PD56, PD57, PD58, PD59, PD60, PD61, PD62, PD63, PD64, PD65, PD66, PD67, PD68, PD69, PD70, PD71, PD72, PD73, PD74, PD75, PD76, PD77, PD78, PD79, PD80, PD81, PD82, PD83, PD84, PD85, PD86, PD87, PD88, PD89, PD90, PD91, PD92, PD93, PD94, PD95, PD96, PD97, PD98, PD99, PD100, PD101, PD102, PD103, PD104, PD105, PD106, PD107, PD108, PD109, PD110, PD111, PD112, PD113, PD114, PD115, PD116, PD117, PD118, PD119, PD120, PD121, PD122, PD123, PD124, PD125, PD126, PD127, PD128, PD129, PD130, PD131, PD132, PD133, PD134, PD135, PD136, PD137, PD138, PD139, PD140, PD141, PD142, PD143, PD144, PD145, PD","PD0, PD1, PD2, PD3, PD4, PD5, PD6, PD7, PD8, PD9, PD10, PD11, PD12, PD13, PD14, PD15, PD16, PD17, PD18, PD19, PD20, PD21, PD22, PD23, PD24, PD25, PD26, PD27, PD28, PD29, PD30, PD31, PD32, PD33, PD34, PD35, PD36, PD37, PD38, PD39, PD40, PD41, PD42, PD43, PD44, PD45, PD46, PD47, PD48, PD49, PD50, PD51, PD52, PD53, PD54, PD55, PD56, PD57, PD58, PD59, PD60, PD61, PD62, PD63, PD64, PD65, PD66, PD67, PD68, PD69, PD70, PD71, PD72, PD73, PD74, PD75, PD76, PD77, PD78, PD79, PD80, PD81, PD82, PD83, PD84, PD85, PD86, PD87, PD88, PD89, PD90, PD91, PD92, PD93, PD94, PD95, PD96, PD97, PD98, PD99, PD100, PD101, PD102, PD103, PD104, PD105, PD106, PD107, PD108, PD109, PD110, PD111, PD112, PD113, PD114, PD115, PD116, PD117, PD118, PD119, PD120, PD121, PD122, PD123, PD124, PD125, PD126, PD127, PD128, PD129, PD130, PD131, PD132, PD133, PD134, PD135, PD136, PD137, PD138, PD139, PD140, PD141, PD142, PD143, PD144, PD145, PD",0.22808242,0.22808242,0.22808242,0.22808242
lpc800,What is the description of DLY register from SPI0 peripheral for LPC800 microcontroller?,SPI Delay register,DLY,DLY,DLY,DLY,0.059228837,0.059228837,0.059228837,0.059228837
lpc800,What is the description of OVERRUNINT field from STAT register from USART2 peripheral for LPC800 microcontroller?,"Overrun Error interrupt flag. This flag is set when a new character is received while the receiver buffer is still in use. If this occurs, the newly received character in the shift register is lost.",Overrun interrupt status.,Overrun Interrupt Status,Overrun interrupt status.,Overrun Interrupt Status,0.65449274,0.65449274,0.60255617,0.60255617
lpc800,What is the description of PARITYSEL field from CFG register from USART1 peripheral for LPC800 microcontroller?,Selects what type of parity is used by the USART.,Parity Select,Parity Select,Parity Select,Parity Select,0.4695869,0.4695869,0.4695869,0.4695869
lpc800,What is the bit_offset of LADREF field from LAD register from CMP peripheral for LPC800 microcontroller?,6,24,24,24,24,0.7281065,0.7281065,0.7281065,0.7281065
lpc800,What is the bit_width of U0_RTS_O field from PINASSIGN0 register from SWM peripheral for LPC800 microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc800,What is the description of BODRSTLEV field from BODCTRL register from SYSCON peripheral for LPC800 microcontroller?,BOD reset level,Reset de-assertion threshold voltage is<tbd>.,Reset de-assertion threshold voltage level.,Reset de-assertion threshold voltage is<tbd>.,Reset de-assertion threshold voltage level.,0.47328234,0.47328234,0.45733473,0.45733473
lpc800,What is the bit_width of SLVNOTSTR field from INTSTAT register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of CLK_DIV field from PIO0_6 register from IOCON peripheral for LPC800 microcontroller?,Select peripheral clock divider for input filter sampling clock. Value 0x7 is reserved.,CLK_DIV6,CLKDIV6,CLK_DIV6,CLKDIV6,0.16766664,0.16766664,0.15020213,0.15020213
lpc800,List all the fields of INTENCLR register from USART1 peripheral for LPC800 microcontroller.,"RXRDYCLR, TXRDYCLR, DELTACTSCLR, TXDISINTCLR, OVERRUNCLR, DELTARXBRKCLR, STARTCLR, FRAMERRCLR, PARITYERRCLR, RXNOISECLR","RXDATAV, TXDATAV, RXOF, RXUF, TXOF, TXUF, PERR, FERR, MPAF, SSM, CTSIN, CTSINV, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN","RXDATAV, TXDATAV, RXOF, RXUF, TXOF, TXUF, PERR, FERR, MPAF, SSM, CTSIN, CTSINV, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS, RXCTS","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN",0.55449635,0.55449635,0.51555383,0.51555383
lpc800,What is the description of BRG register from USART1 peripheral for LPC800 microcontroller?,Baud Rate Generator register. 16-bit integer baud rate divisor value.,BRG,BRG,BRG,BRG,0.0781157,0.0781157,0.0781157,0.0781157
lpc800,What is the bit_offset of DIVVAL field from DIV register from I2C peripheral for LPC800 microcontroller?,0,12:15,0,12:15,0,0.18645105,0.18645105,1.0000001,1.0000001
lpc800,What is the bit_width of CTIN_0_I field from PINASSIGN5 register from SWM peripheral for LPC800 microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc800,What is the description of PBYTE field from B17 register from GPIO_PORT peripheral for LPC800 microcontroller?,"Read: state of the pin P0_n, regardless of direction, masking, or alternate function, except that pins configured as analog I/O always read as 0. Write: loads the pin's output bit.","PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","0 PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","0 PBYTE Read: state of the pin PIOO_n, regardless ofdirection, ext R/W",0.5119523,0.5119523,0.5751795,0.5751795
lpc800,What is the size of PIO0_9 register from IOCON peripheral for LPC800 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc800,What is the description of CFG register from SPI1 peripheral for LPC800 microcontroller?,SPI Configuration register,0x4005 C000 (SPI1),"SPI Configuration register (CFG, addresses 0x4005 C000 (SPI1)) bit description",0x4005 C000 (SPI1),"SPI Configuration register (CFG, addresses 0x4005 C000 (SPI1)) bit description",0.58537704,0.58537704,0.7024387,0.7024387
lpc800,What is the description of LADSEL field from LAD register from CMP peripheral for LPC800 microcontroller?,Voltage ladder value. The reference voltage Vref depends on the LADREF bit below. 00000 = VSS 00001 = 1 x Vref/31 00010 = 2 x Vref/31 ... 11111 = Vref,Address Select,Selects the address comparator to which the SLVADR0 register is associated.,Address Select,Selects the address comparator to which the SLVADR0 register is associated.,0.047195867,0.047195867,0.23146607,0.23146607
lpc800,What is the description of LPOSCEN field from DPDCTRL register from PMU peripheral for LPC800 microcontroller?,Enable the low-power oscillator for use with the 10 kHz self wake-up timer clock. You must set this bit if the CLKSEL bit in the self wake-up timer CTRL bit is set.  Do not enable the low-power oscillator if the self wake-up timer is clocked by the divided IRC.,LPOSCEN,Enable the oscillator during deep power down mode.,LPOSCEN,Enable the oscillator during deep power down mode.,-0.017376352,-0.017376352,0.495202,0.495202
lpc800,What is the bit_width of MATCHSEL field from EV5_CTRL register from SCT peripheral for LPC800 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
lpc800,What is the bit_offset of PWORD field from W9 register from GPIO_PORT peripheral for LPC800 microcontroller?,0,0,12,0,12,1.0000001,1.0000001,0.43830746,0.43830746
lpc800,What is the bit_width of SLVDESELCLR field from INTENCLR register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of SPI1 field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,Enables clock for SPI1.,Enables clock for SPI1.,Enables clock for SPI1.,Enables clock for SPI1.,Enables clock for SPI1.,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of SPI1 field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC800 microcontroller?,12,0x180,0x180,0x180,0x180,0.31544548,0.31544548,0.31544548,0.31544548
lpc800,What is the bit_offset of SLVADR field from SLVADR2 register from I2C peripheral for LPC800 microcontroller?,1,0x20,2,0x20,2,0.4334519,0.4334519,0.80541563,0.80541563
lpc800,What is the description of INTPIN field from PINTSEL2 register from SYSCON peripheral for LPC800 microcontroller?,Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO0_17 correspond to numbers 0 to 17).,GPIO Pin Interrupt Select register 2,GPIO Pin Interrupt Pin Select register 2,GPIO Pin Interrupt Select register 2,GPIO Pin Interrupt Pin Select register 2,0.57024944,0.57024944,0.57073385,0.57073385
lpc800,What is the description of RELOADn_L field from MATCHREL0 register from SCT peripheral for LPC800 microcontroller?,"When UNIFY = 0, read or write the 16-bit value to be loaded into the SCTMATCHn_L register. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be loaded into the MATCHn register.","15:0 RELOAD_L When UNIFY = 0, read or write the 16-bit value to be loaded into 0 the SCTMATCHn_L register. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be loaded into the MATCHn register.","RELOAD_L When UNIFY = 0, read or write the 16-bit value to be loaded into 0 the SCTMATCHn_L register. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be loaded into the MATCHn register.","15:0 RELOAD_L When UNIFY = 0, read or write the 16-bit value to be loaded into 0 the SCTMATCHn_L register. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be loaded into the MATCHn register.","RELOAD_L When UNIFY = 0, read or write the 16-bit value to be loaded into 0 the SCTMATCHn_L register. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be loaded into the MATCHn register.",0.93690085,0.93690085,0.9590203,0.9590203
lpc800,What is the description of STATELD field from EV5_CTRL register from SCT peripheral for LPC800 microcontroller?,This bit controls how the STATEV value modifies the state  selected by HEVENT when this event is the highest-numbered  event occurring for that state.,STATELD This bitcontrois how the STATEV value modiﬁes the state selected by HEVE NT when this event is the highest—numbered event occurring for that state.,STATELD This bitcontrois how the STATEV value modiﬁes the state selected by HEVE NT when this event is the highest—numbered event occurring for that state.,STATELD This bitcontrois how the STATEV value modiﬁes the state selected by HEVE NT when this event is the highest—numbered event occurring for that state.,STATELD This bitcontrois how the STATEV value modiﬁes the state selected by HEVE NT when this event is the highest—numbered event occurring for that state.,0.8114306,0.8114306,0.8114306,0.8114306
lpc800,What is the bit_offset of O3RES field from RES register from SCT peripheral for LPC800 microcontroller?,6,19,19,19,19,0.6190171,0.6190171,0.6190171,0.6190171
lpc800,What is the bit_offset of OUTSEL field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,5,12,12,12,12,0.6980264,0.6980264,0.6980264,0.6980264
lpc800,What is the address_offset of PIO0_15 register from IOCON peripheral for LPC800 microcontroller?,0x28,0x15,0x15,0x15,0x15,0.6888508,0.6888508,0.6888508,0.6888508
lpc800,What is the description of TXRDYCLR field from INTENCLR register from USART0 peripheral for LPC800 microcontroller?,Writing 1 clears the corresponding bit in the INTENSET register.,Transmitter Ready Interrupt Enable Clear,TXRDY Interrupt Disable Clear,Transmitter Ready Interrupt Enable Clear,TXRDY Interrupt Disable Clear,0.35876137,0.35876137,0.37491536,0.37491536
lpc800,What is the description of INTSTAT register from SPI0 peripheral for LPC800 microcontroller?,SPI Interrupt Status,STAT,Interrupt status register,STAT,Interrupt status register,0.16540346,0.16540346,0.67019576,0.67019576
lpc800,What is the bit_offset of STATEV field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,15,15,16,15,16,0.9999998,0.9999998,0.8802326,0.8802326
lpc800,What is the bit_width of DELTACTSCLR field from INTENCLR register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of INTEN field from CTRL0 register from MRT peripheral for LPC800 microcontroller?,Enable the TIMERn interrupt.,INTEN0 Access Address 0x4000 4008 (INTEN0) Bit Description 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000,Interrupt Enable,INTEN0 Access Address 0x4000 4008 (INTEN0) Bit Description 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000,Interrupt Enable,0.13341758,0.13341758,0.64699495,0.64699495
lpc800,What is the address_offset of PMCTRL register from PIN_INT peripheral for LPC800 microcontroller?,0x28,0x4004 C030,0x4004 C028,0x4004 C030,0x4004 C028,0.63149714,0.63149714,0.71861726,0.71861726
lpc800,What is the bit_width of SRC5 field from PMSRC register from PIN_INT peripheral for LPC800 microcontroller?,3,23,23,23,23,0.522167,0.522167,0.522167,0.522167
lpc800,What is the bit_width of TXUREN field from INTENSET register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of INTPIN field from PINTSEL7 register from SYSCON peripheral for LPC800 microcontroller?,Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO0_17 correspond to numbers 0 to 17).,GPIO Pin Interrupt Select register 7,GPIO Pin Interrupt Select register 7,GPIO Pin Interrupt Select register 7,GPIO Pin Interrupt Select register 7,0.6003215,0.6003215,0.6003215,0.6003215
lpc800,What is the description of SYSPLL_PD field from PDAWAKECFG register from SYSCON peripheral for LPC800 microcontroller?,System PLL wake-up configuration,Power down of SYSPLL.,Power down SYSPLL.,Power down of SYSPLL.,Power down SYSPLL.,0.19134203,0.19134203,0.22737786,0.22737786
lpc800,What is the bit_width of RXRDYCLR field from INTENCLR register from USART2 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of OUTSEL field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the address_offset of W3 register from GPIO_PORT peripheral for LPC800 microcontroller?,0x100c,0x4004 8180,0x4004 8180,0x4004 8180,0x4004 8180,0.5991038,0.5991038,0.5991038,0.5991038
lpc800,What is the bit_offset of PARITYERR field from RXDATASTAT register from USART1 peripheral for LPC800 microcontroller?,14,13,13,13,13,0.8949374,0.8949374,0.8949374,0.8949374
lpc800,What is the description of BIDIR_L field from CTRL register from SCT peripheral for LPC800 microcontroller?,L or unified counter direction select,Bidirectional mode select for 0 register.,Bidirectional mode select for 0 register.,Bidirectional mode select for 0 register.,Bidirectional mode select for 0 register.,0.36443254,0.36443254,0.36443254,0.36443254
lpc800,What is the bit_width of CLK_DIV field from PIO0_7 register from IOCON peripheral for LPC800 microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc800,What is the size of RXDAT register from SPI0 peripheral for LPC800 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc800,What is the description of I2C_RST_N field from PRESETCTRL register from SYSCON peripheral for LPC800 microcontroller?,I2C reset control,Reset I2C peripheral.,Enables clock for I2C block.,Reset I2C peripheral.,Enables clock for I2C block.,0.76681113,0.76681113,0.528164,0.528164
lpc800,What is the bit_offset of MATCHSEL field from EV1_CTRL register from SCT peripheral for LPC800 microcontroller?,0,0x10,15:0,0x10,15:0,0.6226061,0.6226061,0.5474297,0.5474297
lpc800,List all the fields of WINDOW register from WWDT peripheral for LPC800 microcontroller.,WINDOW,"WINDOW, WINDOWVAL, WINDOWEN, WINDOWVALEN, WINDOWVALREV, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREV","WINDOW, WINDOWVAL, WINDOWEN, WINDOWSIZE, WINDOWMODE, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESET","WINDOW, WINDOWVAL, WINDOWEN, WINDOWVALEN, WINDOWVALREV, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREVEN, WINDOWVALREV","WINDOW, WINDOWVAL, WINDOWEN, WINDOWSIZE, WINDOWMODE, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESETVAL, WINDOWRESET, WINDOWRESETEN, WINDOWRESETMODE, WINDOWRESETSIZE, WINDOWRESET",0.4522326,0.4522326,0.40838397,0.40838397
lpc800,What is the bit_width of NORELOAD_H field from CONFIG register from SCT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of DLY register from SPI1 peripheral for LPC800 microcontroller?,SPI Delay register,DLY,DLY,DLY,DLY,0.059228837,0.059228837,0.059228837,0.059228837
lpc800,What is the bit_offset of START field from STAT register from USART1 peripheral for LPC800 microcontroller?,12,0x4006 8024,0,0x4006 8024,0,0.11511278,0.11511278,0.43830746,0.43830746
lpc800,What is the bit_offset of MSTPENDINGCLR field from INTENCLR register from I2C peripheral for LPC800 microcontroller?,0,0x7,0x7,0x7,0x7,0.6477738,0.6477738,0.6477738,0.6477738
lpc800,What is the description of TOMIN field from TIMEOUT register from I2C peripheral for LPC800 microcontroller?,"Timeout time value, bottom four bits. These are hard-wired to 0xF. This gives a minimum timeout of 16 I2C function clocks and also a timeout resolution of 16 I2C function clocks.",16.7.1.1 Rate calculations,16.7.1.1 Bus rates and timing considerations,16.7.1.1 Rate calculations,16.7.1.1 Bus rates and timing considerations,0.21540101,0.21540101,0.27946195,0.27946195
lpc800,What is the address_offset of OUT1_CLR register from SCT peripheral for LPC800 microcontroller?,0x50c,0x50c,0x50C,0x50c,0x50C,1.0000001,1.0000001,1.0000001,1.0000001
lpc800,List all the registers of PMU peripheral for LPC800 microcontroller.,"PCON, DPDCTRL, GPREG0, GPREG1, GPREG2, GPREG3","PMU, PMSRC, PMCTRL, PMDIN0, PMDIN1, PMDIN2, PMDIN3, PMDIN4, PMDIN5, PMDIN6, PMDIN7, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATTGL, PMCTRL0, PMCTRL1, PMCTRL2, PMCTRL3, PMCTRL4, PMCTRL5, PMCTRL6, PMCTRL7, PMCTRL8, PMCTRL9, PMCTRL10, PMCTRL11, PMCTRL12, PMCTRL13, PMCTRL14, PMCTRL15, PMCTRL16, PMCTRL17, PMCTRL18, PMCTRL19, PMCTRL20, PMCTRL21, PMCTRL22, PMCTRL23, PMCTRL24, PMCTRL25, PMCTRL26, PMCTRL27, PMCTRL28, PMCTRL29, PMCTRL30, PMCTRL31, PMCTRL32, PMCTRL33, PMCTRL34, PMCTRL35, PMCTRL36, PMCTRL37, PMCTRL38, PMCTRL39, PMCTRL40, PMCTRL41, PMCTRL42, PMCTRL43, PMCTRL44, PMCTRL45, PMCTRL46, PMCTRL47, PMCTRL48, PMCTRL49, PMCTRL50, PMCTRL51, PMCTRL52, PMCTRL53, PMCTRL54, PMCTRL55, PMCTRL56, PMCTRL57, PMCTRL58, PMCTRL59, PMCTRL60, PMCTRL61, PMCTRL62, PMCTRL63, PMCTRL64, PMCTRL65, PMCTRL66, PMCTRL67, PMCTRL68, PMCTRL69, PMCTRL70, PMCTRL71, PMCTRL72, PMCTRL73, PMCTRL74, PMCTRL75, PMCTRL76, PMCTRL77, PMCTRL78, PMCTRL79, PMCTRL80, PMCTRL81, PMCTRL82, PMCTRL83, PMCTRL84, PMCTRL85, PMCTRL86, PMCTRL87, PMCTRL88, PMCTRL89, PMCTRL90, PMCTRL91, PMCTRL92, PMCTRL93, PMCTRL94, PMCTRL95, PMCTRL96, PMCTRL97, PMCTRL98, PMCTRL99, PMCTRL100, PMCTRL101, PMCTRL102, PMCTRL103, PMCTRL104, PMCTRL105, PMCTRL106, PMCTRL107, PMCTRL108, PMCTRL109, PMCTRL110, PMCTRL111, PMCTRL112, PMCTRL113, PMCTRL114, PMCTRL11","PMSRC, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG15, PMCFG16, PMCFG17, PMCFG18, PMCFG19, PMCFG20, PMCFG21, PMCFG22, PMCFG23, PMCFG24, PMCFG25, PMCFG26, PMCFG27, PMCFG28, PMCFG29, PMCFG30, PMCFG31, PMINEN, PMOVCTRL, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG15, PMCFG16, PMCFG17, PMCFG18, PMCFG19, PMCFG20, PMCFG21, PMCFG22, PMCFG23, PMCFG24, PMCFG25, PMCFG26, PMCFG27, PMCFG28, PMCFG29, PMCFG30, PMCFG31, PMINEN, PMOVCTRL, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG15, PMCFG16, PMCFG17, PMCFG18, PMCFG19, PMCFG20, PMCFG21, PMCFG22, PMCFG23, PMCFG24, PMCFG25, PMCFG26, PMCFG27, PMCFG28, PMCFG29, PMCFG30, PMCFG31, PMINEN, PMOVCTRL, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG1","PMU, PMSRC, PMCTRL, PMDIN0, PMDIN1, PMDIN2, PMDIN3, PMDIN4, PMDIN5, PMDIN6, PMDIN7, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATTGL, PMCTRL0, PMCTRL1, PMCTRL2, PMCTRL3, PMCTRL4, PMCTRL5, PMCTRL6, PMCTRL7, PMCTRL8, PMCTRL9, PMCTRL10, PMCTRL11, PMCTRL12, PMCTRL13, PMCTRL14, PMCTRL15, PMCTRL16, PMCTRL17, PMCTRL18, PMCTRL19, PMCTRL20, PMCTRL21, PMCTRL22, PMCTRL23, PMCTRL24, PMCTRL25, PMCTRL26, PMCTRL27, PMCTRL28, PMCTRL29, PMCTRL30, PMCTRL31, PMCTRL32, PMCTRL33, PMCTRL34, PMCTRL35, PMCTRL36, PMCTRL37, PMCTRL38, PMCTRL39, PMCTRL40, PMCTRL41, PMCTRL42, PMCTRL43, PMCTRL44, PMCTRL45, PMCTRL46, PMCTRL47, PMCTRL48, PMCTRL49, PMCTRL50, PMCTRL51, PMCTRL52, PMCTRL53, PMCTRL54, PMCTRL55, PMCTRL56, PMCTRL57, PMCTRL58, PMCTRL59, PMCTRL60, PMCTRL61, PMCTRL62, PMCTRL63, PMCTRL64, PMCTRL65, PMCTRL66, PMCTRL67, PMCTRL68, PMCTRL69, PMCTRL70, PMCTRL71, PMCTRL72, PMCTRL73, PMCTRL74, PMCTRL75, PMCTRL76, PMCTRL77, PMCTRL78, PMCTRL79, PMCTRL80, PMCTRL81, PMCTRL82, PMCTRL83, PMCTRL84, PMCTRL85, PMCTRL86, PMCTRL87, PMCTRL88, PMCTRL89, PMCTRL90, PMCTRL91, PMCTRL92, PMCTRL93, PMCTRL94, PMCTRL95, PMCTRL96, PMCTRL97, PMCTRL98, PMCTRL99, PMCTRL100, PMCTRL101, PMCTRL102, PMCTRL103, PMCTRL104, PMCTRL105, PMCTRL106, PMCTRL107, PMCTRL108, PMCTRL109, PMCTRL110, PMCTRL111, PMCTRL112, PMCTRL113, PMCTRL114, PMCTRL11","PMSRC, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG15, PMCFG16, PMCFG17, PMCFG18, PMCFG19, PMCFG20, PMCFG21, PMCFG22, PMCFG23, PMCFG24, PMCFG25, PMCFG26, PMCFG27, PMCFG28, PMCFG29, PMCFG30, PMCFG31, PMINEN, PMOVCTRL, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG15, PMCFG16, PMCFG17, PMCFG18, PMCFG19, PMCFG20, PMCFG21, PMCFG22, PMCFG23, PMCFG24, PMCFG25, PMCFG26, PMCFG27, PMCFG28, PMCFG29, PMCFG30, PMCFG31, PMINEN, PMOVCTRL, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG15, PMCFG16, PMCFG17, PMCFG18, PMCFG19, PMCFG20, PMCFG21, PMCFG22, PMCFG23, PMCFG24, PMCFG25, PMCFG26, PMCFG27, PMCFG28, PMCFG29, PMCFG30, PMCFG31, PMINEN, PMOVCTRL, PMCTRL, PMSTAT, PMSTATCLR, PMSTATSET, PMSTATINV, PMSTATTGL, PMCFG0, PMCFG1, PMCFG2, PMCFG3, PMCFG4, PMCFG5, PMCFG6, PMCFG7, PMCFG8, PMCFG9, PMCFG10, PMCFG11, PMCFG12, PMCFG13, PMCFG14, PMCFG1",0.50278914,0.50278914,0.44595104,0.44595104
lpc800,What is the description of PBYTE field from B8 register from GPIO_PORT peripheral for LPC800 microcontroller?,"Read: state of the pin P0_n, regardless of direction, masking, or alternate function, except that pins configured as analog I/O always read as 0. Write: loads the pin's output bit.","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W","Read: state of the pin PIOO_n, regardless ofdirection, ext R/W",0.5265611,0.5265611,0.5265611,0.5265611
lpc800,What is the bit_offset of STATELD field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,14,15,16,15,16,0.8838254,0.8838254,0.8578646,0.8578646
lpc800,What is the bit_width of IRCOUT_PD field from PDRUNCFG register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of PBYTE field from B4 register from GPIO_PORT peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of MONNACK field from MONRXDAT register from I2C peripheral for LPC800 microcontroller?,10,16,0,16,0,0.5112148,0.5112148,0.5376147,0.5376147
lpc800,What is the bit_offset of PARITYERRINT field from STAT register from USART2 peripheral for LPC800 microcontroller?,14,12,1,12,1,0.81254363,0.81254363,0.5056075,0.5056075
lpc800,What is the size of SLVCTL register from I2C peripheral for LPC800 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc800,What is the bit_offset of CAPn_H field from CAP0 register from SCT peripheral for LPC800 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of MSTPENDING field from INTSTAT register from I2C peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the description of SSD field from STAT register from SPI1 peripheral for LPC800 microcontroller?,"Slave Select Deassert. This flag is set whenever any asserted slave selects transition to deasserted, in both master and slave modes. This allows determining when the SPI transmit/receive functions become idle. This flag is cleared by software.","Slave Select Data. This ﬁeld is valid when the I2C slave function is selected by receiving an address that matches one of the slave addresses defined by any enabled slave address registers, and provides an identiﬁcation of the address that was matched. It is possible that more han one address could be matched, butonly one match can be reported 1ere. 0 R0 0 R0 0x0 Slave address 0 was matched. 0x1 Slave address 1 was matched. 0x2 Slave address 2 was matched. 0x3 Slave address 3 was matched.","Slave Select Data. This ﬁeld is valid when the I2C slave function is selected by receiving an address that matches one of the slave addresses defined by any enabled slave address registers, and provides an identiﬁcation of the address that was matched. It is possible that more han one address could be matched, butonly one match can be reported 1ere. 0 R0 0x0 Slave address 0 was matched. 0x1 Slave address 1 was matched. 0x2 Slave address 2 was matched. 0x3 Slave address 3 was matched.","Slave Select Data. This ﬁeld is valid when the I2C slave function is selected by receiving an address that matches one of the slave addresses defined by any enabled slave address registers, and provides an identiﬁcation of the address that was matched. It is possible that more han one address could be matched, butonly one match can be reported 1ere. 0 R0 0 R0 0x0 Slave address 0 was matched. 0x1 Slave address 1 was matched. 0x2 Slave address 2 was matched. 0x3 Slave address 3 was matched.","Slave Select Data. This ﬁeld is valid when the I2C slave function is selected by receiving an address that matches one of the slave addresses defined by any enabled slave address registers, and provides an identiﬁcation of the address that was matched. It is possible that more han one address could be matched, butonly one match can be reported 1ere. 0 R0 0x0 Slave address 0 was matched. 0x1 Slave address 1 was matched. 0x2 Slave address 2 was matched. 0x3 Slave address 3 was matched.",0.4457119,0.4457119,0.4486727,0.4486727
lpc800,What is the address_offset of CAP3 register from SCT peripheral for LPC800 microcontroller?,0x10c,0x5000 4118,0x5000 4118,0x5000 4118,0x5000 4118,0.5881514,0.5881514,0.5881514,0.5881514
lpc800,What is the bit_width of FLEN field from TXDATCTL register from SPI0 peripheral for LPC800 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
lpc800,What is the description of TXRDY field from STAT register from USART2 peripheral for LPC800 microcontroller?,"Transmitter Ready flag. When 1, this bit indicates that data may be written to the transmit buffer. Previous data may still be in the process of being transmitted. Cleared when data is written to TXDATA until the data is moved to the transmit shift register.",Transmit data ready.,Transmit data ready.,Transmit data ready.,Transmit data ready.,0.620497,0.620497,0.620497,0.620497
lpc800,What is the description of SYNCEN field from CFG register from USART1 peripheral for LPC800 microcontroller?,Selects synchronous or asynchronous operation.,Selects synchronous or asynchronous operation. Includes data phase selection and continuous clock option.,"Synchronous mode Master select. 0 0 Slave. When synchronous mode is enabled, the USART is a slave. 1 Master. When synchronous mode is enabled, the USART is a master. In asynchronous mode, the baud rate clock will be output on SCLK if it is connected to a pin.",Selects synchronous or asynchronous operation. Includes data phase selection and continuous clock option.,"Synchronous mode Master select. 0 0 Slave. When synchronous mode is enabled, the USART is a slave. 1 Master. When synchronous mode is enabled, the USART is a master. In asynchronous mode, the baud rate clock will be output on SCLK if it is connected to a pin.",0.7604355,0.7604355,0.43612605,0.43612605
lpc800,What is the description of LPOSCDPDEN field from DPDCTRL register from PMU peripheral for LPC800 microcontroller?,Enable the low-power oscillator in Deep power-down mode. Setting this bit causes the low-power oscillator to remain running during Deep power-down mode provided that bit 12 in this register is set as well.  You must set this bit for the self wake-up timer to be able to wake up the part from Deep power-down mode. Do not set this bit unless you must use the self wake-up timer to wake up from Deep power-down mode.,Enable/Disable Power Down of Oscillator Clock Domain.,LPOSCDPDEN,Enable/Disable Power Down of Oscillator Clock Domain.,LPOSCDPDEN,0.5485737,0.5485737,0.013372965,0.013372965
lpc800,What is the size of W15 register from GPIO_PORT peripheral for LPC800 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc800,What is the description of AIN1 field from INPUT register from SCT peripheral for LPC800 microcontroller?,Real-time status of input 1.,AIN1,AIN1 Input State,AIN1,AIN1 Input State,0.26213962,0.26213962,0.5005008,0.5005008
lpc800,What is the description of BODRSTENA field from BODCTRL register from SYSCON peripheral for LPC800 microcontroller?,BOD reset enable,Reset de-assertion enable,Enable Reset,Reset de-assertion enable,Enable Reset,0.4748249,0.4748249,0.66264683,0.66264683
lpc800,What is the description of TO field from TIMEOUT register from I2C peripheral for LPC800 microcontroller?,"Timeout time value. Specifies the timeout interval value in increments of 16 I2C function clocks, as defined by the CLKDIV register. To change this value while I2C is in operation, disable all time-outs, write a new value to TIMEOUT, then re-enable time-outs. 0x000 = A time-out will occur after 16 counts of the I2C function clock. 0x001 = A time-out will occur after 32 counts of the I2C function clock. ... 0xFFF = A timeout will occur after 65,536 counts of the I2C function clock.",16.7.1.1 Rate calculations,Timeout time value. Specifies the timeout interval value in increments of 16 I2C function clocks (Min value is 16).,16.7.1.1 Rate calculations,Timeout time value. Specifies the timeout interval value in increments of 16 I2C function clocks (Min value is 16).,0.19298328,0.19298328,0.8297839,0.8297839
lpc800,What is the description of STARTMSK_H field from START register from SCT peripheral for LPC800 microcontroller?,"If bit n is one, event n clears the STOP_H bit in the CTRL register (event 0 = bit 16, event 1 = bit 17, event 5 = bit 20).",Enable Start Mask for SPI0/1,Start Mask High,Enable Start Mask for SPI0/1,Start Mask High,0.15134645,0.15134645,0.15659735,0.15659735
lpc800,List all the fields of SYSPLLSTAT register from SYSCON peripheral for LPC800 microcontroller.,LOCK,0,0,0,0,0.2284314,0.2284314,0.2284314,0.2284314
lpc800,List all the fields of PIO0_2 register from IOCON peripheral for LPC800 microcontroller.,"MODE, HYS, INV, OD, S_MODE, CLK_DIV","PIO0_2, PIO0_2_MODE, PIO0_2_DIRECTION, PIO0_2_INVERT, PIO0_2_EDGE, PIO0_2_FILTER, PIO0_2_SLEW, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN,","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN","PIO0_2, PIO0_2_MODE, PIO0_2_DIRECTION, PIO0_2_INVERT, PIO0_2_EDGE, PIO0_2_FILTER, PIO0_2_SLEW, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN, PIO0_2_OPENSOURCE, PIO0_2_PULLUP, PIO0_2_PULLDOWN, PIO0_2_SLEWRATE, PIO0_2_DRIVESTRENGTH, PIO0_2_OPENDRAIN,","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN",0.35239393,0.35239393,0.17132285,0.17132285
lpc800,What is the bit_width of LOCK field from SYSPLLSTAT register from SYSCON peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of DELTARXBRKEN field from INTENSET register from USART0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,What is the bit_offset of Enable field from CFG register from SPI1 peripheral for LPC800 microcontroller?,0,25,24,25,24,0.4119104,0.4119104,0.43377078,0.43377078
lpc800,What is the bit_offset of RXOV field from STAT register from SPI1 peripheral for LPC800 microcontroller?,2,0x10,15,0x10,15,0.30776903,0.30776903,0.51618814,0.51618814
lpc800,What is the bit_offset of IOSEL field from EV3_CTRL register from SCT peripheral for LPC800 microcontroller?,6,"10:10 IOCOND Selects the HO condition for event 3. (The detection of edges on outpuis lag the 0 condition that switches me outpu by one SCT clock). In order to guarantee proper edge/state detection, an input must have a minimum pulse width of at least one SCT clock period.",10,"10:10 IOCOND Selects the HO condition for event 3. (The detection of edges on outpuis lag the 0 condition that switches me outpu by one SCT clock). In order to guarantee proper edge/state detection, an input must have a minimum pulse width of at least one SCT clock period.",10,0.06941602,0.06941602,0.7016588,0.7016588
lpc800,What is the description of UNIFY field from CONFIG register from SCT peripheral for LPC800 microcontroller?,SCT operation,The SCT operates as two 16-bit counters named L and H.,SCT operation 0,The SCT operates as two 16-bit counters named L and H.,SCT operation 0,0.5364541,0.5364541,0.8666142,0.8666142
lpc800,What is the bit_width of U1_RTS_O field from PINASSIGN1 register from SWM peripheral for LPC800 microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc800,What is the bit_width of IOSEL field from EV0_CTRL register from SCT peripheral for LPC800 microcontroller?,4,2,1,2,1,0.8337252,0.8337252,0.768664,0.768664
lpc800,What is the description of TXRDY field from INTSTAT register from USART1 peripheral for LPC800 microcontroller?,Transmitter Ready flag.,Transmitter Ready Interrupt Status,Transmit Ready Interrupt Status,Transmitter Ready Interrupt Status,Transmit Ready Interrupt Status,0.58032954,0.58032954,0.4903425,0.4903425
lpc800,What is the bit_offset of LPOSCDPDEN field from DPDCTRL register from PMU peripheral for LPC800 microcontroller?,3,25,28,25,28,0.5157506,0.5157506,0.5558185,0.5558185
lpc800,What is the bit_offset of ENAF field from IENF register from PIN_INT peripheral for LPC800 microcontroller?,0,23,23,23,23,0.34699517,0.34699517,0.34699517,0.34699517
lpc800,What is the bit_offset of STATEV field from EV1_CTRL register from SCT peripheral for LPC800 microcontroller?,15,16,16,16,16,0.8802326,0.8802326,0.8802326,0.8802326
lpc800,What is the description of STALLED field from STAT register from SPI1 peripheral for LPC800 microcontroller?,Stalled status flag. This indicates whether the SPI is currently in a stall condition.,Data stalls,Slave Stalled. Indicates when the Slave function is stalled. This is needed in order to gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reﬂects he slave function status in real time.,Data stalls,Slave Stalled. Indicates when the Slave function is stalled. This is needed in order to gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reﬂects he slave function status in real time.,0.38335776,0.38335776,0.5979717,0.5979717
lpc800,What is the address_offset of MATCH1 register from SCT peripheral for LPC800 microcontroller?,0x104,0x5000 4000,0x5000 4000,0x5000 4000,0x5000 4000,0.68676025,0.68676025,0.68676025,0.68676025
lpc800,What is the bit_offset of MONRXDAT field from MONRXDAT register from I2C peripheral for LPC800 microcontroller?,0,0x10,0,0x10,0,0.6226061,0.6226061,1.0000001,1.0000001
lpc800,What is the address_offset of PDSLEEPCFG register from SYSCON peripheral for LPC800 microcontroller?,0x230,0x230,0x230,0x230,0x230,1.0,1.0,1.0,1.0
lpc800,What is the bit_width of EOT field from TXCTL register from SPI0 peripheral for LPC800 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc800,List all the fields of INTSTAT register from SPI0 peripheral for LPC800 microcontroller.,"RXRDY, TXRDY, RXOV, TXUR, SSA, SSD","TXRDY, RXRDY, TXFULL, RXFULL, TXIDLE, RXIDLE, TXERR, RXERR, TXABRT, RXABRT, TXTHRES, RXTHRES, TXF, RXF, TXOF, RXOF, TXFULLE, RXFULLE, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RX","TXDAT, RXDAT, TXERR, RXOVER, RXFULL, TXFULL, TXIDLE, RXIDLE, TXACTIVE, RXACTIVE, TXBREAK, RXBREAK, TXDATAV, RXDATAV, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDAT","TXRDY, RXRDY, TXFULL, RXFULL, TXIDLE, RXIDLE, TXERR, RXERR, TXABRT, RXABRT, TXTHRES, RXTHRES, TXF, RXF, TXOF, RXOF, TXFULLE, RXFULLE, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RXFULLF, TXFULLF, RX","TXDAT, RXDAT, TXERR, RXOVER, RXFULL, TXFULL, TXIDLE, RXIDLE, TXACTIVE, RXACTIVE, TXBREAK, RXBREAK, TXDATAV, RXDATAV, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDATAVS, RXDATAVS, TXDAT",0.43146294,0.43146294,0.3737818,0.3737818
lpc800,What is the bit_offset of FRAMERREN field from INTENSET register from USART2 peripheral for LPC800 microcontroller?,13,15,12,15,12,0.8625994,0.8625994,0.82327294,0.82327294
lpc800,What is the size of DIR0 register from GPIO_PORT peripheral for LPC800 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc800,What is the description of MSTSTSTPERREN field from INTENSET register from I2C peripheral for LPC800 microcontroller?,Master Start/Stop Error interrupt Enable.,Master Stop Status Interrupt Enable,Master Stop Start Interrupt Enable,Master Stop Status Interrupt Enable,Master Stop Start Interrupt Enable,0.79416084,0.79416084,0.8550744,0.8550744
lpc800,What is the description of RXRDY field from INTSTAT register from USART0 peripheral for LPC800 microcontroller?,Receiver Ready flag.,RXRDY Interrupt Status,RXRDY Interrupt Status,RXRDY Interrupt Status,RXRDY Interrupt Status,0.26684764,0.26684764,0.26684764,0.26684764
lpc800,List all the fields of MATCH4 register from SCT peripheral for LPC800 microcontroller.,"MATCHn_L, MATCHn_H","CAPTURE, COMPARE, OUTPUT, SET, TOGGLE, PULSE, COUNT, STOP, START, HALT, LIMIT, RESET, MATCH, MATCHREL, MASK, MATCHV, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVRE","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN","CAPTURE, COMPARE, OUTPUT, SET, TOGGLE, PULSE, COUNT, STOP, START, HALT, LIMIT, RESET, MATCH, MATCHREL, MASK, MATCHV, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVREL, MATCHVRE","TXDAT, TXSSELN, EOT, EOF, RXIGNORE, FLEN",0.48168817,0.48168817,0.17351404,0.17351404
