<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:p="urn:schemas-microsoft-com:office:powerpoint"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=ProgId content=PowerPoint.Slide>
<meta name=Generator content="Microsoft PowerPoint 9">
<link id=Main-File rel=Main-File href="../Affiliates.htm">
<link rel=Preview href=preview.wmf>
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
p\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
v\:textbox {display:none;}
</style>
<![endif]-->
<title>ACME Lab Affiliates Presentation</title>
<meta name=Description content="26-Feb-02: Current Research">
<link rel=Stylesheet href="master04_stylesheet.css">
<![if !ppt]>
<style media=print>
<!--.sld
	{left:0px !important;
	width:6.0in !important;
	height:4.5in !important;
	font-size:107% !important;}
-->
</style>
<script src=script.js></script><script><!--
gId="slide0003.htm"
if( !IsNts() ) Redirect( "PPTSld", gId );
//-->
</script><!--[if vml]><script>g_vml = 1;
</script><![endif]--><script for=window event=onload><!--
if( !IsSldOrNts() ) return;
if( MakeNotesVis() ) return;
LoadSld( gId );
MakeSldVis(0);
//-->
</script><![endif]><o:shapelayout v:ext="edit">
 <o:idmap v:ext="edit" data="11,35,48"/>
</o:shapelayout>
</head>

<body lang=EN-US style='margin:0px;background-color:black'
onclick="DocumentOnClick()" onresize="_RSW()" onkeypress="_KPH()">

<div id=SlideObj class=sld style='position:absolute;top:0px;left:0px;
width:534px;height:400px;font-size:16px;background-color:white;clip:rect(0%, 101%, 101%, 0%);
visibility:hidden'><p:slide coordsize="720,540"
 colors="#FFFFFF,#000000,#808080,#000000,#00CC99,#3333CC,#CCCCFF,#B2B2B2"
 masterhref="master04.xml">
 <p:shaperange href="master04.xml#_x0000_s5121"/><![if !ppt]><p:shaperange
  href="master04.xml#_x0000_s5124"/><![if !vml]><img border=0
 v:shapes="_x0000_s5124,_x0000_s5125" src="master04_image001.gif"
 style='position:absolute;top:1.0%;left:.56%;width:99.25%;height:98.75%'><![endif]><![endif]><p:shaperange
  href="master04.xml#_x0000_m5122"/><v:shape id="_x0000_s11266" type="#_x0000_m5122"
  style='position:absolute;left:54pt;top:30pt;width:612pt;height:54pt'
  o:userdrawn="f">
  <v:fill o:detectmouseclick="f"/>
  <v:stroke o:forcedash="f"/>
  <o:lock v:ext="edit" text="f"/>
  <p:placeholder type="title"/></v:shape><p:shaperange
  href="master04.xml#_x0000_m5123"/><v:shape id="_x0000_s11267" type="#_x0000_m5123"
  style='position:absolute;left:54pt;top:102pt;width:612pt;height:378pt'
  o:userdrawn="f">
  <v:fill o:detectmouseclick="f"/>
  <v:stroke o:forcedash="f"/>
  <o:lock v:ext="edit" text="f"/>
  <p:placeholder type="body" position="1"/></v:shape>
 <div v:shape="_x0000_s11266" class=T style='position:absolute;top:6.75%;
 left:8.42%;width:83.14%;height:7.75%'>Current Research</div>
 <div v:shape="_x0000_s11267" class=B>
 <div style='position:absolute;top:19.75%;left:8.42%;width:95.13%;height:5.25%'><span
 style='position:absolute;top:0%;left:3.93%;width:96.06%'><span
 style='font-weight:normal'><span style='mso-special-format:bullet;color:#CC0066;
 position:absolute;left:-4.09%'>•</span></span>FPGA-based Hyperspectral Image
 Compression&#13;</span></div>
 <div style='position:absolute;top:26.25%;left:8.42%;width:83.14%;height:5.25%'><span
 style='position:absolute;top:0%;left:4.5%;width:95.49%'><span
 style='font-weight:normal'><span style='mso-special-format:bullet;color:#CC0066;
 position:absolute;left:-4.71%'>•</span></span>FPGA Configuration
 Management&#13;</span></div>
 <div style='position:absolute;top:32.5%;left:8.42%;width:83.14%;height:5.25%'><span
 style='position:absolute;top:0%;left:4.5%;width:95.49%'><span
 style='font-weight:normal'><span style='mso-special-format:bullet;color:#CC0066;
 position:absolute;left:-4.71%'>•</span></span>ALICE - ACME Labs Instant
 Computer&#13;</span></div>
 <div style='position:absolute;top:39.0%;left:8.42%;width:83.14%;height:5.25%'><span
 style='position:absolute;top:0%;left:4.5%;width:95.49%'><span
 style='font-weight:normal'><span style='mso-special-format:bullet;color:#CC0066;
 position:absolute;left:-4.71%'>•</span></span>Fast CAD&#13;</span></div>
 <span style='position:absolute;top:45.5%;left:12.17%;width:91.57%'><span
 style='font-weight:normal'><span style='mso-special-format:bullet;color:#CC0066;
 position:absolute;left:-4.08%;font-family:Wingdings'>v</span></span>Totem:
 Reconfigurable Subsystems for System-</span><span style='position:absolute;
 top:50.75%;left:12.17%;width:79.4%'>on-a-Chip&#13;</span>
 <div style='position:absolute;top:57.0%;left:8.42%;width:83.14%;height:5.25%'><span
 style='position:absolute;top:0%;left:4.5%;width:95.49%'><span
 style='font-weight:normal'><span style='mso-special-format:bullet;color:#CC0066;
 position:absolute;left:-4.71%;font-family:Wingdings'>v</span></span>Pr<span
 style='mso-fareast-font-family:Arial'>é</span>cis: Variable Precision
 Analysis&#13;</span></div>
 <div style='position:absolute;top:63.5%;left:8.42%;width:83.14%;height:5.25%'><span
 style='mso-special-format:nobullet;display:none;color:#CC0066'>•</span><span
 style='mso-special-format:lastCR;display:none'>&#13;</span></div>
 </div>
</p:slide></div>

<![if !ppt]>

<div id=NotesObj style='display:none'>

<table style='color:white' border=0 width="100%">
 <tr>
  <td width=5 nowrap></td>
  <td width=20 nowrap></td>
  <td width="100%"></td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>TOTEM:</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>Development of
  domain-specific and domain-adaptive FPGA architectures, layout generation,
  and physical design tools for adding reconfigurable subsystems into future
  complex ASIC designs</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>PRECIS:</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>Techniques to
  automatically optimize the bitwidths of MATLAB specifications of future FPGA
  hardware designs</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>FPGA_based
  Hyperspectral Image Compression:</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>A NASA-sponsored
  investigation into spaceborne use of FPGAs. We are developing image
  compression algorithms to radically reduce the bandwidth requirements for
  downlinking NASA hyperspectral (multiple image bands, such as IR, UV, visible
  light) images</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=1></td>
  <td align=left colspan=2><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>FPGA
  Configuration Management:</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>Exploration of
  methods to radically reduce the reconfiguration overhead in FPGA devices to
  enable efficient run-time-reconfiguration. We are also working on an
  configuration architecture layout to integrate these techniques into a
  complete chip design</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>ALICE – ACME
  Labs Instance Computer:</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>Development of
  an FPGA-based infrastructure and curriculum for computer architecture
  education</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>Fast CAD:</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=2></td>
  <td align=left colspan=1><font face="Times New Roman" size=3>Development of
  fast placement &amp; routing tools for logic emulation systems</font><br>
  </td>
 </tr>
 <tr>
  <td colspan=1></td>
  <td align=left colspan=2><br>
  </td>
 </tr>
</table>

</div>

<![endif]>
</body>

</html>
