
=== TD4 ===

   Number of wires:                 58
   Number of wire bits:            144
   Number of public wires:          21
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $print                          1
     BUFG                            1
     CARRY4                          3
     FDCE                           16
     FDPE                            1
     IBUF                            6
     INV                            19
     LUT3                            8
     LUT4                           12
     LUT5                            2
     LUT6                            4
     OBUF                           20

   Estimated number of LCs:         26
(FPGAマッピング後に必要なロジックセルの概算数)

Total LUT=26
Total  FF=17
