{
   comment_0: "Example Zynq Design and Bus Functional Simulation
",
   comment_1: "Simple Zynq Design and BFM Simulation
For instructions look at the Zynq_example_design_readme.pdf in
../Xilinx/Vivado/xxxx.x/data/ced/IPI/base_zynq/
where xxxx is year and y is release number

To export this design to SDK:
1. Click on Generate Bitstream in Flow Navigator
2. Select File => Export => Export Hardware",
   commentid: "comment_0|comment_1|",
   font_comment_0: "35",
   font_comment_1: "14",
   guistr: "# # String gsaved with Nlview 6.4.7  2014-07-30 bk=1.3165 VDI=35 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port leds_4bits -pg 1 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst rst_processing_system7_0_50M -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -y 300 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 270 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 130 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 1 4 NJ 60 NJ 60 NJ 60 N
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 1 710
preplace netloc rst_processing_system7_0_50M_interconnect_aresetn 1 1 1 440
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 410
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 280 410
preplace netloc rst_processing_system7_0_50M_peripheral_aresetn 1 1 2 430 130 700
preplace netloc processing_system7_0_FIXED_IO 1 1 4 NJ 80 NJ 80 NJ 80 N
preplace netloc axi_gpio_0_GPIO 1 3 2 NJ 180 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 270 420 120 720
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 1 N
preplace cgraphic comment_1 place abs 733 420 textcolor 4 linecolor 3
preplace cgraphic comment_0 place abs 144 -109 textcolor 4 linecolor 3 linewidth 0
levelinfo -pg 1 0 220 570 840 1060 1180
",
}
{
   da_axi4_cnt: "6",
   da_ps7_cnt: "3",
}
