// Seed: 1339059836
module module_0 #(
    parameter id_3 = 32'd67
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire _id_3;
  wor [id_3  &  1 : -1] id_4;
  wire id_5;
  ;
  genvar id_6;
  wire id_7;
  assign id_4 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_1 = 32'd41
) (
    input supply1 _id_0,
    input tri _id_1
    , id_8,
    output tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    output tri0 id_6
);
  struct {
    logic [-1  !=  id_0 : -1] id_9;
    logic [-1 : id_1] id_10;
  } [-1 : 1 'b0] id_11;
  ;
  module_0 modCall_1 (
      id_10,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
