<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>TLM 2: tlm_target_port_base Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.3 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul>
</div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul>
</div>
<h1>tlm_target_port_base Class Reference</h1><!-- doxytag: class="tlm_target_port_base" -->Class <a class="el" href="classtlm__target__port__base.html" title="Class tlm_target_port_base: This class is a base class for tlm_target port class...">tlm_target_port_base</a>: This class is a base class for tlm_target port class.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>&gt;</code>
<p>
<div class="dynheader">
Inheritance diagram for tlm_target_port_base:</div>
<div class="dynsection">
<p><center><img src="classtlm__target__port__base__inherit__graph.png" border="0" usemap="#tlm__target__port__base__inherit__map" alt="Inheritance graph"></center>
<map name="tlm__target__port__base__inherit__map">
<area shape="rect" href="classtlm__target__port.html" title="Class tlm_target_port: port to be instantiated on the target side." alt="" coords="5,80,155,107">
</map>
<center><font size="2">[<a href="graph_legend.html">legend</a>]</font></center></div>

<p>
<a href="classtlm__target__port__base-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#e67cfb4623d9a6a9a244b0d6ccd05b73">tlm_target_port_base</a> ()</td></tr>

<tr><td colspan="2"><div class="groupHeader">Data members access methods</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#ce39b28c42dca1f0371204539eedb734">get_tlm_export_id</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the port id.  <a href="#ce39b28c42dca1f0371204539eedb734"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#fef0d73524c0fe85cf097e560c9be95f">set_tlm_export_id</a> (int tlm_export_id)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the port id.  <a href="#fef0d73524c0fe85cf097e560c9be95f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#6a2bb845dda6b4612eb0ee99b6b8b253">register_target_port</a> (<a class="el" href="classtlm__target__port__base.html">this_type</a> *target_port)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register the target port.  <a href="#6a2bb845dda6b4612eb0ee99b6b8b253"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">std::vector<br>
&lt; <a class="el" href="classtlm__target__port__base.html">this_type</a> * &gt; &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#2d6983f66c6dedd4e21e77db9c79c366">get_target_port_list</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the vector of registered target port(s).  <a href="#2d6983f66c6dedd4e21e77db9c79c366"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#75109808df3b1daa8971ef183159f4d7">set_target_port_list</a> (std::vector&lt; <a class="el" href="classtlm__target__port__base.html">this_type</a> * &gt; &amp;target_port_list)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the vector of registered target port(s) (port propagation).  <a href="#75109808df3b1daa8971ef183159f4d7"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#a0ad24e9341884cefd26cd1bc8594fc2">m_tlm_export_id</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Port instance ID.  <a href="#a0ad24e9341884cefd26cd1bc8594fc2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">std::vector<br>
&lt; <a class="el" href="classtlm__target__port__base.html">this_type</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#91a32e8ac31f010ff59596a8107ea40b">m_target_port_list</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">target port objects registration  <a href="#91a32e8ac31f010ff59596a8107ea40b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Types</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <br>
<a class="el" href="classtlm__target__port__base.html">tlm_target_port_base</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtlm__target__port__base.html#abbe1cb64a9dda376337bda89ab91ad0">this_type</a></td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Class <a class="el" href="classtlm__target__port__base.html" title="Class tlm_target_port_base: This class is a base class for tlm_target port class...">tlm_target_port_base</a>: This class is a base class for tlm_target port class. 
<p>
<br>
 It provides a container to store registered target ports as pointer list. <br>
 In addition, it provides a target port ID used by to identify the input export port. This ID is injected in the request structure by the initiator at run time.<p>
<br>
 Accessors are provided for the port list and port ID. 
<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00042">42</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>
<hr><h2>Member Typedef Documentation</h2>
<a class="anchor" name="abbe1cb64a9dda376337bda89ab91ad0"></a><!-- doxytag: member="tlm_target_port_base::this_type" ref="abbe1cb64a9dda376337bda89ab91ad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classtlm__target__port__base.html">tlm_target_port_base</a> <a class="el" href="classtlm__target__port__base.html">tlm_target_port_base::this_type</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00044">44</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

</div>
</div><p>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="e67cfb4623d9a6a9a244b0d6ccd05b73"></a><!-- doxytag: member="tlm_target_port_base::tlm_target_port_base" ref="e67cfb4623d9a6a9a244b0d6ccd05b73" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tlm_target_port_base::tlm_target_port_base           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00051">51</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>References <a class="el" href="tlm__target__port__base_8h-source.html#l00103">m_target_port_list</a>.</p>

</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="ce39b28c42dca1f0371204539eedb734"></a><!-- doxytag: member="tlm_target_port_base::get_tlm_export_id" ref="ce39b28c42dca1f0371204539eedb734" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int tlm_target_port_base::get_tlm_export_id           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the port id. 
<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00062">62</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>References <a class="el" href="tlm__target__port__base_8h-source.html#l00095">m_tlm_export_id</a>.</p>

</div>
</div><p>
<a class="anchor" name="fef0d73524c0fe85cf097e560c9be95f"></a><!-- doxytag: member="tlm_target_port_base::set_tlm_export_id" ref="fef0d73524c0fe85cf097e560c9be95f" args="(int tlm_export_id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlm_target_port_base::set_tlm_export_id           </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>tlm_export_id</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sets the port id. 
<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00067">67</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>References <a class="el" href="tlm__target__port__base_8h-source.html#l00095">m_tlm_export_id</a>.</p>

<p>Referenced by <a class="el" href="tlm__target__port_8h-source.html#l00181">tlm_target_port&lt; IF &gt;::before_end_of_elaboration()</a>.</p>

</div>
</div><p>
<a class="anchor" name="6a2bb845dda6b4612eb0ee99b6b8b253"></a><!-- doxytag: member="tlm_target_port_base::register_target_port" ref="6a2bb845dda6b4612eb0ee99b6b8b253" args="(this_type *target_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlm_target_port_base::register_target_port           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtlm__target__port__base.html">this_type</a> *&nbsp;</td>
          <td class="paramname"> <em>target_port</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register the target port. 
<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00075">75</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>References <a class="el" href="tlm__target__port__base_8h-source.html#l00103">m_target_port_list</a>.</p>

<p>Referenced by <a class="el" href="tlm__target__port_8h-source.html#l00219">tlm_target_port&lt; IF &gt;::bind()</a>.</p>

</div>
</div><p>
<a class="anchor" name="2d6983f66c6dedd4e21e77db9c79c366"></a><!-- doxytag: member="tlm_target_port_base::get_target_port_list" ref="2d6983f66c6dedd4e21e77db9c79c366" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classtlm__target__port__base.html">this_type</a> *&gt;&amp; tlm_target_port_base::get_target_port_list           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the vector of registered target port(s). 
<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00080">80</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>References <a class="el" href="tlm__target__port__base_8h-source.html#l00103">m_target_port_list</a>.</p>

<p>Referenced by <a class="el" href="tlm__target__port_8h-source.html#l00181">tlm_target_port&lt; IF &gt;::before_end_of_elaboration()</a>, <a class="el" href="tlm__target__port_8h-source.html#l00219">tlm_target_port&lt; IF &gt;::bind()</a>, and <a class="el" href="tlm__target__port_8h-source.html#l00199">tlm_target_port&lt; IF &gt;::end_of_elaboration()</a>.</p>

</div>
</div><p>
<a class="anchor" name="75109808df3b1daa8971ef183159f4d7"></a><!-- doxytag: member="tlm_target_port_base::set_target_port_list" ref="75109808df3b1daa8971ef183159f4d7" args="(std::vector&lt; this_type * &gt; &amp;target_port_list)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void tlm_target_port_base::set_target_port_list           </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classtlm__target__port__base.html">this_type</a> * &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>target_port_list</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sets the vector of registered target port(s) (port propagation). 
<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00085">85</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>References <a class="el" href="tlm__target__port__base_8h-source.html#l00103">m_target_port_list</a>.</p>

</div>
</div><p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="a0ad24e9341884cefd26cd1bc8594fc2"></a><!-- doxytag: member="tlm_target_port_base::m_tlm_export_id" ref="a0ad24e9341884cefd26cd1bc8594fc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classtlm__target__port__base.html#a0ad24e9341884cefd26cd1bc8594fc2">tlm_target_port_base::m_tlm_export_id</a><code> [protected]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port instance ID. 
<p>

<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00095">95</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>Referenced by <a class="el" href="tlm__target__port__base_8h-source.html#l00062">get_tlm_export_id()</a>, and <a class="el" href="tlm__target__port__base_8h-source.html#l00067">set_tlm_export_id()</a>.</p>

</div>
</div><p>
<a class="anchor" name="91a32e8ac31f010ff59596a8107ea40b"></a><!-- doxytag: member="tlm_target_port_base::m_target_port_list" ref="91a32e8ac31f010ff59596a8107ea40b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classtlm__target__port__base.html">this_type</a> *&gt; <a class="el" href="classtlm__target__port__base.html#91a32e8ac31f010ff59596a8107ea40b">tlm_target_port_base::m_target_port_list</a><code> [protected]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
target port objects registration 
<p>
Direct registration of the target port(s) into current target port. <br>
 Used for transaction recording and target port id propagation in case of target port binding through a module hierarchy 
<p>Definition at line <a class="el" href="tlm__target__port__base_8h-source.html#l00103">103</a> of file <a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a>.</p>

<p>Referenced by <a class="el" href="tlm__target__port__base_8h-source.html#l00080">get_target_port_list()</a>, <a class="el" href="tlm__target__port__base_8h-source.html#l00075">register_target_port()</a>, <a class="el" href="tlm__target__port__base_8h-source.html#l00085">set_target_port_list()</a>, and <a class="el" href="tlm__target__port__base_8h-source.html#l00051">tlm_target_port_base()</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following file:<ul>
<li>C:/ESLX/projects/TLMWG/tlm2/include/tlm_h/tlm_ports/<a class="el" href="tlm__target__port__base_8h-source.html">tlm_target_port_base.h</a></ul>
<hr size="1"><address style="text-align: right;"><small>Generated on Thu Oct 18 18:53:00 2007 for TLM 2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.3 </small></address>
</body>
</html>
