`timescale 1ns / 1ps

module Round(
    input [0:31] leftIn,
    input [0:31] rightIn,
    output [0:31] leftOut,
    output [0:31] rightOut
    );
endmodule
