const struct mips_opcode mips_builtin_opcodes[] =
{
	{"add", "d,s,t", 0x00001c00, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"sub", "d,s,t", 0x00001c01, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"addu", "d,s,t", 0x00001c02, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"subu", "d,s,t", 0x00001c03, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"addi", "d,t,j", 0x10000000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"subi", "d,t,j", 0x10010000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"addiu", "d,t,i", 0x10020000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"subiu", "d,t,i", 0x10030000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"addc", "d,s,t", 0x00001c04, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"addg", "d,s,t", 0x00001c05, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"addcu", "d,s,t", 0x00001c06, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"addgu", "d,s,t", 0x00001c07, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"and", "d,s,t", 0x00001c08, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"or", "d,s,t", 0x00001c09, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"xor", "d,s,t", 0x00001c0a, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"nor", "d,s,t", 0x00001c0b, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"andi", "d,t,i", 0x20000000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"ori", "d,t,i", 0x20010000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"xori", "d,t,i", 0x20020000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"sll", "d,s,t", 0x00001c0c, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"srl", "d,s,t", 0x00001c0d, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"sra", "d,s,t", 0x00001c0e, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"slli", "d,t,5", 0x00001a0f, 0xf0001fff, RD_t|WR_d, 0, IR32}, 
	{"srli", "d,t,5", 0x00001a10, 0xf0001fff, RD_t|WR_d, 0, IR32}, 
	{"srai", "d,t,5", 0x00001a11, 0xf0001fff, RD_t|WR_d, 0, IR32}, 
	{"ceq", "d,s,t", 0x00001c12, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"clt", "d,s,t", 0x00001c13, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cle", "d,s,t", 0x00001c14, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cltu", "d,s,t", 0x00001c15, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cleu", "d,s,t", 0x00001c16, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"ceqf", "d,s,t", 0x00001c17, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cltf", "d,s,t", 0x00001c18, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cltef", "d,s,t", 0x00001c19, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cmov.eq", "d,s,t", 0x00001c1a, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"cmov.neq", "d,s,t", 0x00001c1b, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"mfsr", "d,t", 0x0000181c, 0xf003ffff, 0, 0, IR32}, 
	{"mtsr", "d,t", 0x0000181d, 0xf003ffff, 0, 0, IR32}, 
	{"mvui", "d,i", 0x30000000, 0xf07f0000, 0, 0, IR32}, 
	{"beq", "d,t,p", 0x20030000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"bne", "d,t,p", 0x40000000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"be", "t,p", 0x50000000, 0xff830000, 0, 0, IR32}, 
	{"bnz", "t,p", 0x50010000, 0xff830000, 0, 0, IR32}, 
	{"blt", "t,p", 0x50020000, 0xff830000, 0, 0, IR32}, 
	{"bgt", "t,p", 0x50030000, 0xff830000, 0, 0, IR32}, 
	{"ble", "t,p", 0x60000000, 0xff830000, 0, 0, IR32}, 
	{"bge", "t,p", 0x60010000, 0xff830000, 0, 0, IR32}, 
	{"lj", "a", 0x70000000, 0xfc000000, 0, 0, IR32}, 
	{"ljl", "a", 0x74000000, 0xfc000000, 0, 0, IR32}, 
	{"jmp", "p", 0x60020000, 0xffff0000, 0, 0, IR32}, 
	{"jal", "p", 0x3f810000, 0xffff0000, 0, 0, IR32}, 
	{"jmpr", "t", 0x0000081e, 0xff83ffff, RD_t, 0, IR32}, 
	{"jalr", "t", 0x0f80181f, 0xff83ffff, RD_t|WR_d, 0, IR32}, 
	{"ldl", "d,t", 0x00001820, 0xf003ffff, 0, 0, IR32}, 
	{"stc", "d,s,t", 0x00001c21, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"pref.l", "d,i", 0x30020000, 0xf07f0000, 0, 0, IR32}, 
	{"pref.b.gc", "d,t,j", 0x40010000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"pref.b.cc", "d,t,j", 0x40020000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"pref.nga", "d,i", 0x30030000, 0xf07f0000, 0, 0, IR32}, 
	{"pldw", "d,t,j", 0x40030000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"bcast.i", "d,i", 0x80000000, 0xf07f0000, 0, 0, IR32}, 
	{"bcast.u", "d,t,j", 0x90000000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"ldw", "d,t,j", 0x90010000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"stw", "d,t,j", 0x90020000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"g.ldw", "d,t,j", 0x90030000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"g.stw", "d,t,j", 0xa0000000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"atom.dec", "d,t,j", 0xa0010000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"atom.inc", "d,t,j", 0xa0020000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"atom.xchg", "d,t,j", 0xa0030000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"atom.cas", "d,s,t", 0x00001c22, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"atom.addu", "d,s,t", 0x00001c23, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"atom.xor", "d,s,t", 0x00001c24, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"atom.or", "d,s,t", 0x00001c25, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"atom.and", "d,s,t", 0x00001c26, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"atom.max", "d,s,t", 0x00001c27, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"atom.min", "d,s,t", 0x00001c28, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"tbloffset", "d,t", 0x00001829, 0xf003ffff, 0, 0, IR32}, 
	{"nop", "", 0x0000002a, 0xffffffff, 0, 0, IR32}, 
	{"brk", "", 0x0000002b, 0xffffffff, 0, 0, IR32}, 
	{"hlt", "", 0x0000002c, 0xffffffff, 0, 0, IR32}, 
	{"sync", "", 0x0000002d, 0xffffffff, 0, 0, IR32}, 
	{"undef", "", 0x0000002e, 0xffffffff, 0, 0, IR32}, 
	{"cc.wb", "", 0x0000002f, 0xffffffff, 0, 0, IR32}, 
	{"cc.inv", "", 0x00000030, 0xffffffff, 0, 0, IR32}, 
	{"cc.flush", "", 0x00000031, 0xffffffff, 0, 0, IR32}, 
	{"ic.inv", "", 0x00000032, 0xffffffff, 0, 0, IR32}, 
	{"mb", "", 0x00000033, 0xffffffff, 0, 0, IR32}, 
	{"rfe", "", 0x00000034, 0xffffffff, 0, 0, IR32}, 
	{"abort", "", 0x00000035, 0xffffffff, 0, 0, IR32}, 
	{"syscall", "d", 0x00001036, 0xf07fffff, RD_s|WR_d, 0, IR32}, 
	{"printreg", "d", 0x00001037, 0xf07fffff, RD_s|WR_d, 0, IR32}, 
	{"timer.start", "d", 0x00001038, 0xf07fffff, RD_s|WR_d, 0, IR32}, 
	{"timer.stop", "d", 0x00001039, 0xf07fffff, RD_s|WR_d, 0, IR32}, 
	{"strtof", "d,i", 0x80010000, 0xf07f0000, 0, 0, IR32}, 
	{"flush.bcast", "t", 0x0000083a, 0xff83ffff, RD_t, 0, IR32}, 
	{"line.wb", "t", 0x0000083b, 0xff83ffff, RD_t, 0, IR32}, 
	{"line.inv", "t", 0x0000083c, 0xff83ffff, RD_t, 0, IR32}, 
	{"line.flush", "t", 0x0000083d, 0xff83ffff, RD_t, 0, IR32}, 
	{"tq.enq", "", 0x0000003e, 0xffffffff, 0, 0, IR32}, 
	{"tq.deq", "", 0x0000003f, 0xffffffff, 0, 0, IR32}, 
	{"tq.loop", "", 0x00000040, 0xffffffff, 0, 0, IR32}, 
	{"tq.init", "", 0x00000041, 0xffffffff, 0, 0, IR32}, 
	{"tq.end", "", 0x00000042, 0xffffffff, 0, 0, IR32}, 
	{"fadd", "d,s,t", 0x00001c43, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"fsub", "d,s,t", 0x00001c44, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"fmul", "d,s,t", 0x00001c45, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"fmadd", "d,s,t,A", 0xb0000000, 0xf00000ff, RD_t|RD_s|WR_d|WR_A, 0, IR32}, 
	{"fmsub", "d,s,t,A", 0xb0000001, 0xf00000ff, RD_t|RD_s|WR_d|WR_A, 0, IR32}, 
	{"frcp", "d,t", 0x00001846, 0xf003ffff, 0, 0, IR32}, 
	{"frsq", "d,t", 0x00001847, 0xf003ffff, 0, 0, IR32}, 
	{"fabs", "d,t", 0x00001848, 0xf003ffff, 0, 0, IR32}, 
	{"fmrs", "d,t", 0x00001849, 0xf003ffff, 0, 0, IR32}, 
	{"fmov", "d,t", 0x0000184a, 0xf003ffff, 0, 0, IR32}, 
	{"fa2r", "d,A", 0xb0000002, 0xf07fe0ff, WR_d|WR_A, 0, IR32}, 
	{"fr2a", "d,t", 0x0000184b, 0xf003ffff, 0, 0, IR32}, 
	{"f2i", "d,t", 0x0000184c, 0xf003ffff, 0, 0, IR32}, 
	{"i2f", "d,t", 0x0000184d, 0xf003ffff, 0, 0, IR32}, 
	{"mul", "d,s,t", 0x00001c4e, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"mul32", "d,s,t", 0x00001c4f, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"mul16", "d,s,t", 0x00001c50, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"mul16.c", "d,s,t", 0x00001c51, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"mul16.g", "d,s,t", 0x00001c52, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"clz", "d,t", 0x00001853, 0xf003ffff, 0, 0, IR32}, 
	{"zext8", "d,t", 0x00001854, 0xf003ffff, 0, 0, IR32}, 
	{"sext8", "d,t", 0x00001855, 0xf003ffff, 0, 0, IR32}, 
	{"zext16", "d,t", 0x00001856, 0xf003ffff, 0, 0, IR32}, 
	{"sext16", "d,t", 0x00001857, 0xf003ffff, 0, 0, IR32}, 
	{"vadd", "d,s,t", 0x00001c58, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"vsub", "d,s,t", 0x00001c59, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"vaddi", "d,t,j", 0xc0000000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"vsubi", "d,t,j", 0xc0010000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"vfadd", "d,s,t", 0x00001c5a, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"vfsub", "d,s,t", 0x00001c5b, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"vfmul", "d,s,t", 0x00001c5c, 0xf0001fff, RD_t|RD_s|WR_d, 0, IR32}, 
	{"vldw", "d,t,j", 0xc0020000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"vstw", "d,t,j", 0xc0030000, 0xf0030000, RD_s|WR_d, 0, IR32}, 
	{"event", "d,i", 0x80020000, 0xf07f0000, 0, 0, IR32}, 
	{"prio", "d,i", 0x80030000, 0xf07f0000, 0, 0, IR32}, 
	{"sleep", "d,t,5", 0x00001a5d, 0xf0001fff, RD_t|WR_d, 0, IR32}, 
};
