m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Workspace/SDRAM/simulation/modelsim
vLPDDR2_mm_interconnect_1_router
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1616748501
!i10b 1
!s100 _U^Jh]`;`YWD]P;P;L;I10
IdNHNEH4LcchPU2aTUQgUS3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 LPDDR2_mm_interconnect_1_router_sv_unit
S1
R0
Z5 w1614854400
Z6 8D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router.sv
Z7 FD:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router.sv
L0 84
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1616748501.000000
Z10 !s107 D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router.sv|
Z11 !s90 -reportprogress|300|-sv|D:/intelFPGA_lite/Workspace/SDRAM/LPDDR2_sim/LPDDR2/LPDDR2_mm_interconnect_1_router.sv|-work|router|
!i113 1
Z12 o-sv -work router
Z13 tCvgOpt 0
n@l@p@d@d@r2_mm_interconnect_1_router
vLPDDR2_mm_interconnect_1_router_default_decode
R1
R2
!i10b 1
!s100 0z7VSNWNocDEXM;J[egkk1
IL]FJE?@Ib7eKMATF]eoA11
R3
R4
S1
R0
R5
R6
R7
L0 45
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
n@l@p@d@d@r2_mm_interconnect_1_router_default_decode
