\section{T\+IM}
\label{group__TIM}\index{T\+IM@{T\+IM}}


T\+IM driver modules.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ T\+I\+M\+\_\+\+Exported\+\_\+constants}
\item 
\textbf{ T\+I\+M\+\_\+\+Private\+\_\+\+Functions}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Time Base Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Output Compare Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em T\+IM Input Capture Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em B\+D\+TR structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)0x00\+F\+F)
\item 
\#define \textbf{ C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET}~((uint16\+\_\+t)0x0018)
\item 
\#define \textbf{ C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)0x\+F\+F8\+F)
\item 
\#define \textbf{ C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK}~((uint16\+\_\+t)0x8\+F\+F\+F)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ T\+I\+M\+\_\+\+De\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Deinitializes the T\+I\+Mx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Time Base Unit peripheral according to the specified parameters in the T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init} (\textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Prescaler\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Prescaler. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Counter\+Mode\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Counter\+Mode)
\begin{DoxyCompactList}\small\item\em Specifies the T\+I\+Mx Counter Mode to be used. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Counter} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Counter)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Counter Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Autoreload} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Autoreload)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Autoreload Register value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ T\+I\+M\+\_\+\+Get\+Counter} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Counter value. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ T\+I\+M\+\_\+\+Get\+Prescaler} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Prescaler value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Update\+Disable\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or Disables the T\+I\+Mx Update event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Update\+Request\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Update\+Source)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Update Request Interrupt source. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables T\+I\+Mx peripheral Preload register on A\+RR. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+P\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx\textquotesingle{}s One Pulse Mode. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Clock\+Division} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+C\+KD)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Clock Division value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Cmd} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified T\+IM peripheral. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel1 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel2 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel3 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+I\+Mx Channel4 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C\+Struct\+Init} (\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+O\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+O\+C\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+O\+CxM} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+IM Output Compare Mode. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare1} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare1)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare1 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare2} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare2)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare2 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare3} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare3)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare3 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+Compare4} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint32\+\_\+t Compare4)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Capture Compare4 Register value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C1\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 1 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C2\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 2 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C3\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 3 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Forced\+O\+C4\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Forced\+Action)
\begin{DoxyCompactList}\small\item\em Forces the T\+I\+Mx output 4 waveform to active or inactive level. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R1. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R2. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R3. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Preload\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Preload)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R4. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 1 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 2 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 3 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Fast\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Fast)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Output Compare 4 Fast feature. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F1 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F2 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F3 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Clear)
\begin{DoxyCompactList}\small\item\em Clears or safeguards the O\+C\+R\+E\+F4 signal on an external event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 1 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 1N polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 2 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 2N polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 3 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+N\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Channel 3N polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+O\+C\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx channel 4 polarity. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+C\+Cx\+Cmd} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+C\+Cx)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM Capture Compare Channel x. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Channel, uint16\+\_\+t T\+I\+M\+\_\+\+C\+CxN)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM Capture Compare Channel xN. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+I\+C\+Init} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+I\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the T\+IM peripheral according to the specified parameters in the T\+I\+M\+\_\+\+I\+C\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+I\+C\+Struct\+Init} (\textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+I\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+I\+C\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+P\+W\+M\+I\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+I\+C\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the T\+IM peripheral according to the specified parameters in the T\+I\+M\+\_\+\+I\+C\+Init\+Struct to measure an external P\+WM signal. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ T\+I\+M\+\_\+\+Get\+Capture1} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 1 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ T\+I\+M\+\_\+\+Get\+Capture2} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 2 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ T\+I\+M\+\_\+\+Get\+Capture3} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 3 value. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ T\+I\+M\+\_\+\+Get\+Capture4} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Gets the T\+I\+Mx Input Capture 4 value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 1 prescaler. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 2 prescaler. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 3 prescaler. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+P\+SC)
\begin{DoxyCompactList}\small\item\em Sets the T\+I\+Mx Input Capture 4 prescaler. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the Break feature, dead time, Lock level, O\+S\+S\+I/\+O\+S\+SR State and the A\+O\+E(automatic output enable). \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init} (\textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} $\ast$T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+IM peripheral Main Outputs. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+C\+OM} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Selects the T\+IM peripheral Commutation event. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+C\+C\+Preload\+Control} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Sets or Resets the T\+IM peripheral Capture Compare Preload Control bit. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+I\+T\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified T\+IM interrupts. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Generate\+Event} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Event\+Source)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx event to be generate by software. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ T\+I\+M\+\_\+\+Get\+Flag\+Status} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified T\+IM flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+Flag} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the T\+I\+Mx\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ T\+I\+M\+\_\+\+Get\+I\+T\+Status} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the T\+IM interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the T\+I\+Mx\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+D\+M\+A\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+D\+M\+A\+Base, uint16\+\_\+t T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx\textquotesingle{}s D\+MA interface. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+D\+M\+A\+Cmd} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+D\+M\+A\+Source, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx\textquotesingle{}s D\+MA Requests. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx peripheral Capture Compare D\+MA source. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Internal\+Clock\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx internal Clock. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Internal Trigger as External Clock. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K\+Source, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C\+Polarity, uint16\+\_\+t I\+C\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Trigger as External Clock. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity, uint16\+\_\+t Ext\+T\+R\+G\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode1. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity, uint16\+\_\+t Ext\+T\+R\+G\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the External clock Mode2. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+Input\+Trigger} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Input\+Trigger\+Source)
\begin{DoxyCompactList}\small\item\em Selects the Input Trigger source. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+Output\+Trigger} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+T\+R\+G\+O\+Source)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx Trigger Output Mode. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+Slave\+Mode} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Selects the T\+I\+Mx Slave Mode. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Master\+Slave\+Mode)
\begin{DoxyCompactList}\small\item\em Sets or Resets the T\+I\+Mx Master/\+Slave Mode. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler, uint16\+\_\+t T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity, uint16\+\_\+t Ext\+T\+R\+G\+Filter)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx External Trigger (E\+TR). \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Encoder\+Interface\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Encoder\+Mode, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C1\+Polarity, uint16\+\_\+t T\+I\+M\+\_\+\+I\+C2\+Polarity)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+Mx Encoder Interface. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Select\+Hall\+Sensor} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the T\+I\+Mx\textquotesingle{}s Hall sensor interface. \end{DoxyCompactList}\item 
void \textbf{ T\+I\+M\+\_\+\+Remap\+Config} (\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$T\+I\+Mx, uint16\+\_\+t T\+I\+M\+\_\+\+Remap)
\begin{DoxyCompactList}\small\item\em Configures the T\+I\+M2, T\+I\+M5 and T\+I\+M11 Remapping input capabilities. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM driver modules. 



\subsection{Macro Definition Documentation}
\mbox{\label{group__TIM_gac721c0fff405ca1dc4bfe9c84868e928}} 
\index{T\+IM@{T\+IM}!C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET@{C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET}}
\index{C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET@{C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET}!T\+IM@{T\+IM}}
\subsubsection{C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET}
{\footnotesize\ttfamily \#define C\+C\+E\+R\+\_\+\+C\+C\+E\+\_\+\+S\+ET~((uint16\+\_\+t)0x0001)}



Definition at line \textbf{ 132} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.

\mbox{\label{group__TIM_ga82e4fa29e85adee9247914e00323fe34}} 
\index{T\+IM@{T\+IM}!C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET@{C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET}}
\index{C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET@{C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET}!T\+IM@{T\+IM}}
\subsubsection{C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET}
{\footnotesize\ttfamily \#define C\+C\+E\+R\+\_\+\+C\+C\+N\+E\+\_\+\+S\+ET~((uint16\+\_\+t)0x0004)}



Definition at line \textbf{ 133} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.

\mbox{\label{group__TIM_ga56a11432b4408650479f5c19dbbafbc8}} 
\index{T\+IM@{T\+IM}!C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK@{C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK}}
\index{C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK@{C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK}!T\+IM@{T\+IM}}
\subsubsection{C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+C\+M\+R\+\_\+\+O\+C13\+M\+\_\+\+M\+A\+SK~((uint16\+\_\+t)0x\+F\+F8\+F)}



Definition at line \textbf{ 134} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.

\mbox{\label{group__TIM_gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2}} 
\index{T\+IM@{T\+IM}!C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK@{C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK}}
\index{C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK@{C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK}!T\+IM@{T\+IM}}
\subsubsection{C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define C\+C\+M\+R\+\_\+\+O\+C24\+M\+\_\+\+M\+A\+SK~((uint16\+\_\+t)0x8\+F\+F\+F)}



Definition at line \textbf{ 135} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.

\mbox{\label{group__TIM_ga110aacc88d798c51d324cb360c62c538}} 
\index{T\+IM@{T\+IM}!C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET}}
\index{C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET@{C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET}!T\+IM@{T\+IM}}
\subsubsection{C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET}
{\footnotesize\ttfamily \#define C\+C\+M\+R\+\_\+\+O\+F\+F\+S\+ET~((uint16\+\_\+t)0x0018)}



Definition at line \textbf{ 131} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.

\mbox{\label{group__TIM_ga705d4e8fca08b32bfd20592dea164447}} 
\index{T\+IM@{T\+IM}!S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK@{S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK}}
\index{S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK@{S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK}!T\+IM@{T\+IM}}
\subsubsection{S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK}
{\footnotesize\ttfamily \#define S\+M\+C\+R\+\_\+\+E\+T\+R\+\_\+\+M\+A\+SK~((uint16\+\_\+t)0x00\+F\+F)}



Definition at line \textbf{ 130} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



\subsection{Function Documentation}
\mbox{\label{group__TIM_ga42b44b9fc2b0798d733720dd6bac1ac0}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config@{T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config@{T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+A\+R\+R\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables T\+I\+Mx peripheral Preload register on A\+RR. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em New\+State} & new state of the T\+I\+Mx peripheral Preload register This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 516} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00517 \{
00518   \textcolor{comment}{/* Check the parameters */}
00519   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00520   assert_param(IS_FUNCTIONAL_STATE(NewState));
00521 
00522   \textcolor{keywordflow}{if} (NewState != DISABLE)
00523   \{
00524     \textcolor{comment}{/* Set the ARR Preload Bit */}
00525     TIMx->CR1 |= TIM_CR1_ARPE;
00526   \}
00527   \textcolor{keywordflow}{else}
00528   \{
00529     \textcolor{comment}{/* Reset the ARR Preload Bit */}
00530     TIMx->CR1 &= (uint16\_t)~TIM_CR1_ARPE;
00531   \}
00532 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3df4ba3f0727f63ce621e2b2e6035d4f}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+B\+D\+T\+R\+Config@{T\+I\+M\+\_\+\+B\+D\+T\+R\+Config}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+Config@{T\+I\+M\+\_\+\+B\+D\+T\+R\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+B\+D\+T\+R\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+B\+D\+T\+R\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct }\end{DoxyParamCaption})}



Configures the Break feature, dead time, Lock level, O\+S\+S\+I/\+O\+S\+SR State and the A\+O\+E(automatic output enable). 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM \\
\hline
{\em T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def}{p.}{structTIM__BDTRInitTypeDef} structure that contains the B\+D\+TR Register configuration information for the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2211} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02212 \{
02213   \textcolor{comment}{/* Check the parameters */}
02214   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
02215   assert_param(IS_TIM_OSSR_STATE(TIM\_BDTRInitStruct->TIM_OSSRState));
02216   assert_param(IS_TIM_OSSI_STATE(TIM\_BDTRInitStruct->TIM_OSSIState));
02217   assert_param(IS_TIM_LOCK_LEVEL(TIM\_BDTRInitStruct->TIM_LOCKLevel));
02218   assert_param(IS_TIM_BREAK_STATE(TIM\_BDTRInitStruct->TIM_Break));
02219   assert_param(IS_TIM_BREAK_POLARITY(TIM\_BDTRInitStruct->TIM_BreakPolarity));
02220   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM\_BDTRInitStruct->
      TIM_AutomaticOutput));
02221 
02222   \textcolor{comment}{/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,}
02223 \textcolor{comment}{     the OSSI State, the dead time value and the Automatic Output Enable Bit */}
02224   TIMx->BDTR = (uint32\_t)TIM\_BDTRInitStruct->TIM_OSSRState | TIM\_BDTRInitStruct->
      TIM_OSSIState |
02225              TIM\_BDTRInitStruct->TIM_LOCKLevel | TIM\_BDTRInitStruct->
      TIM_DeadTime |
02226              TIM\_BDTRInitStruct->TIM_Break | TIM\_BDTRInitStruct->
      TIM_BreakPolarity |
02227              TIM\_BDTRInitStruct->TIM_AutomaticOutput;
02228 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaea0f49938cda8ae0738162194798afc6}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init@{T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init}}
\index{T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init@{T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+B\+D\+T\+R\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct }\end{DoxyParamCaption})}



Fills each T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def}{p.}{structTIM__BDTRInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2236} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Automatic\+Output}, \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Break}, \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Break\+Polarity}, \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Dead\+Time}, \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+L\+O\+C\+K\+Level}, \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+S\+S\+I\+State}, and \textbf{ T\+I\+M\+\_\+\+B\+D\+T\+R\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+S\+S\+R\+State}.


\begin{DoxyCode}
02237 \{
02238   \textcolor{comment}{/* Set the default configuration */}
02239   TIM\_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
02240   TIM\_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
02241   TIM\_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
02242   TIM\_BDTRInitStruct->TIM_DeadTime = 0x00;
02243   TIM\_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
02244   TIM\_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
02245   TIM\_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
02246 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0a935254e44312b1d78e8684a58db3c1}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+C\+C\+Preload\+Control@{T\+I\+M\+\_\+\+C\+C\+Preload\+Control}}
\index{T\+I\+M\+\_\+\+C\+C\+Preload\+Control@{T\+I\+M\+\_\+\+C\+C\+Preload\+Control}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+C\+C\+Preload\+Control()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+C\+C\+Preload\+Control (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Sets or Resets the T\+IM peripheral Capture Compare Preload Control bit. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+I\+Mx peripheral \\
\hline
{\em New\+State} & new state of the Capture Compare Preload Control bit This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2305} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
02306 \{ 
02307   \textcolor{comment}{/* Check the parameters */}
02308   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
02309   assert_param(IS_FUNCTIONAL_STATE(NewState));
02310   \textcolor{keywordflow}{if} (NewState != DISABLE)
02311   \{
02312     \textcolor{comment}{/* Set the CCPC Bit */}
02313     TIMx->CR2 |= TIM_CR2_CCPC;
02314   \}
02315   \textcolor{keywordflow}{else}
02316   \{
02317     \textcolor{comment}{/* Reset the CCPC Bit */}
02318     TIMx->CR2 &= (uint16\_t)~TIM_CR2_CCPC;
02319   \}
02320 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3ecc4647d9ede261beb5e0535cf29ebb}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+C\+Cx\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+Cmd}}
\index{T\+I\+M\+\_\+\+C\+Cx\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+Cmd}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+C\+Cx\+Cmd()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+C\+Cx\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Channel,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+C\+Cx }\end{DoxyParamCaption})}



Enables or disables the T\+IM Capture Compare Channel x. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Channel} & specifies the T\+IM Channel This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Channel\+\_\+1\+: T\+IM Channel 1 \item T\+I\+M\+\_\+\+Channel\+\_\+2\+: T\+IM Channel 2 \item T\+I\+M\+\_\+\+Channel\+\_\+3\+: T\+IM Channel 3 \item T\+I\+M\+\_\+\+Channel\+\_\+4\+: T\+IM Channel 4 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+C\+Cx} & specifies the T\+IM Channel C\+CxE bit new state. This parameter can be\+: T\+I\+M\+\_\+\+C\+Cx\+\_\+\+Enable or T\+I\+M\+\_\+\+C\+Cx\+\_\+\+Disable. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1778} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01779 \{
01780   uint16\_t tmp = 0;
01781 
01782   \textcolor{comment}{/* Check the parameters */}
01783   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
01784   assert_param(IS_TIM_CHANNEL(TIM\_Channel));
01785   assert_param(IS_TIM_CCX(TIM\_CCx));
01786 
01787   tmp = CCER_CCE_SET << TIM\_Channel;
01788 
01789   \textcolor{comment}{/* Reset the CCxE Bit */}
01790   TIMx->CCER &= (uint16\_t)~ tmp;
01791 
01792   \textcolor{comment}{/* Set or reset the CCxE Bit */} 
01793   TIMx->CCER |=  (uint16\_t)(TIM\_CCx << TIM\_Channel);
01794 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga304ff7c8a1615498da749bf2507e9f2b}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd}}
\index{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd@{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Channel,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+C\+CxN }\end{DoxyParamCaption})}



Enables or disables the T\+IM Capture Compare Channel xN. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Channel} & specifies the T\+IM Channel This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Channel\+\_\+1\+: T\+IM Channel 1 \item T\+I\+M\+\_\+\+Channel\+\_\+2\+: T\+IM Channel 2 \item T\+I\+M\+\_\+\+Channel\+\_\+3\+: T\+IM Channel 3 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+C\+CxN} & specifies the T\+IM Channel C\+Cx\+NE bit new state. This parameter can be\+: T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+Enable or T\+I\+M\+\_\+\+C\+Cx\+N\+\_\+\+Disable. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1808} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01809 \{
01810   uint16\_t tmp = 0;
01811 
01812   \textcolor{comment}{/* Check the parameters */}
01813   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01814   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM\_Channel));
01815   assert_param(IS_TIM_CCXN(TIM\_CCxN));
01816 
01817   tmp = CCER_CCNE_SET << TIM\_Channel;
01818 
01819   \textcolor{comment}{/* Reset the CCxNE Bit */}
01820   TIMx->CCER &= (uint16\_t) ~tmp;
01821 
01822   \textcolor{comment}{/* Set or reset the CCxNE Bit */} 
01823   TIMx->CCER |=  (uint16\_t)(TIM\_CCxN << TIM\_Channel);
01824 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga46568c7b254941dc53e785342d60baf3}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Clear\+Flag@{T\+I\+M\+\_\+\+Clear\+Flag}}
\index{T\+I\+M\+\_\+\+Clear\+Flag@{T\+I\+M\+\_\+\+Clear\+Flag}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+Flag()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Clears the T\+I\+Mx\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+F\+L\+AG} & specifies the flag bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Update\+: T\+IM update Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+: T\+IM Capture Compare 1 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+: T\+IM Capture Compare 2 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+: T\+IM Capture Compare 3 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+: T\+IM Capture Compare 4 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM\+: T\+IM Commutation Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Trigger\+: T\+IM Trigger Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Break\+: T\+IM Break Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+OF\+: T\+IM Capture Compare 1 over capture Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+OF\+: T\+IM Capture Compare 2 over capture Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+OF\+: T\+IM Capture Compare 3 over capture Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+OF\+: T\+IM Capture Compare 4 over capture Flag\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
T\+I\+M6 and T\+I\+M7 can have only one update flag. 

T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM and T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Break are used only with T\+I\+M1 and T\+I\+M8.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2475} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02476 \{  
02477   \textcolor{comment}{/* Check the parameters */}
02478   assert_param(IS_TIM_ALL_PERIPH(TIMx));
02479    
02480   \textcolor{comment}{/* Clear the flags */}
02481   TIMx->SR = (uint16\_t)~TIM\_FLAG;
02482 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga9eb1e95af71ed380f51a2c6d585cc5d6}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit@{T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit}}
\index{T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit@{T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+I\+T\+Pending\+Bit (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the T\+I\+Mx\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+IT} & specifies the pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+T\+\_\+\+Update\+: T\+I\+M1 update Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1\+: T\+IM Capture Compare 1 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2\+: T\+IM Capture Compare 2 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C3\+: T\+IM Capture Compare 3 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C4\+: T\+IM Capture Compare 4 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM\+: T\+IM Commutation Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+Trigger\+: T\+IM Trigger Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+Break\+: T\+IM Break Interrupt source\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
T\+I\+M6 and T\+I\+M7 can generate only an update interrupt. 

T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM and T\+I\+M\+\_\+\+I\+T\+\_\+\+Break are used only with T\+I\+M1 and T\+I\+M8.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2544} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M4\+\_\+\+I\+R\+Q\+Handler()}.


\begin{DoxyCode}
02545 \{
02546   \textcolor{comment}{/* Check the parameters */}
02547   assert_param(IS_TIM_ALL_PERIPH(TIMx));
02548 
02549   \textcolor{comment}{/* Clear the IT pending Bit */}
02550   TIMx->SR = (uint16\_t)~TIM\_IT;
02551 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga34e926cd8a99cfcc7480b2d6de5118b6}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C1\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F1 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1468} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01469 \{
01470   uint16\_t tmpccmr1 = 0;
01471 
01472   \textcolor{comment}{/* Check the parameters */}
01473   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01474   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01475 
01476   tmpccmr1 = TIMx->CCMR1;
01477 
01478   \textcolor{comment}{/* Reset the OC1CE Bit */}
01479   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC1CE;
01480 
01481   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01482   tmpccmr1 |= TIM\_OCClear;
01483 
01484   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01485   TIMx->CCMR1 = tmpccmr1;
01486 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gac474ebc815d24c8a589969e0c68b27b0}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C2\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F2 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1498} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01499 \{
01500   uint16\_t tmpccmr1 = 0;
01501 
01502   \textcolor{comment}{/* Check the parameters */}
01503   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01504   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01505 
01506   tmpccmr1 = TIMx->CCMR1;
01507 
01508   \textcolor{comment}{/* Reset the OC2CE Bit */}
01509   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC2CE;
01510 
01511   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01512   tmpccmr1 |= (uint16\_t)(TIM\_OCClear << 8);
01513 
01514   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01515   TIMx->CCMR1 = tmpccmr1;
01516 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0bd9476a14bd346c319945ec4fa2bc67}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C3\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F3 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1527} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01528 \{
01529   uint16\_t tmpccmr2 = 0;
01530 
01531   \textcolor{comment}{/* Check the parameters */}
01532   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01533   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01534 
01535   tmpccmr2 = TIMx->CCMR2;
01536 
01537   \textcolor{comment}{/* Reset the OC3CE Bit */}
01538   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC3CE;
01539 
01540   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01541   tmpccmr2 |= TIM\_OCClear;
01542 
01543   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01544   TIMx->CCMR2 = tmpccmr2;
01545 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaeee5fa66b26e7c6f71850272dc3028f3}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref}}
\index{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref@{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Clear\+O\+C4\+Ref (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Clear }\end{DoxyParamCaption})}



Clears or safeguards the O\+C\+R\+E\+F4 signal on an external event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Clear} & new state of the Output Compare Clear Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Enable\+: T\+IM Output clear enable \item T\+I\+M\+\_\+\+O\+C\+Clear\+\_\+\+Disable\+: T\+IM Output clear disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1556} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01557 \{
01558   uint16\_t tmpccmr2 = 0;
01559 
01560   \textcolor{comment}{/* Check the parameters */}
01561   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01562   assert_param(IS_TIM_OCCLEAR_STATE(TIM\_OCClear));
01563 
01564   tmpccmr2 = TIMx->CCMR2;
01565 
01566   \textcolor{comment}{/* Reset the OC4CE Bit */}
01567   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC4CE;
01568 
01569   \textcolor{comment}{/* Enable or Disable the Output Compare Clear Bit */}
01570   tmpccmr2 |= (uint16\_t)(TIM\_OCClear << 8);
01571 
01572   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01573   TIMx->CCMR2 = tmpccmr2;
01574 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga2bdc275bcbd2ce9d1ba632e6c89896b7}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Cmd@{T\+I\+M\+\_\+\+Cmd}}
\index{T\+I\+M\+\_\+\+Cmd@{T\+I\+M\+\_\+\+Cmd}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Cmd()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified T\+IM peripheral. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+I\+Mx peripheral. \\
\hline
{\em New\+State} & new state of the T\+I\+Mx peripheral. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 586} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00587 \{
00588   \textcolor{comment}{/* Check the parameters */}
00589   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
00590   assert_param(IS_FUNCTIONAL_STATE(NewState));
00591   
00592   \textcolor{keywordflow}{if} (NewState != DISABLE)
00593   \{
00594     \textcolor{comment}{/* Enable the TIM Counter */}
00595     TIMx->CR1 |= TIM_CR1_CEN;
00596   \}
00597   \textcolor{keywordflow}{else}
00598   \{
00599     \textcolor{comment}{/* Disable the TIM Counter */}
00600     TIMx->CR1 &= (uint16\_t)~TIM_CR1_CEN;
00601   \}
00602 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga93941c1db20bf3794f377307df90a67b}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Counter\+Mode\+Config@{T\+I\+M\+\_\+\+Counter\+Mode\+Config}}
\index{T\+I\+M\+\_\+\+Counter\+Mode\+Config@{T\+I\+M\+\_\+\+Counter\+Mode\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Counter\+Mode\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Counter\+Mode\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Counter\+Mode }\end{DoxyParamCaption})}



Specifies the T\+I\+Mx Counter Mode to be used. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Counter\+Mode} & specifies the Counter Mode to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Up\+: T\+IM Up Counting Mode \item T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Down\+: T\+IM Down Counting Mode \item T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned1\+: T\+IM Center Aligned Mode1 \item T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned2\+: T\+IM Center Aligned Mode2 \item T\+I\+M\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned3\+: T\+IM Center Aligned Mode3 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 377} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00378 \{
00379   uint16\_t tmpcr1 = 0;
00380 
00381   \textcolor{comment}{/* Check the parameters */}
00382   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
00383   assert_param(IS_TIM_COUNTER_MODE(TIM\_CounterMode));
00384 
00385   tmpcr1 = TIMx->CR1;
00386 
00387   \textcolor{comment}{/* Reset the CMS and DIR Bits */}
00388   tmpcr1 &= (uint16\_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
00389 
00390   \textcolor{comment}{/* Set the Counter Mode */}
00391   tmpcr1 |= TIM\_CounterMode;
00392 
00393   \textcolor{comment}{/* Write to TIMx CR1 register */}
00394   TIMx->CR1 = tmpcr1;
00395 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3e59ebced2ab8e0b817c460f1670e97d}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs@{T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs}}
\index{T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs@{T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Ctrl\+P\+W\+M\+Outputs (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the T\+IM peripheral Main Outputs. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+I\+Mx peripheral. \\
\hline
{\em New\+State} & new state of the T\+IM peripheral Main Outputs. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2255} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
02256 \{
02257   \textcolor{comment}{/* Check the parameters */}
02258   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
02259   assert_param(IS_FUNCTIONAL_STATE(NewState));
02260 
02261   \textcolor{keywordflow}{if} (NewState != DISABLE)
02262   \{
02263     \textcolor{comment}{/* Enable the TIM Main Output */}
02264     TIMx->BDTR |= TIM_BDTR_MOE;
02265   \}
02266   \textcolor{keywordflow}{else}
02267   \{
02268     \textcolor{comment}{/* Disable the TIM Main Output */}
02269     TIMx->BDTR &= (uint16\_t)~TIM_BDTR_MOE;
02270   \}  
02271 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga1659cc0ce503ac151568e0c7c02b1ba5}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+De\+Init@{T\+I\+M\+\_\+\+De\+Init}}
\index{T\+I\+M\+\_\+\+De\+Init@{T\+I\+M\+\_\+\+De\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+De\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Deinitializes the T\+I\+Mx peripheral registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 194} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}, \textbf{ E\+N\+A\+B\+LE}, \textbf{ R\+C\+C\+\_\+\+A\+P\+B1\+Periph\+Reset\+Cmd()}, and \textbf{ R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+Reset\+Cmd()}.


\begin{DoxyCode}
00195 \{
00196   \textcolor{comment}{/* Check the parameters */}
00197   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
00198  
00199   \textcolor{keywordflow}{if} (TIMx == TIM1)
00200   \{
00201     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
00202     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
00203   \} 
00204   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM2) 
00205   \{     
00206     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
00207     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
00208   \}  
00209   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM3)
00210   \{ 
00211     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
00212     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
00213   \}  
00214   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM4)
00215   \{ 
00216     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
00217     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
00218   \}  
00219   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM5)
00220   \{      
00221     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
00222     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
00223   \}  
00224   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM6)  
00225   \{    
00226     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
00227     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
00228   \}  
00229   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM7)
00230   \{      
00231     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
00232     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
00233   \}  
00234   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM8)
00235   \{      
00236     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
00237     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
00238   \}  
00239   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM9)
00240   \{      
00241     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
00242     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
00243    \}  
00244   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM10)
00245   \{      
00246     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
00247     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
00248   \}  
00249   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM11) 
00250   \{     
00251     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
00252     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
00253   \}  
00254   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM12)
00255   \{      
00256     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
00257     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
00258   \}  
00259   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIMx == TIM13) 
00260   \{       
00261     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
00262     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
00263   \}  
00264   \textcolor{keywordflow}{else}
00265   \{ 
00266     \textcolor{keywordflow}{if} (TIMx == TIM14) 
00267     \{     
00268       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
00269       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
00270     \}   
00271   \}
00272 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga24700389cfa3ea9b42234933b23f1399}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+D\+M\+A\+Cmd@{T\+I\+M\+\_\+\+D\+M\+A\+Cmd}}
\index{T\+I\+M\+\_\+\+D\+M\+A\+Cmd@{T\+I\+M\+\_\+\+D\+M\+A\+Cmd}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+D\+M\+A\+Cmd()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+D\+M\+A\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+D\+M\+A\+Source,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx\textquotesingle{}s D\+MA Requests. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+D\+M\+A\+Source} & specifies the D\+MA Request sources. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Update\+: T\+IM update Interrupt source \item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C1\+: T\+IM Capture Compare 1 D\+MA source \item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C2\+: T\+IM Capture Compare 2 D\+MA source \item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C3\+: T\+IM Capture Compare 3 D\+MA source \item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+C4\+: T\+IM Capture Compare 4 D\+MA source \item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+C\+OM\+: T\+IM Commutation D\+MA source \item T\+I\+M\+\_\+\+D\+M\+A\+\_\+\+Trigger\+: T\+IM Trigger D\+MA source \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the D\+MA Request sources. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2608} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
02609 \{ 
02610   \textcolor{comment}{/* Check the parameters */}
02611   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
02612   assert_param(IS_TIM_DMA_SOURCE(TIM\_DMASource));
02613   assert_param(IS_FUNCTIONAL_STATE(NewState));
02614   
02615   \textcolor{keywordflow}{if} (NewState != DISABLE)
02616   \{
02617     \textcolor{comment}{/* Enable the DMA sources */}
02618     TIMx->DIER |= TIM\_DMASource; 
02619   \}
02620   \textcolor{keywordflow}{else}
02621   \{
02622     \textcolor{comment}{/* Disable the DMA sources */}
02623     TIMx->DIER &= (uint16\_t)~TIM\_DMASource;
02624   \}
02625 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gad7156f84c436c8ac92cd789611826d09}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+D\+M\+A\+Config@{T\+I\+M\+\_\+\+D\+M\+A\+Config}}
\index{T\+I\+M\+\_\+\+D\+M\+A\+Config@{T\+I\+M\+\_\+\+D\+M\+A\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+D\+M\+A\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+D\+M\+A\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+D\+M\+A\+Base,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length }\end{DoxyParamCaption})}



Configures the T\+I\+Mx\textquotesingle{}s D\+MA interface. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+D\+M\+A\+Base} & D\+MA Base address. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+R1 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+R2 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+S\+M\+CR \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+D\+I\+ER \item T\+I\+M1\+\_\+\+D\+M\+A\+Base\+\_\+\+SR \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+E\+GR \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+M\+R1 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+M\+R2 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+ER \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+NT \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+P\+SC \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+A\+RR \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+R\+CR \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R1 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R2 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R3 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+C\+C\+R4 \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+B\+D\+TR \item T\+I\+M\+\_\+\+D\+M\+A\+Base\+\_\+\+D\+CR \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length} & D\+MA Burst length. This parameter can be one value between\+: T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+1\+Transfer and T\+I\+M\+\_\+\+D\+M\+A\+Burst\+Length\+\_\+18\+Transfers. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2581} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02582 \{
02583   \textcolor{comment}{/* Check the parameters */}
02584   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02585   assert_param(IS_TIM_DMA_BASE(TIM\_DMABase)); 
02586   assert_param(IS_TIM_DMA_LENGTH(TIM\_DMABurstLength));
02587 
02588   \textcolor{comment}{/* Set the DMA Base and the DMA Burst Length */}
02589   TIMx->DCR = TIM\_DMABase | TIM\_DMABurstLength;
02590 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0fc7e76c47a3bd1ba1ebc71427832b51}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Encoder\+Interface\+Config@{T\+I\+M\+\_\+\+Encoder\+Interface\+Config}}
\index{T\+I\+M\+\_\+\+Encoder\+Interface\+Config@{T\+I\+M\+\_\+\+Encoder\+Interface\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Encoder\+Interface\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Encoder\+Interface\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Encoder\+Mode,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C1\+Polarity,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C2\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Encoder Interface. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Encoder\+Mode} & specifies the T\+I\+Mx Encoder Mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Encoder\+Mode\+\_\+\+T\+I1\+: Counter counts on T\+I1\+F\+P1 edge depending on T\+I2\+F\+P2 level. \item T\+I\+M\+\_\+\+Encoder\+Mode\+\_\+\+T\+I2\+: Counter counts on T\+I2\+F\+P2 edge depending on T\+I1\+F\+P1 level. \item T\+I\+M\+\_\+\+Encoder\+Mode\+\_\+\+T\+I12\+: Counter counts on both T\+I1\+F\+P1 and T\+I2\+F\+P2 edges depending on the level of the other input. \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+I\+C1\+Polarity} & specifies the I\+C1 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Falling\+: IC Falling edge. \item T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Rising\+: IC Rising edge. \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+I\+C2\+Polarity} & specifies the I\+C2 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Falling\+: IC Falling edge. \item T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Rising\+: IC Rising edge. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 3057} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
03059 \{
03060   uint16\_t tmpsmcr = 0;
03061   uint16\_t tmpccmr1 = 0;
03062   uint16\_t tmpccer = 0;
03063     
03064   \textcolor{comment}{/* Check the parameters */}
03065   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
03066   assert_param(IS_TIM_ENCODER_MODE(TIM\_EncoderMode));
03067   assert_param(IS_TIM_IC_POLARITY(TIM\_IC1Polarity));
03068   assert_param(IS_TIM_IC_POLARITY(TIM\_IC2Polarity));
03069 
03070   \textcolor{comment}{/* Get the TIMx SMCR register value */}
03071   tmpsmcr = TIMx->SMCR;
03072 
03073   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
03074   tmpccmr1 = TIMx->CCMR1;
03075 
03076   \textcolor{comment}{/* Get the TIMx CCER register value */}
03077   tmpccer = TIMx->CCER;
03078 
03079   \textcolor{comment}{/* Set the encoder Mode */}
03080   tmpsmcr &= (uint16\_t)~TIM_SMCR_SMS;
03081   tmpsmcr |= TIM\_EncoderMode;
03082 
03083   \textcolor{comment}{/* Select the Capture Compare 1 and the Capture Compare 2 as input */}
03084   tmpccmr1 &= ((uint16\_t)~TIM_CCMR1_CC1S) & ((uint16\_t)~TIM_CCMR1_CC2S);
03085   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
03086 
03087   \textcolor{comment}{/* Set the TI1 and the TI2 Polarities */}
03088   tmpccer &= ((uint16\_t)~TIM_CCER_CC1P) & ((uint16\_t)~TIM_CCER_CC2P);
03089   tmpccer |= (uint16\_t)(TIM\_IC1Polarity | (uint16\_t)(TIM\_IC2Polarity << (uint16\_t)4));
03090 
03091   \textcolor{comment}{/* Write to TIMx SMCR */}
03092   TIMx->SMCR = tmpsmcr;
03093 
03094   \textcolor{comment}{/* Write to TIMx CCMR1 */}
03095   TIMx->CCMR1 = tmpccmr1;
03096 
03097   \textcolor{comment}{/* Write to TIMx CCER */}
03098   TIMx->CCER = tmpccer;
03099 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga47c05638b93aabcd641dbc8859e1b2df}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config@{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config}}
\index{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config@{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity,  }\item[{uint16\+\_\+t}]{Ext\+T\+R\+G\+Filter }\end{DoxyParamCaption})}



Configures the External clock Mode1. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler} & The external Trigger Prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+O\+FF\+: E\+T\+RP Prescaler O\+FF. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V2\+: E\+T\+RP frequency divided by 2. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V4\+: E\+T\+RP frequency divided by 4. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V8\+: E\+T\+RP frequency divided by 8. \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity} & The external Trigger Polarity. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Inverted\+: active low or falling edge active. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Non\+Inverted\+: active high or rising edge active. \end{DoxyItemize}
\\
\hline
{\em Ext\+T\+R\+G\+Filter} & External Trigger Filter. This parameter must be a value between 0x00 and 0x0F \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2764} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Config()}.


\begin{DoxyCode}
02766 \{
02767   uint16\_t tmpsmcr = 0;
02768 
02769   \textcolor{comment}{/* Check the parameters */}
02770   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02771   assert_param(IS_TIM_EXT_PRESCALER(TIM\_ExtTRGPrescaler));
02772   assert_param(IS_TIM_EXT_POLARITY(TIM\_ExtTRGPolarity));
02773   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
02774   \textcolor{comment}{/* Configure the ETR Clock source */}
02775   TIM_ETRConfig(TIMx, TIM\_ExtTRGPrescaler, TIM\_ExtTRGPolarity, ExtTRGFilter);
02776   
02777   \textcolor{comment}{/* Get the TIMx SMCR register value */}
02778   tmpsmcr = TIMx->SMCR;
02779 
02780   \textcolor{comment}{/* Reset the SMS Bits */}
02781   tmpsmcr &= (uint16\_t)~TIM_SMCR_SMS;
02782 
02783   \textcolor{comment}{/* Select the External clock mode1 */}
02784   tmpsmcr |= TIM_SlaveMode_External1;
02785 
02786   \textcolor{comment}{/* Select the Trigger selection : ETRF */}
02787   tmpsmcr &= (uint16\_t)~TIM_SMCR_TS;
02788   tmpsmcr |= TIM_TS_ETRF;
02789 
02790   \textcolor{comment}{/* Write to TIMx SMCR */}
02791   TIMx->SMCR = tmpsmcr;
02792 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0a9cbcbab32326cbbdaf4c111f59ec20}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config@{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config}}
\index{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config@{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity,  }\item[{uint16\+\_\+t}]{Ext\+T\+R\+G\+Filter }\end{DoxyParamCaption})}



Configures the External clock Mode2. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler} & The external Trigger Prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+O\+FF\+: E\+T\+RP Prescaler O\+FF. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V2\+: E\+T\+RP frequency divided by 2. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V4\+: E\+T\+RP frequency divided by 4. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V8\+: E\+T\+RP frequency divided by 8. \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity} & The external Trigger Polarity. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Inverted\+: active low or falling edge active. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Non\+Inverted\+: active high or rising edge active. \end{DoxyItemize}
\\
\hline
{\em Ext\+T\+R\+G\+Filter} & External Trigger Filter. This parameter must be a value between 0x00 and 0x0F \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2811} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Config()}.


\begin{DoxyCode}
02813 \{
02814   \textcolor{comment}{/* Check the parameters */}
02815   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02816   assert_param(IS_TIM_EXT_PRESCALER(TIM\_ExtTRGPrescaler));
02817   assert_param(IS_TIM_EXT_POLARITY(TIM\_ExtTRGPolarity));
02818   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
02819 
02820   \textcolor{comment}{/* Configure the ETR Clock source */}
02821   TIM_ETRConfig(TIMx, TIM\_ExtTRGPrescaler, TIM\_ExtTRGPolarity, ExtTRGFilter);
02822 
02823   \textcolor{comment}{/* Enable the External clock mode2 */}
02824   TIMx->SMCR |= TIM_SMCR_ECE;
02825 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga8bdde400b7a30f3e747fe8e4962c0abe}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+E\+T\+R\+Config@{T\+I\+M\+\_\+\+E\+T\+R\+Config}}
\index{T\+I\+M\+\_\+\+E\+T\+R\+Config@{T\+I\+M\+\_\+\+E\+T\+R\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+E\+T\+R\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+E\+T\+R\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity,  }\item[{uint16\+\_\+t}]{Ext\+T\+R\+G\+Filter }\end{DoxyParamCaption})}



Configures the T\+I\+Mx External Trigger (E\+TR). 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Prescaler} & The external Trigger Prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+O\+FF\+: E\+T\+RP Prescaler O\+FF. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V2\+: E\+T\+RP frequency divided by 2. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V4\+: E\+T\+RP frequency divided by 4. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+P\+S\+C\+\_\+\+D\+I\+V8\+: E\+T\+RP frequency divided by 8. \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity} & The external Trigger Polarity. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Inverted\+: active low or falling edge active. \item T\+I\+M\+\_\+\+Ext\+T\+R\+G\+Polarity\+\_\+\+Non\+Inverted\+: active high or rising edge active. \end{DoxyItemize}
\\
\hline
{\em Ext\+T\+R\+G\+Filter} & External Trigger Filter. This parameter must be a value between 0x00 and 0x0F \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2999} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode1\+Config()}, and \textbf{ T\+I\+M\+\_\+\+E\+T\+R\+Clock\+Mode2\+Config()}.


\begin{DoxyCode}
03001 \{
03002   uint16\_t tmpsmcr = 0;
03003 
03004   \textcolor{comment}{/* Check the parameters */}
03005   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
03006   assert_param(IS_TIM_EXT_PRESCALER(TIM\_ExtTRGPrescaler));
03007   assert_param(IS_TIM_EXT_POLARITY(TIM\_ExtTRGPolarity));
03008   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
03009 
03010   tmpsmcr = TIMx->SMCR;
03011 
03012   \textcolor{comment}{/* Reset the ETR Bits */}
03013   tmpsmcr &= SMCR_ETR_MASK;
03014 
03015   \textcolor{comment}{/* Set the Prescaler, the Filter value and the Polarity */}
03016   tmpsmcr |= (uint16\_t)(TIM\_ExtTRGPrescaler | (uint16\_t)(TIM\_ExtTRGPolarity | (uint16\_t)(ExtTRGFilter << (
      uint16\_t)8)));
03017 
03018   \textcolor{comment}{/* Write to TIMx SMCR */}
03019   TIMx->SMCR = tmpsmcr;
03020 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga4f58c12e6493a0d8b9555c9097b831d6}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Forced\+O\+C1\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C1\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C1\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 1 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C1\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C1\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1116} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01117 \{
01118   uint16\_t tmpccmr1 = 0;
01119 
01120   \textcolor{comment}{/* Check the parameters */}
01121   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01122   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01123   tmpccmr1 = TIMx->CCMR1;
01124 
01125   \textcolor{comment}{/* Reset the OC1M Bits */}
01126   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC1M;
01127 
01128   \textcolor{comment}{/* Configure The Forced output Mode */}
01129   tmpccmr1 |= TIM\_ForcedAction;
01130 
01131   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01132   TIMx->CCMR1 = tmpccmr1;
01133 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3d2902b6fbab8dd55cd531055ffcc63d}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Forced\+O\+C2\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C2\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C2\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 2 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C2\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C2\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1145} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01146 \{
01147   uint16\_t tmpccmr1 = 0;
01148 
01149   \textcolor{comment}{/* Check the parameters */}
01150   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01151   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01152   tmpccmr1 = TIMx->CCMR1;
01153 
01154   \textcolor{comment}{/* Reset the OC2M Bits */}
01155   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC2M;
01156 
01157   \textcolor{comment}{/* Configure The Forced output Mode */}
01158   tmpccmr1 |= (uint16\_t)(TIM\_ForcedAction << 8);
01159 
01160   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01161   TIMx->CCMR1 = tmpccmr1;
01162 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga920b0fb4ca44fceffd1c3e441feebd8f}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Forced\+O\+C3\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C3\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C3\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 3 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C3\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C3\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1173} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01174 \{
01175   uint16\_t tmpccmr2 = 0;
01176 
01177   \textcolor{comment}{/* Check the parameters */}
01178   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01179   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01180 
01181   tmpccmr2 = TIMx->CCMR2;
01182 
01183   \textcolor{comment}{/* Reset the OC1M Bits */}
01184   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC3M;
01185 
01186   \textcolor{comment}{/* Configure The Forced output Mode */}
01187   tmpccmr2 |= TIM\_ForcedAction;
01188 
01189   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01190   TIMx->CCMR2 = tmpccmr2;
01191 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaf0a0bbe74251e56d4b835d20b0a3aa63}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Forced\+O\+C4\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config}}
\index{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config@{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Forced\+O\+C4\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Forced\+O\+C4\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Forced\+Action }\end{DoxyParamCaption})}



Forces the T\+I\+Mx output 4 waveform to active or inactive level. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Forced\+Action} & specifies the forced Action to be set to the output waveform. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active\+: Force active level on O\+C4\+R\+EF \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active\+: Force inactive level on O\+C4\+R\+EF. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1202} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01203 \{
01204   uint16\_t tmpccmr2 = 0;
01205 
01206   \textcolor{comment}{/* Check the parameters */}
01207   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01208   assert_param(IS_TIM_FORCED_ACTION(TIM\_ForcedAction));
01209   tmpccmr2 = TIMx->CCMR2;
01210 
01211   \textcolor{comment}{/* Reset the OC2M Bits */}
01212   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC4M;
01213 
01214   \textcolor{comment}{/* Configure The Forced output Mode */}
01215   tmpccmr2 |= (uint16\_t)(TIM\_ForcedAction << 8);
01216 
01217   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01218   TIMx->CCMR2 = tmpccmr2;
01219 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga38bd4ffda920dd4f7655a0a2c6100a6e}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Generate\+Event@{T\+I\+M\+\_\+\+Generate\+Event}}
\index{T\+I\+M\+\_\+\+Generate\+Event@{T\+I\+M\+\_\+\+Generate\+Event}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Generate\+Event()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Generate\+Event (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Event\+Source }\end{DoxyParamCaption})}



Configures the T\+I\+Mx event to be generate by software. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Event\+Source} & specifies the event source. This parameter can be one or more of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Update\+: Timer update Event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C1\+: Timer Capture Compare 1 Event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C2\+: Timer Capture Compare 2 Event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C3\+: Timer Capture Compare 3 Event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+C4\+: Timer Capture Compare 4 Event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+OM\+: Timer C\+OM event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Trigger\+: Timer Trigger Event source \item T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Break\+: Timer Break event source\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
T\+I\+M6 and T\+I\+M7 can only generate an update event. 

T\+I\+M\+\_\+\+Event\+Source\+\_\+\+C\+OM and T\+I\+M\+\_\+\+Event\+Source\+\_\+\+Break are used only with T\+I\+M1 and T\+I\+M8.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2400} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02401 \{ 
02402   \textcolor{comment}{/* Check the parameters */}
02403   assert_param(IS_TIM_ALL_PERIPH(TIMx));
02404   assert_param(IS_TIM_EVENT_SOURCE(TIM\_EventSource));
02405  
02406   \textcolor{comment}{/* Set the event sources */}
02407   TIMx->EGR = TIM\_EventSource;
02408 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga6bd39ca543305ff0cd06fce0f678d94d}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Capture1@{T\+I\+M\+\_\+\+Get\+Capture1}}
\index{T\+I\+M\+\_\+\+Get\+Capture1@{T\+I\+M\+\_\+\+Get\+Capture1}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Capture1()}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Get\+Capture1 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Gets the T\+I\+Mx Input Capture 1 value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Capture} & Compare 1 Register value. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2022} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02023 \{
02024   \textcolor{comment}{/* Check the parameters */}
02025   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
02026 
02027   \textcolor{comment}{/* Get the Capture 1 Register value */}
02028   \textcolor{keywordflow}{return} TIMx->CCR1;
02029 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga2524cb5db14e388fb7f20c99fb3d58a5}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Capture2@{T\+I\+M\+\_\+\+Get\+Capture2}}
\index{T\+I\+M\+\_\+\+Get\+Capture2@{T\+I\+M\+\_\+\+Get\+Capture2}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Capture2()}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Get\+Capture2 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Gets the T\+I\+Mx Input Capture 2 value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Capture} & Compare 2 Register value. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2037} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02038 \{
02039   \textcolor{comment}{/* Check the parameters */}
02040   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
02041 
02042   \textcolor{comment}{/* Get the Capture 2 Register value */}
02043   \textcolor{keywordflow}{return} TIMx->CCR2;
02044 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga71ee9ce2c535ec0fb3fac5f9119221f7}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Capture3@{T\+I\+M\+\_\+\+Get\+Capture3}}
\index{T\+I\+M\+\_\+\+Get\+Capture3@{T\+I\+M\+\_\+\+Get\+Capture3}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Capture3()}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Get\+Capture3 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Gets the T\+I\+Mx Input Capture 3 value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Capture} & Compare 3 Register value. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2051} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02052 \{
02053   \textcolor{comment}{/* Check the parameters */}
02054   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
02055 
02056   \textcolor{comment}{/* Get the Capture 3 Register value */}
02057   \textcolor{keywordflow}{return} TIMx->CCR3;
02058 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga420b022cbc71ac603b5dd4922687abb1}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Capture4@{T\+I\+M\+\_\+\+Get\+Capture4}}
\index{T\+I\+M\+\_\+\+Get\+Capture4@{T\+I\+M\+\_\+\+Get\+Capture4}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Capture4()}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Get\+Capture4 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Gets the T\+I\+Mx Input Capture 4 value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Capture} & Compare 4 Register value. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2065} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02066 \{
02067   \textcolor{comment}{/* Check the parameters */}
02068   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02069 
02070   \textcolor{comment}{/* Get the Capture 4 Register value */}
02071   \textcolor{keywordflow}{return} TIMx->CCR4;
02072 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga53607976e0866ab424e294cda9f6036e}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Counter@{T\+I\+M\+\_\+\+Get\+Counter}}
\index{T\+I\+M\+\_\+\+Get\+Counter@{T\+I\+M\+\_\+\+Get\+Counter}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Counter()}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Get\+Counter (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Gets the T\+I\+Mx Counter value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Counter} & Register value \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 432} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00433 \{
00434   \textcolor{comment}{/* Check the parameters */}
00435   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00436 
00437   \textcolor{comment}{/* Get the Counter Register value */}
00438   \textcolor{keywordflow}{return} TIMx->CNT;
00439 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0adcbbd5e838ec8642e7a9b80075f41f}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Flag\+Status@{T\+I\+M\+\_\+\+Get\+Flag\+Status}}
\index{T\+I\+M\+\_\+\+Get\+Flag\+Status@{T\+I\+M\+\_\+\+Get\+Flag\+Status}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Flag\+Status()}
{\footnotesize\ttfamily \textbf{ Flag\+Status} T\+I\+M\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Checks whether the specified T\+IM flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+F\+L\+AG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Update\+: T\+IM update Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+: T\+IM Capture Compare 1 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+: T\+IM Capture Compare 2 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+: T\+IM Capture Compare 3 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+: T\+IM Capture Compare 4 Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM\+: T\+IM Commutation Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Trigger\+: T\+IM Trigger Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Break\+: T\+IM Break Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C1\+OF\+: T\+IM Capture Compare 1 over capture Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C2\+OF\+: T\+IM Capture Compare 2 over capture Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C3\+OF\+: T\+IM Capture Compare 3 over capture Flag \item T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C4\+OF\+: T\+IM Capture Compare 4 over capture Flag\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
T\+I\+M6 and T\+I\+M7 can have only one update flag. 

T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+C\+OM and T\+I\+M\+\_\+\+F\+L\+A\+G\+\_\+\+Break are used only with T\+I\+M1 and T\+I\+M8.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of T\+I\+M\+\_\+\+F\+L\+AG (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2433} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ R\+E\+S\+ET}.


\begin{DoxyCode}
02434 \{ 
02435   ITStatus bitstatus = RESET;  
02436   \textcolor{comment}{/* Check the parameters */}
02437   assert_param(IS_TIM_ALL_PERIPH(TIMx));
02438   assert_param(IS_TIM_GET_FLAG(TIM\_FLAG));
02439 
02440   
02441   \textcolor{keywordflow}{if} ((TIMx->SR & TIM\_FLAG) != (uint16\_t)RESET)
02442   \{
02443     bitstatus = SET;
02444   \}
02445   \textcolor{keywordflow}{else}
02446   \{
02447     bitstatus = RESET;
02448   \}
02449   \textcolor{keywordflow}{return} bitstatus;
02450 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0827a0b411707304f76d33050727c24d}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+I\+T\+Status@{T\+I\+M\+\_\+\+Get\+I\+T\+Status}}
\index{T\+I\+M\+\_\+\+Get\+I\+T\+Status@{T\+I\+M\+\_\+\+Get\+I\+T\+Status}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+I\+T\+Status()}
{\footnotesize\ttfamily \textbf{ I\+T\+Status} T\+I\+M\+\_\+\+Get\+I\+T\+Status (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the T\+IM interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+IT} & specifies the T\+IM interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+T\+\_\+\+Update\+: T\+IM update Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1\+: T\+IM Capture Compare 1 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2\+: T\+IM Capture Compare 2 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C3\+: T\+IM Capture Compare 3 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C4\+: T\+IM Capture Compare 4 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM\+: T\+IM Commutation Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+Trigger\+: T\+IM Trigger Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+Break\+: T\+IM Break Interrupt source\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
T\+I\+M6 and T\+I\+M7 can generate only an update interrupt. 

T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM and T\+I\+M\+\_\+\+I\+T\+\_\+\+Break are used only with T\+I\+M1 and T\+I\+M8.
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of the T\+I\+M\+\_\+\+I\+T(\+S\+E\+T or R\+E\+S\+E\+T). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2503} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ R\+E\+S\+ET}, and \textbf{ S\+ET}.


\begin{DoxyCode}
02504 \{
02505   ITStatus bitstatus = RESET;  
02506   uint16\_t itstatus = 0x0, itenable = 0x0;
02507   \textcolor{comment}{/* Check the parameters */}
02508   assert_param(IS_TIM_ALL_PERIPH(TIMx));
02509   assert_param(IS_TIM_GET_IT(TIM\_IT));
02510    
02511   itstatus = TIMx->SR & TIM\_IT;
02512   
02513   itenable = TIMx->DIER & TIM\_IT;
02514   \textcolor{keywordflow}{if} ((itstatus != (uint16\_t)RESET) && (itenable != (uint16\_t)RESET))
02515   \{
02516     bitstatus = SET;
02517   \}
02518   \textcolor{keywordflow}{else}
02519   \{
02520     bitstatus = RESET;
02521   \}
02522   \textcolor{keywordflow}{return} bitstatus;
02523 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga427eb6e533480e02a27cd0ca876183d6}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Get\+Prescaler@{T\+I\+M\+\_\+\+Get\+Prescaler}}
\index{T\+I\+M\+\_\+\+Get\+Prescaler@{T\+I\+M\+\_\+\+Get\+Prescaler}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Get\+Prescaler()}
{\footnotesize\ttfamily uint16\+\_\+t T\+I\+M\+\_\+\+Get\+Prescaler (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Gets the T\+I\+Mx Prescaler value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em Prescaler} & Register value. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 446} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00447 \{
00448   \textcolor{comment}{/* Check the parameters */}
00449   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00450 
00451   \textcolor{comment}{/* Get the Prescaler Register value */}
00452   \textcolor{keywordflow}{return} TIMx->PSC;
00453 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga9e6a153dd6552e4e1188eba227316f7f}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+I\+C\+Init@{T\+I\+M\+\_\+\+I\+C\+Init}}
\index{T\+I\+M\+\_\+\+I\+C\+Init@{T\+I\+M\+\_\+\+I\+C\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+I\+C\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+I\+C\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+I\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+IM peripheral according to the specified parameters in the T\+I\+M\+\_\+\+I\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def}{p.}{structTIM__ICInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1890} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I1\+\_\+\+Config()}, \textbf{ T\+I2\+\_\+\+Config()}, \textbf{ T\+I3\+\_\+\+Config()}, \textbf{ T\+I4\+\_\+\+Config()}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Channel}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Filter}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Prescaler}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Selection}, \textbf{ T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler()}, \textbf{ T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler()}, \textbf{ T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler()}, and \textbf{ T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler()}.


\begin{DoxyCode}
01891 \{
01892   \textcolor{comment}{/* Check the parameters */}
01893   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01894   assert_param(IS_TIM_IC_POLARITY(TIM\_ICInitStruct->TIM_ICPolarity));
01895   assert_param(IS_TIM_IC_SELECTION(TIM\_ICInitStruct->TIM_ICSelection));
01896   assert_param(IS_TIM_IC_PRESCALER(TIM\_ICInitStruct->TIM_ICPrescaler));
01897   assert_param(IS_TIM_IC_FILTER(TIM\_ICInitStruct->TIM_ICFilter));
01898   
01899   \textcolor{keywordflow}{if} (TIM\_ICInitStruct->TIM_Channel == TIM_Channel_1)
01900   \{
01901     \textcolor{comment}{/* TI1 Configuration */}
01902     TI1_Config(TIMx, TIM\_ICInitStruct->TIM_ICPolarity,
01903                TIM\_ICInitStruct->TIM_ICSelection,
01904                TIM\_ICInitStruct->TIM_ICFilter);
01905     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
01906     TIM_SetIC1Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
01907   \}
01908   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIM\_ICInitStruct->TIM_Channel == TIM_Channel_2)
01909   \{
01910     \textcolor{comment}{/* TI2 Configuration */}
01911     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01912     TI2_Config(TIMx, TIM\_ICInitStruct->TIM_ICPolarity,
01913                TIM\_ICInitStruct->TIM_ICSelection,
01914                TIM\_ICInitStruct->TIM_ICFilter);
01915     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
01916     TIM_SetIC2Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
01917   \}
01918   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIM\_ICInitStruct->TIM_Channel == TIM_Channel_3)
01919   \{
01920     \textcolor{comment}{/* TI3 Configuration */}
01921     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01922     TI3_Config(TIMx,  TIM\_ICInitStruct->TIM_ICPolarity,
01923                TIM\_ICInitStruct->TIM_ICSelection,
01924                TIM\_ICInitStruct->TIM_ICFilter);
01925     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
01926     TIM_SetIC3Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
01927   \}
01928   \textcolor{keywordflow}{else}
01929   \{
01930     \textcolor{comment}{/* TI4 Configuration */}
01931     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01932     TI4_Config(TIMx, TIM\_ICInitStruct->TIM_ICPolarity,
01933                TIM\_ICInitStruct->TIM_ICSelection,
01934                TIM\_ICInitStruct->TIM_ICFilter);
01935     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
01936     TIM_SetIC4Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
01937   \}
01938 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga5005dac8e4e8a4c7fc2a0ef05b77cc50}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+I\+C\+Struct\+Init@{T\+I\+M\+\_\+\+I\+C\+Struct\+Init}}
\index{T\+I\+M\+\_\+\+I\+C\+Struct\+Init@{T\+I\+M\+\_\+\+I\+C\+Struct\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+I\+C\+Struct\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+I\+C\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+I\+C\+Init\+Struct }\end{DoxyParamCaption})}



Fills each T\+I\+M\+\_\+\+I\+C\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+M\+\_\+\+I\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def}{p.}{structTIM__ICInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1946} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Channel}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Filter}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Prescaler}, and \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Selection}.


\begin{DoxyCode}
01947 \{
01948   \textcolor{comment}{/* Set the default configuration */}
01949   TIM\_ICInitStruct->TIM_Channel = TIM_Channel_1;
01950   TIM\_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
01951   TIM\_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
01952   TIM\_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
01953   TIM\_ICInitStruct->TIM_ICFilter = 0x00;
01954 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga2394f0221709c0659874f9a4184cf86e}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Internal\+Clock\+Config@{T\+I\+M\+\_\+\+Internal\+Clock\+Config}}
\index{T\+I\+M\+\_\+\+Internal\+Clock\+Config@{T\+I\+M\+\_\+\+Internal\+Clock\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Internal\+Clock\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Internal\+Clock\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx }\end{DoxyParamCaption})}



Configures the T\+I\+Mx internal Clock. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2673} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02674 \{
02675   \textcolor{comment}{/* Check the parameters */}
02676   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
02677 
02678   \textcolor{comment}{/* Disable slave mode to clock the prescaler directly with the internal clock */}
02679   TIMx->SMCR &=  (uint16\_t)~TIM_SMCR_SMS;
02680 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga70e3d6c09d55ee69002e154c85cd40e4}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+I\+T\+Config@{T\+I\+M\+\_\+\+I\+T\+Config}}
\index{T\+I\+M\+\_\+\+I\+T\+Config@{T\+I\+M\+\_\+\+I\+T\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+I\+T\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+I\+T\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+IT,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified T\+IM interrupts. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+I\+Mx peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+IT} & specifies the T\+IM interrupts sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+T\+\_\+\+Update\+: T\+IM update Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1\+: T\+IM Capture Compare 1 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2\+: T\+IM Capture Compare 2 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C3\+: T\+IM Capture Compare 3 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C4\+: T\+IM Capture Compare 4 Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM\+: T\+IM Commutation Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+Trigger\+: T\+IM Trigger Interrupt source \item T\+I\+M\+\_\+\+I\+T\+\_\+\+Break\+: T\+IM Break Interrupt source\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
For T\+I\+M6 and T\+I\+M7 only the parameter T\+I\+M\+\_\+\+I\+T\+\_\+\+Update can be used 

For T\+I\+M9 and T\+I\+M12 only one of the following parameters can be used\+: T\+I\+M\+\_\+\+I\+T\+\_\+\+Update, T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1, T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C2 or T\+I\+M\+\_\+\+I\+T\+\_\+\+Trigger. 

For T\+I\+M10, T\+I\+M11, T\+I\+M13 and T\+I\+M14 only one of the following parameters can be used\+: T\+I\+M\+\_\+\+I\+T\+\_\+\+Update or T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+C1 

T\+I\+M\+\_\+\+I\+T\+\_\+\+C\+OM and T\+I\+M\+\_\+\+I\+T\+\_\+\+Break can be used only with T\+I\+M1 and T\+I\+M8
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the T\+IM interrupts. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2362} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
02363 \{  
02364   \textcolor{comment}{/* Check the parameters */}
02365   assert_param(IS_TIM_ALL_PERIPH(TIMx));
02366   assert_param(IS_TIM_IT(TIM\_IT));
02367   assert_param(IS_FUNCTIONAL_STATE(NewState));
02368   
02369   \textcolor{keywordflow}{if} (NewState != DISABLE)
02370   \{
02371     \textcolor{comment}{/* Enable the Interrupt sources */}
02372     TIMx->DIER |= TIM\_IT;
02373   \}
02374   \textcolor{keywordflow}{else}
02375   \{
02376     \textcolor{comment}{/* Disable the Interrupt sources */}
02377     TIMx->DIER &= (uint16\_t)~TIM\_IT;
02378   \}
02379 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gabef227d21d9e121e6a4ec5ab6223f5a9}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config@{T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config}}
\index{T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config@{T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Input\+Trigger\+Source }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Internal Trigger as External Clock. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Input\+Trigger\+Source} & Trigger source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R0\+: Internal Trigger 0 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R1\+: Internal Trigger 1 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R2\+: Internal Trigger 2 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R3\+: Internal Trigger 3 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2694} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+Select\+Input\+Trigger()}.


\begin{DoxyCode}
02695 \{
02696   \textcolor{comment}{/* Check the parameters */}
02697   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
02698   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM\_InputTriggerSource));
02699 
02700   \textcolor{comment}{/* Select the Internal Trigger */}
02701   TIM_SelectInputTrigger(TIMx, TIM\_InputTriggerSource);
02702 
02703   \textcolor{comment}{/* Select the External clock mode1 */}
02704   TIMx->SMCR |= TIM_SlaveMode_External1;
02705 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaec82031ca62f31f5483195c09752a83a}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C1\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 1 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1347} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01348 \{
01349   uint16\_t tmpccmr1 = 0;
01350 
01351   \textcolor{comment}{/* Check the parameters */}
01352   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01353   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01354 
01355   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
01356   tmpccmr1 = TIMx->CCMR1;
01357 
01358   \textcolor{comment}{/* Reset the OC1FE Bit */}
01359   tmpccmr1 &= (uint16\_t)~TIM_CCMR1_OC1FE;
01360 
01361   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01362   tmpccmr1 |= TIM\_OCFast;
01363 
01364   \textcolor{comment}{/* Write to TIMx CCMR1 */}
01365   TIMx->CCMR1 = tmpccmr1;
01366 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gafcdb6ff00158862aef7fed5e7a554a3e}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C1\+Init@{T\+I\+M\+\_\+\+O\+C1\+Init}}
\index{T\+I\+M\+\_\+\+O\+C1\+Init@{T\+I\+M\+\_\+\+O\+C1\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel1 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 665} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00666 \{
00667   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00668    
00669   \textcolor{comment}{/* Check the parameters */}
00670   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
00671   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00672   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00673   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00674 
00675   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}
00676   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC1E;
00677   
00678   \textcolor{comment}{/* Get the TIMx CCER register value */}
00679   tmpccer = TIMx->CCER;
00680   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00681   tmpcr2 =  TIMx->CR2;
00682   
00683   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
00684   tmpccmrx = TIMx->CCMR1;
00685     
00686   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}
00687   tmpccmrx &= (uint16\_t)~TIM_CCMR1_OC1M;
00688   tmpccmrx &= (uint16\_t)~TIM_CCMR1_CC1S;
00689   \textcolor{comment}{/* Select the Output Compare Mode */}
00690   tmpccmrx |= TIM\_OCInitStruct->TIM_OCMode;
00691   
00692   \textcolor{comment}{/* Reset the Output Polarity level */}
00693   tmpccer &= (uint16\_t)~TIM_CCER_CC1P;
00694   \textcolor{comment}{/* Set the Output Compare Polarity */}
00695   tmpccer |= TIM\_OCInitStruct->TIM_OCPolarity;
00696   
00697   \textcolor{comment}{/* Set the Output State */}
00698   tmpccer |= TIM\_OCInitStruct->TIM_OutputState;
00699     
00700   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00701   \{
00702     assert_param(IS_TIM_OUTPUTN_STATE(TIM\_OCInitStruct->TIM_OutputNState));
00703     assert_param(IS_TIM_OCN_POLARITY(TIM\_OCInitStruct->TIM_OCNPolarity));
00704     assert_param(IS_TIM_OCNIDLE_STATE(TIM\_OCInitStruct->TIM_OCNIdleState));
00705     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00706     
00707     \textcolor{comment}{/* Reset the Output N Polarity level */}
00708     tmpccer &= (uint16\_t)~TIM_CCER_CC1NP;
00709     \textcolor{comment}{/* Set the Output N Polarity */}
00710     tmpccer |= TIM\_OCInitStruct->TIM_OCNPolarity;
00711     \textcolor{comment}{/* Reset the Output N State */}
00712     tmpccer &= (uint16\_t)~TIM_CCER_CC1NE;
00713     
00714     \textcolor{comment}{/* Set the Output N State */}
00715     tmpccer |= TIM\_OCInitStruct->TIM_OutputNState;
00716     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}
00717     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS1;
00718     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS1N;
00719     \textcolor{comment}{/* Set the Output Idle state */}
00720     tmpcr2 |= TIM\_OCInitStruct->TIM_OCIdleState;
00721     \textcolor{comment}{/* Set the Output N Idle state */}
00722     tmpcr2 |= TIM\_OCInitStruct->TIM_OCNIdleState;
00723   \}
00724   \textcolor{comment}{/* Write to TIMx CR2 */}
00725   TIMx->CR2 = tmpcr2;
00726   
00727   \textcolor{comment}{/* Write to TIMx CCMR1 */}
00728   TIMx->CCMR1 = tmpccmrx;
00729   
00730   \textcolor{comment}{/* Set the Capture Compare Register value */}
00731   TIMx->CCR1 = TIM\_OCInitStruct->TIM_Pulse;
00732   
00733   \textcolor{comment}{/* Write to TIMx CCER */}
00734   TIMx->CCER = tmpccer;
00735 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3cb91578e7dd34ea7d09862482960445}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+N\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+N\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Channel 1N polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+N\+Polarity} & specifies the O\+C1N Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1612} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01613 \{
01614   uint16\_t tmpccer = 0;
01615   \textcolor{comment}{/* Check the parameters */}
01616   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01617   assert_param(IS_TIM_OCN_POLARITY(TIM\_OCNPolarity));
01618    
01619   tmpccer = TIMx->CCER;
01620 
01621   \textcolor{comment}{/* Set or Reset the CC1NP Bit */}
01622   tmpccer &= (uint16\_t)~TIM_CCER_CC1NP;
01623   tmpccer |= TIM\_OCNPolarity;
01624 
01625   \textcolor{comment}{/* Write to TIMx CCER register */}
01626   TIMx->CCER = tmpccer;
01627 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga03878f78163485c8a3508cff2111c297}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 1 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C1 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1585} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01586 \{
01587   uint16\_t tmpccer = 0;
01588 
01589   \textcolor{comment}{/* Check the parameters */}
01590   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01591   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01592 
01593   tmpccer = TIMx->CCER;
01594 
01595   \textcolor{comment}{/* Set or Reset the CC1P Bit */}
01596   tmpccer &= (uint16\_t)(~TIM_CCER_CC1P);
01597   tmpccer |= TIM\_OCPolarity;
01598 
01599   \textcolor{comment}{/* Write to TIMx CCER register */}
01600   TIMx->CCER = tmpccer;
01601 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga60e6c29ad8f919bef616cf8e3306dd64}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C1\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C1\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C1\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R1. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1230} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01231 \{
01232   uint16\_t tmpccmr1 = 0;
01233 
01234   \textcolor{comment}{/* Check the parameters */}
01235   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01236   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01237 
01238   tmpccmr1 = TIMx->CCMR1;
01239 
01240   \textcolor{comment}{/* Reset the OC1PE Bit */}
01241   tmpccmr1 &= (uint16\_t)(~TIM_CCMR1_OC1PE);
01242 
01243   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01244   tmpccmr1 |= TIM\_OCPreload;
01245 
01246   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01247   TIMx->CCMR1 = tmpccmr1;
01248 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga413359c87f46c69f1ffe2dc8fb3a65e7}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C2\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 2 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1378} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01379 \{
01380   uint16\_t tmpccmr1 = 0;
01381 
01382   \textcolor{comment}{/* Check the parameters */}
01383   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01384   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01385 
01386   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
01387   tmpccmr1 = TIMx->CCMR1;
01388 
01389   \textcolor{comment}{/* Reset the OC2FE Bit */}
01390   tmpccmr1 &= (uint16\_t)(~TIM_CCMR1_OC2FE);
01391 
01392   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01393   tmpccmr1 |= (uint16\_t)(TIM\_OCFast << 8);
01394 
01395   \textcolor{comment}{/* Write to TIMx CCMR1 */}
01396   TIMx->CCMR1 = tmpccmr1;
01397 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga2017455121d910d6ff63ac6f219842c5}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C2\+Init@{T\+I\+M\+\_\+\+O\+C2\+Init}}
\index{T\+I\+M\+\_\+\+O\+C2\+Init@{T\+I\+M\+\_\+\+O\+C2\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel2 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 746} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00747 \{
00748   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00749    
00750   \textcolor{comment}{/* Check the parameters */}
00751   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
00752   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00753   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00754   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00755 
00756   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}
00757   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC2E;
00758   
00759   \textcolor{comment}{/* Get the TIMx CCER register value */}  
00760   tmpccer = TIMx->CCER;
00761   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00762   tmpcr2 =  TIMx->CR2;
00763   
00764   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}
00765   tmpccmrx = TIMx->CCMR1;
00766     
00767   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}
00768   tmpccmrx &= (uint16\_t)~TIM_CCMR1_OC2M;
00769   tmpccmrx &= (uint16\_t)~TIM_CCMR1_CC2S;
00770   
00771   \textcolor{comment}{/* Select the Output Compare Mode */}
00772   tmpccmrx |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCMode << 8);
00773   
00774   \textcolor{comment}{/* Reset the Output Polarity level */}
00775   tmpccer &= (uint16\_t)~TIM_CCER_CC2P;
00776   \textcolor{comment}{/* Set the Output Compare Polarity */}
00777   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCPolarity << 4);
00778   
00779   \textcolor{comment}{/* Set the Output State */}
00780   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputState << 4);
00781     
00782   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00783   \{
00784     assert_param(IS_TIM_OUTPUTN_STATE(TIM\_OCInitStruct->TIM_OutputNState));
00785     assert_param(IS_TIM_OCN_POLARITY(TIM\_OCInitStruct->TIM_OCNPolarity));
00786     assert_param(IS_TIM_OCNIDLE_STATE(TIM\_OCInitStruct->TIM_OCNIdleState));
00787     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00788     
00789     \textcolor{comment}{/* Reset the Output N Polarity level */}
00790     tmpccer &= (uint16\_t)~TIM_CCER_CC2NP;
00791     \textcolor{comment}{/* Set the Output N Polarity */}
00792     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNPolarity << 4);
00793     \textcolor{comment}{/* Reset the Output N State */}
00794     tmpccer &= (uint16\_t)~TIM_CCER_CC2NE;
00795     
00796     \textcolor{comment}{/* Set the Output N State */}
00797     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputNState << 4);
00798     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}
00799     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS2;
00800     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS2N;
00801     \textcolor{comment}{/* Set the Output Idle state */}
00802     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCIdleState << 2);
00803     \textcolor{comment}{/* Set the Output N Idle state */}
00804     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNIdleState << 2);
00805   \}
00806   \textcolor{comment}{/* Write to TIMx CR2 */}
00807   TIMx->CR2 = tmpcr2;
00808   
00809   \textcolor{comment}{/* Write to TIMx CCMR1 */}
00810   TIMx->CCMR1 = tmpccmrx;
00811   
00812   \textcolor{comment}{/* Set the Capture Compare Register value */}
00813   TIMx->CCR2 = TIM\_OCInitStruct->TIM_Pulse;
00814   
00815   \textcolor{comment}{/* Write to TIMx CCER */}
00816   TIMx->CCER = tmpccer;
00817 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga2fa6ea3a89f446b52b4e699272b70cad}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+N\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+N\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Channel 2N polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+N\+Polarity} & specifies the O\+C2N Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1666} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01667 \{
01668   uint16\_t tmpccer = 0;
01669 
01670   \textcolor{comment}{/* Check the parameters */}
01671   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01672   assert_param(IS_TIM_OCN_POLARITY(TIM\_OCNPolarity));
01673   
01674   tmpccer = TIMx->CCER;
01675 
01676   \textcolor{comment}{/* Set or Reset the CC2NP Bit */}
01677   tmpccer &= (uint16\_t)~TIM_CCER_CC2NP;
01678   tmpccer |= (uint16\_t)(TIM\_OCNPolarity << 4);
01679 
01680   \textcolor{comment}{/* Write to TIMx CCER register */}
01681   TIMx->CCER = tmpccer;
01682 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga6831cacaac1ef50291af94db94450797}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 2 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C2 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1639} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01640 \{
01641   uint16\_t tmpccer = 0;
01642 
01643   \textcolor{comment}{/* Check the parameters */}
01644   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01645   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01646 
01647   tmpccer = TIMx->CCER;
01648 
01649   \textcolor{comment}{/* Set or Reset the CC2P Bit */}
01650   tmpccer &= (uint16\_t)(~TIM_CCER_CC2P);
01651   tmpccer |= (uint16\_t)(TIM\_OCPolarity << 4);
01652 
01653   \textcolor{comment}{/* Write to TIMx CCER register */}
01654   TIMx->CCER = tmpccer;
01655 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga75b4614c6dd2cd52f2c5becdb6590c10}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C2\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C2\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C2\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R2. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1260} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01261 \{
01262   uint16\_t tmpccmr1 = 0;
01263 
01264   \textcolor{comment}{/* Check the parameters */}
01265   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01266   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01267 
01268   tmpccmr1 = TIMx->CCMR1;
01269 
01270   \textcolor{comment}{/* Reset the OC2PE Bit */}
01271   tmpccmr1 &= (uint16\_t)(~TIM_CCMR1_OC2PE);
01272 
01273   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01274   tmpccmr1 |= (uint16\_t)(TIM\_OCPreload << 8);
01275 
01276   \textcolor{comment}{/* Write to TIMx CCMR1 register */}
01277   TIMx->CCMR1 = tmpccmr1;
01278 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gab2f3698e6e56bd9b0a4be7056ba789e1}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C3\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 3 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1408} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01409 \{
01410   uint16\_t tmpccmr2 = 0;
01411   
01412   \textcolor{comment}{/* Check the parameters */}
01413   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01414   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01415 
01416   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
01417   tmpccmr2 = TIMx->CCMR2;
01418 
01419   \textcolor{comment}{/* Reset the OC3FE Bit */}
01420   tmpccmr2 &= (uint16\_t)~TIM_CCMR2_OC3FE;
01421 
01422   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01423   tmpccmr2 |= TIM\_OCFast;
01424 
01425   \textcolor{comment}{/* Write to TIMx CCMR2 */}
01426   TIMx->CCMR2 = tmpccmr2;
01427 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga90d4a358d4e6d4c5ed17dc1d6beb5f30}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C3\+Init@{T\+I\+M\+\_\+\+O\+C3\+Init}}
\index{T\+I\+M\+\_\+\+O\+C3\+Init@{T\+I\+M\+\_\+\+O\+C3\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel3 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 827} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00828 \{
00829   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00830    
00831   \textcolor{comment}{/* Check the parameters */}
00832   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
00833   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00834   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00835   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00836 
00837   \textcolor{comment}{/* Disable the Channel 3: Reset the CC2E Bit */}
00838   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC3E;
00839   
00840   \textcolor{comment}{/* Get the TIMx CCER register value */}
00841   tmpccer = TIMx->CCER;
00842   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00843   tmpcr2 =  TIMx->CR2;
00844   
00845   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
00846   tmpccmrx = TIMx->CCMR2;
00847     
00848   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}
00849   tmpccmrx &= (uint16\_t)~TIM_CCMR2_OC3M;
00850   tmpccmrx &= (uint16\_t)~TIM_CCMR2_CC3S;  
00851   \textcolor{comment}{/* Select the Output Compare Mode */}
00852   tmpccmrx |= TIM\_OCInitStruct->TIM_OCMode;
00853   
00854   \textcolor{comment}{/* Reset the Output Polarity level */}
00855   tmpccer &= (uint16\_t)~TIM_CCER_CC3P;
00856   \textcolor{comment}{/* Set the Output Compare Polarity */}
00857   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCPolarity << 8);
00858   
00859   \textcolor{comment}{/* Set the Output State */}
00860   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputState << 8);
00861     
00862   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00863   \{
00864     assert_param(IS_TIM_OUTPUTN_STATE(TIM\_OCInitStruct->TIM_OutputNState));
00865     assert_param(IS_TIM_OCN_POLARITY(TIM\_OCInitStruct->TIM_OCNPolarity));
00866     assert_param(IS_TIM_OCNIDLE_STATE(TIM\_OCInitStruct->TIM_OCNIdleState));
00867     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00868     
00869     \textcolor{comment}{/* Reset the Output N Polarity level */}
00870     tmpccer &= (uint16\_t)~TIM_CCER_CC3NP;
00871     \textcolor{comment}{/* Set the Output N Polarity */}
00872     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNPolarity << 8);
00873     \textcolor{comment}{/* Reset the Output N State */}
00874     tmpccer &= (uint16\_t)~TIM_CCER_CC3NE;
00875     
00876     \textcolor{comment}{/* Set the Output N State */}
00877     tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputNState << 8);
00878     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}
00879     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS3;
00880     tmpcr2 &= (uint16\_t)~TIM_CR2_OIS3N;
00881     \textcolor{comment}{/* Set the Output Idle state */}
00882     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCIdleState << 4);
00883     \textcolor{comment}{/* Set the Output N Idle state */}
00884     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCNIdleState << 4);
00885   \}
00886   \textcolor{comment}{/* Write to TIMx CR2 */}
00887   TIMx->CR2 = tmpcr2;
00888   
00889   \textcolor{comment}{/* Write to TIMx CCMR2 */}
00890   TIMx->CCMR2 = tmpccmrx;
00891   
00892   \textcolor{comment}{/* Set the Capture Compare Register value */}
00893   TIMx->CCR3 = TIM\_OCInitStruct->TIM_Pulse;
00894   
00895   \textcolor{comment}{/* Write to TIMx CCER */}
00896   TIMx->CCER = tmpccer;
00897 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gac710acc5b682e892584fc6f089f61dc2}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+N\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+N\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Channel 3N polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+N\+Polarity} & specifies the O\+C3N Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+N\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1720} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01721 \{
01722   uint16\_t tmpccer = 0;
01723  
01724   \textcolor{comment}{/* Check the parameters */}
01725   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
01726   assert_param(IS_TIM_OCN_POLARITY(TIM\_OCNPolarity));
01727     
01728   tmpccer = TIMx->CCER;
01729 
01730   \textcolor{comment}{/* Set or Reset the CC3NP Bit */}
01731   tmpccer &= (uint16\_t)~TIM_CCER_CC3NP;
01732   tmpccer |= (uint16\_t)(TIM\_OCNPolarity << 8);
01733 
01734   \textcolor{comment}{/* Write to TIMx CCER register */}
01735   TIMx->CCER = tmpccer;
01736 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga1ef43b03fe666495e80aac9741ae7ab0}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 3 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C3 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1693} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01694 \{
01695   uint16\_t tmpccer = 0;
01696 
01697   \textcolor{comment}{/* Check the parameters */}
01698   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01699   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01700 
01701   tmpccer = TIMx->CCER;
01702 
01703   \textcolor{comment}{/* Set or Reset the CC3P Bit */}
01704   tmpccer &= (uint16\_t)~TIM_CCER_CC3P;
01705   tmpccer |= (uint16\_t)(TIM\_OCPolarity << 8);
01706 
01707   \textcolor{comment}{/* Write to TIMx CCER register */}
01708   TIMx->CCER = tmpccer;
01709 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga8b2391685a519e60e596b7d596f86f09}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C3\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C3\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C3\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R3. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1289} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01290 \{
01291   uint16\_t tmpccmr2 = 0;
01292 
01293   \textcolor{comment}{/* Check the parameters */}
01294   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01295   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01296 
01297   tmpccmr2 = TIMx->CCMR2;
01298 
01299   \textcolor{comment}{/* Reset the OC3PE Bit */}
01300   tmpccmr2 &= (uint16\_t)(~TIM_CCMR2_OC3PE);
01301 
01302   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01303   tmpccmr2 |= TIM\_OCPreload;
01304 
01305   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01306   TIMx->CCMR2 = tmpccmr2;
01307 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga58279a04e8ea5333f1079d3cce8dde12}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C4\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config}}
\index{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config@{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Fast\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Fast\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Fast }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Output Compare 4 Fast feature. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Fast} & new state of the Output Compare Fast Enable Bit. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Enable\+: T\+IM output compare fast enable \item T\+I\+M\+\_\+\+O\+C\+Fast\+\_\+\+Disable\+: T\+IM output compare fast disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1438} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01439 \{
01440   uint16\_t tmpccmr2 = 0;
01441 
01442   \textcolor{comment}{/* Check the parameters */}
01443   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01444   assert_param(IS_TIM_OCFAST_STATE(TIM\_OCFast));
01445 
01446   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
01447   tmpccmr2 = TIMx->CCMR2;
01448 
01449   \textcolor{comment}{/* Reset the OC4FE Bit */}
01450   tmpccmr2 &= (uint16\_t)(~TIM_CCMR2_OC4FE);
01451 
01452   \textcolor{comment}{/* Enable or Disable the Output Compare Fast Bit */}
01453   tmpccmr2 |= (uint16\_t)(TIM\_OCFast << 8);
01454 
01455   \textcolor{comment}{/* Write to TIMx CCMR2 */}
01456   TIMx->CCMR2 = tmpccmr2;
01457 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga64571ebbb58cac39a9e760050175f11c}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C4\+Init@{T\+I\+M\+\_\+\+O\+C4\+Init}}
\index{T\+I\+M\+\_\+\+O\+C4\+Init@{T\+I\+M\+\_\+\+O\+C4\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Channel4 according to the specified parameters in the T\+I\+M\+\_\+\+O\+C\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 907} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}.


\begin{DoxyCode}
00908 \{
00909   uint16\_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
00910    
00911   \textcolor{comment}{/* Check the parameters */}
00912   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
00913   assert_param(IS_TIM_OC_MODE(TIM\_OCInitStruct->TIM_OCMode));
00914   assert_param(IS_TIM_OUTPUT_STATE(TIM\_OCInitStruct->TIM_OutputState));
00915   assert_param(IS_TIM_OC_POLARITY(TIM\_OCInitStruct->TIM_OCPolarity));   
00916 
00917   \textcolor{comment}{/* Disable the Channel 4: Reset the CC4E Bit */}
00918   TIMx->CCER &= (uint16\_t)~TIM_CCER_CC4E;
00919   
00920   \textcolor{comment}{/* Get the TIMx CCER register value */}
00921   tmpccer = TIMx->CCER;
00922   \textcolor{comment}{/* Get the TIMx CR2 register value */}
00923   tmpcr2 =  TIMx->CR2;
00924   
00925   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}
00926   tmpccmrx = TIMx->CCMR2;
00927     
00928   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}
00929   tmpccmrx &= (uint16\_t)~TIM_CCMR2_OC4M;
00930   tmpccmrx &= (uint16\_t)~TIM_CCMR2_CC4S;
00931   
00932   \textcolor{comment}{/* Select the Output Compare Mode */}
00933   tmpccmrx |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCMode << 8);
00934   
00935   \textcolor{comment}{/* Reset the Output Polarity level */}
00936   tmpccer &= (uint16\_t)~TIM_CCER_CC4P;
00937   \textcolor{comment}{/* Set the Output Compare Polarity */}
00938   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCPolarity << 12);
00939   
00940   \textcolor{comment}{/* Set the Output State */}
00941   tmpccer |= (uint16\_t)(TIM\_OCInitStruct->TIM_OutputState << 12);
00942   
00943   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8))
00944   \{
00945     assert_param(IS_TIM_OCIDLE_STATE(TIM\_OCInitStruct->TIM_OCIdleState));
00946     \textcolor{comment}{/* Reset the Output Compare IDLE State */}
00947     tmpcr2 &=(uint16\_t) ~TIM_CR2_OIS4;
00948     \textcolor{comment}{/* Set the Output Idle state */}
00949     tmpcr2 |= (uint16\_t)(TIM\_OCInitStruct->TIM_OCIdleState << 6);
00950   \}
00951   \textcolor{comment}{/* Write to TIMx CR2 */}
00952   TIMx->CR2 = tmpcr2;
00953   
00954   \textcolor{comment}{/* Write to TIMx CCMR2 */}  
00955   TIMx->CCMR2 = tmpccmrx;
00956     
00957   \textcolor{comment}{/* Set the Capture Compare Register value */}
00958   TIMx->CCR4 = TIM\_OCInitStruct->TIM_Pulse;
00959   
00960   \textcolor{comment}{/* Write to TIMx CCER */}
00961   TIMx->CCER = tmpccer;
00962 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gad678410f7c7244f83daad93ce9d1056e}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config}}
\index{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config@{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Polarity\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Polarity }\end{DoxyParamCaption})}



Configures the T\+I\+Mx channel 4 polarity. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Polarity} & specifies the O\+C4 Polarity This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+High\+: Output Compare active high \item T\+I\+M\+\_\+\+O\+C\+Polarity\+\_\+\+Low\+: Output Compare active low \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1747} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01748 \{
01749   uint16\_t tmpccer = 0;
01750 
01751   \textcolor{comment}{/* Check the parameters */}
01752   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01753   assert_param(IS_TIM_OC_POLARITY(TIM\_OCPolarity));
01754 
01755   tmpccer = TIMx->CCER;
01756 
01757   \textcolor{comment}{/* Set or Reset the CC4P Bit */}
01758   tmpccer &= (uint16\_t)~TIM_CCER_CC4P;
01759   tmpccer |= (uint16\_t)(TIM\_OCPolarity << 12);
01760 
01761   \textcolor{comment}{/* Write to TIMx CCER register */}
01762   TIMx->CCER = tmpccer;
01763 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga8bf4dfb35ff0c7b494dd96579f50b1ec}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C4\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config}}
\index{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config@{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C4\+Preload\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C4\+Preload\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Preload }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx peripheral Preload register on C\+C\+R4. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Preload} & new state of the T\+I\+Mx peripheral Preload register This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable \item T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1318} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01319 \{
01320   uint16\_t tmpccmr2 = 0;
01321 
01322   \textcolor{comment}{/* Check the parameters */}
01323   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01324   assert_param(IS_TIM_OCPRELOAD_STATE(TIM\_OCPreload));
01325 
01326   tmpccmr2 = TIMx->CCMR2;
01327 
01328   \textcolor{comment}{/* Reset the OC4PE Bit */}
01329   tmpccmr2 &= (uint16\_t)(~TIM_CCMR2_OC4PE);
01330 
01331   \textcolor{comment}{/* Enable or Disable the Output Compare Preload feature */}
01332   tmpccmr2 |= (uint16\_t)(TIM\_OCPreload << 8);
01333 
01334   \textcolor{comment}{/* Write to TIMx CCMR2 register */}
01335   TIMx->CCMR2 = tmpccmr2;
01336 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga394683c78ae02837882e36014e11643e}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+O\+C\+Struct\+Init@{T\+I\+M\+\_\+\+O\+C\+Struct\+Init}}
\index{T\+I\+M\+\_\+\+O\+C\+Struct\+Init@{T\+I\+M\+\_\+\+O\+C\+Struct\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+O\+C\+Struct\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+O\+C\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+O\+C\+Init\+Struct }\end{DoxyParamCaption})}



Fills each T\+I\+M\+\_\+\+O\+C\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+M\+\_\+\+O\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def}{p.}{structTIM__OCInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 970} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Mode}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Idle\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+N\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+O\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+N\+State}, \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Output\+State}, and \textbf{ T\+I\+M\+\_\+\+O\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Pulse}.


\begin{DoxyCode}
00971 \{
00972   \textcolor{comment}{/* Set the default configuration */}
00973   TIM\_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
00974   TIM\_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
00975   TIM\_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
00976   TIM\_OCInitStruct->TIM_Pulse = 0x00000000;
00977   TIM\_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
00978   TIM\_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
00979   TIM\_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
00980   TIM\_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
00981 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga45c6fd9041baf7f64c121e0172f305c7}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Prescaler\+Config@{T\+I\+M\+\_\+\+Prescaler\+Config}}
\index{T\+I\+M\+\_\+\+Prescaler\+Config@{T\+I\+M\+\_\+\+Prescaler\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Prescaler\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Prescaler\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{Prescaler,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Prescaler. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em Prescaler} & specifies the Prescaler Register value \\
\hline
{\em T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode} & specifies the T\+IM Prescaler Reload mode This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode\+\_\+\+Update\+: The Prescaler is loaded at the update event. \item T\+I\+M\+\_\+\+P\+S\+C\+Reload\+Mode\+\_\+\+Immediate\+: The Prescaler is loaded immediatly. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 354} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00355 \{
00356   \textcolor{comment}{/* Check the parameters */}
00357   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00358   assert_param(IS_TIM_PRESCALER_RELOAD(TIM\_PSCReloadMode));
00359   \textcolor{comment}{/* Set the Prescaler value */}
00360   TIMx->PSC = Prescaler;
00361   \textcolor{comment}{/* Set or reset the UG Bit */}
00362   TIMx->EGR = TIM\_PSCReloadMode;
00363 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaa71f9296556310f85628d6c748a06475}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+P\+W\+M\+I\+Config@{T\+I\+M\+\_\+\+P\+W\+M\+I\+Config}}
\index{T\+I\+M\+\_\+\+P\+W\+M\+I\+Config@{T\+I\+M\+\_\+\+P\+W\+M\+I\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+P\+W\+M\+I\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+P\+W\+M\+I\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+I\+C\+Init\+Struct }\end{DoxyParamCaption})}



Configures the T\+IM peripheral according to the specified parameters in the T\+I\+M\+\_\+\+I\+C\+Init\+Struct to measure an external P\+WM signal. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5,8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def}{p.}{structTIM__ICInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1965} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I1\+\_\+\+Config()}, \textbf{ T\+I2\+\_\+\+Config()}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Channel}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Filter}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Polarity}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Prescaler}, \textbf{ T\+I\+M\+\_\+\+I\+C\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+I\+C\+Selection}, \textbf{ T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler()}, and \textbf{ T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler()}.


\begin{DoxyCode}
01966 \{
01967   uint16\_t icoppositepolarity = TIM_ICPolarity_Rising;
01968   uint16\_t icoppositeselection = TIM_ICSelection_DirectTI;
01969 
01970   \textcolor{comment}{/* Check the parameters */}
01971   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01972 
01973   \textcolor{comment}{/* Select the Opposite Input Polarity */}
01974   \textcolor{keywordflow}{if} (TIM\_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
01975   \{
01976     icoppositepolarity = TIM_ICPolarity_Falling;
01977   \}
01978   \textcolor{keywordflow}{else}
01979   \{
01980     icoppositepolarity = TIM_ICPolarity_Rising;
01981   \}
01982   \textcolor{comment}{/* Select the Opposite Input */}
01983   \textcolor{keywordflow}{if} (TIM\_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
01984   \{
01985     icoppositeselection = TIM_ICSelection_IndirectTI;
01986   \}
01987   \textcolor{keywordflow}{else}
01988   \{
01989     icoppositeselection = TIM_ICSelection_DirectTI;
01990   \}
01991   \textcolor{keywordflow}{if} (TIM\_ICInitStruct->TIM_Channel == TIM_Channel_1)
01992   \{
01993     \textcolor{comment}{/* TI1 Configuration */}
01994     TI1_Config(TIMx, TIM\_ICInitStruct->TIM_ICPolarity, TIM\_ICInitStruct->
      TIM_ICSelection,
01995                TIM\_ICInitStruct->TIM_ICFilter);
01996     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
01997     TIM_SetIC1Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
01998     \textcolor{comment}{/* TI2 Configuration */}
01999     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM\_ICInitStruct->
      TIM_ICFilter);
02000     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
02001     TIM_SetIC2Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
02002   \}
02003   \textcolor{keywordflow}{else}
02004   \{ 
02005     \textcolor{comment}{/* TI2 Configuration */}
02006     TI2_Config(TIMx, TIM\_ICInitStruct->TIM_ICPolarity, TIM\_ICInitStruct->
      TIM_ICSelection,
02007                TIM\_ICInitStruct->TIM_ICFilter);
02008     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
02009     TIM_SetIC2Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
02010     \textcolor{comment}{/* TI1 Configuration */}
02011     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM\_ICInitStruct->
      TIM_ICFilter);
02012     \textcolor{comment}{/* Set the Input Capture Prescaler value */}
02013     TIM_SetIC1Prescaler(TIMx, TIM\_ICInitStruct->TIM_ICPrescaler);
02014   \}
02015 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Remap\+Config@{T\+I\+M\+\_\+\+Remap\+Config}}
\index{T\+I\+M\+\_\+\+Remap\+Config@{T\+I\+M\+\_\+\+Remap\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Remap\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Remap\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Remap }\end{DoxyParamCaption})}



Configures the T\+I\+M2, T\+I\+M5 and T\+I\+M11 Remapping input capabilities. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 2, 5 or 11 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Remap} & specifies the T\+IM input remapping source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M2\+\_\+\+T\+I\+M8\+\_\+\+T\+R\+GO\+: T\+I\+M2 I\+T\+R1 input is connected to T\+I\+M8 Trigger output(default) \item T\+I\+M2\+\_\+\+E\+T\+H\+\_\+\+P\+TP\+: T\+I\+M2 I\+T\+R1 input is connected to E\+TH P\+TP trogger output. \item T\+I\+M2\+\_\+\+U\+S\+B\+F\+S\+\_\+\+S\+OF\+: T\+I\+M2 I\+T\+R1 input is connected to U\+SB FS S\+OF. \item T\+I\+M2\+\_\+\+U\+S\+B\+H\+S\+\_\+\+S\+OF\+: T\+I\+M2 I\+T\+R1 input is connected to U\+SB HS S\+OF. \item T\+I\+M5\+\_\+\+G\+P\+IO\+: T\+I\+M5 C\+H4 input is connected to dedicated Timer pin(default) \item T\+I\+M5\+\_\+\+L\+SI\+: T\+I\+M5 C\+H4 input is connected to L\+SI clock. \item T\+I\+M5\+\_\+\+L\+SE\+: T\+I\+M5 C\+H4 input is connected to L\+SE clock. \item T\+I\+M5\+\_\+\+R\+TC\+: T\+I\+M5 C\+H4 input is connected to R\+TC Output event. \item T\+I\+M11\+\_\+\+G\+P\+IO\+: T\+I\+M11 C\+H4 input is connected to dedicated Timer pin(default) \item T\+I\+M11\+\_\+\+H\+SE\+: T\+I\+M11 C\+H4 input is connected to H\+S\+E\+\_\+\+R\+TC clock (H\+SE divided by a programmable prescaler) \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 3160} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
03161 \{
03162  \textcolor{comment}{/* Check the parameters */}
03163   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
03164   assert_param(IS_TIM_REMAP(TIM\_Remap));
03165 
03166   \textcolor{comment}{/* Set the Timer remapping configuration */}
03167   TIMx->OR =  TIM\_Remap;
03168 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga5273cb65acb885fe7982827b1c6b7d75}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA@{T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA}}
\index{T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA@{T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+C\+C\+D\+M\+A()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+C\+C\+D\+MA (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Selects the T\+I\+Mx peripheral Capture Compare D\+MA source. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em New\+State} & new state of the Capture Compare D\+MA source This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2634} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
02635 \{
02636   \textcolor{comment}{/* Check the parameters */}
02637   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02638   assert_param(IS_FUNCTIONAL_STATE(NewState));
02639 
02640   \textcolor{keywordflow}{if} (NewState != DISABLE)
02641   \{
02642     \textcolor{comment}{/* Set the CCDS Bit */}
02643     TIMx->CR2 |= TIM_CR2_CCDS;
02644   \}
02645   \textcolor{keywordflow}{else}
02646   \{
02647     \textcolor{comment}{/* Reset the CCDS Bit */}
02648     TIMx->CR2 &= (uint16\_t)~TIM_CR2_CCDS;
02649   \}
02650 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaff2e7f9959b1b36e830df028c14accc8}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+C\+OM@{T\+I\+M\+\_\+\+Select\+C\+OM}}
\index{T\+I\+M\+\_\+\+Select\+C\+OM@{T\+I\+M\+\_\+\+Select\+C\+OM}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+C\+O\+M()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+C\+OM (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Selects the T\+IM peripheral Commutation event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 or 8 to select the T\+I\+Mx peripheral \\
\hline
{\em New\+State} & new state of the Commutation event. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2280} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
02281 \{
02282   \textcolor{comment}{/* Check the parameters */}
02283   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
02284   assert_param(IS_FUNCTIONAL_STATE(NewState));
02285 
02286   \textcolor{keywordflow}{if} (NewState != DISABLE)
02287   \{
02288     \textcolor{comment}{/* Set the COM Bit */}
02289     TIMx->CR2 |= TIM_CR2_CCUS;
02290   \}
02291   \textcolor{keywordflow}{else}
02292   \{
02293     \textcolor{comment}{/* Reset the COM Bit */}
02294     TIMx->CR2 &= (uint16\_t)~TIM_CR2_CCUS;
02295   \}
02296 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga42c2d1025a3937c9d9f38631af86ffa4}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+Hall\+Sensor@{T\+I\+M\+\_\+\+Select\+Hall\+Sensor}}
\index{T\+I\+M\+\_\+\+Select\+Hall\+Sensor@{T\+I\+M\+\_\+\+Select\+Hall\+Sensor}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+Hall\+Sensor()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+Hall\+Sensor (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the T\+I\+Mx\textquotesingle{}s Hall sensor interface. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em New\+State} & new state of the T\+I\+Mx Hall sensor interface. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 3109} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
03110 \{
03111   \textcolor{comment}{/* Check the parameters */}
03112   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
03113   assert_param(IS_FUNCTIONAL_STATE(NewState));
03114 
03115   \textcolor{keywordflow}{if} (NewState != DISABLE)
03116   \{
03117     \textcolor{comment}{/* Set the TI1S Bit */}
03118     TIMx->CR2 |= TIM_CR2_TI1S;
03119   \}
03120   \textcolor{keywordflow}{else}
03121   \{
03122     \textcolor{comment}{/* Reset the TI1S Bit */}
03123     TIMx->CR2 &= (uint16\_t)~TIM_CR2_TI1S;
03124   \}
03125 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga4252583c6ae8a73d6fc66f7e951dbc35}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+Input\+Trigger@{T\+I\+M\+\_\+\+Select\+Input\+Trigger}}
\index{T\+I\+M\+\_\+\+Select\+Input\+Trigger@{T\+I\+M\+\_\+\+Select\+Input\+Trigger}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+Input\+Trigger()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+Input\+Trigger (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Input\+Trigger\+Source }\end{DoxyParamCaption})}



Selects the Input Trigger source. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Input\+Trigger\+Source} & The Input Trigger source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R0\+: Internal Trigger 0 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R1\+: Internal Trigger 1 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R2\+: Internal Trigger 2 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+I\+T\+R3\+: Internal Trigger 3 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+\_\+\+ED\+: T\+I1 Edge Detector \item T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I1\+F\+P1\+: Filtered Timer Input 1 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+T\+I2\+F\+P2\+: Filtered Timer Input 2 \item T\+I\+M\+\_\+\+T\+S\+\_\+\+E\+T\+RF\+: External Trigger input \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2879} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M\+\_\+\+I\+T\+Rx\+External\+Clock\+Config()}, and \textbf{ T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config()}.


\begin{DoxyCode}
02880 \{
02881   uint16\_t tmpsmcr = 0;
02882 
02883   \textcolor{comment}{/* Check the parameters */}
02884   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
02885   assert_param(IS_TIM_TRIGGER_SELECTION(TIM\_InputTriggerSource));
02886 
02887   \textcolor{comment}{/* Get the TIMx SMCR register value */}
02888   tmpsmcr = TIMx->SMCR;
02889 
02890   \textcolor{comment}{/* Reset the TS Bits */}
02891   tmpsmcr &= (uint16\_t)~TIM_SMCR_TS;
02892 
02893   \textcolor{comment}{/* Set the Input Trigger source */}
02894   tmpsmcr |= TIM\_InputTriggerSource;
02895 
02896   \textcolor{comment}{/* Write to TIMx SMCR */}
02897   TIMx->SMCR = tmpsmcr;
02898 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga4dcc3d11b670c381d0ff9cb7e9fd01e2}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode@{T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode}}
\index{T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode@{T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+Master\+Slave\+Mode (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Master\+Slave\+Mode }\end{DoxyParamCaption})}



Sets or Resets the T\+I\+Mx Master/\+Slave Mode. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Master\+Slave\+Mode} & specifies the Timer Master Slave Mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable\+: synchronization between the current timer and its slaves (through T\+R\+GO) \item T\+I\+M\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable\+: No action \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2969} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02970 \{
02971   \textcolor{comment}{/* Check the parameters */}
02972   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
02973   assert_param(IS_TIM_MSM_STATE(TIM\_MasterSlaveMode));
02974 
02975   \textcolor{comment}{/* Reset the MSM Bit */}
02976   TIMx->SMCR &= (uint16\_t)~TIM_SMCR_MSM;
02977   
02978   \textcolor{comment}{/* Set or Reset the MSM Bit */}
02979   TIMx->SMCR |= TIM\_MasterSlaveMode;
02980 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga83ea0af5a7c1af521236ce5e4d2c42b0}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+O\+CxM@{T\+I\+M\+\_\+\+Select\+O\+CxM}}
\index{T\+I\+M\+\_\+\+Select\+O\+CxM@{T\+I\+M\+\_\+\+Select\+O\+CxM}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+O\+Cx\+M()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+O\+CxM (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Channel,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+C\+Mode }\end{DoxyParamCaption})}



Selects the T\+IM Output Compare Mode. 

\begin{DoxyNote}{Note}
This function disables the selected channel before changing the Output Compare Mode. If needed, user has to enable this channel using \doxyref{T\+I\+M\+\_\+\+C\+Cx\+Cmd()}{p.}{group__TIM__Group2_ga3ecc4647d9ede261beb5e0535cf29ebb} and \doxyref{T\+I\+M\+\_\+\+C\+Cx\+N\+Cmd()}{p.}{group__TIM__Group2_ga304ff7c8a1615498da749bf2507e9f2b} functions. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Channel} & specifies the T\+IM Channel This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Channel\+\_\+1\+: T\+IM Channel 1 \item T\+I\+M\+\_\+\+Channel\+\_\+2\+: T\+IM Channel 2 \item T\+I\+M\+\_\+\+Channel\+\_\+3\+: T\+IM Channel 3 \item T\+I\+M\+\_\+\+Channel\+\_\+4\+: T\+IM Channel 4 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+O\+C\+Mode} & specifies the T\+IM Output Compare Mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Timing \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Active \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+Toggle \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+P\+W\+M1 \item T\+I\+M\+\_\+\+O\+C\+Mode\+\_\+\+P\+W\+M2 \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+Active \item T\+I\+M\+\_\+\+Forced\+Action\+\_\+\+In\+Active \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1006} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01007 \{
01008   uint32\_t tmp = 0;
01009   uint16\_t tmp1 = 0;
01010 
01011   \textcolor{comment}{/* Check the parameters */}
01012   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01013   assert_param(IS_TIM_CHANNEL(TIM\_Channel));
01014   assert_param(IS_TIM_OCM(TIM\_OCMode));
01015 
01016   tmp = (uint32\_t) TIMx;
01017   tmp += CCMR_OFFSET;
01018 
01019   tmp1 = CCER_CCE_SET << (uint16\_t)TIM\_Channel;
01020 
01021   \textcolor{comment}{/* Disable the Channel: Reset the CCxE Bit */}
01022   TIMx->CCER &= (uint16\_t) ~tmp1;
01023 
01024   \textcolor{keywordflow}{if}((TIM\_Channel == TIM_Channel_1) ||(TIM\_Channel == TIM_Channel_3))
01025   \{
01026     tmp += (TIM\_Channel>>1);
01027 
01028     \textcolor{comment}{/* Reset the OCxM bits in the CCMRx register */}
01029     *(\_\_IO uint32\_t *) tmp &= CCMR_OC13M_MASK;
01030    
01031     \textcolor{comment}{/* Configure the OCxM bits in the CCMRx register */}
01032     *(\_\_IO uint32\_t *) tmp |= TIM\_OCMode;
01033   \}
01034   \textcolor{keywordflow}{else}
01035   \{
01036     tmp += (uint16\_t)(TIM\_Channel - (uint16\_t)4)>> (uint16\_t)1;
01037 
01038     \textcolor{comment}{/* Reset the OCxM bits in the CCMRx register */}
01039     *(\_\_IO uint32\_t *) tmp &= CCMR_OC24M_MASK;
01040     
01041     \textcolor{comment}{/* Configure the OCxM bits in the CCMRx register */}
01042     *(\_\_IO uint32\_t *) tmp |= (uint16\_t)(TIM\_OCMode << 8);
01043   \}
01044 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gadd2cca5fac6c1291dc4339098d5c9562}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode@{T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode}}
\index{T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode@{T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+One\+Pulse\+Mode (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+O\+P\+Mode }\end{DoxyParamCaption})}



Selects the T\+I\+Mx\textquotesingle{}s One Pulse Mode. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+O\+P\+Mode} & specifies the O\+PM Mode to be used. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+O\+P\+Mode\+\_\+\+Single \item T\+I\+M\+\_\+\+O\+P\+Mode\+\_\+\+Repetitive \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 543} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00544 \{
00545   \textcolor{comment}{/* Check the parameters */}
00546   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00547   assert_param(IS_TIM_OPM_MODE(TIM\_OPMode));
00548 
00549   \textcolor{comment}{/* Reset the OPM Bit */}
00550   TIMx->CR1 &= (uint16\_t)~TIM_CR1_OPM;
00551 
00552   \textcolor{comment}{/* Configure the OPM Mode */}
00553   TIMx->CR1 |= TIM\_OPMode;
00554 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga28745aaa549e2067e42c19569209e6c6}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+Output\+Trigger@{T\+I\+M\+\_\+\+Select\+Output\+Trigger}}
\index{T\+I\+M\+\_\+\+Select\+Output\+Trigger@{T\+I\+M\+\_\+\+Select\+Output\+Trigger}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+Output\+Trigger()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+Output\+Trigger (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+T\+R\+G\+O\+Source }\end{DoxyParamCaption})}



Selects the T\+I\+Mx Trigger Output Mode. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the T\+IM peripheral.\\
\hline
{\em T\+I\+M\+\_\+\+T\+R\+G\+O\+Source} & specifies the Trigger Output source. This parameter can be one of the following values\+:\\
\hline
\end{DoxyParams}

\begin{DoxyItemize}
\item For all T\+I\+Mx \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+Reset\+: The UG bit in the T\+I\+M\+\_\+\+E\+GR register is used as the trigger output(\+T\+R\+G\+O) \item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+Enable\+: The Counter Enable C\+EN is used as the trigger output(\+T\+R\+G\+O) \item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+Update\+: The update event is selected as the trigger output(\+T\+R\+G\+O)\end{DoxyItemize}

\item For all T\+I\+Mx except T\+I\+M6 and T\+I\+M7 \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C1\+: The trigger output sends a positive pulse when the C\+C1\+IF flag is to be set, as soon as a capture or compare match occurs(\+T\+R\+G\+O) \item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C1\+Ref\+: O\+C1\+R\+EF signal is used as the trigger output(\+T\+R\+G\+O) \item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C2\+Ref\+: O\+C2\+R\+EF signal is used as the trigger output(\+T\+R\+G\+O) \item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C3\+Ref\+: O\+C3\+R\+EF signal is used as the trigger output(\+T\+R\+G\+O) \item T\+I\+M\+\_\+\+T\+R\+G\+O\+Source\+\_\+\+O\+C4\+Ref\+: O\+C4\+R\+EF signal is used as the trigger output(\+T\+R\+G\+O)\end{DoxyItemize}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}

\end{DoxyItemize}

Definition at line \textbf{ 2922} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02923 \{
02924   \textcolor{comment}{/* Check the parameters */}
02925   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
02926   assert_param(IS_TIM_TRGO_SOURCE(TIM\_TRGOSource));
02927 
02928   \textcolor{comment}{/* Reset the MMS Bits */}
02929   TIMx->CR2 &= (uint16\_t)~TIM_CR2_MMS;
02930   \textcolor{comment}{/* Select the TRGO source */}
02931   TIMx->CR2 |=  TIM\_TRGOSource;
02932 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga2f19ce1d90990691cf037e419ba08003}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Select\+Slave\+Mode@{T\+I\+M\+\_\+\+Select\+Slave\+Mode}}
\index{T\+I\+M\+\_\+\+Select\+Slave\+Mode@{T\+I\+M\+\_\+\+Select\+Slave\+Mode}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Select\+Slave\+Mode()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Select\+Slave\+Mode (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Slave\+Mode }\end{DoxyParamCaption})}



Selects the T\+I\+Mx Slave Mode. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Slave\+Mode} & specifies the Timer Slave Mode. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+Reset\+: Rising edge of the selected trigger signal(\+T\+R\+G\+I) reinitialize the counter and triggers an update of the registers \item T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+Gated\+: The counter clock is enabled when the trigger signal (T\+R\+GI) is high \item T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+Trigger\+: The counter starts at a rising edge of the trigger T\+R\+GI \item T\+I\+M\+\_\+\+Slave\+Mode\+\_\+\+External1\+: Rising edges of the selected trigger (T\+R\+GI) clock the counter \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2946} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
02947 \{
02948   \textcolor{comment}{/* Check the parameters */}
02949   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
02950   assert_param(IS_TIM_SLAVE_MODE(TIM\_SlaveMode));
02951 
02952   \textcolor{comment}{/* Reset the SMS Bits */}
02953   TIMx->SMCR &= (uint16\_t)~TIM_SMCR_SMS;
02954 
02955   \textcolor{comment}{/* Select the Slave Mode */}
02956   TIMx->SMCR |= TIM\_SlaveMode;
02957 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gad6a388d498c7f299d00a9d0871943041}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Autoreload@{T\+I\+M\+\_\+\+Set\+Autoreload}}
\index{T\+I\+M\+\_\+\+Set\+Autoreload@{T\+I\+M\+\_\+\+Set\+Autoreload}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Autoreload()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Autoreload (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Autoreload }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Autoreload Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em Autoreload} & specifies the Autoreload register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 418} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00419 \{
00420   \textcolor{comment}{/* Check the parameters */}
00421   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00422   
00423   \textcolor{comment}{/* Set the Autoreload Register value */}
00424   TIMx->ARR = Autoreload;
00425 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga20ef804dc32c723662d11ee7da3baab2}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Clock\+Division@{T\+I\+M\+\_\+\+Set\+Clock\+Division}}
\index{T\+I\+M\+\_\+\+Set\+Clock\+Division@{T\+I\+M\+\_\+\+Set\+Clock\+Division}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Clock\+Division()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Clock\+Division (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+C\+KD }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Clock Division value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+C\+KD} & specifies the clock division value. This parameter can be one of the following value\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+I\+V1\+: T\+D\+TS = Tck\+\_\+tim \item T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+I\+V2\+: T\+D\+TS = 2$\ast$\+Tck\+\_\+tim \item T\+I\+M\+\_\+\+C\+K\+D\+\_\+\+D\+I\+V4\+: T\+D\+TS = 4$\ast$\+Tck\+\_\+tim \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 566} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00567 \{
00568   \textcolor{comment}{/* Check the parameters */}
00569   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
00570   assert_param(IS_TIM_CKD_DIV(TIM\_CKD));
00571 
00572   \textcolor{comment}{/* Reset the CKD Bits */}
00573   TIMx->CR1 &= (uint16\_t)(~TIM_CR1_CKD);
00574 
00575   \textcolor{comment}{/* Set the CKD value */}
00576   TIMx->CR1 |= TIM\_CKD;
00577 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga48631e66c32bb905946664f4722b2546}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Compare1@{T\+I\+M\+\_\+\+Set\+Compare1}}
\index{T\+I\+M\+\_\+\+Set\+Compare1@{T\+I\+M\+\_\+\+Set\+Compare1}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare1()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare1 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare1 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare1 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em Compare1} & specifies the Capture Compare1 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1052} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01053 \{
01054   \textcolor{comment}{/* Check the parameters */}
01055   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
01056 
01057   \textcolor{comment}{/* Set the Capture Compare1 Register value */}
01058   TIMx->CCR1 = Compare1;
01059 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3de36754f3ba5d46b9ef2bf8e77575c7}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Compare2@{T\+I\+M\+\_\+\+Set\+Compare2}}
\index{T\+I\+M\+\_\+\+Set\+Compare2@{T\+I\+M\+\_\+\+Set\+Compare2}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare2()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare2 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare2 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare2 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em Compare2} & specifies the Capture Compare2 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1068} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01069 \{
01070   \textcolor{comment}{/* Check the parameters */}
01071   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
01072 
01073   \textcolor{comment}{/* Set the Capture Compare2 Register value */}
01074   TIMx->CCR2 = Compare2;
01075 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gac372fbbbbc20329802659dd6c6b4e051}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Compare3@{T\+I\+M\+\_\+\+Set\+Compare3}}
\index{T\+I\+M\+\_\+\+Set\+Compare3@{T\+I\+M\+\_\+\+Set\+Compare3}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare3()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare3 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare3 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare3 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em Compare3} & specifies the Capture Compare3 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1083} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01084 \{
01085   \textcolor{comment}{/* Check the parameters */}
01086   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01087 
01088   \textcolor{comment}{/* Set the Capture Compare3 Register value */}
01089   TIMx->CCR3 = Compare3;
01090 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga99ba6c2afa87a239c9d32a49762b4245}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Compare4@{T\+I\+M\+\_\+\+Set\+Compare4}}
\index{T\+I\+M\+\_\+\+Set\+Compare4@{T\+I\+M\+\_\+\+Set\+Compare4}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Compare4()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Compare4 (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Compare4 }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Capture Compare4 Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em Compare4} & specifies the Capture Compare4 register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 1098} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
01099 \{
01100   \textcolor{comment}{/* Check the parameters */}
01101   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
01102 
01103   \textcolor{comment}{/* Set the Capture Compare4 Register value */}
01104   TIMx->CCR4 = Compare4;
01105 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga18173e7955a85d5c2598c643eada2692}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+Counter@{T\+I\+M\+\_\+\+Set\+Counter}}
\index{T\+I\+M\+\_\+\+Set\+Counter@{T\+I\+M\+\_\+\+Set\+Counter}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+Counter()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+Counter (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint32\+\_\+t}]{Counter }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Counter Register value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em Counter} & specifies the Counter register new value. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 403} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00404 \{
00405   \textcolor{comment}{/* Check the parameters */}
00406    assert_param(IS_TIM_ALL_PERIPH(TIMx));
00407 
00408   \textcolor{comment}{/* Set the Counter Register value */}
00409   TIMx->CNT = Counter;
00410 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaf0f684dea88e222de9689d8ed0ca8805}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler}}
\index{T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+I\+C1\+Prescaler (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C\+P\+SC }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Input Capture 1 prescaler. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 except 6 and 7, to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+P\+SC} & specifies the Input Capture1 prescaler new value. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1\+: no prescaler \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2\+: capture is done once every 2 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4\+: capture is done once every 4 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8\+: capture is done once every 8 events \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2085} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M\+\_\+\+I\+C\+Init()}, and \textbf{ T\+I\+M\+\_\+\+P\+W\+M\+I\+Config()}.


\begin{DoxyCode}
02086 \{
02087   \textcolor{comment}{/* Check the parameters */}
02088   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
02089   assert_param(IS_TIM_IC_PRESCALER(TIM\_ICPSC));
02090 
02091   \textcolor{comment}{/* Reset the IC1PSC Bits */}
02092   TIMx->CCMR1 &= (uint16\_t)~TIM_CCMR1_IC1PSC;
02093 
02094   \textcolor{comment}{/* Set the IC1PSC value */}
02095   TIMx->CCMR1 |= TIM\_ICPSC;
02096 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga3cc4869b5fe73271808512c89322a325}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler}}
\index{T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+I\+C2\+Prescaler (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C\+P\+SC }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Input Capture 2 prescaler. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+P\+SC} & specifies the Input Capture2 prescaler new value. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1\+: no prescaler \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2\+: capture is done once every 2 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4\+: capture is done once every 4 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8\+: capture is done once every 8 events \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2110} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M\+\_\+\+I\+C\+Init()}, and \textbf{ T\+I\+M\+\_\+\+P\+W\+M\+I\+Config()}.


\begin{DoxyCode}
02111 \{
02112   \textcolor{comment}{/* Check the parameters */}
02113   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
02114   assert_param(IS_TIM_IC_PRESCALER(TIM\_ICPSC));
02115 
02116   \textcolor{comment}{/* Reset the IC2PSC Bits */}
02117   TIMx->CCMR1 &= (uint16\_t)~TIM_CCMR1_IC2PSC;
02118 
02119   \textcolor{comment}{/* Set the IC2PSC value */}
02120   TIMx->CCMR1 |= (uint16\_t)(TIM\_ICPSC << 8);
02121 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga76f906383b8132ebe00dffadb70cf7f9}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler}}
\index{T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+I\+C3\+Prescaler (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C\+P\+SC }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Input Capture 3 prescaler. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+P\+SC} & specifies the Input Capture3 prescaler new value. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1\+: no prescaler \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2\+: capture is done once every 2 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4\+: capture is done once every 4 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8\+: capture is done once every 8 events \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2134} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M\+\_\+\+I\+C\+Init()}.


\begin{DoxyCode}
02135 \{
02136   \textcolor{comment}{/* Check the parameters */}
02137   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02138   assert_param(IS_TIM_IC_PRESCALER(TIM\_ICPSC));
02139 
02140   \textcolor{comment}{/* Reset the IC3PSC Bits */}
02141   TIMx->CCMR2 &= (uint16\_t)~TIM_CCMR2_IC3PSC;
02142 
02143   \textcolor{comment}{/* Set the IC3PSC value */}
02144   TIMx->CCMR2 |= TIM\_ICPSC;
02145 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga0f2c784271356d6b64b8c0da64dbdbc2}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler}}
\index{T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler@{T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Set\+I\+C4\+Prescaler (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C\+P\+SC }\end{DoxyParamCaption})}



Sets the T\+I\+Mx Input Capture 4 prescaler. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5 or 8 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+P\+SC} & specifies the Input Capture4 prescaler new value. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V1\+: no prescaler \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V2\+: capture is done once every 2 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V4\+: capture is done once every 4 events \item T\+I\+M\+\_\+\+I\+C\+P\+S\+C\+\_\+\+D\+I\+V8\+: capture is done once every 8 events \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2158} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



Referenced by \textbf{ T\+I\+M\+\_\+\+I\+C\+Init()}.


\begin{DoxyCode}
02159 \{  
02160   \textcolor{comment}{/* Check the parameters */}
02161   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
02162   assert_param(IS_TIM_IC_PRESCALER(TIM\_ICPSC));
02163 
02164   \textcolor{comment}{/* Reset the IC4PSC Bits */}
02165   TIMx->CCMR2 &= (uint16\_t)~TIM_CCMR2_IC4PSC;
02166 
02167   \textcolor{comment}{/* Set the IC4PSC value */}
02168   TIMx->CCMR2 |= (uint16\_t)(TIM\_ICPSC << 8);
02169 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga83fd58c9416802d9638bbe1715c98932}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Time\+Base\+Init@{T\+I\+M\+\_\+\+Time\+Base\+Init}}
\index{T\+I\+M\+\_\+\+Time\+Base\+Init@{T\+I\+M\+\_\+\+Time\+Base\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Time\+Base\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Time\+Base\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the T\+I\+Mx Time Base Unit peripheral according to the specified parameters in the T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct} & pointer to a \doxyref{T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def}{p.}{structTIM__TimeBaseInitTypeDef} structure that contains the configuration information for the specified T\+IM peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 282} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Clock\+Division}, and \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Counter\+Mode}.


\begin{DoxyCode}
00283 \{
00284   uint16\_t tmpcr1 = 0;
00285 
00286   \textcolor{comment}{/* Check the parameters */}
00287   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
00288   assert_param(IS_TIM_COUNTER_MODE(TIM\_TimeBaseInitStruct->TIM_CounterMode));
00289   assert_param(IS_TIM_CKD_DIV(TIM\_TimeBaseInitStruct->TIM_ClockDivision));
00290 
00291   tmpcr1 = TIMx->CR1;  
00292 
00293   \textcolor{keywordflow}{if}((TIMx == TIM1) || (TIMx == TIM8)||
00294      (TIMx == TIM2) || (TIMx == TIM3)||
00295      (TIMx == TIM4) || (TIMx == TIM5)) 
00296   \{
00297     \textcolor{comment}{/* Select the Counter Mode */}
00298     tmpcr1 &= (uint16\_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
00299     tmpcr1 |= (uint32\_t)TIM\_TimeBaseInitStruct->TIM_CounterMode;
00300   \}
00301  
00302   \textcolor{keywordflow}{if}((TIMx != TIM6) && (TIMx != TIM7))
00303   \{
00304     \textcolor{comment}{/* Set the clock division */}
00305     tmpcr1 &=  (uint16\_t)(~TIM_CR1_CKD);
00306     tmpcr1 |= (uint32\_t)TIM\_TimeBaseInitStruct->TIM_ClockDivision;
00307   \}
00308 
00309   TIMx->CR1 = tmpcr1;
00310 
00311   \textcolor{comment}{/* Set the Autoreload value */}
00312   TIMx->ARR = TIM\_TimeBaseInitStruct->TIM_Period ;
00313  
00314   \textcolor{comment}{/* Set the Prescaler value */}
00315   TIMx->PSC = TIM\_TimeBaseInitStruct->TIM_Prescaler;
00316     
00317   \textcolor{keywordflow}{if} ((TIMx == TIM1) || (TIMx == TIM8))  
00318   \{
00319     \textcolor{comment}{/* Set the Repetition Counter value */}
00320     TIMx->RCR = TIM\_TimeBaseInitStruct->TIM_RepetitionCounter;
00321   \}
00322 
00323   \textcolor{comment}{/* Generate an update event to reload the Prescaler }
00324 \textcolor{comment}{     and the repetition counter(only for TIM1 and TIM8) value immediatly */}
00325   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
00326 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga1556a0b9a5d53506875fd7de0cbc6b1f}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init@{T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init}}
\index{T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init@{T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Time\+Base\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def} $\ast$}]{T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct }\end{DoxyParamCaption})}



Fills each T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+M\+\_\+\+Time\+Base\+Init\+Struct} & \+: pointer to a \doxyref{T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def}{p.}{structTIM__TimeBaseInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 334} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Clock\+Division}, \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Counter\+Mode}, \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Period}, \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Prescaler}, and \textbf{ T\+I\+M\+\_\+\+Time\+Base\+Init\+Type\+Def\+::\+T\+I\+M\+\_\+\+Repetition\+Counter}.


\begin{DoxyCode}
00335 \{
00336   \textcolor{comment}{/* Set the default configuration */}
00337   TIM\_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
00338   TIM\_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
00339   TIM\_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
00340   TIM\_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
00341   TIM\_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
00342 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gaf460e7d9c9969044e364130e209937fc}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config@{T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config}}
\index{T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config@{T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+T\+Ix\+External\+Clock\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K\+Source,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+I\+C\+Polarity,  }\item[{uint16\+\_\+t}]{I\+C\+Filter }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Trigger as External Clock. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K\+Source} & Trigger source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K1\+Source\+\_\+\+T\+I1\+ED\+: T\+I1 Edge Detector \item T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K1\+Source\+\_\+\+T\+I1\+: Filtered Timer Input 1 \item T\+I\+M\+\_\+\+T\+Ix\+External\+C\+L\+K1\+Source\+\_\+\+T\+I2\+: Filtered Timer Input 2 \end{DoxyItemize}
\\
\hline
{\em T\+I\+M\+\_\+\+I\+C\+Polarity} & specifies the T\+Ix Polarity. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Rising \item T\+I\+M\+\_\+\+I\+C\+Polarity\+\_\+\+Falling \end{DoxyItemize}
\\
\hline
{\em I\+C\+Filter} & specifies the filter value. This parameter must be a value between 0x0 and 0xF. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 2724} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ T\+I1\+\_\+\+Config()}, \textbf{ T\+I2\+\_\+\+Config()}, and \textbf{ T\+I\+M\+\_\+\+Select\+Input\+Trigger()}.


\begin{DoxyCode}
02726 \{
02727   \textcolor{comment}{/* Check the parameters */}
02728   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
02729   assert_param(IS_TIM_IC_POLARITY(TIM\_ICPolarity));
02730   assert_param(IS_TIM_IC_FILTER(ICFilter));
02731 
02732   \textcolor{comment}{/* Configure the Timer Input Clock Source */}
02733   \textcolor{keywordflow}{if} (TIM\_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
02734   \{
02735     TI2_Config(TIMx, TIM\_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
02736   \}
02737   \textcolor{keywordflow}{else}
02738   \{
02739     TI1_Config(TIMx, TIM\_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
02740   \}
02741   \textcolor{comment}{/* Select the Trigger source */}
02742   TIM_SelectInputTrigger(TIMx, TIM\_TIxExternalCLKSource);
02743   \textcolor{comment}{/* Select the External clock mode1 */}
02744   TIMx->SMCR |= TIM_SlaveMode_External1;
02745 \}
\end{DoxyCode}
\mbox{\label{group__TIM_gace2384dd33e849a054f61b8e1fc7e7c3}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Update\+Disable\+Config@{T\+I\+M\+\_\+\+Update\+Disable\+Config}}
\index{T\+I\+M\+\_\+\+Update\+Disable\+Config@{T\+I\+M\+\_\+\+Update\+Disable\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Update\+Disable\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Update\+Disable\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or Disables the T\+I\+Mx Update event. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em New\+State} & new state of the T\+I\+Mx U\+D\+IS bit This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 462} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00463 \{
00464   \textcolor{comment}{/* Check the parameters */}
00465   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00466   assert_param(IS_FUNCTIONAL_STATE(NewState));
00467 
00468   \textcolor{keywordflow}{if} (NewState != DISABLE)
00469   \{
00470     \textcolor{comment}{/* Set the Update Disable Bit */}
00471     TIMx->CR1 |= TIM_CR1_UDIS;
00472   \}
00473   \textcolor{keywordflow}{else}
00474   \{
00475     \textcolor{comment}{/* Reset the Update Disable Bit */}
00476     TIMx->CR1 &= (uint16\_t)~TIM_CR1_UDIS;
00477   \}
00478 \}
\end{DoxyCode}
\mbox{\label{group__TIM_ga1d7a8f952e209de142499e67a653fc1f}} 
\index{T\+IM@{T\+IM}!T\+I\+M\+\_\+\+Update\+Request\+Config@{T\+I\+M\+\_\+\+Update\+Request\+Config}}
\index{T\+I\+M\+\_\+\+Update\+Request\+Config@{T\+I\+M\+\_\+\+Update\+Request\+Config}!T\+IM@{T\+IM}}
\subsubsection{T\+I\+M\+\_\+\+Update\+Request\+Config()}
{\footnotesize\ttfamily void T\+I\+M\+\_\+\+Update\+Request\+Config (\begin{DoxyParamCaption}\item[{\textbf{ T\+I\+M\+\_\+\+Type\+Def} $\ast$}]{T\+I\+Mx,  }\item[{uint16\+\_\+t}]{T\+I\+M\+\_\+\+Update\+Source }\end{DoxyParamCaption})}



Configures the T\+I\+Mx Update Request Interrupt source. 


\begin{DoxyParams}{Parameters}
{\em T\+I\+Mx} & where x can be 1 to 14 to select the T\+IM peripheral. \\
\hline
{\em T\+I\+M\+\_\+\+Update\+Source} & specifies the Update source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item T\+I\+M\+\_\+\+Update\+Source\+\_\+\+Global\+: Source of update is the counter overflow/underflow or the setting of UG bit, or an update generation through the slave mode controller. \item T\+I\+M\+\_\+\+Update\+Source\+\_\+\+Regular\+: Source of update is counter overflow/underflow. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 491} of file \textbf{ stm32f4xx\+\_\+tim.\+c}.


\begin{DoxyCode}
00492 \{
00493   \textcolor{comment}{/* Check the parameters */}
00494   assert_param(IS_TIM_ALL_PERIPH(TIMx));
00495   assert_param(IS_TIM_UPDATE_SOURCE(TIM\_UpdateSource));
00496 
00497   \textcolor{keywordflow}{if} (TIM\_UpdateSource != TIM_UpdateSource_Global)
00498   \{
00499     \textcolor{comment}{/* Set the URS Bit */}
00500     TIMx->CR1 |= TIM_CR1_URS;
00501   \}
00502   \textcolor{keywordflow}{else}
00503   \{
00504     \textcolor{comment}{/* Reset the URS Bit */}
00505     TIMx->CR1 &= (uint16\_t)~TIM_CR1_URS;
00506   \}
00507 \}
\end{DoxyCode}
