Cites,Authors,Title,Year,Source,Publisher,ArticleURL,CitesURL,GSRank,QueryDate,Type,DOI,ISSN,CitationURL,Volume,Issue,StartPage,EndPage,ECC,CitesPerYear,CitesPerAuthor,AuthorCount,Age,Abstract
180,"CW Fletcher, M Dijk, S Devadas","A secure processor architecture for encrypted computation on untrusted programs",2012,"… of the seventh ACM workshop on …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2382536.2382540","https://scholar.google.com/scholar?cites=573549693110307991&as_sdt=2005&sciodt=0,5&hl=en",1,"2020-05-04 02:53:01","","","","",,,,,180,22.50,60,3,8,"This paper considers encrypted computation where the user specifies encrypted inputs to an untrusted program, and the server computes on those encrypted inputs. To this end we propose a secure processor architecture, called Ascend, that guarantees privacy of data …"
123,"S Devadas, M van Dijk, CW Fletcher, L Ren…","Onion ORAM: A constant bandwidth blowup oblivious RAM",2016,"Theory of Cryptography …","Springer","https://link.springer.com/chapter/10.1007/978-3-662-49099-0_6","https://scholar.google.com/scholar?cites=6715303053045652476&as_sdt=2005&sciodt=0,5&hl=en",3,"2020-05-04 02:53:01","","","","",,,,,123,30.75,25,5,4,"We present Onion ORAM, an Oblivious RAM (ORAM) with constant worst-case bandwidth blowup that leverages poly-logarithmic server computation to circumvent the logarithmic lower bound on ORAM bandwidth blowup. Our construction does not require fully …"
121,"L Ren, X Yu, CW Fletcher, M Van Dijk…","Design space exploration and optimization of path oblivious ram in secure processors",2013,"Proceedings of the 40th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2485922.2485971","https://scholar.google.com/scholar?cites=4520969630729782315&as_sdt=2005&sciodt=0,5&hl=en",2,"2020-05-04 02:53:01","","","","",,,,,121,17.29,24,5,7,"Keeping user data private is a huge problem both in cloud computing and computation outsourcing. One paradigm to achieve data privacy is to use tamper-resistant processors, inside which users' private data is decrypted and computed upon. These processors need to …"
72,"M Lis, P Ren, MH Cho, KS Shim…","Scalable, accurate multicore simulation in the 1000-core era",2011,"(IEEE ISPASS) IEEE …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/5762734/","https://scholar.google.com/scholar?cites=8598268771065306452&as_sdt=2005&sciodt=0,5&hl=en",4,"2020-05-04 02:53:01","","","","",,,,,72,8.00,14,5,9,"We present HORNET, a parallel, highly configurable, cycle-level multicore simulator based on an ingress-queued worm-hole router NoC architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization; while preserving functional …"
71,"P Ren, M Lis, MH Cho, KS Shim…","Hornet: A cycle-level multicore simulator",2012,"… on Computer-Aided …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6200443/","https://scholar.google.com/scholar?cites=16323440413484251223&as_sdt=2005&sciodt=0,5&hl=en",5,"2020-05-04 02:53:01","","","","",,,,,71,8.88,14,5,8,"We present hornet, a parallel, highly configurable, cycle-level multicore simulator based on an ingress-queued wormhole router network-on-chip (NoC) architecture. The parallel simulation engine offers cycle-accurate as well as periodic synchronization; while …"
68,"S Sasy, S Gorbunov, CW Fletcher","ZeroTrace: Oblivious Memory Primitives from Intel SGX.",2017,"IACR Cryptology ePrint Archive","eprint.iacr.org","https://eprint.iacr.org/2017/549.pdf","https://scholar.google.com/scholar?cites=2946855728702736392&as_sdt=2005&sciodt=0,5&hl=en",8,"2020-05-04 02:53:01","PDF","","","",,,,,68,22.67,23,3,3,"We are witnessing a confluence between applied cryptography and secure hardware systems in enabling secure cloud computing. On one hand, work in applied cryptography has enabled efficient, oblivious data-structures and memory primitives. On the other, secure …"
66,"CW Fletcher, L Ren, A Kwon, M Van Dijk…","Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM",2015,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2694344.2694353","https://scholar.google.com/scholar?cites=10368115464253192283&as_sdt=2005&sciodt=0,5&hl=en",6,"2020-05-04 02:53:01","","","","",,,,,66,13.20,13,5,5,"Oblivious RAM (ORAM) is a cryptographic primitive that hides memory access patterns as seen by untrusted storage. Recently, ORAM has been architected into secure processors. A big challenge for hardware ORAM schemes is how to efficiently manage the Position Map …"
55,"C Peterson, MP Bishop, CW Fletcher…","Explanatory style as a risk factor for traumatic mishaps",2001,"Cognitive Therapy and …","Springer","https://link.springer.com/article/10.1023/A:1012945120821","https://scholar.google.com/scholar?cites=12575234258936643027&as_sdt=2005&sciodt=0,5&hl=en",7,"2020-05-04 02:53:01","","","","",,,,,55,2.89,14,4,19,"Six studies investigated a possible link between hopeless explanatory style—that is, the habitual explanation of bad events with stable and global causes—and risk for traumatic injuries. In samples of college students, dancers, athletes, and trauma patients (total n …"
50,"L Ren, CW Fletcher, A Kwon, E Stefanov, E Shi…","Ring ORAM: Closing the Gap Between Small and Large Client Storage Oblivious RAM.",2014,"IACR Cryptology ePrint …","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.691.5259&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=16184427255722512591&as_sdt=2005&sciodt=0,5&hl=en",9,"2020-05-04 02:53:01","PDF","","","",,,,,50,8.33,8,6,6,"We present Ring ORAM, a simple and low-latency ORAM construction that can be parameterized for either small or large client storage. Simply by tuning parameters, Ring ORAM matches or exceeds the performance of the best-known small and large client …"
45,"L Ren, CW Fletcher, X Yu, M Van Dijk…","Integrity verification for path oblivious-ram",2013,"2013 IEEE High …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6670339/","https://scholar.google.com/scholar?cites=6460478998275130493&as_sdt=2005&sciodt=0,5&hl=en",10,"2020-05-04 02:53:01","","","","",,,,,45,6.43,9,5,7,"Oblivious-RAMs (ORAM) are used to hide memory access patterns. Path ORAM has gained popularity due to its efficiency and simplicity. In this paper, we propose an efficient integrity verification layer for Path ORAM, which only imposes 17% latency overhead. We also show …"
39,"CW Fletcher, M Naveed, L Ren, E Shi…","Bucket ORAM: Single Online Roundtrip, Constant Bandwidth Oblivious RAM.",2015,"IACR Cryptology …","cryptoonline.com","http://www.cryptoonline.com/pub/co-bucket-oram.pdf","https://scholar.google.com/scholar?cites=558946714560581804&as_sdt=2005&sciodt=0,5&hl=en",11,"2020-05-04 02:53:01","PDF","","","",,,,,39,7.80,8,5,5,"Abstract Known Oblivious RAM (ORAM) constructions achieve either optimal bandwidth blowup or optimal latency (as measured by online roundtrips), but not both. We are the first to demonstrate an ORAM scheme, called Bucket ORAM, which attains the best of both …"
36,"K Nayak, CW Fletcher, L Ren, N Chandran, SV Lokam…","HOP: Hardware makes Obfuscation Practical.",2017,"NDSS","researchgate.net","https://www.researchgate.net/profile/Satyanarayana_Lokam/publication/316913737_HOP_Hardware_makes_Obfuscation_Practical/links/5947e0730f7e9b2956f083bb/HOP-Hardware-makes-Obfuscation-Practical.pdf","https://scholar.google.com/scholar?cites=4581025010138640205&as_sdt=2005&sciodt=0,5&hl=en",12,"2020-05-04 02:53:01","PDF","","","",,,,,36,12.00,6,6,3,"Program obfuscation is a central primitive in cryptography, and has important real-world applications in protecting software from IP theft. However, well known results from the cryptographic literature have shown that software only virtual black box (VBB) obfuscation of …"
32,"CW Fletcher, L Ren, A Kwon, M Van Dijk…","A low-latency, low-area hardware oblivious RAM controller",2015,"2015 IEEE 23rd …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/7160074/","https://scholar.google.com/scholar?cites=16487091540455594865&as_sdt=2005&sciodt=0,5&hl=en",13,"2020-05-04 02:53:01","","","","",,,,,32,6.40,6,5,5,"We build and evaluate Tiny ORAM, an Oblivious RAM prototype on FPGA. Oblivious RAM is a cryptographic primitive that completely obfuscates an application's data, access pattern and read/write behavior to/from external memory (such as DRAM or disk). Tiny ORAM …"
24,"CW Fletcher, L Ren, A Kwon, M Van Dijk, E Stefanov…","RAW Path ORAM: A Low-Latency, Low-Area Hardware ORAM Controller with Integrity Verification.",2014,"IACR Cryptology ePrint …","","","https://scholar.google.com/scholar?cites=1340056510245976110&as_sdt=2005&sciodt=0,5&hl=en",14,"2020-05-04 02:53:01","CITATION","","","",,,,,24,4.00,4,6,6,""
24,"L Ren, CW Fletcher, X Yu, A Kwon, M van Dijk…","Unified Oblivious-RAM: Improving Recursive ORAM with Locality and Pseudorandomness.",2014,"IACR Cryptology ePrint …","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.458.225&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=2161520107776087135&as_sdt=2005&sciodt=0,5&hl=en",17,"2020-05-04 02:53:01","PDF","","","",,,,,24,4.00,4,6,6,"Oblivious RAM (ORAM) is a cryptographic primitive that hides memory access patterns to untrusted storage. ORAM may be used in secure processors for encrypted computation and/or software protection. While recursive Path ORAM is currently the most practical ORAM …"
23,"X Yu, CW Fletcher, L Ren, M Dijk…","Generalized external interaction with tamper-resistant hardware with bounded information leakage",2013,"Proceedings of the 2013 …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2517488.2517498","https://scholar.google.com/scholar?cites=3961016019943908763&as_sdt=2005&sciodt=0,5&hl=en",15,"2020-05-04 02:53:01","","","","",,,,,23,3.29,5,5,7,"Page 1. Generalized External Interaction with Tamper-Resistant Hardware with Bounded Information Leakage Xiangyao Yu Massachusetts Institute of Technology yxy@mit.edu Christopher W. Fletcher∗ Massachusetts Institute of Technology cwfletch@mit.edu Ling Ren Massachusetts …"
22,"CW Fletcher, IA Lebedev, NB Asadi, DR Burke…","Bridging the GPGPU-FPGA efficiency gap",2011,"Proceedings of the 19th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1950413.1950439","https://scholar.google.com/scholar?cites=1089936575470496229&as_sdt=2005&sciodt=0,5&hl=en",16,"2020-05-04 02:53:01","","","","",,,,,22,2.44,4,5,9,"This paper compares an implementation of a Bayesian inference algorithm across several FPGAs and GPGPUs, while embracing both the execution model and high-level architecture of a GPGPU. Our study is motivated by recent work in template-based programming and …"
21,"I Abraham, CW Fletcher, K Nayak, B Pinkas…","Asymptotically tight bounds for composing ORAM with PIR",2017,"… Workshop on Public Key …","Springer","https://link.springer.com/chapter/10.1007/978-3-662-54365-8_5","https://scholar.google.com/scholar?cites=5605403703919506823&as_sdt=2005&sciodt=0,5&hl=en",18,"2020-05-04 02:53:01","","","","",,,,,21,7.00,4,5,3,"Oblivious RAM (ORAM) is a cryptographic primitive that allows a trusted client to outsource storage to an untrusted server while hiding the client's memory access patterns to the server. The last three decades of research on ORAMs have reduced the bandwidth blowup of …"
17,"N Bani Asadi, CW Fletcher, G Gibeling…","ParaLearn a massively parallel, scalable system for learning interaction networks on FPGAs",2010,"Proceedings of the 24th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/1810085.1810100","https://scholar.google.com/scholar?cites=1262932448523969480&as_sdt=2005&sciodt=0,5&hl=en",19,"2020-05-04 02:53:01","","","","",,,,,17,1.70,4,4,10,"Page 1. ParaLearn: A Massively Parallel, Scalable System for Learning Interaction Networks on FPGAs Narges Bani Asadi† Electrical Engineering Department Stanford University Stanford, CA, USA 94305 nargesb@stanford.edu Christopher W. Fletcher† …"
16,"CW Fletcher, M Van Dijk…","Compilation Techniques for Efficient Encrypted Computation.",2012,"IACR Cryptology EPrint …","pdfs.semanticscholar.org","https://pdfs.semanticscholar.org/b8eb/617c6b84131be08cde5ffa1e792c7e366f20.pdf","https://scholar.google.com/scholar?cites=11544550303576364517&as_sdt=2005&sciodt=0,5&hl=en",20,"2020-05-04 02:53:01","PDF","","","",,,,,16,2.00,5,3,8,"Fully homomorphic encryption (FHE) techniques are capable of performing encrypted computation on Boolean circuits, ie, the user specifies encrypted inputs to the program, and the server computes on the encrypted inputs. Applying these techniques to general …"
15,"K Hegde, R Agrawal, Y Yao…","Morph: Flexible acceleration for 3D CNN-based video understanding",2018,"2018 51st Annual IEEE …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/8574597/","https://scholar.google.com/scholar?cites=703204987816578626&as_sdt=2005&sciodt=0,5&hl=en",23,"2020-05-04 02:53:01","","","","",,,,,15,7.50,4,4,2,"The past several years have seen both an explosion in the use of Convolutional Neural Networks (CNNs) and accelerators to make CNN inference practical. In the architecture community, the lion share of effort has targeted CNN inference for image recognition. The …"
13,"CW Fletcher, M Dijk, S Devadas","Towards an interpreter for efficient encrypted computation",2012,"… of the 2012 ACM Workshop on Cloud …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/2381913.2381928","https://scholar.google.com/scholar?cites=8534019336724674569&as_sdt=2005&sciodt=0,5&hl=en",21,"2020-05-04 02:53:01","","","","",,,,,13,1.63,4,3,8,"Fully homomorphic encryption (FHE) techniques are capable of performing encrypted computation on Boolean circuits, ie, the user specifies encrypted inputs to the program, and the server computes on the encrypted inputs. Applying these techniques to general …"
13,"L Ren, CW Fletcher, A Kwon…","Design and implementation of the ascend secure processor",2017,"… on Dependable and …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/7886270/","https://scholar.google.com/scholar?cites=13064126833444280731&as_sdt=2005&sciodt=0,5&hl=en",24,"2020-05-04 02:53:01","","","","",,,,,13,4.33,3,4,3,"This paper presents post-silicon results for the Ascend secure processor, taped out in a 32 nm SOI process. Ascend prevents information leakage over a processor's digital I/O pins—in particular, the processor's requests to external memory—and certifies the program's …"
12,"M Lis, KS Shim, MH Cho, CW Fletcher…","Brief announcement: distributed shared memory based on computation migration",2011,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/pdf/10.1145/1989493.1989530","https://scholar.google.com/scholar?cites=12525747237464756668&as_sdt=2005&sciodt=0,5&hl=en",22,"2020-05-04 02:53:01","PDF","","","",,,,,12,1.33,2,5,9,"1. BACKGROUND Driven by increasingly unbalanced technology scaling and power dissipation limits, microprocessor designers have resorted to increasing the number of cores on a single chip, and pundits expect 1000-core designs to materialize in the next few years …"
12,"X Yu, L Ren, CW Fletcher, A Kwon…","Enhancing Oblivious RAM Performance Using Dynamic Prefetching.",2014,"IACR Cryptology …","pdfs.semanticscholar.org","https://pdfs.semanticscholar.org/a384/68fbd2b9739cb21e2632dfb3375c50ac02cd.pdf","https://scholar.google.com/scholar?cites=13339488976519588715&as_sdt=2005&sciodt=0,5&hl=en",26,"2020-05-04 02:53:01","PDF","","","",,,,,12,2.00,2,5,6,"Oblivious RAM (ORAM) is an established technique to hide the access pattern to an untrusted storage system. With ORAM, a curious adversary cannot tell what data address the user is accessing when observing the bits moving between the user and the storage system …"
12,"J Yu, L Hsiung, M El Hajj, CW Fletcher","Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing.",2019,"NDSS","eprint.iacr.org","https://eprint.iacr.org/2018/808.pdf","https://scholar.google.com/scholar?cites=4626565514707464258&as_sdt=2005&sciodt=0,5&hl=en",32,"2020-05-04 02:53:01","PDF","","","",,,,,12,12.00,3,4,1,"Blocking microarchitectural (digital) side channels is one of the most pressing challenges in hardware security today. Recently, there has been a surge of effort that attempts to block these leakages by writing programs data obliviously. In this model, programs are written to …"
10,"S Devadas, M van Dijk, CW Fletcher, L Ren","Onion ORAM: A Constant Bandwidth and Constant Client Storage ORAM (without FHE or SWHE).",2015,"IACR Cryptology ePrint …","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.692.1261&rep=rep1&type=pdf","https://scholar.google.com/scholar?cites=9774162578126664396&as_sdt=2005&sciodt=0,5&hl=en",25,"2020-05-04 02:53:01","PDF","","","",,,,,10,2.00,3,4,5,"We present techniques to construct constant bandwidth, client storage and server storage blowup Oblivious RAM schemes in the (single-server) client-server setting. Crucially, our constructions do not rely on Fully Homomorphic Encryption (FHE) or Somewhat …"
9,"CW Fletcher, L Ren, A Kwon, M van Dijk, S Devadas…","Nearly",2015,"Free Recursion and Integrity …","","","https://scholar.google.com/scholar?cites=12489303958635593553&as_sdt=2005&sciodt=0,5&hl=en",27,"2020-05-04 02:53:01","CITATION","","","",,,,,9,1.80,2,6,5,""
9,"CW Fletcher, L Ren, A Kwon, M Van Dijk…","Tiny ORAM: A low-latency, low-area hardware ORAM controller",2014,"","… Archive, Report 2014/431, 2014. http …","","https://scholar.google.com/scholar?cites=17769537062291187123&as_sdt=2005&sciodt=0,5&hl=en",28,"2020-05-04 02:53:01","CITATION","","","",,,,,9,1.50,2,5,6,""
7,"M Pellauer, YS Shao, J Clemons, N Crago…","Buffets: An efficient and composable storage idiom for explicit decoupled data orchestration",2019,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3297858.3304025","https://scholar.google.com/scholar?cites=12532906303995350941&as_sdt=2005&sciodt=0,5&hl=en",29,"2020-05-04 02:53:01","","","","",,,,,7,7.00,1,5,1,"Accelerators spend significant area and effort on custom on-chip buffering. Unfortunately, these solutions are strongly tied to particular designs, hampering re-usability across other accelerators or domains. We present buffets, an efficient and composable storage idiom for …"
7,"K Hegde, H Asghari-Moghaddam, M Pellauer…","ExTensor: An Accelerator for Sparse Tensor Algebra",2019,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3352460.3358275","https://scholar.google.com/scholar?cites=8538649040392533548&as_sdt=2005&sciodt=0,5&hl=en",39,"2020-05-04 02:53:01","","","","",,,,,7,7.00,2,4,1,"Generalized tensor algebra is a prime candidate for acceleration via customized ASICs. Modern tensors feature a wide range of data sparsity, with the density of non-zero elements ranging from 10-6% to 50%. This paper proposes a novel approach to accelerate tensor …"
5,"J Yu, M Yan, A Khyzha, A Morrison, J Torrellas…","Speculative Taint Tracking (STT) A Comprehensive Protection for Speculatively Accessed Data",2019,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3352460.3358274","https://scholar.google.com/scholar?cites=17040073618842483834&as_sdt=2005&sciodt=0,5&hl=en",30,"2020-05-04 02:53:01","","","","",,,,,5,5.00,1,6,1,"Speculative execution attacks present an enormous security threat, capable of reading arbitrary program data under malicious speculation, and later exfiltrating that data over microarchitectural covert channels. Since these attacks first rely on being able to read …"
4,"A Mahmoud, R Venkatagiri, K Ahmed…","Minotaur: Adapting Software Testing Techniques for Hardware Errors",2019,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3297858.3304050","https://scholar.google.com/scholar?cites=8230037500518871455&as_sdt=2005&sciodt=0,5&hl=en",34,"2020-05-04 02:53:01","","","","",,,,,4,4.00,1,4,1,"With the end of conventional CMOS scaling, efficient resiliency solutions are needed to address the increased likelihood of hardware errors. Silent data corruptions (SDCs) are especially harmful because they can create unacceptable output without the user's …"
4,"D Skarlatos, M Yan, B Gopireddy, R Sprabery…","MicroScope: enabling microarchitectural replay attacks",2019,"Proceedings of the 46th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3307650.3322228","https://scholar.google.com/scholar?cites=7587505097351153919&as_sdt=2005&sciodt=0,5&hl=en",41,"2020-05-04 02:53:01","","","","",,,,,4,4.00,1,5,1,"The popularity of hardware-based Trusted Execution Environments (TEEs) has recently skyrocketed with the introduction of Intel's Software Guard Extensions (SGX). In SGX, the user process is protected from supervisor software, such as the operating system, through …"
3,"CW Fletcher","Marten v",2012,"Dijk, and Srinivas Devadas. A secure processor …","","","https://scholar.google.com/scholar?cites=8355175255909207211&as_sdt=2005&sciodt=0,5&hl=en",31,"2020-05-04 02:53:01","CITATION","","","",,,,,3,0.38,3,1,8,""
3,"M Yan, CW Fletcher, J Torrellas","Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures. CoRR abs/1808.04761 (2018)",2018,"arXiv preprint arXiv:1808.04761","","","https://scholar.google.com/scholar?cites=15503907416425219362&as_sdt=2005&sciodt=0,5&hl=en",36,"2020-05-04 02:53:01","CITATION","","","",,,,,3,1.50,1,3,2,""
2,"A Mahmoud, SKS Hari, CW Fletcher, SV Adve…","HarDNN: Feature Map Vulnerability Evaluation in CNNs",2020,"arXiv preprint arXiv …","arxiv.org","https://arxiv.org/abs/2002.09786","https://scholar.google.com/scholar?cites=3066157554443349619&as_sdt=2005&sciodt=0,5&hl=en",33,"2020-05-04 02:53:01","","","","",,,,,2,2.00,0,5,1,"As Convolutional Neural Networks (CNNs) are increasingly being employed in safety-critical applications, it is important that they behave reliably in the face of hardware errors. Transient hardware errors may percolate undesirable state during execution, resulting in software …"
2,"CW Fletcher","The Clinical Intake Questionnaire: Construction and testing of a developmentally sensitive intake instrument for use with university counseling center populations.",2003,"","elibrary.ru","https://elibrary.ru/item.asp?id=6711142","https://scholar.google.com/scholar?cites=17198947457726552438&as_sdt=2005&sciodt=0,5&hl=en",35,"2020-05-04 02:53:01","","","","",,,,,2,0.12,2,1,17,"Degree: Ph. D. DegreeYear: 2002 Institute: University of Michigan A new instrument, entitled the Clinical Intake (CI) Questionnaire, intended to measure clinical issues and presenting problems among university students was developed. This instrument is intended for use with …"
2,"M Yan, JY Wen, CW Fletcher, J Torrellas","SecDir: a secure directory to defeat directory side-channel attacks",2019,"Proceedings of the 46th …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3307650.3326635","https://scholar.google.com/scholar?cites=14005953505838623954&as_sdt=2005&sciodt=0,5&hl=en",42,"2020-05-04 02:53:01","","","","",,,,,2,2.00,1,4,1,"Directories for cache coherence have been recently shown to be vulnerable to conflict-based side-channel attacks. By forcing directory conflicts, an attacker can evict victim directory entries, which in turn trigger the eviction of victim cache lines from private caches …"
1,"R Paccagnella, P Datta, WU Hassan…","Custos: Practical tamper-evident auditing of operating systems using trusted execution",2020,"Proc. of the …","ndss-symposium.org","https://www.ndss-symposium.org/wp-content/uploads/2020/02/24065-paper.pdf","https://scholar.google.com/scholar?cites=741235908751740849&as_sdt=2005&sciodt=0,5&hl=en",37,"2020-05-04 02:53:01","PDF","","","",,,,,1,1.00,0,4,1,"System auditing is a central concern when investigating and responding to security incidents. Unfortunately, attackers regularly engage in anti-forensic activities after a breakin, covering their tracks from the system logs in order to frustrate the efforts of investigators …"
1,"A Mahmoud, P Reckamp, P Tang, CW Fletcher…","Approximate Checkers",2019,"Image","rsim.cs.illinois.edu","http://rsim.cs.illinois.edu/Pubs/19-WAX-Checkers.pdf","https://scholar.google.com/scholar?cites=7259312204262760558&as_sdt=2005&sciodt=0,5&hl=en",38,"2020-05-04 02:53:01","PDF","","","",,,,,1,1.00,0,5,1,"With the end of conventional CMOS scaling, efficient resiliency solutions are needed to address the increased likelihood of transient hardware errors. Many resiliency solutions consider redundancy in time or space in order to detect errors during deployment. However …"
1,"CW Fletcher, R Harding, O Khan…","A low-overhead dynamic optimization framework for multicores",2012,"2012 21st International …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/7842977/","https://scholar.google.com/scholar?cites=9918732547985591963&as_sdt=2005&sciodt=0,5&hl=en",40,"2020-05-04 02:53:01","","","","",,,,,1,0.13,0,4,8,"This paper argues for a “less is more” design philosophy when integrating dynamic optimization into a multicore system. The primary insight is that dynamic optimization is inherently loosely-coupled and can therefore be supported on multicores with very low …"
1,"R Venkatagiri, K Ahmed, A Mahmoud…","gem5-Approxilyzer: An Open-Source Tool for Application-Level Soft Error Analysis",2019,"2019 49th Annual …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/8809540/","https://scholar.google.com/scholar?cites=8702102251862278033&as_sdt=2005&sciodt=0,5&hl=en",46,"2020-05-04 02:53:01","","","","",,,,,1,1.00,0,4,1,"Modern systems are increasingly susceptible to soft errors in the field and traditional redundancy-based mitigation techniques are too expensive to protect against all errors. Recent techniques, such as approximate computing and various low-cost resilience …"
0,"A Mahmoud, SKS Hari, CW Fletcher, SV Adve, C Sakr…","FEATURE MAP VULNERABILITY EVALUATION IN CNNS",,"amahmou2.web.engr.illinois.edu","","http://amahmou2.web.engr.illinois.edu/files/20-SARA-hardnn.pdf","",43,"2020-05-04 02:53:01","PDF","","","",,,,,0,0.00,0,6,,"ABSTRACT As Convolutional Neural Networks (CNNs) are increasingly being employed in safety-critical applications, it is important that they behave reliably in the face of hardware errors. Transient hardware errors may percolate undesirable state during execution …"
0,"MP Bishop, CE Michaels, CH Moon, MR Kaplan…","Explanatory Style as a Risk Factor for Traumatic Mishaps",2001,"","deepblue.lib.umich.edu","https://deepblue.lib.umich.edu/handle/2027.42/44339","",44,"2020-05-04 02:53:01","","","","",,,,,0,0.00,0,5,19,"Six studies investigated a possible link between hopeless explanatory style—that is, the habitual explanation of bad events with stable and global causes—and risk for traumatic injuries. In samples of college students, dancers, athletes, and trauma patients (total n …"
0,"S Dasgupta, S Dinesh, D Venkatesh, VS Adve…","A Scalable Validator for Binary Lifters",2020,"","sushant94.me","https://sushant94.me/publications/20pldi.pdf","",45,"2020-05-04 02:53:01","PDF","","","",,,,,0,0.00,0,5,1,"Validating the correctness of binary lifters is pivotal to gain trust in binary analysis, especially when used in scenarios where correctness is important. Existing approaches focus on validating the correctness of lifting instructions or basic blocks in isolation and do not scale …"
0,"R Campbell, M Yan, R Sprabery…","Attack directories, not caches: Side channel attacks in a non-inclusive world",2019,"Proceedings of the …","experts.illinois.edu","https://experts.illinois.edu/en/publications/attack-directories-not-caches-side-channel-attacks-in-a-non-inclu","",47,"2020-05-04 02:53:01","CITATION","","","",,,,,0,0.00,0,4,1,"Campbell, R., Yan, M., Sprabery, R., Gopireddy, B., Fletcher, CW, & Torrellas, J. (2019). Attack directories, not caches: Side channel attacks in a non-inclusive world. Paper presented at Proceedings of the IEEE Symposium on Security & Privacy , Oakland, United States … Attack directories …"
0,"CW Fletcher, L Ren, A Kwon, M van Dijk, E Stefanov…","Tiny ORAM: A Low-Latency, Low-Area Hardware ORAM Controller with Integrity Verification",2014,"","Citeseer","http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.642.693&rep=rep1&type=pdf","",48,"2020-05-04 02:53:01","PDF","","","",,,,,0,0.00,0,6,6,"We propose and build Tiny ORAM, an ORAM construction that improves the state of the art Path ORAM in several dimensions. First, through a construction that we call RAW Path ORAM, we reduce the number of symmetric encryption operations by 4× compared with Path …"
0,"CW Fletcher","ParaLearn: A Massively Parallel, Scalable System for Learning Interaction Networks on FPGAs",,"pdfs.semanticscholar.org","","https://pdfs.semanticscholar.org/cc30/7ff774249a545865ac9d5c7a067777bf5e5b.pdf","",49,"2020-05-04 02:53:01","PDF","","","",,,,,0,0.00,0,1,,"Page 1. ParaLearn: A Massively Parallel, Scalable System for Learning Interaction Networks on FPGAs Christopher W. Fletcher Greg Gibeling Dan Burke John Wawrzynek UC Berkeley Narges B. Asadi Eric Glass Karen Sachs Zoey Zhou Wing Wong Garry Nolan Stanford Page …"
0,"PA Tsai, A Sanchez, CW Fletcher…","Safecracker: Leaking Secrets through Compressed Caches",2020,"Proceedings of the Twenty …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3373376.3378453","",50,"2020-05-04 02:53:01","","","","",,,,,0,0.00,0,4,1,"The hardware security crisis brought on by recent speculative execution attacks has shown that it is crucial to adopt a security-conscious approach to architecture research, analyzing the security of promising architectural techniques before they are deployed in hardware …"
0,"D Skarlatos, M Yan, B Gopireddy, R Sprabery…","MicroScope: Enabling Microarchitectural Replay A acks",2019,"","cwfletcher.net","http://cwfletcher.net/Content/Publications/Academics/Papers/microscope_isca19.pdf","",51,"2020-05-04 02:53:01","PDF","","","",,,,,0,0.00,0,5,1,"The popularity of hardware-based Trusted Execution Environments (TEEs) has recently skyrocketed with the introduction of Intel's Software Guard Extensions (SGX). In SGX, the user process is protected from supervisor software, such as the operating system, through …"
0,"JR Sanchez Vicarte, B Schreiber…","Game of Threads: Enabling Asynchronous Poisoning Attacks",2020,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/abs/10.1145/3373376.3378462","",52,"2020-05-04 02:53:01","","","","",,,,,0,0.00,0,3,1,"As data sizes continue to grow at an unprecedented rate, machine learning training is being forced to adopt asynchronous algorithms to maintain performance and scalability. In asynchronous training, many threads share and update the model in a racy fashion to avoid …"
0,"CW Fletcher, R Harding, O Khan…","A framework to accelerate sequential programs on homogeneous multicores",2013,"2013 IFIP/IEEE 21st …","ieeexplore.ieee.org","https://ieeexplore.ieee.org/abstract/document/6673306/","",53,"2020-05-04 02:53:01","","","","",,,,,0,0.00,0,4,7,"This paper presents a light-weight dynamic optimization framework for homogeneous multicores. Our system profiles applications at runtime to detect hot program paths, and offloads the optimization of these paths to a Partner core. Our work contributes two …"
0,"M Yan, J Choi, D Skarlatos, A Morrison…","InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy (Corrigendum)",2019,"Proceedings of the …","dl.acm.org","https://dl.acm.org/doi/pdf/10.1145/3352460.3361129","",54,"2020-05-04 02:53:01","PDF","","","",,,,,0,0.00,0,5,1,"InvisiSpec Performance We found a bug in our simulator that causes the simulation to incorrectly represent the InvisiSpec design described in the MICRO 2018 paper [1]. In InvisiSpec, an unsafe speculative load (USL) issues an invisible load request (Spec-GetS) to …"
0,"LRCWF Albert, KMDS Devadas","Design and Implementation of the Ascend Secure Processor",,"","","","",55,"2020-05-04 02:53:01","CITATION","","","",,,,,0,0.00,0,2,,""
