C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis  -sap  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.sap  -otap  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.tap  -omap  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.map   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  BaseDesign  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\scratchproject.prs  -multisrs  -ovm  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.vm   -freq 100.000   -tcl  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\designer\BaseDesign\synthesis.fdc  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synwork\BaseDesign_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\syntmp\BaseDesign.plg  -osyn  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\BaseDesign.srm  -prjdir  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\  -prjname  BaseDesign_syn  -log  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_RV32IMA_CFG1_BD_ES\synthesis\synlog\BaseDesign_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\BaseDesign.sap -otap ..\BaseDesign.tap -omap ..\BaseDesign.map -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module BaseDesign -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\BaseDesign.vm -freq 100.000 -tcl ..\..\designer\BaseDesign\synthesis.fdc ..\synwork\BaseDesign_prem.srd -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v -ologparam BaseDesign.plg -osyn ..\BaseDesign.srm -prjdir ..\ -prjname BaseDesign_syn -log ..\synlog\BaseDesign_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:79
file:..\BaseDesign.sap|io:o|time:1688068943|size:29266|exec:0|csum:
file:..\BaseDesign.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\BaseDesign.map|io:o|time:1688069022|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1688068828|size:40248|exec:0|csum:
file:..\BaseDesign.vm|io:o|time:1688069018|size:4131373|exec:0|csum:
file:..\..\designer\BaseDesign\synthesis.fdc|io:i|time:1688068820|size:891|exec:0|csum:867676640EFE10B5A1F54E3AC406350D
file:..\synwork\BaseDesign_prem.srd|io:i|time:1688068940|size:1108454|exec:0|csum:50AD2753308026C2D9AC5DBB3E080337
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v|io:i|time:1679051035|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:BaseDesign.plg|io:o|time:1688069022|size:1557|exec:0|csum:
file:..\BaseDesign.srm|io:o|time:1688069013|size:13012|exec:0|csum:
file:..\synlog\BaseDesign_fpga_mapper.srr|io:o|time:1688069022|size:460126|exec:0|csum:
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1679051022|size:50500608|exec:1|csum:C52BDB02528F99DFC16E0A7777C9041E
