<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:53:09.118+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:53:07.116+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xD;&#xA;Phase 1 Build RT Design | Checksum: 12adaee52&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2040.086 ; gain = 247.543&#xD;&#xD;&#xA;Post Restoration Checksum: NetGraph: 94b60383 NumContArr: 9624eacf Constraints: 0 Timing: 0&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 12adaee52&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2058.625 ; gain = 266.082&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 12adaee52&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2058.625 ; gain = 266.082&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 12adaee52&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2058.625 ; gain = 266.082&#xD;&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xD;&#xA;Phase 2.4 Update Timing | Checksum: f2a20818&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2070.875 ; gain = 278.332&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:53:07.114+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:52:45.074+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:52:45.072+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:52:45.071+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:52:45.069+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:52:45.068+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_r[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_r[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;" projectName="sigmoid_new" solutionName="PLAN16_8_200m" date="2021-12-07T16:52:45.067+0800" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
