Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 10 22:07:08 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.173        0.000                      0                  110        0.228        0.000                      0                  110        3.000        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                    ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1                            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                     {0.000 5.000}      10.000          100.000         
keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                                     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                          28.173        0.000                      0                   70        0.228        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                                                       7.845        0.000                       0                     3  
keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                          36.226        0.000                      0                   40        0.232        0.000                      0                   40       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_1                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.173ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.724ns  (logic 3.184ns (27.158%)  route 8.540ns (72.842%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.812    -0.500    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.456    -0.044 r  VGA_inst/vcount_reg[1]/Q
                         net (fo=35, routed)          1.548     1.504    VGA_inst/p_m_inst/vcount_reg[10][1]
    SLICE_X16Y158        LUT2 (Prop_lut2_I1_O)        0.124     1.628 r  VGA_inst/p_m_inst/red4_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.628    VGA_inst/p_m_inst/red4_inferred__0_carry_i_3_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.268 r  VGA_inst/p_m_inst/red4_inferred__0_carry/O[3]
                         net (fo=19, routed)          1.992     4.260    VGA_inst/p_m_inst/red4_inferred__0_carry_n_4
    SLICE_X11Y152        LUT4 (Prop_lut4_I3_O)        0.306     4.566 r  VGA_inst/p_m_inst/red3_inferred__12__0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.566    VGA_inst/p_m_inst/red3_inferred__12__0_carry__2_i_2_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.967 r  VGA_inst/p_m_inst/red3_inferred__12__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.967    VGA_inst/p_m_inst/red3_inferred__12__0_carry__2_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.301 f  VGA_inst/p_m_inst/red3_inferred__12__0_carry__3/O[1]
                         net (fo=2, routed)           0.747     6.048    VGA_inst/p_m_inst/red3_inferred__12__0_carry__3_n_6
    SLICE_X10Y152        LUT6 (Prop_lut6_I2_O)        0.303     6.351 r  VGA_inst/p_m_inst/green[2]_i_71/O
                         net (fo=1, routed)           0.815     7.166    VGA_inst/p_m_inst/green[2]_i_71_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  VGA_inst/p_m_inst/green[2]_i_47/O
                         net (fo=2, routed)           1.050     8.340    VGA_inst/p_m_inst/red_reg[2]_2
    SLICE_X7Y156         LUT6 (Prop_lut6_I1_O)        0.124     8.464 r  VGA_inst/p_m_inst/red[2]_i_21/O
                         net (fo=1, routed)           0.941     9.404    VGA_inst/p_m_inst/red[2]_i_21_n_0
    SLICE_X7Y155         LUT6 (Prop_lut6_I5_O)        0.124     9.528 r  VGA_inst/p_m_inst/red[2]_i_11/O
                         net (fo=1, routed)           1.041    10.569    VGA_inst/p_m_inst/red[2]_i_11_n_0
    SLICE_X10Y155        LUT6 (Prop_lut6_I3_O)        0.124    10.693 r  VGA_inst/p_m_inst/red[2]_i_5/O
                         net (fo=1, routed)           0.407    11.100    VGA_inst/p_m_inst/red[2]_i_5_n_0
    SLICE_X11Y155        LUT4 (Prop_lut4_I3_O)        0.124    11.224 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    11.224    VGA_inst/p_m_inst/red[2]
    SLICE_X11Y155        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.689    38.588    VGA_inst/p_m_inst/CLK
    SLICE_X11Y155        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.876    39.464    
                         clock uncertainty           -0.098    39.367    
    SLICE_X11Y155        FDRE (Setup_fdre_C_D)        0.031    39.398    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         39.398    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                 28.173    

Slack (MET) :             28.848ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.048ns  (logic 3.184ns (28.821%)  route 7.864ns (71.179%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.812    -0.500    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.456    -0.044 r  VGA_inst/vcount_reg[1]/Q
                         net (fo=35, routed)          1.548     1.504    VGA_inst/p_m_inst/vcount_reg[10][1]
    SLICE_X16Y158        LUT2 (Prop_lut2_I1_O)        0.124     1.628 r  VGA_inst/p_m_inst/red4_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.628    VGA_inst/p_m_inst/red4_inferred__0_carry_i_3_n_0
    SLICE_X16Y158        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.268 r  VGA_inst/p_m_inst/red4_inferred__0_carry/O[3]
                         net (fo=19, routed)          1.992     4.260    VGA_inst/p_m_inst/red4_inferred__0_carry_n_4
    SLICE_X11Y152        LUT4 (Prop_lut4_I3_O)        0.306     4.566 r  VGA_inst/p_m_inst/red3_inferred__12__0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.566    VGA_inst/p_m_inst/red3_inferred__12__0_carry__2_i_2_n_0
    SLICE_X11Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.967 r  VGA_inst/p_m_inst/red3_inferred__12__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.967    VGA_inst/p_m_inst/red3_inferred__12__0_carry__2_n_0
    SLICE_X11Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.301 f  VGA_inst/p_m_inst/red3_inferred__12__0_carry__3/O[1]
                         net (fo=2, routed)           0.747     6.048    VGA_inst/p_m_inst/red3_inferred__12__0_carry__3_n_6
    SLICE_X10Y152        LUT6 (Prop_lut6_I2_O)        0.303     6.351 r  VGA_inst/p_m_inst/green[2]_i_71/O
                         net (fo=1, routed)           0.815     7.166    VGA_inst/p_m_inst/green[2]_i_71_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I2_O)        0.124     7.290 r  VGA_inst/p_m_inst/green[2]_i_47/O
                         net (fo=2, routed)           1.287     8.576    keyboard_inst/hcount_reg[1]
    SLICE_X6Y157         LUT6 (Prop_lut6_I5_O)        0.124     8.700 f  keyboard_inst/green[2]_i_25/O
                         net (fo=1, routed)           0.340     9.040    VGA_inst/p_m_inst/note_reg[3]_1
    SLICE_X7Y157         LUT6 (Prop_lut6_I5_O)        0.124     9.164 r  VGA_inst/p_m_inst/green[2]_i_10/O
                         net (fo=1, routed)           0.540     9.705    VGA_inst/p_m_inst/green[2]_i_10_n_0
    SLICE_X8Y156         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.595    10.424    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X11Y155        LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.548    VGA_inst/p_m_inst/green[2]
    SLICE_X11Y155        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.689    38.588    VGA_inst/p_m_inst/CLK
    SLICE_X11Y155        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.876    39.464    
                         clock uncertainty           -0.098    39.367    
    SLICE_X11Y155        FDRE (Setup_fdre_C_D)        0.029    39.396    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         39.396    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                 28.848    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 2.846ns (28.491%)  route 7.143ns (71.509%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.812    -0.500    VGA_inst/clock_25
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.456    -0.044 f  VGA_inst/vcount_reg[0]/Q
                         net (fo=52, routed)          1.137     1.094    VGA_inst/p_m_inst/vcount_reg[10][0]
    SLICE_X18Y159        LUT1 (Prop_lut1_I0_O)        0.124     1.218 r  VGA_inst/p_m_inst/red4_inferred__2_carry_i_6/O
                         net (fo=1, routed)           0.000     1.218    VGA_inst/p_m_inst/red4_inferred__2_carry_i_6_n_0
    SLICE_X18Y159        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.642 r  VGA_inst/p_m_inst/red4_inferred__2_carry/O[1]
                         net (fo=14, routed)          1.595     3.236    VGA_inst/p_m_inst/red4_inferred__2_carry_n_6
    SLICE_X17Y154        LUT4 (Prop_lut4_I3_O)        0.303     3.539 r  VGA_inst/p_m_inst/red3_inferred__4_carry_i_5/O
                         net (fo=1, routed)           0.000     3.539    VGA_inst/p_m_inst/red3_inferred__4_carry_i_5_n_0
    SLICE_X17Y154        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.937 r  VGA_inst/p_m_inst/red3_inferred__4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.937    VGA_inst/p_m_inst/red3_inferred__4_carry_n_0
    SLICE_X17Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.159 r  VGA_inst/p_m_inst/red3_inferred__4_carry__0/O[0]
                         net (fo=4, routed)           0.842     5.002    VGA_inst/p_m_inst_n_11
    SLICE_X18Y155        LUT6 (Prop_lut6_I2_O)        0.299     5.301 r  VGA_inst/red[3]_i_25/O
                         net (fo=1, routed)           0.938     6.238    VGA_inst/red[3]_i_25_n_0
    SLICE_X16Y155        LUT6 (Prop_lut6_I1_O)        0.124     6.362 r  VGA_inst/red[3]_i_13/O
                         net (fo=2, routed)           1.268     7.630    VGA_inst/p_m_inst/hcount_reg[0]
    SLICE_X11Y157        LUT2 (Prop_lut2_I1_O)        0.124     7.754 r  VGA_inst/p_m_inst/green[3]_i_15/O
                         net (fo=1, routed)           0.665     8.419    VGA_inst/p_m_inst/green[3]_i_15_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I5_O)        0.124     8.543 r  VGA_inst/p_m_inst/green[3]_i_5/O
                         net (fo=1, routed)           0.403     8.946    VGA_inst/p_m_inst/green[3]_i_5_n_0
    SLICE_X11Y157        LUT5 (Prop_lut5_I0_O)        0.124     9.070 r  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.295     9.365    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.124     9.489 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.489    VGA_inst/p_m_inst/green[3]
    SLICE_X11Y156        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.689    38.588    VGA_inst/p_m_inst/CLK
    SLICE_X11Y156        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.876    39.464    
                         clock uncertainty           -0.098    39.367    
    SLICE_X11Y156        FDRE (Setup_fdre_C_D)        0.029    39.396    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         39.396    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             30.006ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.809ns  (logic 1.324ns (13.497%)  route 8.485ns (86.503%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.894    -0.418    VGA_inst/clock_25
    SLICE_X7Y155         FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.456     0.038 f  VGA_inst/hcount_reg[6]/Q
                         net (fo=68, routed)          4.099     4.137    VGA_inst/p_m_inst/out[6]
    SLICE_X6Y159         LUT6 (Prop_lut6_I3_O)        0.124     4.261 f  VGA_inst/p_m_inst/red[0]_i_46/O
                         net (fo=1, routed)           0.162     4.423    VGA_inst/p_m_inst/red[0]_i_46_n_0
    SLICE_X6Y159         LUT6 (Prop_lut6_I1_O)        0.124     4.547 f  VGA_inst/p_m_inst/red[0]_i_38/O
                         net (fo=1, routed)           0.655     5.202    VGA_inst/p_m_inst/red[0]_i_38_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I5_O)        0.124     5.326 r  VGA_inst/p_m_inst/red[0]_i_21/O
                         net (fo=5, routed)           1.610     6.936    keyboard_inst/vcount_reg[8]_0
    SLICE_X10Y157        LUT5 (Prop_lut5_I4_O)        0.124     7.060 r  keyboard_inst/green[2]_i_28/O
                         net (fo=2, routed)           0.686     7.746    keyboard_inst/green_reg[3]_0
    SLICE_X8Y156         LUT3 (Prop_lut3_I1_O)        0.124     7.870 r  keyboard_inst/green[0]_i_8/O
                         net (fo=2, routed)           0.462     8.333    VGA_inst/p_m_inst/note_reg[3]_3
    SLICE_X9Y157         LUT4 (Prop_lut4_I0_O)        0.124     8.457 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.811     9.268    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.124     9.392 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     9.392    VGA_inst/p_m_inst/green[0]
    SLICE_X11Y156        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.689    38.588    VGA_inst/p_m_inst/CLK
    SLICE_X11Y156        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.876    39.464    
                         clock uncertainty           -0.098    39.367    
    SLICE_X11Y156        FDRE (Setup_fdre_C_D)        0.031    39.398    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         39.398    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                 30.006    

Slack (MET) :             30.148ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 1.933ns (19.737%)  route 7.861ns (80.263%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.813    -0.499    VGA_inst/clock_25
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.456    -0.043 f  VGA_inst/vcount_reg[9]/Q
                         net (fo=9, routed)           1.448     1.405    VGA_inst/p_m_inst/vcount_reg[10][9]
    SLICE_X13Y159        LUT2 (Prop_lut2_I1_O)        0.154     1.559 f  VGA_inst/p_m_inst/vsync_i_3/O
                         net (fo=2, routed)           0.949     2.509    VGA_inst/p_m_inst/vsync_reg
    SLICE_X15Y160        LUT6 (Prop_lut6_I1_O)        0.327     2.836 f  VGA_inst/p_m_inst/green[3]_i_7/O
                         net (fo=4, routed)           0.643     3.479    VGA_inst/p_m_inst/green[3]_i_7_n_0
    SLICE_X13Y159        LUT4 (Prop_lut4_I2_O)        0.124     3.603 f  VGA_inst/p_m_inst/green[0]_i_12/O
                         net (fo=12, routed)          1.308     4.911    VGA_inst/p_m_inst/green[0]_i_12_n_0
    SLICE_X9Y154         LUT6 (Prop_lut6_I5_O)        0.124     5.035 r  VGA_inst/p_m_inst/red[0]_i_29/O
                         net (fo=4, routed)           0.953     5.988    VGA_inst/p_m_inst/red[0]_i_29_n_0
    SLICE_X10Y153        LUT3 (Prop_lut3_I2_O)        0.152     6.140 f  VGA_inst/p_m_inst/red[0]_i_11/O
                         net (fo=5, routed)           0.907     7.047    VGA_inst/p_m_inst/red_reg[0]_1
    SLICE_X9Y156         LUT5 (Prop_lut5_I2_O)        0.348     7.395 f  VGA_inst/p_m_inst/red[0]_i_17/O
                         net (fo=1, routed)           0.845     8.240    VGA_inst/p_m_inst/red[0]_i_17_n_0
    SLICE_X9Y156         LUT5 (Prop_lut5_I0_O)        0.124     8.364 f  VGA_inst/p_m_inst/red[0]_i_8/O
                         net (fo=1, routed)           0.807     9.171    VGA_inst/p_m_inst/red[0]_i_8_n_0
    SLICE_X10Y156        LUT6 (Prop_lut6_I1_O)        0.124     9.295 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000     9.295    VGA_inst/p_m_inst/red[0]
    SLICE_X10Y156        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.689    38.588    VGA_inst/p_m_inst/CLK
    SLICE_X10Y156        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.876    39.464    
                         clock uncertainty           -0.098    39.367    
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)        0.077    39.444    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 30.148    

Slack (MET) :             30.433ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 3.152ns (33.303%)  route 6.313ns (66.697%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.812    -0.500    VGA_inst/clock_25
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.456    -0.044 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=52, routed)          1.130     1.086    VGA_inst/p_m_inst/vcount_reg[10][0]
    SLICE_X18Y159        LUT2 (Prop_lut2_I1_O)        0.124     1.210 r  VGA_inst/p_m_inst/red4_inferred__2_carry_i_5/O
                         net (fo=1, routed)           0.000     1.210    VGA_inst/p_m_inst/red4_inferred__2_carry_i_5_n_0
    SLICE_X18Y159        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.850 r  VGA_inst/p_m_inst/red4_inferred__2_carry/O[3]
                         net (fo=16, routed)          1.001     2.851    VGA_inst/p_m_inst/red4_inferred__2_carry_n_4
    SLICE_X20Y157        LUT4 (Prop_lut4_I2_O)        0.306     3.157 r  VGA_inst/p_m_inst/red3_inferred__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.157    VGA_inst/p_m_inst/red3_inferred__2_carry__0_i_7_n_0
    SLICE_X20Y157        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.737 r  VGA_inst/p_m_inst/red3_inferred__2_carry__0/O[2]
                         net (fo=4, routed)           0.599     4.337    VGA_inst/p_m_inst_n_6
    SLICE_X21Y157        LUT6 (Prop_lut6_I2_O)        0.302     4.639 r  VGA_inst/green[3]_i_33/O
                         net (fo=1, routed)           0.433     5.072    VGA_inst/green[3]_i_33_n_0
    SLICE_X21Y157        LUT4 (Prop_lut4_I2_O)        0.124     5.196 r  VGA_inst/green[3]_i_26/O
                         net (fo=1, routed)           0.665     5.861    VGA_inst/green[3]_i_26_n_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I5_O)        0.124     5.985 r  VGA_inst/green[3]_i_13/O
                         net (fo=2, routed)           1.064     7.048    keyboard_inst/red2
    SLICE_X9Y157         LUT6 (Prop_lut6_I5_O)        0.124     7.172 r  keyboard_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.645     7.818    VGA_inst/p_m_inst/ena_reg_3
    SLICE_X9Y157         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  VGA_inst/p_m_inst/red[3]_i_16/O
                         net (fo=1, routed)           0.323     8.265    VGA_inst/p_m_inst/red[3]_i_16_n_0
    SLICE_X10Y156        LUT6 (Prop_lut6_I3_O)        0.124     8.389 r  VGA_inst/p_m_inst/red[3]_i_5/O
                         net (fo=1, routed)           0.452     8.841    VGA_inst/p_m_inst/red[3]_i_5_n_0
    SLICE_X11Y156        LUT6 (Prop_lut6_I4_O)        0.124     8.965 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     8.965    VGA_inst/p_m_inst/red[3]
    SLICE_X11Y156        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.689    38.588    VGA_inst/p_m_inst/CLK
    SLICE_X11Y156        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.876    39.464    
                         clock uncertainty           -0.098    39.367    
    SLICE_X11Y156        FDRE (Setup_fdre_C_D)        0.031    39.398    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.398    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 30.433    

Slack (MET) :             32.321ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.142ns (16.066%)  route 5.966ns (83.934%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.814    -0.498    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.518     0.020 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=43, routed)          3.268     3.288    VGA_inst/p_m_inst/out[8]
    SLICE_X8Y160         LUT2 (Prop_lut2_I0_O)        0.152     3.440 f  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=11, routed)          1.027     4.467    VGA_inst/p_m_inst_n_59
    SLICE_X15Y160        LUT6 (Prop_lut6_I1_O)        0.348     4.815 r  VGA_inst/vcount[10]_i_4/O
                         net (fo=1, routed)           0.853     5.668    VGA_inst/vcount[10]_i_4_n_0
    SLICE_X15Y159        LUT6 (Prop_lut6_I5_O)        0.124     5.792 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.818     6.610    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.683    38.582    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[1]/C
                         clock pessimism              0.876    39.458    
                         clock uncertainty           -0.098    39.361    
    SLICE_X20Y159        FDRE (Setup_fdre_C_R)       -0.429    38.932    VGA_inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 32.321    

Slack (MET) :             32.321ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.142ns (16.066%)  route 5.966ns (83.934%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.814    -0.498    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.518     0.020 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=43, routed)          3.268     3.288    VGA_inst/p_m_inst/out[8]
    SLICE_X8Y160         LUT2 (Prop_lut2_I0_O)        0.152     3.440 f  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=11, routed)          1.027     4.467    VGA_inst/p_m_inst_n_59
    SLICE_X15Y160        LUT6 (Prop_lut6_I1_O)        0.348     4.815 r  VGA_inst/vcount[10]_i_4/O
                         net (fo=1, routed)           0.853     5.668    VGA_inst/vcount[10]_i_4_n_0
    SLICE_X15Y159        LUT6 (Prop_lut6_I5_O)        0.124     5.792 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.818     6.610    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.683    38.582    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[7]/C
                         clock pessimism              0.876    39.458    
                         clock uncertainty           -0.098    39.361    
    SLICE_X20Y159        FDRE (Setup_fdre_C_R)       -0.429    38.932    VGA_inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 32.321    

Slack (MET) :             32.321ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.142ns (16.066%)  route 5.966ns (83.934%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.814    -0.498    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.518     0.020 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=43, routed)          3.268     3.288    VGA_inst/p_m_inst/out[8]
    SLICE_X8Y160         LUT2 (Prop_lut2_I0_O)        0.152     3.440 f  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=11, routed)          1.027     4.467    VGA_inst/p_m_inst_n_59
    SLICE_X15Y160        LUT6 (Prop_lut6_I1_O)        0.348     4.815 r  VGA_inst/vcount[10]_i_4/O
                         net (fo=1, routed)           0.853     5.668    VGA_inst/vcount[10]_i_4_n_0
    SLICE_X15Y159        LUT6 (Prop_lut6_I5_O)        0.124     5.792 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.818     6.610    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.683    38.582    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[8]/C
                         clock pessimism              0.876    39.458    
                         clock uncertainty           -0.098    39.361    
    SLICE_X20Y159        FDRE (Setup_fdre_C_R)       -0.429    38.932    VGA_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 32.321    

Slack (MET) :             32.323ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 1.142ns (16.072%)  route 5.963ns (83.928%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.876ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.127 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.408    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.312 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.814    -0.498    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.518     0.020 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=43, routed)          3.268     3.288    VGA_inst/p_m_inst/out[8]
    SLICE_X8Y160         LUT2 (Prop_lut2_I0_O)        0.152     3.440 f  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=11, routed)          1.027     4.467    VGA_inst/p_m_inst_n_59
    SLICE_X15Y160        LUT6 (Prop_lut6_I1_O)        0.348     4.815 r  VGA_inst/vcount[10]_i_4/O
                         net (fo=1, routed)           0.853     5.668    VGA_inst/vcount[10]_i_4_n_0
    SLICE_X15Y159        LUT6 (Prop_lut6_I5_O)        0.124     5.792 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.815     6.608    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.169 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.808    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.899 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.682    38.581    VGA_inst/clock_25
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[0]/C
                         clock pessimism              0.876    39.457    
                         clock uncertainty           -0.098    39.360    
    SLICE_X17Y161        FDRE (Setup_fdre_C_R)       -0.429    38.931    VGA_inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                 32.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.032ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.651     0.032    VGA_inst/clock_25
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.141     0.173 r  VGA_inst/vcount_reg[9]/Q
                         net (fo=9, routed)           0.134     0.307    VGA_inst/vcount[9]
    SLICE_X17Y159        LUT5 (Prop_lut5_I4_O)        0.045     0.352 r  VGA_inst/vcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.352    VGA_inst/vcount[9]_i_1_n_0
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.927    -0.214    VGA_inst/clock_25
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[9]/C
                         clock pessimism              0.246     0.032    
    SLICE_X17Y159        FDRE (Hold_fdre_C_D)         0.092     0.124    VGA_inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.378%)  route 0.144ns (43.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.032ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.651     0.032    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.141     0.173 r  VGA_inst/vcount_reg[8]/Q
                         net (fo=11, routed)          0.144     0.317    VGA_inst/vcount[8]
    SLICE_X20Y159        LUT4 (Prop_lut4_I3_O)        0.045     0.362 r  VGA_inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.362    VGA_inst/vcount[8]_i_1_n_0
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.927    -0.214    VGA_inst/clock_25
    SLICE_X20Y159        FDRE                                         r  VGA_inst/vcount_reg[8]/C
                         clock pessimism              0.246     0.032    
    SLICE_X20Y159        FDRE (Hold_fdre_C_D)         0.092     0.124    VGA_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.362%)  route 0.169ns (47.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.650     0.031    VGA_inst/clock_25
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.141     0.172 r  VGA_inst/vcount_reg[3]/Q
                         net (fo=27, routed)          0.169     0.341    VGA_inst/vcount[3]
    SLICE_X17Y161        LUT4 (Prop_lut4_I3_O)        0.045     0.386 r  VGA_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.386    VGA_inst/vcount[3]_i_1_n_0
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.926    -0.215    VGA_inst/clock_25
    SLICE_X17Y161        FDRE                                         r  VGA_inst/vcount_reg[3]/C
                         clock pessimism              0.246     0.031    
    SLICE_X17Y161        FDRE (Hold_fdre_C_D)         0.092     0.123    VGA_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.584%)  route 0.167ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.032ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.651     0.032    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.164     0.196 r  VGA_inst/hcount_reg[8]/Q
                         net (fo=43, routed)          0.167     0.363    VGA_inst/hcount[8]
    SLICE_X13Y159        LUT6 (Prop_lut6_I4_O)        0.045     0.408 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.408    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X13Y159        FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.927    -0.214    VGA_inst/clock_25
    SLICE_X13Y159        FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism              0.263     0.049    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.092     0.141    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.971%)  route 0.179ns (49.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.032ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.651     0.032    VGA_inst/clock_25
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.141     0.173 r  VGA_inst/vcount_reg[10]/Q
                         net (fo=7, routed)           0.179     0.352    VGA_inst/vcount[10]
    SLICE_X17Y159        LUT6 (Prop_lut6_I5_O)        0.045     0.397 r  VGA_inst/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.397    VGA_inst/vcount[10]_i_2_n_0
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.927    -0.214    VGA_inst/clock_25
    SLICE_X17Y159        FDRE                                         r  VGA_inst/vcount_reg[10]/C
                         clock pessimism              0.246     0.032    
    SLICE_X17Y159        FDRE (Hold_fdre_C_D)         0.092     0.124    VGA_inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.033ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.652     0.033    VGA_inst/clock_25
    SLICE_X13Y159        FDRE                                         r  VGA_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        FDRE (Prop_fdre_C_Q)         0.141     0.174 r  VGA_inst/hcount_reg[9]/Q
                         net (fo=21, routed)          0.179     0.353    VGA_inst/hcount[9]
    SLICE_X13Y159        LUT5 (Prop_lut5_I4_O)        0.045     0.398 r  VGA_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.398    VGA_inst/hcount[9]_i_1_n_0
    SLICE_X13Y159        FDRE                                         r  VGA_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.927    -0.214    VGA_inst/clock_25
    SLICE_X13Y159        FDRE                                         r  VGA_inst/hcount_reg[9]/C
                         clock pessimism              0.247     0.033    
    SLICE_X13Y159        FDRE (Hold_fdre_C_D)         0.091     0.124    VGA_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.731%)  route 0.195ns (48.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.653     0.034    VGA_inst/clock_25
    SLICE_X14Y156        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.164     0.198 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=74, routed)          0.195     0.393    VGA_inst/hcount[3]
    SLICE_X14Y156        LUT6 (Prop_lut6_I4_O)        0.045     0.438 r  VGA_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.438    VGA_inst/hcount[5]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  VGA_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.928    -0.213    VGA_inst/clock_25
    SLICE_X14Y156        FDRE                                         r  VGA_inst/hcount_reg[5]/C
                         clock pessimism              0.247     0.034    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.120     0.154    VGA_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.032ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.651     0.032    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        FDRE (Prop_fdre_C_Q)         0.164     0.196 r  VGA_inst/hcount_reg[7]/Q
                         net (fo=58, routed)          0.198     0.394    VGA_inst/hcount[7]
    SLICE_X12Y160        LUT6 (Prop_lut6_I4_O)        0.045     0.439 r  VGA_inst/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.439    VGA_inst/hcount[8]_i_1_n_0
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.926    -0.215    VGA_inst/clock_25
    SLICE_X12Y160        FDRE                                         r  VGA_inst/hcount_reg[8]/C
                         clock pessimism              0.247     0.032    
    SLICE_X12Y160        FDRE (Hold_fdre_C_D)         0.121     0.153    VGA_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.114%)  route 0.193ns (50.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    0.032ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.651     0.032    VGA_inst/clock_25
    SLICE_X19Y159        FDRE                                         r  VGA_inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y159        FDRE (Prop_fdre_C_Q)         0.141     0.173 r  VGA_inst/vcount_reg[2]/Q
                         net (fo=30, routed)          0.193     0.366    VGA_inst/vcount[2]
    SLICE_X19Y159        LUT3 (Prop_lut3_I0_O)        0.045     0.411 r  VGA_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.411    VGA_inst/vcount[2]_i_1_n_0
    SLICE_X19Y159        FDRE                                         r  VGA_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.927    -0.214    VGA_inst/clock_25
    SLICE_X19Y159        FDRE                                         r  VGA_inst/vcount_reg[2]/C
                         clock pessimism              0.246     0.032    
    SLICE_X19Y159        FDRE (Hold_fdre_C_D)         0.092     0.124    VGA_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.144 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.645    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.619 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.653     0.034    VGA_inst/clock_25
    SLICE_X8Y153         FDRE                                         r  VGA_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.164     0.198 r  VGA_inst/hcount_reg[2]/Q
                         net (fo=70, routed)          0.198     0.396    VGA_inst/hcount[2]
    SLICE_X8Y153         LUT3 (Prop_lut3_I2_O)        0.045     0.441 r  VGA_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    VGA_inst/hcount[2]_i_1_n_0
    SLICE_X8Y153         FDRE                                         r  VGA_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.714 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.170    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.928    -0.213    VGA_inst/clock_25
    SLICE_X8Y153         FDRE                                         r  VGA_inst/hcount_reg[2]/C
                         clock pessimism              0.247     0.034    
    SLICE_X8Y153         FDRE (Hold_fdre_C_D)         0.120     0.154    VGA_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y156    VGA_inst/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y156    VGA_inst/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y156    VGA_inst/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y155     VGA_inst/hcount_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y160    VGA_inst/hcount_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y160    VGA_inst/hcount_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y159    VGA_inst/hcount_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y152     VGA_inst/hsync_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y159    VGA_inst/hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y161    VGA_inst/vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y161    VGA_inst/vcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y160    VGA_inst/vcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y159    VGA_inst/hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y161    VGA_inst/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y156    VGA_inst/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y156    VGA_inst/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y156    VGA_inst/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y155     VGA_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y156    VGA_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y156    VGA_inst/hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y156    VGA_inst/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y155     VGA_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y160    VGA_inst/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y160    VGA_inst/hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y159    VGA_inst/hcount_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y152     VGA_inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y156    VGA_inst/p_m_inst/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y161    VGA_inst/vcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
  To Clock:  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       36.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.226ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/speaker_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.828ns (22.474%)  route 2.856ns (77.526%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 37.331 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          1.091     1.427    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X4Y155         LUT6 (Prop_lut6_I1_O)        0.124     1.551 r  keyboard_inst/Single_Note_Inst/speaker_i_1/O
                         net (fo=1, routed)           0.000     1.551    keyboard_inst/Single_Note_Inst/speaker_i_1_n_0
    SLICE_X4Y155         FDRE                                         r  keyboard_inst/Single_Note_Inst/speaker_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.763    37.331    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y155         FDRE                                         r  keyboard_inst/Single_Note_Inst/speaker_reg/C
                         clock pessimism              0.514    37.846    
                         clock uncertainty           -0.098    37.748    
    SLICE_X4Y155         FDRE (Setup_fdre_C_D)        0.029    37.777    keyboard_inst/Single_Note_Inst/speaker_reg
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 36.226    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.704ns (22.113%)  route 2.480ns (77.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 37.326 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.714     1.050    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.758    37.326    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
                         clock pessimism              0.514    37.840    
                         clock uncertainty           -0.098    37.743    
    SLICE_X4Y163         FDRE (Setup_fdre_C_R)       -0.429    37.314    keyboard_inst/Single_Note_Inst/counter_note_reg[13]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.704ns (22.113%)  route 2.480ns (77.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 37.326 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.714     1.050    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.758    37.326    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
                         clock pessimism              0.514    37.840    
                         clock uncertainty           -0.098    37.743    
    SLICE_X4Y163         FDRE (Setup_fdre_C_R)       -0.429    37.314    keyboard_inst/Single_Note_Inst/counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.704ns (22.113%)  route 2.480ns (77.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 37.326 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.714     1.050    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.758    37.326    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
                         clock pessimism              0.514    37.840    
                         clock uncertainty           -0.098    37.743    
    SLICE_X4Y163         FDRE (Setup_fdre_C_R)       -0.429    37.314    keyboard_inst/Single_Note_Inst/counter_note_reg[15]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.704ns (22.113%)  route 2.480ns (77.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 37.326 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.714     1.050    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.758    37.326    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/C
                         clock pessimism              0.514    37.840    
                         clock uncertainty           -0.098    37.743    
    SLICE_X4Y163         FDRE (Setup_fdre_C_R)       -0.429    37.314    keyboard_inst/Single_Note_Inst/counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.288ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.866%)  route 2.670ns (79.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 37.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.904     1.240    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.764    37.332    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/C
                         clock pessimism              0.498    37.830    
                         clock uncertainty           -0.098    37.733    
    SLICE_X0Y156         FDRE (Setup_fdre_C_CE)      -0.205    37.528    keyboard_inst/Single_Note_Inst/counter_octave_reg[3]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 36.288    

Slack (MET) :             36.288ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.866%)  route 2.670ns (79.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 37.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.904     1.240    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.764    37.332    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/C
                         clock pessimism              0.498    37.830    
                         clock uncertainty           -0.098    37.733    
    SLICE_X0Y156         FDRE (Setup_fdre_C_CE)      -0.205    37.528    keyboard_inst/Single_Note_Inst/counter_octave_reg[4]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 36.288    

Slack (MET) :             36.288ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.704ns (20.866%)  route 2.670ns (79.134%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 37.332 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.904     1.240    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.764    37.332    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[5]/C
                         clock pessimism              0.498    37.830    
                         clock uncertainty           -0.098    37.733    
    SLICE_X0Y156         FDRE (Setup_fdre_C_CE)      -0.205    37.528    keyboard_inst/Single_Note_Inst/counter_octave_reg[5]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 36.288    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.704ns (21.687%)  route 2.542ns (78.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 37.331 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.777     1.113    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.763    37.331    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
                         clock pessimism              0.498    37.829    
                         clock uncertainty           -0.098    37.732    
    SLICE_X0Y157         FDRE (Setup_fdre_C_CE)      -0.205    37.527    keyboard_inst/Single_Note_Inst/counter_octave_reg[0]
  -------------------------------------------------------------------
                         required time                         37.527    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.704ns (21.687%)  route 2.542ns (78.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.669ns = ( 37.331 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.133ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.888    -2.133    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.456    -1.677 f  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.822    -0.855    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X5Y163         LUT6 (Prop_lut6_I1_O)        0.124    -0.731 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_4/O
                         net (fo=1, routed)           0.943     0.212    keyboard_inst/Single_Note_Inst/counter_note[16]_i_4_n_0
    SLICE_X5Y160         LUT6 (Prop_lut6_I5_O)        0.124     0.336 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.777     1.113    keyboard_inst/Single_Note_Inst/counter_octave
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.763    37.331    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
                         clock pessimism              0.498    37.829    
                         clock uncertainty           -0.098    37.732    
    SLICE_X0Y157         FDRE (Setup_fdre_C_CE)      -0.205    37.527    keyboard_inst/Single_Note_Inst/counter_octave_reg[1]
  -------------------------------------------------------------------
                         required time                         37.527    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 36.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.679    -0.734    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/Q
                         net (fo=7, routed)           0.155    -0.439    keyboard_inst/Single_Note_Inst/counter_octave_reg_n_0_[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I3_O)        0.045    -0.394 r  keyboard_inst/Single_Note_Inst/counter_octave[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    keyboard_inst/Single_Note_Inst/counter_octave[4]_i_1_n_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.957    -1.153    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/C
                         clock pessimism              0.436    -0.717    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.092    -0.625    keyboard_inst/Single_Note_Inst/counter_octave_reg[4]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.675    -0.738    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/Q
                         net (fo=3, routed)           0.081    -0.516    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[15]
    SLICE_X4Y163         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.389 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.389    keyboard_inst/Single_Note_Inst/data1[16]
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.951    -1.159    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X4Y163         FDRE (Hold_fdre_C_D)         0.105    -0.633    keyboard_inst/Single_Note_Inst/counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.676    -0.737    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/Q
                         net (fo=3, routed)           0.082    -0.514    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[11]
    SLICE_X4Y162         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.387 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.387    keyboard_inst/Single_Note_Inst/data1[12]
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.952    -1.158    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                         clock pessimism              0.421    -0.737    
    SLICE_X4Y162         FDRE (Hold_fdre_C_D)         0.105    -0.632    keyboard_inst/Single_Note_Inst/counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.675    -0.738    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/Q
                         net (fo=3, routed)           0.088    -0.510    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[13]
    SLICE_X4Y163         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.386 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.386    keyboard_inst/Single_Note_Inst/data1[14]
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.951    -1.159    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X4Y163         FDRE (Hold_fdre_C_D)         0.105    -0.633    keyboard_inst/Single_Note_Inst/counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.676    -0.737    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  keyboard_inst/Single_Note_Inst/counter_note_reg[9]/Q
                         net (fo=3, routed)           0.089    -0.508    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[9]
    SLICE_X4Y162         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.384 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.384    keyboard_inst/Single_Note_Inst/data1[10]
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.952    -1.158    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
                         clock pessimism              0.421    -0.737    
    SLICE_X4Y162         FDRE (Hold_fdre_C_D)         0.105    -0.632    keyboard_inst/Single_Note_Inst/counter_note_reg[10]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.679    -0.734    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.409    keyboard_inst/Single_Note_Inst/counter_octave_reg_n_0_[1]
    SLICE_X0Y157         LUT3 (Prop_lut3_I2_O)        0.042    -0.367 r  keyboard_inst/Single_Note_Inst/counter_octave[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    keyboard_inst/Single_Note_Inst/counter_octave[2]_i_1_n_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.956    -1.154    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/C
                         clock pessimism              0.420    -0.734    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.107    -0.627    keyboard_inst/Single_Note_Inst/counter_octave_reg[2]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.312%)  route 0.184ns (49.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.679    -0.734    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y157         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/Q
                         net (fo=6, routed)           0.184    -0.410    keyboard_inst/Single_Note_Inst/counter_octave_reg_n_0_[1]
    SLICE_X0Y156         LUT4 (Prop_lut4_I1_O)        0.045    -0.365 r  keyboard_inst/Single_Note_Inst/counter_octave[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.365    keyboard_inst/Single_Note_Inst/counter_octave[3]_i_1_n_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.957    -1.153    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y156         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/C
                         clock pessimism              0.436    -0.717    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.091    -0.626    keyboard_inst/Single_Note_Inst/counter_octave_reg[3]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.287ns (78.260%)  route 0.080ns (21.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.675    -0.738    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/Q
                         net (fo=3, routed)           0.080    -0.518    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[14]
    SLICE_X4Y163         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.372 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.372    keyboard_inst/Single_Note_Inst/data1[15]
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.951    -1.159    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
                         clock pessimism              0.421    -0.738    
    SLICE_X4Y163         FDRE (Hold_fdre_C_D)         0.105    -0.633    keyboard_inst/Single_Note_Inst/counter_note_reg[15]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.676    -0.737    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/Q
                         net (fo=3, routed)           0.081    -0.515    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[10]
    SLICE_X4Y162         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.369 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.369    keyboard_inst/Single_Note_Inst/data1[11]
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.952    -1.158    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
                         clock pessimism              0.421    -0.737    
    SLICE_X4Y162         FDRE (Hold_fdre_C_D)         0.105    -0.632    keyboard_inst/Single_Note_Inst/counter_note_reg[11]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.676    -0.737    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y162         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.596 r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.085    -0.511    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X4Y162         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.398 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.398    keyboard_inst/Single_Note_Inst/counter_note0_carry__1_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.344 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.344    keyboard_inst/Single_Note_Inst/data1[13]
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.951    -1.159    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X4Y163         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
                         clock pessimism              0.436    -0.723    
    SLICE_X4Y163         FDRE (Hold_fdre_C_D)         0.105    -0.618    keyboard_inst/Single_Note_Inst/counter_note_reg[13]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y161     keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y161     keyboard_inst/Single_Note_Inst/counter_note_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y161     keyboard_inst/Single_Note_Inst/counter_note_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y161     keyboard_inst/Single_Note_Inst/counter_note_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y162     keyboard_inst/Single_Note_Inst/counter_note_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y162     keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y162     keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y162     keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y160     keyboard_inst/Single_Note_Inst/counter_note_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y161     keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y161     keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y157     keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y157     keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y157     keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y156     keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y156     keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y156     keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y156     keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y156     keyboard_inst/Single_Note_Inst/counter_octave_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y156     keyboard_inst/Single_Note_Inst/counter_octave_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y157     keyboard_inst/Single_Note_Inst/counter_octave_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBOUT



