David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Glenn Ammons , Thomas Ball , James R. Larus, Exploiting hardware performance counters with flow and context sensitive profiling, Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation, p.85-96, June 16-18, 1997, Las Vegas, Nevada, USA[doi>10.1145/258915.258924]
Jennifer M. Anderson , Lance M. Berc , Jeffrey Dean , Sanjay Ghemawat , Monika R. Henzinger , Shun-Tak A. Leung , Richard L. Sites , Mark T. Vandevoorde , Carl A. Waldspurger , William E. Weihl, Continuous profiling: where have all the cycles gone?, ACM Transactions on Computer Systems (TOCS), v.15 n.4, p.357-390, Nov. 1997[doi>10.1145/265924.265925]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Awasthi, M., Sudan, K., Balasubramonian, R., and Carter, J. 2009. Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches. In Proceedings of Symposium on High Performance Computer Architecture (HPCA). IEEE, Washington, DC, 250--261.
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Rajeev Balasubramonian , Norman Jouppi, Multi-Core Cache Hierarchies, Morgan & Claypool Publishers, 2011
Bradford M. Beckmann , Michael R. Marty , David A. Wood, ASR: Adaptive Selective Replication for CMP Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.443-454, December 09-13, 2006[doi>10.1109/MICRO.2006.10]
Bedichek, R. 2004. SimNow: Fast platform simulation purely in software. In Proceedings of the Symposium on High Performance Chips (HOT CHIPS).
Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
Domingo Benitez , Juan C. Moure , Dolores I. Rexachs , Emilio Luque, Evaluation of the field-programmable cache: performance and energy consumption, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128070]
M. Van Biesbrouck , T. Sherwood , B. Calder, A co-phase matrix to guide simultaneous multithreading simulation, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.45-56, March 10-12, 2004
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
M. T. Bohr , R. S. Chau , T. Ghani , K. Mistry, The High-k Solution, IEEE Spectrum, v.44 n.10, p.29-35, October 2007[doi>10.1109/MSPEC.2007.4337663]
Brehob, M. and Enbody, R. J. 1996. An analytical model of locality and caching. Tech. rep. Michigan State University, East Lansing, MI.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
D. Brooks , P. Bose , V. Srinivasan , M. K. Gschwind , P. G. Emma , M. G. Rosenfield, New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors, IBM Journal of Research and Development, v.47 n.5-6, p.653-670, September 2003[doi>10.1147/rd.475.0653]
Dhruba Chandra , Fei Guo , Seongbeom Kim , Yan Solihin, Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.340-351, February 12-16, 2005[doi>10.1109/HPCA.2005.27]
Jichuan Chang , Gurindar S. Sohi, Cooperative Caching for Chip Multiprocessors, Proceedings of the 33rd annual international symposium on Computer Architecture, p.264-276, June 17-21, 2006[doi>10.1109/ISCA.2006.17]
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.286-297, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378859]
Bhaskar Chatterjee , Manoj Sachdev , Steven Hsu , Ram Krishnamurthy , Shekhar Borkar, Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871538]
Chi F. Chen , Se-Hyun Yang , Babak Falsafi , Andreas Moshovos, Accurate and Complexity-Effective Spatial Pattern Prediction, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.276, February 14-18, 2004[doi>10.1109/HPCA.2004.10010]
Jianwei Chen , Michel Dubois , Per Stenström, SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators, IEEE Micro, v.27 n.4, p.34-48, July 2007[doi>10.1109/MM.2007.73]
Chen, X. E. and Aamodt, T. M. 2009. A first-order fine-grained multithreaded throughput model. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, Washington, DC, 329--340.
Jianwei Chen , Murali Annavaram , Michel Dubois, SlackSim: a platform for parallel simulations of CMPs on CMPs, ACM SIGARCH Computer Architecture News, v.37 n.2, May 2009[doi>10.1145/1577129.1577134]
Matthew Chidester , Alan George, Parallel simulation of chip-multiprocessor architectures, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.12 n.3, p.176-200, July 2002[doi>10.1145/643114.643116]
Chiou, D., Chiouy, D., Rudolph, L., Devadas, S., and Ang, B. S. 2000. Dynamic cache partitioning via columnization. Computation Structures Group Memo 430. Massachusetts Institute of Technology.
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.128-137, May 16-20, 1994, Nashville, Tennessee, USA[doi>10.1145/183018.183032]
Thomas M. Conte , Mary Ann Hirsch , Wen-mei W. Hwu, Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation, IEEE Transactions on Computers, v.47 n.6, p.714-720, June 1998[doi>10.1109/12.689650]
Jeffrey Dean , James E. Hicks , Carl A. Waldspurger , William E. Weihl , George Chrysos,ProfileMe: hardware support for instruction-level profiling on out-of-order processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.292-302, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Ashutosh S. Dhodapkar , James E. Smith, Managing multi-configuration hardware via dynamic working set analysis, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Ashutosh S. Dhodapkar , James E. Smith, Comparing Program Phase Detection Techniques, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.217, December 03-05, 2003
Josefa Díaz , J. Ignacio Hidalgo , Francisco Fernández , Oscar Garnica , Sonia López, Improving SMT performance: an application of genetic algorithms to configure resizable caches, Proceedings of the 11th Annual Conference Companion on Genetic and Evolutionary Computation Conference: Late Breaking Papers, July 08-12, 2009, Montreal, Québec, Canada[doi>10.1145/1570256.1570271]
Chen Ding , Yutao Zhong, Predicting whole-program locality through reuse distance analysis, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781159]
Ding, C. and Chilimbi, T. 2009. A composable model for analyzing locality of multi-threaded programs. Tech. rep. MSR-TR-2009-107, Microsoft.
Steve Dropsho , Alper Buyuktosunoglu , Rajeev Balasubramonian , David H. Albonesi , Sandhya Dwarkadas , Greg Semeraro , Grigorios Magklis , Michael L. Scott, Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.141, September 22-25, 2002
Steven Dropsho , Volkan Kursun , David H. Albonesi , Sandhya Dwarkadas , Eby G. Friedman, Managing static leakage energy in microprocessor functional units, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Evelyn Duesterwald , Calin Cascaval , Sandhya Dwarkadas, Characterizing and Predicting Program Behavior and its Variability, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.220, September 27-October 01, 2003
Haakon Dybdahl , Per Stenstrom, An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.2-12, February 10-14, 2007[doi>10.1109/HPCA.2007.346180]
Edler, J. and Hill, M. D. 1998. Dinero IV trace-driven uniprocessor cache simulator. http://www.cs.wisc.edu/∼markhill/DineroIV.
John H. Edmondson , Paul I. Rubinfeld , Peter J. Bannon , Bradley J. Benschneider , Debra Bernstein , Ruben W. Castelino , Elizabeth M. Cooper , Daniel E. Dever , Dale R. Donchin , Timothy C. Fischer , Anil K. Jain , Shekhar Mehta , Jeanne E. Meyer , Ronald P. Preston , Vidya Rajagopalan , Chandrasekhara Somanathan , Scott A. Taylor , Gilbert M. Wolrich, Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor, Digital Technical Journal, v.7 n.1, p.119-135, Jan. 1995
Lieven Eeckhout , Sebastien Nussbaum , James E. Smith , Koen De Bosschere, Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox, IEEE Micro, v.23 n.5, p.26-38, September 2003[doi>10.1109/MM.2003.1240210]
Lieven Eeckhout, Computer Architecture Performance Evaluation Methods, Morgan & Claypool Publishers, 2010
David Eklov , David Black-Schaffer , Erik Hagersten, Fast modeling of shared caches in multicore systems, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, January 24-26, 2011, Heraklion, Greece[doi>10.1145/1944862.1944885]
Ayose Falcon , Paolo Faraboschi , Daniel Ortega, An Adaptive Synchronization Technique for Parallel Simulation of Networked Clusters, Proceedings of the ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software, p.22-31, April 20-22, 2008[doi>10.1109/ISPASS.2008.4510735]
Changpeng Fang , Steve Carr , Soner Önder , Zhenlin Wang, Reuse-distance-based miss-rate prediction on a per instruction basis, Proceedings of the 2004 workshop on Memory system performance, June 08-08, 2004, Washington, D.C.[doi>10.1145/1065895.1065906]
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Davy Genbrugge , Lieven Eeckhout , Koen De Bosschere, Accurate memory data flow modeling in statistical simulation, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183415]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.4, p.703-746, July 1999[doi>10.1145/325478.325479]
Arijit Ghosh , Tony Givargis, Cache optimization for embedded processor cores: An analytical approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.419-440, October 2004[doi>10.1145/1027084.1027086]
Ilya Gluhovsky , Brian O'Krafka, Comprehensive multiprocessor cache miss rate generation using multivariate models, ACM Transactions on Computer Systems (TOCS), v.23 n.2, p.111-145, May 2005[doi>10.1145/1062247.1062248]
Stephen R. Goldschmidt , John L. Hennessy, The accuracy of trace-driven simulations of multiprocessors, Stanford University, Stanford, CA, 1992
Ann Gordon-Ross , Frank Vahid , Nikil Dutt, Automatic Tuning of Two-Level Caches to Embedded Applications, Proceedings of the conference on Design, automation and test in Europe, p.10208, February 16-20, 2004
Ann Gordon-Ross , Frank Vahid, A self-tuning configurable cache, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278537]
Ann Gordon-Ross , Pablo Viana , Frank Vahid , Walid Najjar , Edna Barros, A one-shot configurable-cache tuner for improved energy and performance, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Ann Gordon-Ross , Jeremy Lau , Brad Calder, Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366200]
Ann Gordon-Ross , Frank Vahid , Nikil D. Dutt, Fast configurable-cache tuning with a unified second-level cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.80-91, January 2009[doi>10.1109/TVLSI.2008.2002459]
Hamerly. G., Perelman, E., Lau, J., and Calder, B. 2005. SimPoint 3.0: Faster and more flexible program analysis. J. Instruct.-Level Parall. 7, 1--28.
Heather Hanson , M. S. Hrishikesh , Vikas Agarwal , Stephen W. Keckler , Doug Burger, Static energy reduction techniques for microprocessor caches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.303-313, June 2003[doi>10.1109/TVLSI.2003.812370]
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
John S. Harper , Darren J. Kerbyson , Graham R. Nudd, Analytical Modeling of Set-Associative Cache Behavior, IEEE Transactions on Computers, v.48 n.10, p.1009-1024, October 1999[doi>10.1109/12.805152]
Philip Heidelberger , Harold S. Stone, Parallel trace-driven cache simulation by time partitioning, Proceedings of the 22nd conference on Winter simulation, p.734-737, December 09-12, 1990, New Orleans, Louisiana, USA
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
Hind, M., Rjan, V., and Sweeney, P. 2003. Phase shift detection: A problem classification. Tech. rep., IBM.
Lisa R. Hsu , Steven K. Reinhardt , Ravishankar Iyer , Srihari Makineni, Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152161]
J. S. Hu , A. Nadgir , N. Vijaykrishnan , M. J. Irwin , M. Kandemir, Exploiting program hotspots and code sequentiality for instruction cache leakage management, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871606]
Michael C. Huang , Jose Renau , Josep Torrellas, Positional adaptation of processors: application to energy reduction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859637]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Chen Huang , David Sheldon , Frank Vahid, Dynamic tuning of configurable architectures: the AWW online algorithm, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450158]
J. Jaehyuk Huh , C. Changkyu Kim , H. Shafi , L. Lixin Zhang , D. Burger , S. W. Keckler, A NUCA Substrate for Flexible CMP Cache Sharing, IEEE Transactions on Parallel and Distributed Systems, v.18 n.8, p.1028-1040, August 2007[doi>10.1109/TPDS.2007.1091]
Christopher J. Hughes , Vijay S. Pai , Parthasarathy Ranganathan , Sarita V. Adve, RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors, Computer, v.35 n.2, p.40-49, February 2002[doi>10.1109/2.982915]
Inoue, K., Moshnyaga, V., and Murakami, K. 2001. Trends in high-performance, low-power cache memory architectures. IEICE Trans. Electronics 85, 314.
Iyer, R. 2003. On modeling and analyzing cache hierarchies using CASPER. In Proceedings of the 11th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE, Washington, DC, 182--187.
Ravi Iyer, CQoS: a framework for enabling QoS in shared caches of CMP platforms, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006246]
Jaleel, A., Cohn, R. S., Luk, C. K., and Jacob. B. 2008a. CMP&dollar;im: A pinbased on-the-fly multi-core cache simulator. In Proceedings of the 4th Annual Workshop on Modeling Benchmarking and Simulation.
Aamer Jaleel , William Hasenplaugh , Moinuddin Qureshi , Julien Sebot , Simon Steely, Jr. , Joel Emer, Adaptive insertion policies for managing shared caches, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454145]
Andhi Janapsatya , Aleksandar Ignjatović , Sri Parameswaran, Finding optimal L1 cache configuration for embedded systems, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118482]
Andhi Janapsatya , Aleksandar Ignjatovic , Sri Parameswaran , Joerg Henkel, Instruction trace compression for rapid instruction cache simulation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Joshi, A., Yi, J. J., Bell, R. H., Jr., Eeckhout, L. John, L., and Lilja, D. 2006. Evaluating the efficacy of statistical simulation for design space exploration. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 70--79.
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Stefanos Kaxiras , Margaret Martonosi, Computer Architecture Techniques for Power-Efficiency, Morgan and Claypool Publishers, 2008
R. E. Kessler , Mark D. Hill, Page placement algorithms for large real-indexed caches, ACM Transactions on Computer Systems (TOCS), v.10 n.4, p.338-359, Nov. 1992[doi>10.1145/138873.138876]
Kihm, J. L. and Connors, D. A. 2005. A mathematical model for accurately balancing co-phase effect in simulated multithreaded systems. In Proceedings of the Workshop on Modeling, Benchmarking and Simulation held in conjunction with ISCA-32.
Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Seongbeom Kim , Dhruba Chandra , Yan Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.111-122, September 29-October 03, 2004[doi>10.1109/PACT.2004.15]
Chris Hyung-il Kim , Jae-Joon Kim , Saibal Mukhopadhyay , Kaushik Roy, A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.3, p.349-357, March 2005[doi>10.1109/TVLSI.2004.842903]
S. Laha , J. H. Patel , R. K. Iyer, Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems, IEEE Transactions on Computers, v.37 n.11, p.1325-1336, November 1988[doi>10.1109/12.8699]
J. Lau , S. Schoemackers , B. Calder, Structures for phase classification, Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software, p.57-67, March 10-12, 2004
Jeremy Lau , Stefan Schoenmackers , Brad Calder, Transition Phase Classification and Prediction, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.278-289, February 12-16, 2005[doi>10.1109/HPCA.2005.39]
Jeremy Lau , Erez Perelman , Brad Calder, Selecting Software Phase Markers with Code Structure Analysis, Proceedings of the International Symposium on Code Generation and Optimization, p.135-146, March 26-29, 2006[doi>10.1109/CGO.2006.32]
Alvin R. Lebeck , David A. Wood, Cache Profiling and the SPEC Benchmarks: A Case Study, Computer, v.27 n.10, p.15-26, October 1994[doi>10.1109/2.318580]
Hsien-Hsin S. Lee , Gary S. Tyson , Matthew K. Farrens, Eager writeback - a technique for improving bandwidth utilization, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.11-21, December 2000, Monterey, California, USA[doi>10.1145/360128.360132]
Lee, K. Evans, S., and Cho, S. 2009. Accurately approximating superscalar processor performance from traces. In Proceedings of the International Symposium Performance Analysis of Systems and Software (ISPASS), IEEE, Piscataway, New Jersey, 238--248.
Hyunjin Lee , Lei Jin , Kiyeon Lee , Socrates Demetriades , Michael Moeng , Sangyeun Cho, Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach, Software—Practice & Experience, v.40 n.3, p.239-258, March 2010[doi>10.1002/spe.v40:3]
Kiyeon Lee , Sangyeun Cho, In-N-Out: Reproducing Out-of-Order Superscalar Processor Behavior from Reduced In-Order Traces, Proceedings of the 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication Systems, p.126-135, July 25-27, 2011[doi>10.1109/MASCOTS.2011.16]
Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, CloudCache: Expanding and shrinking private caches, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.219-230, February 12-16, 2011
L. Li , Ismail Kadayif , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mahmut T. Kandemir , Mary Jane Irwin , Anand Sivasubramaniam, Leakage Energy Management in Cache Hierarchies, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.131-140, September 22-25, 2002
Yingmin Li , Dharmesh Parikh , Yan Zhang , Karthik Sankaranarayanan , Mircea Stan , Kevin Skadron, State-Preserving vs. Non-State-Preserving Leakage Control in Caches, Proceedings of the conference on Design, automation and test in Europe, p.10022, February 16-20, 2004
Jiang Lin , Qingda Lu , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , P. Sadayappan, Enabling software management for multicore caches with a lightweight hardware support, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654074]
Chun Liu , Anand Sivasubramaniam , Mahmut Kandemir, Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.176, February 14-18, 2004[doi>10.1109/HPCA.2004.10017]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005[doi>10.1145/1089008.1089009]
Mihocka, D. and Schwartsman, S. 2008. Virtualization without direct execution or jitting: Designing a portable virtual machine infrastructure. In Proceedings of the Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjunction with ISCA.
Miller, J. E., Kasture, H., Kurian, G., Gruenwald, C., Beckmann, N., Celio, C., Eastep, J., and Agarwal, A. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). IEEE, Washington, DC, 1--12.
Mips R4000. Microprocessor user's manual, http://groups.csail.mit.edu/cag/raw/documents/R4400_Uman_book_Ed2.pdf.1994.
Mips32. 4ktm Processor core family software user's manual, http://d3s.mff.cuni.cz/∼ceres/sch/osy/download/MIPS32-4K-Manual.pdf.2001.
James Montanaro , Richard T. Witek , Krishna Anne , Andrew J. Black , Elizabeth M. Cooper , Daniel W. Dobberpuhl , Paul M. Donahue , Jim Eno , Gregory W. Hoeppner , David Kruckemyer , Thomas H. Lee , Peter C. M. Lin , Liam Madden , Daniel Murray , Mark H. Pearce , Sribalan Santhanam , Kathryn J. Snyder , Ray Stephany , Stephen C. Thierauf, A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, Digital Technical Journal, v.9 n.1, p.49-62, 1997
Jeffrey Namkung , Dohyung Kim , Rajesh Gupta , Igor Kozintsev , Jean-Yves Bouget , Carole Dulong, Phase guided sampling for efficient parallel application simulation, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176301]
Ortego, P. M. and Sack, P. 2004. SESC: SuperESCalar Simulator. http://iacoma.cs.uiuc.edu/∼paulsack/sescdoc/.
Erez Perelman , Marzia Polito , Jean-Yves Bouguet , John Sampson , Brad Calder , Carole Dulong, Detecting phases in parallel applications on shared memory architectures, Proceedings of the 20th international conference on Parallel and distributed processing, p.88-88, April 25-29, 2006, Rhodes Island, Greece
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Reducing leakage in a high-performance deep-submicron instruction cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.77-90, Feb. 2001[doi>10.1109/92.920821]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250709]
Qureshi, M. K. 2009. Adaptive spill-receive for robust high-performance caching in CMPs. In Proceedings of the 15th International Symposium on High Performance Computer Architecture (HPCA). IEEE, Washington, DC, 45--54.
R. Rajkumar , C. Lee , J. Lehoczky , D. Siewiorek, A resource allocation model for QoS management, Proceedings of the 18th IEEE Real-Time Systems Symposium, p.298, December 03-05, 1997
Ramaswamy, S. and Yalamanchili, S. 2007. Improving cache efficiency via resizing &plus; remapping. In Proceedings of the 25th International Conference on Computer Design. IEEE, Washington, DC, 47--54.
Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339685]
Marisha Rawlins , Ann Gordon-Ross, CPACT - The conditional parameter adjustment cache tuner for dual-core architectures, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.396-403, October 09-12, 2011[doi>10.1109/ICCD.2011.6081429]
Rawlins, M. and Gordon-Ross, A. 2012. An application classification guided cache tuning heuristic for multi-core architectures. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, Piscataway, NJ.
Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Strauss, K., Sarangi, S., Sack, P., and Montesinos, P. 2005. SESC Simulator. http://sesc.sourceforge.net.
Alejandro Rico , Alejandro Duran , Felipe Cabarcas , Yoav Etsion , Alex Ramirez , Mateo Valero, Trace-driven simulation of multithreaded applications, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.87-96, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762718]
Mendel Rosenblum , Edouard Bugnion , Scott Devine , Stephen A. Herrod, Using the SimOS machine simulator to study complex computer systems, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.78-103, Jan. 1997[doi>10.1145/244804.244807]
Hector Sanchez , Belli Kuttanna , Tim Olson , Mike Alexander , Gian Gerosa , Ross Philip , Jose Alvarez, Thermal Management System for High Performance PowerPCTM Microprocessors, Proceedings of the 42nd IEEE International Computer Conference, p.325, February 23-26, 1997
Segars, S. 2001. Low power design techniques for microprocessors. In Proceedings of the International Solid State Circuit Conference.
Xipeng Shen , Yutao Zhong , Chen Ding, Locality phase prediction, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024414]
Xipeng Shen , Yutao Zhong , Chen Ding, Phase-Based miss rate prediction across program inputs, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.42-55, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_5]
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
Timothy Sherwood , Suleyman Sair , Brad Calder, Phase tracking and prediction, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859657]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Suleyman Sair , Brad Calder, Discovering and Exploiting Program Phases, IEEE Micro, v.23 n.6, p.84-93, November 2003[doi>10.1109/MM.2003.1261391]
Xudong Shi , Feiqi Su , Jih-Kwon Peir , Ye Xia , Zhen Yang, Modeling and Stack Simulation of CMP Cache Capacity and Accessibility, IEEE Transactions on Parallel and Distributed Systems, v.20 n.12, p.1752-1763, December 2009[doi>10.1109/TPDS.2009.31]
Wen-Tsong Shiue , Chaitali Chakrabarti, Memory Design and Exploration for Low Power, Embedded Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.167-178, November 2001[doi>10.1023/A:1012227328646]
Shekhar Srikantaiah , Mahmut Kandemir , Mary Jane Irwin, Adaptive set pinning: managing shared caches in chip multiprocessors, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346299]
Shekhar Srikantaiah , Emre Kultursay , Tao Zhang , Mahmut Kandemir , Mary Jane Irwin , Yuan Xie, MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.231-242, February 12-16, 2011
Srivastava, A. and Eustace, A. 1994. ATOM: A system for building customized program analysis tools. Tech. rep. 94/2, Western Research Lab, Compaq.
G. E. Suh , L. Rudolph , S. Devadas, Dynamic Partitioning of Shared Cache Memory, The Journal of Supercomputing, v.28 n.1, p.7-26, April 2004[doi>10.1023/B:SUPE.0000014800.27383.8f]
Sugumar, R. and Abraham, S. 1991. Efficient simulation of multiple cache configurations using binomial trees. Tech. rep. CSE-TR-111-91.
Rabin Andrew Sugumar, Multi-configuration simulation algorithms for the evaluation of computer architecture designs, University of Michigan, Ann Arbor, MI, 1993
Tarjan, D., Thoziyoor, S., and Jouppi, N. P. 2006. CACTI 4.0, Hewlett-Packard Laboratories Technical Report # HPL-2006-86.
James G. Thompson , Alan Jay Smith, Efficient (stack) algorithms for analysis of write-back and sector memories, ACM Transactions on Computer Systems (TOCS), v.7 n.1, p.78-117, Feb. 1989[doi>10.1145/58564.59296]
Tohru Ishihara , Farzan Fallah, A non-uniform cache architecture for low power system design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077690]
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997[doi>10.1145/254180.254184]
Keshavan Varadarajan , S. K. Nandy , Vishal Sharda , Amrutur Bharadwaj , Ravi Iyer , Srihari Makineni , Donald Newell, Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.433-442, December 09-13, 2006[doi>10.1109/MICRO.2006.38]
Alexander V. Veidenbaum , Weiyu Tang , Rajesh Gupta , Alexandru Nicolau , Xiaomei Ji, Adapting cache line size to application behavior, Proceedings of the 13th international conference on Supercomputing, p.145-154, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305188]
Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005[doi>10.1145/1108956.1108957]
Xavier Vera , Nerina Bermudo , Josep Llosa , Antonio González, A fast and accurate framework to analyze and optimize cache memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.2, p.263-300, March 2004[doi>10.1145/973097.973099]
Pablo Viana , Ann Gordon-Ross , Eamonn Keogh , Edna Barros , Frank Vahid, Configurable cache subsetting for fast cache tuning, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147085]
Pablo Viana , Ann Gordon-Ross , Edna Barros , Frank Vahid, A table-based method for single-pass cache optimization, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366129]
Kugan Vivekanandarajah , Thambipillai Srikanthan , Christopher T. Clarke, Profile Directed Instruction Cache Tuning for Embedded Systems, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.277, March 02-03, 2006[doi>10.1109/ISVLSI.2006.75]
Han Wan , Xiaopeng Gao , Xiang Long , Zhiqiang Wang, GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache, Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies, August 24-25, 2009, Rapperswil, Switzerland[doi>10.1007/978-3-642-03644-6_14]
Thomas F. Wenisch , Roland E. Wunderlich , Michael Ferdman , Anastassia Ailamaki , Babak Falsafi , James C. Hoe, SimFlex: Statistical Sampling of Computer System Simulation, IEEE Micro, v.26 n.4, p.18-31, July 2006[doi>10.1109/MM.2006.79]
Emmett Witchel , Mendel Rosenblum, Embra: fast and flexible machine simulation, Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.68-79, May 23-26, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/233013.233025]
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]
Xiaoya Xiang , Bin Bao , Tongxin Bai , Chen Ding , Trishul Chilimbi, All-window profiling and composable models of cache sharing, Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, February 12-16, 2011, San Antonio, TX, USA[doi>10.1145/1941553.1941567]
Yuejian Xie , Gabriel H. Loh, PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555778]
Xu, C., Chen, X. Dick, R. P., and Mao, Z. M. 2010. Cache contention and application performance prediction for multi-core systems. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS). IEEE, Piscataway, New Jersey, 76--86.
Thomas Y. Yeh , Glenn Reinman, Fast and fair: data-stream quality of service, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086328]
Yourst, M. T. 2007. PTLsim: A cycle accurate full system x86-64 microarchitectural simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), IEEE, Piscataway, NJ, 23--34.
Wei Zang , Ann Gordon-Ross, T-SPaCS: a two-level single-pass cache simulation methodology, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.419-424, January 25-28, 2011, Yokohama, Japan
W. Zhang , J. S. Hu , V. Degalahal , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Compiler-directed instruction cache leakage optimization, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Zhang, Y., Parikh, D., Sankaranarayanan, K. Skadron, K., and Stan, M. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep. CS-2003-05, Department of Computer Science, University of Virginia, Charlottesville, VA.
Chuanjun Zhang , Frank Vahid , Roman Lysecky, A self-tuning cache architecture for embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.407-425, May 2004[doi>10.1145/993396.993405]
Huiyang Zhou , Mark C. Toburen , Eric Rotenberg , Thomas M. Conte, Adaptive mode control: A static-power-efficient cache design, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.3, p.347-372, August 2003[doi>10.1145/860176.860181]
Yutao Zhong , Steven G. Dropsho , Chen Ding, Miss Rate Prediction across All Program Inputs, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.79, September 27-October 01, 2003
