

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_backtrack'
================================================================
* Date:           Fri Oct  3 11:20:06 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.150 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9884|     9884|  98.840 us|  98.840 us|  9884|  9884|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_backtrack  |     9882|     9882|        85|         71|          1|   139|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 71, depth = 85


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 1
  Pipeline-0 : II = 71, D = 85, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.26>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 88 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 89 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 90 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike"   --->   Operation 91 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1"   --->   Operation 92 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %path, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 138, i9 %t"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 99 [1/1] (0.84ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 100 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body113"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%t_1 = load i9 %t" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:3]   --->   Operation 102 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8" [viterbi.c:50]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139"   --->   Operation 104 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %tmp, void %fpga_resource_hint.for.body113.249, void %for.end137.exitStub" [viterbi.c:50]   --->   Operation 105 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i9 %t_1" [viterbi.c:50]   --->   Operation 106 'trunc' 'trunc_ln50' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln3 = trunc i9 %t_1" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:3]   --->   Operation 107 'trunc' 'trunc_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.90ns)   --->   "%icmp_ln52 = icmp_ult  i9 %t_1, i9 70" [viterbi.c:52]   --->   Operation 108 'icmp' 'icmp_ln52' <Predicate = (!tmp)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.27ns)   --->   "%add_ln52_1 = add i7 %trunc_ln3, i7 58" [viterbi.c:52]   --->   Operation 109 'add' 'add_ln52_1' <Predicate = (!tmp)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.51ns)   --->   "%select_ln52 = select i1 %icmp_ln52, i7 %trunc_ln3, i7 %add_ln52_1" [viterbi.c:52]   --->   Operation 110 'select' 'select_ln52' <Predicate = (!tmp)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i7 %select_ln52" [viterbi.c:52]   --->   Operation 111 'zext' 'zext_ln52_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.35ns)   --->   "%add_ln52 = add i8 %trunc_ln50, i8 1" [viterbi.c:52]   --->   Operation 112 'add' 'add_ln52' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln52_12 = zext i8 %add_ln52" [viterbi.c:52]   --->   Operation 113 'zext' 'zext_ln52_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (2.91ns)   --->   "%mul_ln52_2 = mul i17 %zext_ln52_12, i17 469" [viterbi.c:52]   --->   Operation 114 'mul' 'mul_ln52_2' <Predicate = (!tmp)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [12/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 115 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i16 %path, i64 0, i64 %zext_ln52_2" [viterbi.c:60]   --->   Operation 116 'getelementptr' 'path_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (2.26ns)   --->   "%path_load_1 = load i7 %path_addr_1" [viterbi.c:60]   --->   Operation 117 'load' 'path_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %trunc_ln50" [viterbi.c:52]   --->   Operation 118 'zext' 'zext_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.91ns)   --->   "%mul_ln52 = mul i17 %zext_ln52, i17 469" [viterbi.c:52]   --->   Operation 119 'mul' 'mul_ln52' <Predicate = (!tmp)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln52, i32 15, i32 16" [viterbi.c:52]   --->   Operation 120 'partselect' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 121 [11/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 121 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [11/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 122 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln52, i32 15" [viterbi.c:60]   --->   Operation 123 'bitselect' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/2] (2.26ns)   --->   "%path_load_1 = load i7 %path_addr_1" [viterbi.c:60]   --->   Operation 124 'load' 'path_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i7 %select_ln52" [viterbi.c:52]   --->   Operation 125 'zext' 'zext_ln52_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.63ns)   --->   "%mul_ln52_1 = mul i15 %zext_ln52_3, i15 235" [viterbi.c:52]   --->   Operation 126 'mul' 'mul_ln52_1' <Predicate = (!tmp)> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul_ln52_1, i32 13" [viterbi.c:52]   --->   Operation 127 'bitselect' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 128 [10/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 128 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [10/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 129 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 130 [9/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 130 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [9/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 131 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 132 [8/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 132 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [8/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 133 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 134 [7/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 134 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [7/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 135 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 136 [6/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 136 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [6/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 137 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 138 [5/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 138 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [5/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 139 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 140 [4/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 140 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [4/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 141 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 142 [3/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 142 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [3/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 143 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 144 [2/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 144 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [2/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 145 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.45>
ST_12 : Operation 146 [1/11] (1.97ns)   --->   "%urem_ln52 = urem i7 %select_ln52, i7 35" [viterbi.c:52]   --->   Operation 146 'urem' 'urem_ln52' <Predicate = (!tmp)> <Delay = 1.97> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i6 %urem_ln52" [viterbi.c:52]   --->   Operation 147 'trunc' 'trunc_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln52, i6 0" [viterbi.c:52]   --->   Operation 148 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i12 %tmp_s" [viterbi.c:52]   --->   Operation 149 'zext' 'zext_ln52_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i128 %llike, i64 0, i64 %zext_ln52_4" [viterbi.c:52]   --->   Operation 150 'getelementptr' 'llike_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %zext_ln52_4" [viterbi.c:52]   --->   Operation 151 'getelementptr' 'llike_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (2.26ns)   --->   "%llike_load_4 = load i12 %llike_addr" [viterbi.c:52]   --->   Operation 152 'load' 'llike_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_12 : Operation 153 [2/2] (2.26ns)   --->   "%llike_1_load_5 = load i12 %llike_1_addr" [viterbi.c:52]   --->   Operation 153 'load' 'llike_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_12 : Operation 154 [1/12] (2.18ns)   --->   "%urem_ln52_1 = urem i8 %add_ln52, i8 70" [viterbi.c:52]   --->   Operation 154 'urem' 'urem_ln52_1' <Predicate = (!tmp)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln52_7 = zext i8 %urem_ln52_1" [viterbi.c:52]   --->   Operation 155 'zext' 'zext_ln52_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i16 %path, i64 0, i64 %zext_ln52_7" [viterbi.c:52]   --->   Operation 156 'getelementptr' 'path_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 157 'load' 'reuse_addr_reg_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 158 [2/2] (2.26ns)   --->   "%path_load = load i7 %path_addr" [viterbi.c:52]   --->   Operation 158 'load' 'path_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_12 : Operation 159 [1/1] (1.40ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln52_7" [viterbi.c:52]   --->   Operation 159 'icmp' 'addr_cmp' <Predicate = (!tmp)> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.84ns)   --->   "%store_ln52 = store i64 %zext_ln52_2, i64 %reuse_addr_reg" [viterbi.c:52]   --->   Operation 160 'store' 'store_ln52' <Predicate = (!tmp)> <Delay = 0.84>

State 13 <SV = 12> <Delay = 5.48>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_13, i6 0" [viterbi.c:52]   --->   Operation 161 'bitconcatenate' 'shl_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln54 = or i12 %tmp_s, i12 1" [viterbi.c:54]   --->   Operation 162 'or' 'or_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i12 %or_ln54" [viterbi.c:54]   --->   Operation 163 'zext' 'zext_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%llike_addr_65 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_3" [viterbi.c:54]   --->   Operation 164 'getelementptr' 'llike_addr_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%llike_1_addr_65 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_3" [viterbi.c:54]   --->   Operation 165 'getelementptr' 'llike_1_addr_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 166 [1/2] (2.26ns)   --->   "%llike_load_4 = load i12 %llike_addr" [viterbi.c:52]   --->   Operation 166 'load' 'llike_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln52_5 = zext i7 %shl_ln1" [viterbi.c:52]   --->   Operation 167 'zext' 'zext_ln52_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (2.37ns)   --->   "%lshr_ln52 = lshr i128 %llike_load_4, i128 %zext_ln52_5" [viterbi.c:52]   --->   Operation 168 'lshr' 'lshr_ln52' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i128 %lshr_ln52" [viterbi.c:52]   --->   Operation 169 'trunc' 'trunc_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i64 %trunc_ln52_1" [viterbi.c:52]   --->   Operation 170 'bitcast' 'bitcast_ln52' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 171 [1/2] (2.26ns)   --->   "%llike_1_load_5 = load i12 %llike_1_addr" [viterbi.c:52]   --->   Operation 171 'load' 'llike_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln52_6 = zext i7 %shl_ln1" [viterbi.c:52]   --->   Operation 172 'zext' 'zext_ln52_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (2.37ns)   --->   "%lshr_ln52_1 = lshr i128 %llike_1_load_5, i128 %zext_ln52_6" [viterbi.c:52]   --->   Operation 173 'lshr' 'lshr_ln52_1' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = trunc i128 %lshr_ln52_1" [viterbi.c:52]   --->   Operation 174 'trunc' 'trunc_ln52_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%bitcast_ln52_1 = bitcast i64 %trunc_ln52_2" [viterbi.c:52]   --->   Operation 175 'bitcast' 'bitcast_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.84ns)   --->   "%tmp_33 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln52, i64 %bitcast_ln52_1, i2 %tmp_12" [viterbi.c:52]   --->   Operation 176 'mux' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/2] (2.26ns)   --->   "%path_load = load i7 %path_addr" [viterbi.c:52]   --->   Operation 177 'load' 'path_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_13 : Operation 178 [2/2] (2.26ns)   --->   "%llike_load_5 = load i12 %llike_addr_65" [viterbi.c:54]   --->   Operation 178 'load' 'llike_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_13 : Operation 179 [2/2] (2.26ns)   --->   "%llike_1_load_6 = load i12 %llike_1_addr_65" [viterbi.c:54]   --->   Operation 179 'load' 'llike_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 14 <SV = 13> <Delay = 5.63>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln54_1 = or i12 %tmp_s, i12 2" [viterbi.c:54]   --->   Operation 180 'or' 'or_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i12 %or_ln54_1" [viterbi.c:54]   --->   Operation 181 'zext' 'zext_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%llike_addr_66 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_7" [viterbi.c:54]   --->   Operation 182 'getelementptr' 'llike_addr_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%llike_1_addr_66 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_7" [viterbi.c:54]   --->   Operation 183 'getelementptr' 'llike_1_addr_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln52_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul_ln52_2, i32 15" [viterbi.c:52]   --->   Operation 184 'bitselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln52_2)   --->   "%shl_ln52_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_14, i3 0" [viterbi.c:52]   --->   Operation 185 'bitconcatenate' 'shl_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 186 'load' 'reuse_reg_load' <Predicate = (!tmp & addr_cmp)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln52_2)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %path_load" [viterbi.c:52]   --->   Operation 187 'select' 'reuse_select' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln52_2)   --->   "%zext_ln52_13 = zext i4 %shl_ln52_1" [viterbi.c:52]   --->   Operation 188 'zext' 'zext_ln52_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (2.00ns) (out node of the LUT)   --->   "%lshr_ln52_2 = lshr i16 %reuse_select, i16 %zext_ln52_13" [viterbi.c:52]   --->   Operation 189 'lshr' 'lshr_ln52_2' <Predicate = (!tmp)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = trunc i16 %lshr_ln52_2" [viterbi.c:52]   --->   Operation 190 'trunc' 'trunc_ln52_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln52_14 = zext i8 %trunc_ln52_3" [viterbi.c:52]   --->   Operation 191 'zext' 'zext_ln52_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i8 %trunc_ln52_3" [viterbi.c:52]   --->   Operation 192 'zext' 'zext_ln52_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%transition_0_addr_3 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln52_1" [viterbi.c:52]   --->   Operation 193 'getelementptr' 'transition_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 194 [2/2] (2.26ns)   --->   "%transition_0_load_3 = load i10 %transition_0_addr_3" [viterbi.c:52]   --->   Operation 194 'load' 'transition_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 195 [1/2] (2.26ns)   --->   "%llike_load_5 = load i12 %llike_addr_65" [viterbi.c:54]   --->   Operation 195 'load' 'llike_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln54_72 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 196 'zext' 'zext_ln54_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (2.37ns)   --->   "%lshr_ln54 = lshr i128 %llike_load_5, i128 %zext_ln54_72" [viterbi.c:54]   --->   Operation 197 'lshr' 'lshr_ln54' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i128 %lshr_ln54" [viterbi.c:54]   --->   Operation 198 'trunc' 'trunc_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i64 %trunc_ln54" [viterbi.c:54]   --->   Operation 199 'bitcast' 'bitcast_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 200 [1/2] (2.26ns)   --->   "%llike_1_load_6 = load i12 %llike_1_addr_65" [viterbi.c:54]   --->   Operation 200 'load' 'llike_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln54_73 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 201 'zext' 'zext_ln54_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (2.37ns)   --->   "%lshr_ln54_4 = lshr i128 %llike_1_load_6, i128 %zext_ln54_73" [viterbi.c:54]   --->   Operation 202 'lshr' 'lshr_ln54_4' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i128 %lshr_ln54_4" [viterbi.c:54]   --->   Operation 203 'trunc' 'trunc_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i64 %trunc_ln54_1" [viterbi.c:54]   --->   Operation 204 'bitcast' 'bitcast_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.84ns)   --->   "%tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54, i64 %bitcast_ln54_1, i2 %tmp_12" [viterbi.c:54]   --->   Operation 205 'mux' 'tmp_39' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (1.35ns)   --->   "%add_ln54 = add i9 %zext_ln52_14, i9 64" [viterbi.c:54]   --->   Operation 206 'add' 'add_ln54' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %add_ln54" [viterbi.c:54]   --->   Operation 207 'zext' 'zext_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%transition_0_addr_4 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54" [viterbi.c:54]   --->   Operation 208 'getelementptr' 'transition_0_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 209 [2/2] (2.26ns)   --->   "%transition_0_load_4 = load i10 %transition_0_addr_4" [viterbi.c:54]   --->   Operation 209 'load' 'transition_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 210 [2/2] (2.26ns)   --->   "%llike_load_7 = load i12 %llike_addr_66" [viterbi.c:54]   --->   Operation 210 'load' 'llike_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_14 : Operation 211 [2/2] (2.26ns)   --->   "%llike_1_load_8 = load i12 %llike_1_addr_66" [viterbi.c:54]   --->   Operation 211 'load' 'llike_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_14 : Operation 212 [1/1] (1.35ns)   --->   "%add_ln54_12 = add i9 %zext_ln52_14, i9 320" [viterbi.c:54]   --->   Operation 212 'add' 'add_ln54_12' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i9 %add_ln54_12" [viterbi.c:54]   --->   Operation 213 'sext' 'sext_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln54_101 = zext i10 %sext_ln54_1" [viterbi.c:54]   --->   Operation 214 'zext' 'zext_ln54_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.51ns)   --->   "%xor_ln54 = xor i8 %trunc_ln52_3, i8 128" [viterbi.c:54]   --->   Operation 215 'xor' 'xor_ln54' <Predicate = (!tmp)> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i8 %xor_ln54" [viterbi.c:54]   --->   Operation 216 'sext' 'sext_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln54_105 = zext i10 %sext_ln54_2" [viterbi.c:54]   --->   Operation 217 'zext' 'zext_ln54_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln54_12, i32 8" [viterbi.c:54]   --->   Operation 218 'bitselect' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%transition_1_addr = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_101" [viterbi.c:54]   --->   Operation 219 'getelementptr' 'transition_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 220 [2/2] (2.26ns)   --->   "%transition_1_load = load i10 %transition_1_addr" [viterbi.c:54]   --->   Operation 220 'load' 'transition_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln54, i32 7" [viterbi.c:54]   --->   Operation 221 'bitselect' 'tmp_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%transition_1_addr_16 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_105" [viterbi.c:54]   --->   Operation 222 'getelementptr' 'transition_1_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 223 [2/2] (2.26ns)   --->   "%transition_1_load_16 = load i10 %transition_1_addr_16" [viterbi.c:54]   --->   Operation 223 'load' 'transition_1_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_14 : Operation 3267 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 3267 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.48>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%or_ln54_2 = or i12 %tmp_s, i12 3" [viterbi.c:54]   --->   Operation 224 'or' 'or_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i12 %or_ln54_2" [viterbi.c:54]   --->   Operation 225 'zext' 'zext_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%llike_addr_67 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_11" [viterbi.c:54]   --->   Operation 226 'getelementptr' 'llike_addr_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%llike_1_addr_67 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_11" [viterbi.c:54]   --->   Operation 227 'getelementptr' 'llike_1_addr_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 228 [1/2] (2.26ns)   --->   "%transition_0_load_3 = load i10 %transition_0_addr_3" [viterbi.c:52]   --->   Operation 228 'load' 'transition_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln52_4 = trunc i128 %transition_0_load_3" [viterbi.c:52]   --->   Operation 229 'trunc' 'trunc_ln52_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 230 [1/2] (2.26ns)   --->   "%transition_0_load_4 = load i10 %transition_0_addr_4" [viterbi.c:54]   --->   Operation 230 'load' 'transition_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i128 %transition_0_load_4" [viterbi.c:54]   --->   Operation 231 'trunc' 'trunc_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 232 [1/2] (2.26ns)   --->   "%llike_load_7 = load i12 %llike_addr_66" [viterbi.c:54]   --->   Operation 232 'load' 'llike_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln54_74 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 233 'zext' 'zext_ln54_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (2.37ns)   --->   "%lshr_ln54_5 = lshr i128 %llike_load_7, i128 %zext_ln54_74" [viterbi.c:54]   --->   Operation 234 'lshr' 'lshr_ln54_5' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = trunc i128 %lshr_ln54_5" [viterbi.c:54]   --->   Operation 235 'trunc' 'trunc_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln54_3 = bitcast i64 %trunc_ln54_3" [viterbi.c:54]   --->   Operation 236 'bitcast' 'bitcast_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 237 [1/2] (2.26ns)   --->   "%llike_1_load_8 = load i12 %llike_1_addr_66" [viterbi.c:54]   --->   Operation 237 'load' 'llike_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln54_75 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 238 'zext' 'zext_ln54_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (2.37ns)   --->   "%lshr_ln54_6 = lshr i128 %llike_1_load_8, i128 %zext_ln54_75" [viterbi.c:54]   --->   Operation 239 'lshr' 'lshr_ln54_6' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln54_4 = trunc i128 %lshr_ln54_6" [viterbi.c:54]   --->   Operation 240 'trunc' 'trunc_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln54_4 = bitcast i64 %trunc_ln54_4" [viterbi.c:54]   --->   Operation 241 'bitcast' 'bitcast_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.84ns)   --->   "%tmp_50 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_3, i64 %bitcast_ln54_4, i2 %tmp_12" [viterbi.c:54]   --->   Operation 242 'mux' 'tmp_50' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (1.35ns)   --->   "%add_ln54_1 = add i9 %zext_ln52_14, i9 128" [viterbi.c:54]   --->   Operation 243 'add' 'add_ln54_1' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i9 %add_ln54_1" [viterbi.c:54]   --->   Operation 244 'zext' 'zext_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%transition_0_addr_6 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_1" [viterbi.c:54]   --->   Operation 245 'getelementptr' 'transition_0_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 246 [2/2] (2.26ns)   --->   "%transition_0_load_6 = load i10 %transition_0_addr_6" [viterbi.c:54]   --->   Operation 246 'load' 'transition_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 247 [2/2] (2.26ns)   --->   "%llike_load_9 = load i12 %llike_addr_67" [viterbi.c:54]   --->   Operation 247 'load' 'llike_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_15 : Operation 248 [2/2] (2.26ns)   --->   "%llike_1_load_10 = load i12 %llike_1_addr_67" [viterbi.c:54]   --->   Operation 248 'load' 'llike_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_15 : Operation 249 [1/1] (1.35ns)   --->   "%add_ln54_2 = add i9 %zext_ln52_14, i9 192" [viterbi.c:54]   --->   Operation 249 'add' 'add_ln54_2' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i9 %add_ln54_2" [viterbi.c:54]   --->   Operation 250 'zext' 'zext_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%transition_0_addr_8 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_2" [viterbi.c:54]   --->   Operation 251 'getelementptr' 'transition_0_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 252 [2/2] (2.26ns)   --->   "%transition_0_load_8 = load i10 %transition_0_addr_8" [viterbi.c:54]   --->   Operation 252 'load' 'transition_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 253 [1/1] (1.35ns)   --->   "%add_ln54_13 = add i9 %zext_ln52_14, i9 448" [viterbi.c:54]   --->   Operation 253 'add' 'add_ln54_13' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i9 %add_ln54_13" [viterbi.c:54]   --->   Operation 254 'sext' 'sext_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln54_109 = zext i10 %sext_ln54_3" [viterbi.c:54]   --->   Operation 255 'zext' 'zext_ln54_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_3, i32 64, i32 127" [viterbi.c:54]   --->   Operation 256 'partselect' 'tmp_348' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_4, i32 64, i32 127" [viterbi.c:54]   --->   Operation 257 'partselect' 'tmp_353' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_22, i6 0" [viterbi.c:54]   --->   Operation 258 'bitconcatenate' 'shl_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 259 [1/2] (2.26ns)   --->   "%transition_1_load = load i10 %transition_1_addr" [viterbi.c:54]   --->   Operation 259 'load' 'transition_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln54_140 = zext i7 %shl_ln54_6" [viterbi.c:54]   --->   Operation 260 'zext' 'zext_ln54_140' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (2.37ns)   --->   "%lshr_ln54_65 = lshr i128 %transition_1_load, i128 %zext_ln54_140" [viterbi.c:54]   --->   Operation 261 'lshr' 'lshr_ln54_65' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln54_74 = trunc i128 %lshr_ln54_65" [viterbi.c:54]   --->   Operation 262 'trunc' 'trunc_ln54_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_24, i6 0" [viterbi.c:54]   --->   Operation 263 'bitconcatenate' 'shl_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 264 [1/2] (2.26ns)   --->   "%transition_1_load_16 = load i10 %transition_1_addr_16" [viterbi.c:54]   --->   Operation 264 'load' 'transition_1_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln54_144 = zext i7 %shl_ln54_7" [viterbi.c:54]   --->   Operation 265 'zext' 'zext_ln54_144' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (2.37ns)   --->   "%lshr_ln54_69 = lshr i128 %transition_1_load_16, i128 %zext_ln54_144" [viterbi.c:54]   --->   Operation 266 'lshr' 'lshr_ln54_69' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln54_78 = trunc i128 %lshr_ln54_69" [viterbi.c:54]   --->   Operation 267 'trunc' 'trunc_ln54_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln54_13, i32 8" [viterbi.c:54]   --->   Operation 268 'bitselect' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%transition_1_addr_17 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_109" [viterbi.c:54]   --->   Operation 269 'getelementptr' 'transition_1_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 270 [2/2] (2.26ns)   --->   "%transition_1_load_17 = load i10 %transition_1_addr_17" [viterbi.c:54]   --->   Operation 270 'load' 'transition_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%transition_1_addr_18 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln52_1" [viterbi.c:54]   --->   Operation 271 'getelementptr' 'transition_1_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 272 [2/2] (2.26ns)   --->   "%transition_1_load_18 = load i10 %transition_1_addr_18" [viterbi.c:54]   --->   Operation 272 'load' 'transition_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln54_3 = or i12 %tmp_s, i12 4" [viterbi.c:54]   --->   Operation 273 'or' 'or_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i12 %or_ln54_3" [viterbi.c:54]   --->   Operation 274 'zext' 'zext_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%llike_addr_68 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_12" [viterbi.c:54]   --->   Operation 275 'getelementptr' 'llike_addr_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%llike_1_addr_68 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_12" [viterbi.c:54]   --->   Operation 276 'getelementptr' 'llike_1_addr_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln52_10 = zext i8 %trunc_ln52_3" [viterbi.c:52]   --->   Operation 277 'zext' 'zext_ln52_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln52_11 = zext i8 %trunc_ln52_3" [viterbi.c:52]   --->   Operation 278 'zext' 'zext_ln52_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln52_2 = bitcast i64 %trunc_ln52_4" [viterbi.c:52]   --->   Operation 279 'bitcast' 'bitcast_ln52_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 280 [5/5] (5.86ns)   --->   "%min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2" [viterbi.c:52]   --->   Operation 280 'dadd' 'min_p_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln54_2 = bitcast i64 %trunc_ln54_2" [viterbi.c:54]   --->   Operation 281 'bitcast' 'bitcast_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 282 [5/5] (5.86ns)   --->   "%p = dadd i64 %tmp_39, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 282 'dadd' 'p' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/2] (2.26ns)   --->   "%transition_0_load_6 = load i10 %transition_0_addr_6" [viterbi.c:54]   --->   Operation 283 'load' 'transition_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = trunc i128 %transition_0_load_6" [viterbi.c:54]   --->   Operation 284 'trunc' 'trunc_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 285 [1/2] (2.26ns)   --->   "%llike_load_9 = load i12 %llike_addr_67" [viterbi.c:54]   --->   Operation 285 'load' 'llike_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln54_76 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 286 'zext' 'zext_ln54_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (2.37ns)   --->   "%lshr_ln54_7 = lshr i128 %llike_load_9, i128 %zext_ln54_76" [viterbi.c:54]   --->   Operation 287 'lshr' 'lshr_ln54_7' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = trunc i128 %lshr_ln54_7" [viterbi.c:54]   --->   Operation 288 'trunc' 'trunc_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln54_6 = bitcast i64 %trunc_ln54_6" [viterbi.c:54]   --->   Operation 289 'bitcast' 'bitcast_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 290 [1/2] (2.26ns)   --->   "%llike_1_load_10 = load i12 %llike_1_addr_67" [viterbi.c:54]   --->   Operation 290 'load' 'llike_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln54_77 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 291 'zext' 'zext_ln54_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (2.37ns)   --->   "%lshr_ln54_8 = lshr i128 %llike_1_load_10, i128 %zext_ln54_77" [viterbi.c:54]   --->   Operation 292 'lshr' 'lshr_ln54_8' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln54_7 = trunc i128 %lshr_ln54_8" [viterbi.c:54]   --->   Operation 293 'trunc' 'trunc_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln54_7 = bitcast i64 %trunc_ln54_7" [viterbi.c:54]   --->   Operation 294 'bitcast' 'bitcast_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.84ns)   --->   "%tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_6, i64 %bitcast_ln54_7, i2 %tmp_12" [viterbi.c:54]   --->   Operation 295 'mux' 'tmp_61' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/2] (2.26ns)   --->   "%transition_0_load_8 = load i10 %transition_0_addr_8" [viterbi.c:54]   --->   Operation 296 'load' 'transition_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = trunc i128 %transition_0_load_8" [viterbi.c:54]   --->   Operation 297 'trunc' 'trunc_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 298 [2/2] (2.26ns)   --->   "%llike_load_11 = load i12 %llike_addr_68" [viterbi.c:54]   --->   Operation 298 'load' 'llike_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_16 : Operation 299 [2/2] (2.26ns)   --->   "%llike_1_load_12 = load i12 %llike_1_addr_68" [viterbi.c:54]   --->   Operation 299 'load' 'llike_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln54_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln52_3" [viterbi.c:54]   --->   Operation 300 'bitconcatenate' 'zext_ln54_3_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln54_80 = zext i9 %zext_ln54_3_cast" [viterbi.c:54]   --->   Operation 301 'zext' 'zext_ln54_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%transition_0_addr_10 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_80" [viterbi.c:54]   --->   Operation 302 'getelementptr' 'transition_0_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 303 [2/2] (2.26ns)   --->   "%transition_0_load_10 = load i10 %transition_0_addr_10" [viterbi.c:54]   --->   Operation 303 'load' 'transition_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 304 [1/1] (1.34ns)   --->   "%add_ln54_3 = add i10 %zext_ln52_11, i10 320" [viterbi.c:54]   --->   Operation 304 'add' 'add_ln54_3' <Predicate = (!tmp)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i10 %add_ln54_3" [viterbi.c:54]   --->   Operation 305 'zext' 'zext_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%transition_0_addr_12 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_4" [viterbi.c:54]   --->   Operation 306 'getelementptr' 'transition_0_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 307 [2/2] (2.26ns)   --->   "%transition_0_load_12 = load i10 %transition_0_addr_12" [viterbi.c:54]   --->   Operation 307 'load' 'transition_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 308 [1/1] (1.33ns)   --->   "%add_ln54_9 = add i11 %zext_ln52_10, i11 832" [viterbi.c:54]   --->   Operation 308 'add' 'add_ln54_9' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_9, i32 10" [viterbi.c:54]   --->   Operation 309 'bitselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_15, i6 0" [viterbi.c:54]   --->   Operation 310 'bitconcatenate' 'shl_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (1.33ns)   --->   "%add_ln54_10 = add i11 %zext_ln52_10, i11 896" [viterbi.c:54]   --->   Operation 311 'add' 'add_ln54_10' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_10, i32 10" [viterbi.c:54]   --->   Operation 312 'bitselect' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (1.33ns)   --->   "%add_ln54_11 = add i11 %zext_ln52_10, i11 960" [viterbi.c:54]   --->   Operation 313 'add' 'add_ln54_11' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_11, i32 10" [viterbi.c:54]   --->   Operation 314 'bitselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_6, i32 64, i32 127" [viterbi.c:54]   --->   Operation 315 'partselect' 'tmp_357' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_8, i32 64, i32 127" [viterbi.c:54]   --->   Operation 316 'partselect' 'tmp_363' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_26, i6 0" [viterbi.c:54]   --->   Operation 317 'bitconcatenate' 'shl_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 318 [1/2] (2.26ns)   --->   "%transition_1_load_17 = load i10 %transition_1_addr_17" [viterbi.c:54]   --->   Operation 318 'load' 'transition_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln54_148 = zext i7 %shl_ln54_8" [viterbi.c:54]   --->   Operation 319 'zext' 'zext_ln54_148' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (2.37ns)   --->   "%lshr_ln54_73 = lshr i128 %transition_1_load_17, i128 %zext_ln54_148" [viterbi.c:54]   --->   Operation 320 'lshr' 'lshr_ln54_73' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln54_82 = trunc i128 %lshr_ln54_73" [viterbi.c:54]   --->   Operation 321 'trunc' 'trunc_ln54_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 322 [1/2] (2.26ns)   --->   "%transition_1_load_18 = load i10 %transition_1_addr_18" [viterbi.c:54]   --->   Operation 322 'load' 'transition_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln54_85 = trunc i128 %transition_1_load_18" [viterbi.c:54]   --->   Operation 323 'trunc' 'trunc_ln54_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%transition_1_addr_19 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54" [viterbi.c:54]   --->   Operation 324 'getelementptr' 'transition_1_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 325 [2/2] (2.26ns)   --->   "%transition_1_load_19 = load i10 %transition_1_addr_19" [viterbi.c:54]   --->   Operation 325 'load' 'transition_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%transition_1_addr_20 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_1" [viterbi.c:54]   --->   Operation 326 'getelementptr' 'transition_1_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 327 [2/2] (2.26ns)   --->   "%transition_1_load_20 = load i10 %transition_1_addr_20" [viterbi.c:54]   --->   Operation 327 'load' 'transition_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln54_177 = zext i7 %shl_ln2" [viterbi.c:54]   --->   Operation 328 'zext' 'zext_ln54_177' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (2.37ns)   --->   "%lshr_ln54_102 = lshr i128 %transition_1_load, i128 %zext_ln54_177" [viterbi.c:54]   --->   Operation 329 'lshr' 'lshr_ln54_102' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln54_124 = trunc i128 %lshr_ln54_102" [viterbi.c:54]   --->   Operation 330 'trunc' 'trunc_ln54_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_18, i32 64, i32 127" [viterbi.c:54]   --->   Operation 331 'partselect' 'tmp_477' <Predicate = (!tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln54_4 = or i12 %tmp_s, i12 5" [viterbi.c:54]   --->   Operation 332 'or' 'or_ln54_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i12 %or_ln54_4" [viterbi.c:54]   --->   Operation 333 'zext' 'zext_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%llike_addr_69 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_13" [viterbi.c:54]   --->   Operation 334 'getelementptr' 'llike_addr_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (0.00ns)   --->   "%llike_1_addr_69 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_13" [viterbi.c:54]   --->   Operation 335 'getelementptr' 'llike_1_addr_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 336 [4/5] (5.86ns)   --->   "%min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2" [viterbi.c:52]   --->   Operation 336 'dadd' 'min_p_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [4/5] (5.86ns)   --->   "%p = dadd i64 %tmp_39, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 337 'dadd' 'p' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln54_5 = bitcast i64 %trunc_ln54_5" [viterbi.c:54]   --->   Operation 338 'bitcast' 'bitcast_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 339 [5/5] (5.86ns)   --->   "%p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 339 'dadd' 'p_63' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln54_8 = bitcast i64 %trunc_ln54_8" [viterbi.c:54]   --->   Operation 340 'bitcast' 'bitcast_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 341 [5/5] (5.86ns)   --->   "%p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 341 'dadd' 'p_64' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/2] (2.26ns)   --->   "%llike_load_11 = load i12 %llike_addr_68" [viterbi.c:54]   --->   Operation 342 'load' 'llike_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_17 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln54_78 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 343 'zext' 'zext_ln54_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 344 [1/1] (2.37ns)   --->   "%lshr_ln54_9 = lshr i128 %llike_load_11, i128 %zext_ln54_78" [viterbi.c:54]   --->   Operation 344 'lshr' 'lshr_ln54_9' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = trunc i128 %lshr_ln54_9" [viterbi.c:54]   --->   Operation 345 'trunc' 'trunc_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln54_9 = bitcast i64 %trunc_ln54_9" [viterbi.c:54]   --->   Operation 346 'bitcast' 'bitcast_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 347 [1/2] (2.26ns)   --->   "%llike_1_load_12 = load i12 %llike_1_addr_68" [viterbi.c:54]   --->   Operation 347 'load' 'llike_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln54_79 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 348 'zext' 'zext_ln54_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 349 [1/1] (2.37ns)   --->   "%lshr_ln54_10 = lshr i128 %llike_1_load_12, i128 %zext_ln54_79" [viterbi.c:54]   --->   Operation 349 'lshr' 'lshr_ln54_10' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln54_10 = trunc i128 %lshr_ln54_10" [viterbi.c:54]   --->   Operation 350 'trunc' 'trunc_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln54_10 = bitcast i64 %trunc_ln54_10" [viterbi.c:54]   --->   Operation 351 'bitcast' 'bitcast_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.84ns)   --->   "%tmp_72 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_9, i64 %bitcast_ln54_10, i2 %tmp_12" [viterbi.c:54]   --->   Operation 352 'mux' 'tmp_72' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/2] (2.26ns)   --->   "%transition_0_load_10 = load i10 %transition_0_addr_10" [viterbi.c:54]   --->   Operation 353 'load' 'transition_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln54_11 = trunc i128 %transition_0_load_10" [viterbi.c:54]   --->   Operation 354 'trunc' 'trunc_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 355 [2/2] (2.26ns)   --->   "%llike_load_13 = load i12 %llike_addr_69" [viterbi.c:54]   --->   Operation 355 'load' 'llike_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_17 : Operation 356 [2/2] (2.26ns)   --->   "%llike_1_load_14 = load i12 %llike_1_addr_69" [viterbi.c:54]   --->   Operation 356 'load' 'llike_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_17 : Operation 357 [1/2] (2.26ns)   --->   "%transition_0_load_12 = load i10 %transition_0_addr_12" [viterbi.c:54]   --->   Operation 357 'load' 'transition_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln54_14 = trunc i128 %transition_0_load_12" [viterbi.c:54]   --->   Operation 358 'trunc' 'trunc_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (1.34ns)   --->   "%add_ln54_4 = add i10 %zext_ln52_11, i10 384" [viterbi.c:54]   --->   Operation 359 'add' 'add_ln54_4' <Predicate = (!tmp)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i10 %add_ln54_4" [viterbi.c:54]   --->   Operation 360 'zext' 'zext_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%transition_0_addr_14 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_5" [viterbi.c:54]   --->   Operation 361 'getelementptr' 'transition_0_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 362 [2/2] (2.26ns)   --->   "%transition_0_load_14 = load i10 %transition_0_addr_14" [viterbi.c:54]   --->   Operation 362 'load' 'transition_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 363 [1/1] (1.34ns)   --->   "%add_ln54_5 = add i10 %zext_ln52_11, i10 448" [viterbi.c:54]   --->   Operation 363 'add' 'add_ln54_5' <Predicate = (!tmp)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i10 %add_ln54_5" [viterbi.c:54]   --->   Operation 364 'zext' 'zext_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%transition_0_addr = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_6" [viterbi.c:54]   --->   Operation 365 'getelementptr' 'transition_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 366 [2/2] (2.26ns)   --->   "%transition_0_load = load i10 %transition_0_addr" [viterbi.c:54]   --->   Operation 366 'load' 'transition_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0" [viterbi.c:54]   --->   Operation 367 'bitconcatenate' 'shl_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln54_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0" [viterbi.c:54]   --->   Operation 368 'bitconcatenate' 'shl_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_10, i32 64, i32 127" [viterbi.c:54]   --->   Operation 369 'partselect' 'tmp_367' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_12, i32 64, i32 127" [viterbi.c:54]   --->   Operation 370 'partselect' 'tmp_372' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 371 [1/2] (2.26ns)   --->   "%transition_1_load_19 = load i10 %transition_1_addr_19" [viterbi.c:54]   --->   Operation 371 'load' 'transition_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln54_88 = trunc i128 %transition_1_load_19" [viterbi.c:54]   --->   Operation 372 'trunc' 'trunc_ln54_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 373 [1/2] (2.26ns)   --->   "%transition_1_load_20 = load i10 %transition_1_addr_20" [viterbi.c:54]   --->   Operation 373 'load' 'transition_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln54_91 = trunc i128 %transition_1_load_20" [viterbi.c:54]   --->   Operation 374 'trunc' 'trunc_ln54_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%transition_1_addr_21 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_2" [viterbi.c:54]   --->   Operation 375 'getelementptr' 'transition_1_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 376 [2/2] (2.26ns)   --->   "%transition_1_load_21 = load i10 %transition_1_addr_21" [viterbi.c:54]   --->   Operation 376 'load' 'transition_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%transition_1_addr_22 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_80" [viterbi.c:54]   --->   Operation 377 'getelementptr' 'transition_1_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 378 [2/2] (2.26ns)   --->   "%transition_1_load_22 = load i10 %transition_1_addr_22" [viterbi.c:54]   --->   Operation 378 'load' 'transition_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_17 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln54_180 = zext i7 %shl_ln54_1" [viterbi.c:54]   --->   Operation 379 'zext' 'zext_ln54_180' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (2.37ns)   --->   "%lshr_ln54_105 = lshr i128 %transition_1_load_16, i128 %zext_ln54_180" [viterbi.c:54]   --->   Operation 380 'lshr' 'lshr_ln54_105' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln54_127 = trunc i128 %lshr_ln54_105" [viterbi.c:54]   --->   Operation 381 'trunc' 'trunc_ln54_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln54_183 = zext i7 %shl_ln54_2" [viterbi.c:54]   --->   Operation 382 'zext' 'zext_ln54_183' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 383 [1/1] (2.37ns)   --->   "%lshr_ln54_108 = lshr i128 %transition_1_load_17, i128 %zext_ln54_183" [viterbi.c:54]   --->   Operation 383 'lshr' 'lshr_ln54_108' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln54_130 = trunc i128 %lshr_ln54_108" [viterbi.c:54]   --->   Operation 384 'trunc' 'trunc_ln54_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_19, i32 64, i32 127" [viterbi.c:54]   --->   Operation 385 'partselect' 'tmp_482' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_20, i32 64, i32 127" [viterbi.c:54]   --->   Operation 386 'partselect' 'tmp_487' <Predicate = (!tmp)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%or_ln54_5 = or i12 %tmp_s, i12 6" [viterbi.c:54]   --->   Operation 387 'or' 'or_ln54_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i12 %or_ln54_5" [viterbi.c:54]   --->   Operation 388 'zext' 'zext_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "%llike_addr_70 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_14" [viterbi.c:54]   --->   Operation 389 'getelementptr' 'llike_addr_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (0.00ns)   --->   "%llike_1_addr_70 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_14" [viterbi.c:54]   --->   Operation 390 'getelementptr' 'llike_1_addr_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 391 [3/5] (5.86ns)   --->   "%min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2" [viterbi.c:52]   --->   Operation 391 'dadd' 'min_p_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [3/5] (5.86ns)   --->   "%p = dadd i64 %tmp_39, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 392 'dadd' 'p' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 393 [4/5] (5.86ns)   --->   "%p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 393 'dadd' 'p_63' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 394 [4/5] (5.86ns)   --->   "%p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 394 'dadd' 'p_64' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln54_11 = bitcast i64 %trunc_ln54_11" [viterbi.c:54]   --->   Operation 395 'bitcast' 'bitcast_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 396 [5/5] (5.86ns)   --->   "%p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 396 'dadd' 'p_65' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [1/2] (2.26ns)   --->   "%llike_load_13 = load i12 %llike_addr_69" [viterbi.c:54]   --->   Operation 397 'load' 'llike_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln54_81 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 398 'zext' 'zext_ln54_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 399 [1/1] (2.37ns)   --->   "%lshr_ln54_11 = lshr i128 %llike_load_13, i128 %zext_ln54_81" [viterbi.c:54]   --->   Operation 399 'lshr' 'lshr_ln54_11' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln54_12 = trunc i128 %lshr_ln54_11" [viterbi.c:54]   --->   Operation 400 'trunc' 'trunc_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln54_12 = bitcast i64 %trunc_ln54_12" [viterbi.c:54]   --->   Operation 401 'bitcast' 'bitcast_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 402 [1/2] (2.26ns)   --->   "%llike_1_load_14 = load i12 %llike_1_addr_69" [viterbi.c:54]   --->   Operation 402 'load' 'llike_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_18 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln54_82 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 403 'zext' 'zext_ln54_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 404 [1/1] (2.37ns)   --->   "%lshr_ln54_12 = lshr i128 %llike_1_load_14, i128 %zext_ln54_82" [viterbi.c:54]   --->   Operation 404 'lshr' 'lshr_ln54_12' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln54_13 = trunc i128 %lshr_ln54_12" [viterbi.c:54]   --->   Operation 405 'trunc' 'trunc_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln54_13 = bitcast i64 %trunc_ln54_13" [viterbi.c:54]   --->   Operation 406 'bitcast' 'bitcast_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 407 [1/1] (0.84ns)   --->   "%tmp_83 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_12, i64 %bitcast_ln54_13, i2 %tmp_12" [viterbi.c:54]   --->   Operation 407 'mux' 'tmp_83' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [2/2] (2.26ns)   --->   "%llike_load_15 = load i12 %llike_addr_70" [viterbi.c:54]   --->   Operation 408 'load' 'llike_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_18 : Operation 409 [2/2] (2.26ns)   --->   "%llike_1_load_16 = load i12 %llike_1_addr_70" [viterbi.c:54]   --->   Operation 409 'load' 'llike_1_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_18 : Operation 410 [1/2] (2.26ns)   --->   "%transition_0_load_14 = load i10 %transition_0_addr_14" [viterbi.c:54]   --->   Operation 410 'load' 'transition_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln54_17 = trunc i128 %transition_0_load_14" [viterbi.c:54]   --->   Operation 411 'trunc' 'trunc_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 412 [1/2] (2.26ns)   --->   "%transition_0_load = load i10 %transition_0_addr" [viterbi.c:54]   --->   Operation 412 'load' 'transition_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln54_20 = trunc i128 %transition_0_load" [viterbi.c:54]   --->   Operation 413 'trunc' 'trunc_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln54_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %trunc_ln52_3" [viterbi.c:54]   --->   Operation 414 'bitconcatenate' 'zext_ln54_7_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln54_89 = zext i10 %zext_ln54_7_cast" [viterbi.c:54]   --->   Operation 415 'zext' 'zext_ln54_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 416 [1/1] (0.00ns)   --->   "%transition_0_addr_16 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_89" [viterbi.c:54]   --->   Operation 416 'getelementptr' 'transition_0_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 417 [2/2] (2.26ns)   --->   "%transition_0_load_16 = load i10 %transition_0_addr_16" [viterbi.c:54]   --->   Operation 417 'load' 'transition_0_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 418 [1/1] (1.34ns)   --->   "%add_ln54_6 = add i10 %zext_ln52_11, i10 576" [viterbi.c:54]   --->   Operation 418 'add' 'add_ln54_6' <Predicate = (!tmp)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i10 %add_ln54_6" [viterbi.c:54]   --->   Operation 419 'zext' 'zext_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (0.00ns)   --->   "%transition_0_addr_17 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_8" [viterbi.c:54]   --->   Operation 420 'getelementptr' 'transition_0_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 421 [2/2] (2.26ns)   --->   "%transition_0_load_17 = load i10 %transition_0_addr_17" [viterbi.c:54]   --->   Operation 421 'load' 'transition_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_14, i32 64, i32 127" [viterbi.c:54]   --->   Operation 422 'partselect' 'tmp_377' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load, i32 64, i32 127" [viterbi.c:54]   --->   Operation 423 'partselect' 'tmp_381' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 424 [1/2] (2.26ns)   --->   "%transition_1_load_21 = load i10 %transition_1_addr_21" [viterbi.c:54]   --->   Operation 424 'load' 'transition_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln54_94 = trunc i128 %transition_1_load_21" [viterbi.c:54]   --->   Operation 425 'trunc' 'trunc_ln54_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 426 [1/2] (2.26ns)   --->   "%transition_1_load_22 = load i10 %transition_1_addr_22" [viterbi.c:54]   --->   Operation 426 'load' 'transition_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln54_97 = trunc i128 %transition_1_load_22" [viterbi.c:54]   --->   Operation 427 'trunc' 'trunc_ln54_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%transition_1_addr_23 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_4" [viterbi.c:54]   --->   Operation 428 'getelementptr' 'transition_1_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 429 [2/2] (2.26ns)   --->   "%transition_1_load_23 = load i10 %transition_1_addr_23" [viterbi.c:54]   --->   Operation 429 'load' 'transition_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%transition_1_addr_24 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_5" [viterbi.c:54]   --->   Operation 430 'getelementptr' 'transition_1_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 431 [2/2] (2.26ns)   --->   "%transition_1_load_24 = load i10 %transition_1_addr_24" [viterbi.c:54]   --->   Operation 431 'load' 'transition_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_18 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_21, i32 64, i32 127" [viterbi.c:54]   --->   Operation 432 'partselect' 'tmp_493' <Predicate = (!tmp)> <Delay = 0.00>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_22, i32 64, i32 127" [viterbi.c:54]   --->   Operation 433 'partselect' 'tmp_498' <Predicate = (!tmp)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln54_6 = or i12 %tmp_s, i12 7" [viterbi.c:54]   --->   Operation 434 'or' 'or_ln54_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i12 %or_ln54_6" [viterbi.c:54]   --->   Operation 435 'zext' 'zext_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "%llike_addr_71 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_15" [viterbi.c:54]   --->   Operation 436 'getelementptr' 'llike_addr_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%llike_1_addr_71 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_15" [viterbi.c:54]   --->   Operation 437 'getelementptr' 'llike_1_addr_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 438 [2/5] (5.86ns)   --->   "%min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2" [viterbi.c:52]   --->   Operation 438 'dadd' 'min_p_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 439 [2/5] (5.86ns)   --->   "%p = dadd i64 %tmp_39, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 439 'dadd' 'p' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 440 [3/5] (5.86ns)   --->   "%p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 440 'dadd' 'p_63' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 441 [3/5] (5.86ns)   --->   "%p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 441 'dadd' 'p_64' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 442 [4/5] (5.86ns)   --->   "%p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 442 'dadd' 'p_65' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln54_14 = bitcast i64 %trunc_ln54_14" [viterbi.c:54]   --->   Operation 443 'bitcast' 'bitcast_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 444 [5/5] (5.86ns)   --->   "%p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 444 'dadd' 'p_66' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 445 [1/2] (2.26ns)   --->   "%llike_load_15 = load i12 %llike_addr_70" [viterbi.c:54]   --->   Operation 445 'load' 'llike_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_19 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln54_83 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 446 'zext' 'zext_ln54_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 447 [1/1] (2.37ns)   --->   "%lshr_ln54_13 = lshr i128 %llike_load_15, i128 %zext_ln54_83" [viterbi.c:54]   --->   Operation 447 'lshr' 'lshr_ln54_13' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln54_15 = trunc i128 %lshr_ln54_13" [viterbi.c:54]   --->   Operation 448 'trunc' 'trunc_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln54_15 = bitcast i64 %trunc_ln54_15" [viterbi.c:54]   --->   Operation 449 'bitcast' 'bitcast_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 450 [1/2] (2.26ns)   --->   "%llike_1_load_16 = load i12 %llike_1_addr_70" [viterbi.c:54]   --->   Operation 450 'load' 'llike_1_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln54_84 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 451 'zext' 'zext_ln54_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (2.37ns)   --->   "%lshr_ln54_14 = lshr i128 %llike_1_load_16, i128 %zext_ln54_84" [viterbi.c:54]   --->   Operation 452 'lshr' 'lshr_ln54_14' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln54_16 = trunc i128 %lshr_ln54_14" [viterbi.c:54]   --->   Operation 453 'trunc' 'trunc_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln54_16 = bitcast i64 %trunc_ln54_16" [viterbi.c:54]   --->   Operation 454 'bitcast' 'bitcast_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (0.84ns)   --->   "%tmp_94 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_15, i64 %bitcast_ln54_16, i2 %tmp_12" [viterbi.c:54]   --->   Operation 455 'mux' 'tmp_94' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 456 [2/2] (2.26ns)   --->   "%llike_load_17 = load i12 %llike_addr_71" [viterbi.c:54]   --->   Operation 456 'load' 'llike_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_19 : Operation 457 [2/2] (2.26ns)   --->   "%llike_1_load_18 = load i12 %llike_1_addr_71" [viterbi.c:54]   --->   Operation 457 'load' 'llike_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_19 : Operation 458 [1/2] (2.26ns)   --->   "%transition_0_load_16 = load i10 %transition_0_addr_16" [viterbi.c:54]   --->   Operation 458 'load' 'transition_0_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln54_23 = trunc i128 %transition_0_load_16" [viterbi.c:54]   --->   Operation 459 'trunc' 'trunc_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 460 [1/2] (2.26ns)   --->   "%transition_0_load_17 = load i10 %transition_0_addr_17" [viterbi.c:54]   --->   Operation 460 'load' 'transition_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln54_26 = trunc i128 %transition_0_load_17" [viterbi.c:54]   --->   Operation 461 'trunc' 'trunc_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (1.34ns)   --->   "%add_ln54_7 = add i10 %zext_ln52_11, i10 640" [viterbi.c:54]   --->   Operation 462 'add' 'add_ln54_7' <Predicate = (!tmp)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i10 %add_ln54_7" [viterbi.c:54]   --->   Operation 463 'zext' 'zext_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%transition_0_addr_18 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_9" [viterbi.c:54]   --->   Operation 464 'getelementptr' 'transition_0_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 465 [2/2] (2.26ns)   --->   "%transition_0_load_18 = load i10 %transition_0_addr_18" [viterbi.c:54]   --->   Operation 465 'load' 'transition_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 466 [1/1] (1.34ns)   --->   "%add_ln54_8 = add i10 %zext_ln52_11, i10 704" [viterbi.c:54]   --->   Operation 466 'add' 'add_ln54_8' <Predicate = (!tmp)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i10 %add_ln54_8" [viterbi.c:54]   --->   Operation 467 'zext' 'zext_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 468 [1/1] (0.00ns)   --->   "%transition_0_addr_19 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_10" [viterbi.c:54]   --->   Operation 468 'getelementptr' 'transition_0_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 469 [2/2] (2.26ns)   --->   "%transition_0_load_19 = load i10 %transition_0_addr_19" [viterbi.c:54]   --->   Operation 469 'load' 'transition_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_16, i32 64, i32 127" [viterbi.c:54]   --->   Operation 470 'partselect' 'tmp_386' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_17, i32 64, i32 127" [viterbi.c:54]   --->   Operation 471 'partselect' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 472 [1/2] (2.26ns)   --->   "%transition_1_load_23 = load i10 %transition_1_addr_23" [viterbi.c:54]   --->   Operation 472 'load' 'transition_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln54_100 = trunc i128 %transition_1_load_23" [viterbi.c:54]   --->   Operation 473 'trunc' 'trunc_ln54_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 474 [1/2] (2.26ns)   --->   "%transition_1_load_24 = load i10 %transition_1_addr_24" [viterbi.c:54]   --->   Operation 474 'load' 'transition_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln54_103 = trunc i128 %transition_1_load_24" [viterbi.c:54]   --->   Operation 475 'trunc' 'trunc_ln54_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%transition_1_addr_25 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_6" [viterbi.c:54]   --->   Operation 476 'getelementptr' 'transition_1_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 477 [2/2] (2.26ns)   --->   "%transition_1_load_25 = load i10 %transition_1_addr_25" [viterbi.c:54]   --->   Operation 477 'load' 'transition_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "%transition_1_addr_26 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_89" [viterbi.c:54]   --->   Operation 478 'getelementptr' 'transition_1_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 479 [2/2] (2.26ns)   --->   "%transition_1_load_26 = load i10 %transition_1_addr_26" [viterbi.c:54]   --->   Operation 479 'load' 'transition_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_19 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_23, i32 64, i32 127" [viterbi.c:54]   --->   Operation 480 'partselect' 'tmp_503' <Predicate = (!tmp)> <Delay = 0.00>
ST_19 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_24, i32 64, i32 127" [viterbi.c:54]   --->   Operation 481 'partselect' 'tmp_509' <Predicate = (!tmp)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln54_7 = or i12 %tmp_s, i12 8" [viterbi.c:54]   --->   Operation 482 'or' 'or_ln54_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i12 %or_ln54_7" [viterbi.c:54]   --->   Operation 483 'zext' 'zext_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%llike_addr_72 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_16" [viterbi.c:54]   --->   Operation 484 'getelementptr' 'llike_addr_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "%llike_1_addr_72 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_16" [viterbi.c:54]   --->   Operation 485 'getelementptr' 'llike_1_addr_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 486 [1/5] (5.86ns)   --->   "%min_p_8 = dadd i64 %tmp_33, i64 %bitcast_ln52_2" [viterbi.c:52]   --->   Operation 486 'dadd' 'min_p_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %min_p_8, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 487 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 488 [1/5] (5.86ns)   --->   "%p = dadd i64 %tmp_39, i64 %bitcast_ln54_2" [viterbi.c:54]   --->   Operation 488 'dadd' 'p' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 489 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 490 [2/5] (5.86ns)   --->   "%p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 490 'dadd' 'p_63' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 491 [2/5] (5.86ns)   --->   "%p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 491 'dadd' 'p_64' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 492 [3/5] (5.86ns)   --->   "%p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 492 'dadd' 'p_65' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 493 [4/5] (5.86ns)   --->   "%p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 493 'dadd' 'p_66' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln54_17 = bitcast i64 %trunc_ln54_17" [viterbi.c:54]   --->   Operation 494 'bitcast' 'bitcast_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 495 [5/5] (5.86ns)   --->   "%p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 495 'dadd' 'p_67' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/2] (2.26ns)   --->   "%llike_load_17 = load i12 %llike_addr_71" [viterbi.c:54]   --->   Operation 496 'load' 'llike_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln54_85 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 497 'zext' 'zext_ln54_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 498 [1/1] (2.37ns)   --->   "%lshr_ln54_15 = lshr i128 %llike_load_17, i128 %zext_ln54_85" [viterbi.c:54]   --->   Operation 498 'lshr' 'lshr_ln54_15' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln54_18 = trunc i128 %lshr_ln54_15" [viterbi.c:54]   --->   Operation 499 'trunc' 'trunc_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln54_18 = bitcast i64 %trunc_ln54_18" [viterbi.c:54]   --->   Operation 500 'bitcast' 'bitcast_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 501 [1/2] (2.26ns)   --->   "%llike_1_load_18 = load i12 %llike_1_addr_71" [viterbi.c:54]   --->   Operation 501 'load' 'llike_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_20 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln54_86 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 502 'zext' 'zext_ln54_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (2.37ns)   --->   "%lshr_ln54_16 = lshr i128 %llike_1_load_18, i128 %zext_ln54_86" [viterbi.c:54]   --->   Operation 503 'lshr' 'lshr_ln54_16' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln54_19 = trunc i128 %lshr_ln54_16" [viterbi.c:54]   --->   Operation 504 'trunc' 'trunc_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (0.00ns)   --->   "%bitcast_ln54_19 = bitcast i64 %trunc_ln54_19" [viterbi.c:54]   --->   Operation 505 'bitcast' 'bitcast_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (0.84ns)   --->   "%tmp_105 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_18, i64 %bitcast_ln54_19, i2 %tmp_12" [viterbi.c:54]   --->   Operation 506 'mux' 'tmp_105' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [2/2] (2.26ns)   --->   "%llike_load_19 = load i12 %llike_addr_72" [viterbi.c:54]   --->   Operation 507 'load' 'llike_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_20 : Operation 508 [2/2] (2.26ns)   --->   "%llike_1_load_20 = load i12 %llike_1_addr_72" [viterbi.c:54]   --->   Operation 508 'load' 'llike_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_20 : Operation 509 [1/2] (2.26ns)   --->   "%transition_0_load_18 = load i10 %transition_0_addr_18" [viterbi.c:54]   --->   Operation 509 'load' 'transition_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln54_29 = trunc i128 %transition_0_load_18" [viterbi.c:54]   --->   Operation 510 'trunc' 'trunc_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 511 [1/2] (2.26ns)   --->   "%transition_0_load_19 = load i10 %transition_0_addr_19" [viterbi.c:54]   --->   Operation 511 'load' 'transition_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln54_32 = trunc i128 %transition_0_load_19" [viterbi.c:54]   --->   Operation 512 'trunc' 'trunc_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i9 %zext_ln54_3_cast" [viterbi.c:54]   --->   Operation 513 'sext' 'sext_ln54' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln54_98 = zext i10 %sext_ln54" [viterbi.c:54]   --->   Operation 514 'zext' 'zext_ln54_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%transition_0_addr_20 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_98" [viterbi.c:54]   --->   Operation 515 'getelementptr' 'transition_0_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 516 [2/2] (2.26ns)   --->   "%transition_0_load_20 = load i10 %transition_0_addr_20" [viterbi.c:54]   --->   Operation 516 'load' 'transition_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%transition_0_addr_21 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_101" [viterbi.c:54]   --->   Operation 517 'getelementptr' 'transition_0_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 518 [2/2] (2.26ns)   --->   "%transition_0_load_21 = load i10 %transition_0_addr_21" [viterbi.c:54]   --->   Operation 518 'load' 'transition_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_18, i32 64, i32 127" [viterbi.c:54]   --->   Operation 519 'partselect' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_19, i32 64, i32 127" [viterbi.c:54]   --->   Operation 520 'partselect' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 521 [1/2] (2.26ns)   --->   "%transition_1_load_25 = load i10 %transition_1_addr_25" [viterbi.c:54]   --->   Operation 521 'load' 'transition_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln54_106 = trunc i128 %transition_1_load_25" [viterbi.c:54]   --->   Operation 522 'trunc' 'trunc_ln54_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 523 [1/2] (2.26ns)   --->   "%transition_1_load_26 = load i10 %transition_1_addr_26" [viterbi.c:54]   --->   Operation 523 'load' 'transition_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln54_109 = trunc i128 %transition_1_load_26" [viterbi.c:54]   --->   Operation 524 'trunc' 'trunc_ln54_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 525 [1/1] (0.00ns)   --->   "%transition_1_addr_27 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_8" [viterbi.c:54]   --->   Operation 525 'getelementptr' 'transition_1_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 526 [2/2] (2.26ns)   --->   "%transition_1_load_27 = load i10 %transition_1_addr_27" [viterbi.c:54]   --->   Operation 526 'load' 'transition_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 527 [1/1] (0.00ns)   --->   "%transition_1_addr_28 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_9" [viterbi.c:54]   --->   Operation 527 'getelementptr' 'transition_1_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 528 [2/2] (2.26ns)   --->   "%transition_1_load_28 = load i10 %transition_1_addr_28" [viterbi.c:54]   --->   Operation 528 'load' 'transition_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_20 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_514 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_25, i32 64, i32 127" [viterbi.c:54]   --->   Operation 529 'partselect' 'tmp_514' <Predicate = (!tmp)> <Delay = 0.00>
ST_20 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_26, i32 64, i32 127" [viterbi.c:54]   --->   Operation 530 'partselect' 'tmp_519' <Predicate = (!tmp)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln54_8 = or i12 %tmp_s, i12 9" [viterbi.c:54]   --->   Operation 531 'or' 'or_ln54_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i12 %or_ln54_8" [viterbi.c:54]   --->   Operation 532 'zext' 'zext_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%llike_addr_73 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_17" [viterbi.c:54]   --->   Operation 533 'getelementptr' 'llike_addr_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%llike_1_addr_73 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_17" [viterbi.c:54]   --->   Operation 534 'getelementptr' 'llike_1_addr_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln52_8 = zext i8 %trunc_ln52_3" [viterbi.c:52]   --->   Operation 535 'zext' 'zext_ln52_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln52_9 = zext i8 %trunc_ln52_3" [viterbi.c:52]   --->   Operation 536 'zext' 'zext_ln52_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 537 [2/2] (3.02ns)   --->   "%tmp_300 = fcmp_olt  i64 %p, i64 %min_p_8" [viterbi.c:55]   --->   Operation 537 'dcmp' 'tmp_300' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [1/5] (5.86ns)   --->   "%p_63 = dadd i64 %tmp_50, i64 %bitcast_ln54_5" [viterbi.c:54]   --->   Operation 538 'dadd' 'p_63' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_63, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 539 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 540 [1/5] (5.86ns)   --->   "%p_64 = dadd i64 %tmp_61, i64 %bitcast_ln54_8" [viterbi.c:54]   --->   Operation 540 'dadd' 'p_64' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_64, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 541 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 542 [2/5] (5.86ns)   --->   "%p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 542 'dadd' 'p_65' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 543 [3/5] (5.86ns)   --->   "%p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 543 'dadd' 'p_66' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 544 [4/5] (5.86ns)   --->   "%p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 544 'dadd' 'p_67' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln54_20 = bitcast i64 %trunc_ln54_20" [viterbi.c:54]   --->   Operation 545 'bitcast' 'bitcast_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 546 [5/5] (5.86ns)   --->   "%p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 546 'dadd' 'p_68' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 547 [1/2] (2.26ns)   --->   "%llike_load_19 = load i12 %llike_addr_72" [viterbi.c:54]   --->   Operation 547 'load' 'llike_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_21 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln54_87 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 548 'zext' 'zext_ln54_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 549 [1/1] (2.37ns)   --->   "%lshr_ln54_17 = lshr i128 %llike_load_19, i128 %zext_ln54_87" [viterbi.c:54]   --->   Operation 549 'lshr' 'lshr_ln54_17' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln54_21 = trunc i128 %lshr_ln54_17" [viterbi.c:54]   --->   Operation 550 'trunc' 'trunc_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 551 [1/1] (0.00ns)   --->   "%bitcast_ln54_21 = bitcast i64 %trunc_ln54_21" [viterbi.c:54]   --->   Operation 551 'bitcast' 'bitcast_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 552 [1/2] (2.26ns)   --->   "%llike_1_load_20 = load i12 %llike_1_addr_72" [viterbi.c:54]   --->   Operation 552 'load' 'llike_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_21 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln54_88 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 553 'zext' 'zext_ln54_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 554 [1/1] (2.37ns)   --->   "%lshr_ln54_18 = lshr i128 %llike_1_load_20, i128 %zext_ln54_88" [viterbi.c:54]   --->   Operation 554 'lshr' 'lshr_ln54_18' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln54_22 = trunc i128 %lshr_ln54_18" [viterbi.c:54]   --->   Operation 555 'trunc' 'trunc_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln54_22 = bitcast i64 %trunc_ln54_22" [viterbi.c:54]   --->   Operation 556 'bitcast' 'bitcast_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 557 [1/1] (0.84ns)   --->   "%tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_21, i64 %bitcast_ln54_22, i2 %tmp_12" [viterbi.c:54]   --->   Operation 557 'mux' 'tmp_116' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 558 [2/2] (2.26ns)   --->   "%llike_load_21 = load i12 %llike_addr_73" [viterbi.c:54]   --->   Operation 558 'load' 'llike_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_21 : Operation 559 [2/2] (2.26ns)   --->   "%llike_1_load_22 = load i12 %llike_1_addr_73" [viterbi.c:54]   --->   Operation 559 'load' 'llike_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_21 : Operation 560 [1/2] (2.26ns)   --->   "%transition_0_load_20 = load i10 %transition_0_addr_20" [viterbi.c:54]   --->   Operation 560 'load' 'transition_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln54_35 = trunc i128 %transition_0_load_20" [viterbi.c:54]   --->   Operation 561 'trunc' 'trunc_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 562 [1/2] (2.26ns)   --->   "%transition_0_load_21 = load i10 %transition_0_addr_21" [viterbi.c:54]   --->   Operation 562 'load' 'transition_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln54_102 = zext i7 %shl_ln2" [viterbi.c:54]   --->   Operation 563 'zext' 'zext_ln54_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 564 [1/1] (2.37ns)   --->   "%lshr_ln54_29 = lshr i128 %transition_0_load_21, i128 %zext_ln54_102" [viterbi.c:54]   --->   Operation 564 'lshr' 'lshr_ln54_29' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln54_38 = trunc i128 %lshr_ln54_29" [viterbi.c:54]   --->   Operation 565 'trunc' 'trunc_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%transition_0_addr_22 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_105" [viterbi.c:54]   --->   Operation 566 'getelementptr' 'transition_0_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 567 [2/2] (2.26ns)   --->   "%transition_0_load_22 = load i10 %transition_0_addr_22" [viterbi.c:54]   --->   Operation 567 'load' 'transition_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 568 [1/1] (0.00ns)   --->   "%transition_0_addr_23 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln54_109" [viterbi.c:54]   --->   Operation 568 'getelementptr' 'transition_0_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 569 [2/2] (2.26ns)   --->   "%transition_0_load_23 = load i10 %transition_0_addr_23" [viterbi.c:54]   --->   Operation 569 'load' 'transition_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_20, i32 64, i32 127" [viterbi.c:54]   --->   Operation 570 'partselect' 'tmp_400' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 571 [1/1] (1.33ns)   --->   "%add_ln54_14 = add i12 %zext_ln52_9, i12 1856" [viterbi.c:54]   --->   Operation 571 'add' 'add_ln54_14' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_14, i32 11" [viterbi.c:54]   --->   Operation 572 'bitselect' 'tmp_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln54_139 = zext i7 %shl_ln54_6" [viterbi.c:54]   --->   Operation 573 'zext' 'zext_ln54_139' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 574 [1/1] (2.37ns)   --->   "%lshr_ln54_64 = lshr i128 %transition_0_load_21, i128 %zext_ln54_139" [viterbi.c:54]   --->   Operation 574 'lshr' 'lshr_ln54_64' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln54_73 = trunc i128 %lshr_ln54_64" [viterbi.c:54]   --->   Operation 575 'trunc' 'trunc_ln54_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln54_86 = bitcast i64 %trunc_ln54_73" [viterbi.c:54]   --->   Operation 576 'bitcast' 'bitcast_ln54_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln54_87 = bitcast i64 %trunc_ln54_74" [viterbi.c:54]   --->   Operation 577 'bitcast' 'bitcast_ln54_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 578 [1/1] (0.84ns)   --->   "%tmp_350 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_86, i64 %bitcast_ln54_87, i1 %tmp_21" [viterbi.c:54]   --->   Operation 578 'mux' 'tmp_350' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 579 [1/1] (1.33ns)   --->   "%add_ln54_15 = add i12 %zext_ln52_9, i12 1920" [viterbi.c:54]   --->   Operation 579 'add' 'add_ln54_15' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_15, i32 11" [viterbi.c:54]   --->   Operation 580 'bitselect' 'tmp_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 581 [1/1] (1.33ns)   --->   "%add_ln54_16 = add i12 %zext_ln52_9, i12 1984" [viterbi.c:54]   --->   Operation 581 'add' 'add_ln54_16' <Predicate = (!tmp)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln54_16, i32 11" [viterbi.c:54]   --->   Operation 582 'bitselect' 'tmp_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 583 [1/2] (2.26ns)   --->   "%transition_1_load_27 = load i10 %transition_1_addr_27" [viterbi.c:54]   --->   Operation 583 'load' 'transition_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln54_112 = trunc i128 %transition_1_load_27" [viterbi.c:54]   --->   Operation 584 'trunc' 'trunc_ln54_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 585 [1/2] (2.26ns)   --->   "%transition_1_load_28 = load i10 %transition_1_addr_28" [viterbi.c:54]   --->   Operation 585 'load' 'transition_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln54_115 = trunc i128 %transition_1_load_28" [viterbi.c:54]   --->   Operation 586 'trunc' 'trunc_ln54_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 587 [1/1] (0.00ns)   --->   "%transition_1_addr_29 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_10" [viterbi.c:54]   --->   Operation 587 'getelementptr' 'transition_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 588 [2/2] (2.26ns)   --->   "%transition_1_load_29 = load i10 %transition_1_addr_29" [viterbi.c:54]   --->   Operation 588 'load' 'transition_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 589 [1/1] (0.00ns)   --->   "%transition_1_addr_30 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln54_98" [viterbi.c:54]   --->   Operation 589 'getelementptr' 'transition_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 590 [2/2] (2.26ns)   --->   "%transition_1_load_30 = load i10 %transition_1_addr_30" [viterbi.c:54]   --->   Operation 590 'load' 'transition_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_21 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_27, i32 64, i32 127" [viterbi.c:54]   --->   Operation 591 'partselect' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_28, i32 64, i32 127" [viterbi.c:54]   --->   Operation 592 'partselect' 'tmp_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 593 [1/1] (1.32ns)   --->   "%add_ln54_17 = add i13 %zext_ln52_8, i13 3904" [viterbi.c:54]   --->   Operation 593 'add' 'add_ln54_17' <Predicate = (!tmp)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 594 [1/1] (0.00ns)   --->   "%lshr_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_17, i32 11, i32 12" [viterbi.c:54]   --->   Operation 594 'partselect' 'lshr_ln54_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 595 [1/1] (0.84ns)   --->   "%tmp_526 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_87, i2 %lshr_ln54_1" [viterbi.c:54]   --->   Operation 595 'mux' 'tmp_526' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 596 [1/1] (1.32ns)   --->   "%add_ln54_18 = add i13 %zext_ln52_8, i13 3968" [viterbi.c:54]   --->   Operation 596 'add' 'add_ln54_18' <Predicate = (!tmp)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 597 [1/1] (0.00ns)   --->   "%lshr_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_18, i32 11, i32 12" [viterbi.c:54]   --->   Operation 597 'partselect' 'lshr_ln54_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_21 : Operation 598 [1/1] (1.32ns)   --->   "%add_ln54_19 = add i13 %zext_ln52_8, i13 4032" [viterbi.c:54]   --->   Operation 598 'add' 'add_ln54_19' <Predicate = (!tmp)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 599 [1/1] (0.00ns)   --->   "%lshr_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln54_19, i32 11, i32 12" [viterbi.c:54]   --->   Operation 599 'partselect' 'lshr_ln54_3' <Predicate = (!tmp)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.15>
ST_22 : Operation 600 [1/1] (0.00ns)   --->   "%or_ln54_9 = or i12 %tmp_s, i12 10" [viterbi.c:54]   --->   Operation 600 'or' 'or_ln54_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln54_18 = zext i12 %or_ln54_9" [viterbi.c:54]   --->   Operation 601 'zext' 'zext_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%llike_addr_74 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_18" [viterbi.c:54]   --->   Operation 602 'getelementptr' 'llike_addr_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (0.00ns)   --->   "%llike_1_addr_74 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_18" [viterbi.c:54]   --->   Operation 603 'getelementptr' 'llike_1_addr_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 604 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %p" [viterbi.c:55]   --->   Operation 604 'bitcast' 'bitcast_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55, i32 52, i32 62" [viterbi.c:55]   --->   Operation 605 'partselect' 'tmp_298' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i64 %bitcast_ln55" [viterbi.c:55]   --->   Operation 606 'trunc' 'trunc_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %min_p_8" [viterbi.c:55]   --->   Operation 607 'bitcast' 'bitcast_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_1, i32 52, i32 62" [viterbi.c:55]   --->   Operation 608 'partselect' 'tmp_299' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = trunc i64 %bitcast_ln55_1" [viterbi.c:55]   --->   Operation 609 'trunc' 'trunc_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 610 [1/1] (0.98ns)   --->   "%icmp_ln55 = icmp_ne  i11 %tmp_298, i11 2047" [viterbi.c:55]   --->   Operation 610 'icmp' 'icmp_ln55' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 611 [1/1] (1.43ns)   --->   "%icmp_ln55_1 = icmp_eq  i52 %trunc_ln55, i52 0" [viterbi.c:55]   --->   Operation 611 'icmp' 'icmp_ln55_1' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node min_s)   --->   "%or_ln55_31 = or i1 %icmp_ln55_1, i1 %icmp_ln55" [viterbi.c:55]   --->   Operation 612 'or' 'or_ln55_31' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 613 [1/1] (0.98ns)   --->   "%icmp_ln55_2 = icmp_ne  i11 %tmp_299, i11 2047" [viterbi.c:55]   --->   Operation 613 'icmp' 'icmp_ln55_2' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 614 [1/1] (1.43ns)   --->   "%icmp_ln55_3 = icmp_eq  i52 %trunc_ln55_1, i52 0" [viterbi.c:55]   --->   Operation 614 'icmp' 'icmp_ln55_3' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node min_s)   --->   "%or_ln55_32 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2" [viterbi.c:55]   --->   Operation 615 'or' 'or_ln55_32' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node min_s)   --->   "%and_ln55 = and i1 %or_ln55_31, i1 %or_ln55_32" [viterbi.c:55]   --->   Operation 616 'and' 'and_ln55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 617 [1/2] (3.02ns)   --->   "%tmp_300 = fcmp_olt  i64 %p, i64 %min_p_8" [viterbi.c:55]   --->   Operation 617 'dcmp' 'tmp_300' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 618 [1/1] (0.48ns) (out node of the LUT)   --->   "%min_s = and i1 %and_ln55, i1 %tmp_300" [viterbi.c:55]   --->   Operation 618 'and' 'min_s' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 619 [1/1] (0.62ns)   --->   "%min_p_129 = select i1 %min_s, i64 %p, i64 %min_p_8" [viterbi.c:55]   --->   Operation 619 'select' 'min_p_129' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 620 [2/2] (3.02ns)   --->   "%tmp_304 = fcmp_olt  i64 %p_63, i64 %min_p_129" [viterbi.c:55]   --->   Operation 620 'dcmp' 'tmp_304' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 621 [1/5] (5.86ns)   --->   "%p_65 = dadd i64 %tmp_72, i64 %bitcast_ln54_11" [viterbi.c:54]   --->   Operation 621 'dadd' 'p_65' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 622 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_65, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 622 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 623 [2/5] (5.86ns)   --->   "%p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 623 'dadd' 'p_66' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 624 [3/5] (5.86ns)   --->   "%p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 624 'dadd' 'p_67' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 625 [4/5] (5.86ns)   --->   "%p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 625 'dadd' 'p_68' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 626 [1/1] (0.00ns)   --->   "%bitcast_ln54_23 = bitcast i64 %trunc_ln54_23" [viterbi.c:54]   --->   Operation 626 'bitcast' 'bitcast_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 627 [5/5] (5.86ns)   --->   "%p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 627 'dadd' 'p_69' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 628 [1/2] (2.26ns)   --->   "%llike_load_21 = load i12 %llike_addr_73" [viterbi.c:54]   --->   Operation 628 'load' 'llike_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_22 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln54_90 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 629 'zext' 'zext_ln54_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 630 [1/1] (2.37ns)   --->   "%lshr_ln54_19 = lshr i128 %llike_load_21, i128 %zext_ln54_90" [viterbi.c:54]   --->   Operation 630 'lshr' 'lshr_ln54_19' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln54_24 = trunc i128 %lshr_ln54_19" [viterbi.c:54]   --->   Operation 631 'trunc' 'trunc_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 632 [1/1] (0.00ns)   --->   "%bitcast_ln54_24 = bitcast i64 %trunc_ln54_24" [viterbi.c:54]   --->   Operation 632 'bitcast' 'bitcast_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 633 [1/2] (2.26ns)   --->   "%llike_1_load_22 = load i12 %llike_1_addr_73" [viterbi.c:54]   --->   Operation 633 'load' 'llike_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_22 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln54_91 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 634 'zext' 'zext_ln54_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 635 [1/1] (2.37ns)   --->   "%lshr_ln54_20 = lshr i128 %llike_1_load_22, i128 %zext_ln54_91" [viterbi.c:54]   --->   Operation 635 'lshr' 'lshr_ln54_20' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln54_25 = trunc i128 %lshr_ln54_20" [viterbi.c:54]   --->   Operation 636 'trunc' 'trunc_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 637 [1/1] (0.00ns)   --->   "%bitcast_ln54_25 = bitcast i64 %trunc_ln54_25" [viterbi.c:54]   --->   Operation 637 'bitcast' 'bitcast_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 638 [1/1] (0.84ns)   --->   "%tmp_127 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_24, i64 %bitcast_ln54_25, i2 %tmp_12" [viterbi.c:54]   --->   Operation 638 'mux' 'tmp_127' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 639 [2/2] (2.26ns)   --->   "%llike_load_23 = load i12 %llike_addr_74" [viterbi.c:54]   --->   Operation 639 'load' 'llike_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_22 : Operation 640 [2/2] (2.26ns)   --->   "%llike_1_load_24 = load i12 %llike_1_addr_74" [viterbi.c:54]   --->   Operation 640 'load' 'llike_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_22 : Operation 641 [1/2] (2.26ns)   --->   "%transition_0_load_22 = load i10 %transition_0_addr_22" [viterbi.c:54]   --->   Operation 641 'load' 'transition_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_22 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln54_106 = zext i7 %shl_ln54_1" [viterbi.c:54]   --->   Operation 642 'zext' 'zext_ln54_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 643 [1/1] (2.37ns)   --->   "%lshr_ln54_32 = lshr i128 %transition_0_load_22, i128 %zext_ln54_106" [viterbi.c:54]   --->   Operation 643 'lshr' 'lshr_ln54_32' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln54_41 = trunc i128 %lshr_ln54_32" [viterbi.c:54]   --->   Operation 644 'trunc' 'trunc_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 645 [1/2] (2.26ns)   --->   "%transition_0_load_23 = load i10 %transition_0_addr_23" [viterbi.c:54]   --->   Operation 645 'load' 'transition_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_22 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln54_110 = zext i7 %shl_ln54_2" [viterbi.c:54]   --->   Operation 646 'zext' 'zext_ln54_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 647 [1/1] (2.37ns)   --->   "%lshr_ln54_35 = lshr i128 %transition_0_load_23, i128 %zext_ln54_110" [viterbi.c:54]   --->   Operation 647 'lshr' 'lshr_ln54_35' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln54_44 = trunc i128 %lshr_ln54_35" [viterbi.c:54]   --->   Operation 648 'trunc' 'trunc_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 649 [1/2] (2.26ns)   --->   "%transition_1_load_29 = load i10 %transition_1_addr_29" [viterbi.c:54]   --->   Operation 649 'load' 'transition_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_22 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln54_118 = trunc i128 %transition_1_load_29" [viterbi.c:54]   --->   Operation 650 'trunc' 'trunc_ln54_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 651 [1/2] (2.26ns)   --->   "%transition_1_load_30 = load i10 %transition_1_addr_30" [viterbi.c:54]   --->   Operation 651 'load' 'transition_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1024> <RAM>
ST_22 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln54_121 = trunc i128 %transition_1_load_30" [viterbi.c:54]   --->   Operation 652 'trunc' 'trunc_ln54_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_29, i32 64, i32 127" [viterbi.c:54]   --->   Operation 653 'partselect' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_539 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_30, i32 64, i32 127" [viterbi.c:54]   --->   Operation 654 'partselect' 'tmp_539' <Predicate = (!tmp)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.15>
ST_23 : Operation 655 [1/1] (0.00ns)   --->   "%or_ln54_10 = or i12 %tmp_s, i12 11" [viterbi.c:54]   --->   Operation 655 'or' 'or_ln54_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln54_19 = zext i12 %or_ln54_10" [viterbi.c:54]   --->   Operation 656 'zext' 'zext_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 657 [1/1] (0.00ns)   --->   "%llike_addr_75 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_19" [viterbi.c:54]   --->   Operation 657 'getelementptr' 'llike_addr_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 658 [1/1] (0.00ns)   --->   "%llike_1_addr_75 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_19" [viterbi.c:54]   --->   Operation 658 'getelementptr' 'llike_1_addr_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 659 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i64 %p_63" [viterbi.c:55]   --->   Operation 659 'bitcast' 'bitcast_ln55_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_2, i32 52, i32 62" [viterbi.c:55]   --->   Operation 660 'partselect' 'tmp_301' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i64 %bitcast_ln55_2" [viterbi.c:55]   --->   Operation 661 'trunc' 'trunc_ln55_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i64 %min_p_129" [viterbi.c:55]   --->   Operation 662 'bitcast' 'bitcast_ln55_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_3, i32 52, i32 62" [viterbi.c:55]   --->   Operation 663 'partselect' 'tmp_302' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = trunc i64 %bitcast_ln55_3" [viterbi.c:55]   --->   Operation 664 'trunc' 'trunc_ln55_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 665 [1/1] (0.98ns)   --->   "%icmp_ln55_4 = icmp_ne  i11 %tmp_301, i11 2047" [viterbi.c:55]   --->   Operation 665 'icmp' 'icmp_ln55_4' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 666 [1/1] (1.43ns)   --->   "%icmp_ln55_5 = icmp_eq  i52 %trunc_ln55_2, i52 0" [viterbi.c:55]   --->   Operation 666 'icmp' 'icmp_ln55_5' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%or_ln55_33 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4" [viterbi.c:55]   --->   Operation 667 'or' 'or_ln55_33' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 668 [1/1] (0.98ns)   --->   "%icmp_ln55_6 = icmp_ne  i11 %tmp_302, i11 2047" [viterbi.c:55]   --->   Operation 668 'icmp' 'icmp_ln55_6' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 669 [1/1] (1.43ns)   --->   "%icmp_ln55_7 = icmp_eq  i52 %trunc_ln55_3, i52 0" [viterbi.c:55]   --->   Operation 669 'icmp' 'icmp_ln55_7' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%or_ln55_34 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6" [viterbi.c:55]   --->   Operation 670 'or' 'or_ln55_34' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_3)   --->   "%and_ln55_2 = and i1 %or_ln55_33, i1 %or_ln55_34" [viterbi.c:55]   --->   Operation 671 'and' 'and_ln55_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 672 [1/2] (3.02ns)   --->   "%tmp_304 = fcmp_olt  i64 %p_63, i64 %min_p_129" [viterbi.c:55]   --->   Operation 672 'dcmp' 'tmp_304' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 673 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_3 = and i1 %and_ln55_2, i1 %tmp_304" [viterbi.c:55]   --->   Operation 673 'and' 'and_ln55_3' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 674 [1/1] (0.62ns)   --->   "%min_p_131 = select i1 %and_ln55_3, i64 %p_63, i64 %min_p_129" [viterbi.c:55]   --->   Operation 674 'select' 'min_p_131' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 675 [2/2] (3.02ns)   --->   "%tmp_307 = fcmp_olt  i64 %p_64, i64 %min_p_131" [viterbi.c:55]   --->   Operation 675 'dcmp' 'tmp_307' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 676 [1/5] (5.86ns)   --->   "%p_66 = dadd i64 %tmp_83, i64 %bitcast_ln54_14" [viterbi.c:54]   --->   Operation 676 'dadd' 'p_66' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 677 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_66, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 677 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 678 [2/5] (5.86ns)   --->   "%p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 678 'dadd' 'p_67' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 679 [3/5] (5.86ns)   --->   "%p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 679 'dadd' 'p_68' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 680 [4/5] (5.86ns)   --->   "%p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 680 'dadd' 'p_69' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [1/1] (0.00ns)   --->   "%bitcast_ln54_26 = bitcast i64 %trunc_ln54_26" [viterbi.c:54]   --->   Operation 681 'bitcast' 'bitcast_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 682 [5/5] (5.86ns)   --->   "%p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 682 'dadd' 'p_70' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 683 [1/2] (2.26ns)   --->   "%llike_load_23 = load i12 %llike_addr_74" [viterbi.c:54]   --->   Operation 683 'load' 'llike_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln54_92 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 684 'zext' 'zext_ln54_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 685 [1/1] (2.37ns)   --->   "%lshr_ln54_21 = lshr i128 %llike_load_23, i128 %zext_ln54_92" [viterbi.c:54]   --->   Operation 685 'lshr' 'lshr_ln54_21' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln54_27 = trunc i128 %lshr_ln54_21" [viterbi.c:54]   --->   Operation 686 'trunc' 'trunc_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 687 [1/1] (0.00ns)   --->   "%bitcast_ln54_27 = bitcast i64 %trunc_ln54_27" [viterbi.c:54]   --->   Operation 687 'bitcast' 'bitcast_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 688 [1/2] (2.26ns)   --->   "%llike_1_load_24 = load i12 %llike_1_addr_74" [viterbi.c:54]   --->   Operation 688 'load' 'llike_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln54_93 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 689 'zext' 'zext_ln54_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 690 [1/1] (2.37ns)   --->   "%lshr_ln54_22 = lshr i128 %llike_1_load_24, i128 %zext_ln54_93" [viterbi.c:54]   --->   Operation 690 'lshr' 'lshr_ln54_22' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln54_28 = trunc i128 %lshr_ln54_22" [viterbi.c:54]   --->   Operation 691 'trunc' 'trunc_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 692 [1/1] (0.00ns)   --->   "%bitcast_ln54_28 = bitcast i64 %trunc_ln54_28" [viterbi.c:54]   --->   Operation 692 'bitcast' 'bitcast_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 693 [1/1] (0.84ns)   --->   "%tmp_138 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_27, i64 %bitcast_ln54_28, i2 %tmp_12" [viterbi.c:54]   --->   Operation 693 'mux' 'tmp_138' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 694 [2/2] (2.26ns)   --->   "%llike_load_25 = load i12 %llike_addr_75" [viterbi.c:54]   --->   Operation 694 'load' 'llike_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 695 [2/2] (2.26ns)   --->   "%llike_1_load_26 = load i12 %llike_1_addr_75" [viterbi.c:54]   --->   Operation 695 'load' 'llike_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_23 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln54_143 = zext i7 %shl_ln54_7" [viterbi.c:54]   --->   Operation 696 'zext' 'zext_ln54_143' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 697 [1/1] (2.37ns)   --->   "%lshr_ln54_68 = lshr i128 %transition_0_load_22, i128 %zext_ln54_143" [viterbi.c:54]   --->   Operation 697 'lshr' 'lshr_ln54_68' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln54_77 = trunc i128 %lshr_ln54_68" [viterbi.c:54]   --->   Operation 698 'trunc' 'trunc_ln54_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln54_90 = bitcast i64 %trunc_ln54_77" [viterbi.c:54]   --->   Operation 699 'bitcast' 'bitcast_ln54_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln54_91 = bitcast i64 %trunc_ln54_78" [viterbi.c:54]   --->   Operation 700 'bitcast' 'bitcast_ln54_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 701 [1/1] (0.84ns)   --->   "%tmp_362 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_90, i64 %bitcast_ln54_91, i1 %tmp_23" [viterbi.c:54]   --->   Operation 701 'mux' 'tmp_362' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln54_147 = zext i7 %shl_ln54_8" [viterbi.c:54]   --->   Operation 702 'zext' 'zext_ln54_147' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 703 [1/1] (2.37ns)   --->   "%lshr_ln54_72 = lshr i128 %transition_0_load_23, i128 %zext_ln54_147" [viterbi.c:54]   --->   Operation 703 'lshr' 'lshr_ln54_72' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 704 [1/1] (0.00ns)   --->   "%trunc_ln54_81 = trunc i128 %lshr_ln54_72" [viterbi.c:54]   --->   Operation 704 'trunc' 'trunc_ln54_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 705 [1/1] (0.00ns)   --->   "%bitcast_ln54_94 = bitcast i64 %trunc_ln54_81" [viterbi.c:54]   --->   Operation 705 'bitcast' 'bitcast_ln54_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln54_95 = bitcast i64 %trunc_ln54_82" [viterbi.c:54]   --->   Operation 706 'bitcast' 'bitcast_ln54_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 707 [1/1] (0.84ns)   --->   "%tmp_374 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln54_94, i64 %bitcast_ln54_95, i1 %tmp_25" [viterbi.c:54]   --->   Operation 707 'mux' 'tmp_374' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 708 [1/1] (0.84ns)   --->   "%tmp_531 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_91, i2 %lshr_ln54_2" [viterbi.c:54]   --->   Operation 708 'mux' 'tmp_531' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 709 [1/1] (0.84ns)   --->   "%tmp_536 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 <undef>, i64 %bitcast_ln54_95, i2 %lshr_ln54_3" [viterbi.c:54]   --->   Operation 709 'mux' 'tmp_536' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.15>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "%or_ln54_11 = or i12 %tmp_s, i12 12" [viterbi.c:54]   --->   Operation 710 'or' 'or_ln54_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i12 %or_ln54_11" [viterbi.c:54]   --->   Operation 711 'zext' 'zext_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 712 [1/1] (0.00ns)   --->   "%llike_addr_76 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_20" [viterbi.c:54]   --->   Operation 712 'getelementptr' 'llike_addr_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 713 [1/1] (0.00ns)   --->   "%llike_1_addr_76 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_20" [viterbi.c:54]   --->   Operation 713 'getelementptr' 'llike_1_addr_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node min_s_35)   --->   "%zext_ln9 = zext i1 %min_s" [viterbi.c:9]   --->   Operation 714 'zext' 'zext_ln9' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i64 %p_64" [viterbi.c:55]   --->   Operation 715 'bitcast' 'bitcast_ln55_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_4, i32 52, i32 62" [viterbi.c:55]   --->   Operation 716 'partselect' 'tmp_305' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = trunc i64 %bitcast_ln55_4" [viterbi.c:55]   --->   Operation 717 'trunc' 'trunc_ln55_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i64 %min_p_131" [viterbi.c:55]   --->   Operation 718 'bitcast' 'bitcast_ln55_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_5, i32 52, i32 62" [viterbi.c:55]   --->   Operation 719 'partselect' 'tmp_306' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = trunc i64 %bitcast_ln55_5" [viterbi.c:55]   --->   Operation 720 'trunc' 'trunc_ln55_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 721 [1/1] (0.98ns)   --->   "%icmp_ln55_8 = icmp_ne  i11 %tmp_305, i11 2047" [viterbi.c:55]   --->   Operation 721 'icmp' 'icmp_ln55_8' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 722 [1/1] (1.43ns)   --->   "%icmp_ln55_9 = icmp_eq  i52 %trunc_ln55_4, i52 0" [viterbi.c:55]   --->   Operation 722 'icmp' 'icmp_ln55_9' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_5)   --->   "%or_ln55_35 = or i1 %icmp_ln55_9, i1 %icmp_ln55_8" [viterbi.c:55]   --->   Operation 723 'or' 'or_ln55_35' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 724 [1/1] (0.98ns)   --->   "%icmp_ln55_10 = icmp_ne  i11 %tmp_306, i11 2047" [viterbi.c:55]   --->   Operation 724 'icmp' 'icmp_ln55_10' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 725 [1/1] (1.43ns)   --->   "%icmp_ln55_11 = icmp_eq  i52 %trunc_ln55_5, i52 0" [viterbi.c:55]   --->   Operation 725 'icmp' 'icmp_ln55_11' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_5)   --->   "%or_ln55_36 = or i1 %icmp_ln55_11, i1 %icmp_ln55_10" [viterbi.c:55]   --->   Operation 726 'or' 'or_ln55_36' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_5)   --->   "%and_ln55_4 = and i1 %or_ln55_35, i1 %or_ln55_36" [viterbi.c:55]   --->   Operation 727 'and' 'and_ln55_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 728 [1/2] (3.02ns)   --->   "%tmp_307 = fcmp_olt  i64 %p_64, i64 %min_p_131" [viterbi.c:55]   --->   Operation 728 'dcmp' 'tmp_307' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 729 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_5 = and i1 %and_ln55_4, i1 %tmp_307" [viterbi.c:55]   --->   Operation 729 'and' 'and_ln55_5' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 730 [1/1] (0.62ns)   --->   "%min_p_133 = select i1 %and_ln55_5, i64 %p_64, i64 %min_p_131" [viterbi.c:55]   --->   Operation 730 'select' 'min_p_133' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node min_s_35)   --->   "%select_ln55 = select i1 %and_ln55_5, i2 3, i2 2" [viterbi.c:55]   --->   Operation 731 'select' 'select_ln55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node min_s_35)   --->   "%or_ln55 = or i1 %and_ln55_5, i1 %and_ln55_3" [viterbi.c:55]   --->   Operation 732 'or' 'or_ln55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 733 [1/1] (0.49ns) (out node of the LUT)   --->   "%min_s_35 = select i1 %or_ln55, i2 %select_ln55, i2 %zext_ln9" [viterbi.c:55]   --->   Operation 733 'select' 'min_s_35' <Predicate = (!tmp)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 734 [2/2] (3.02ns)   --->   "%tmp_310 = fcmp_olt  i64 %p_65, i64 %min_p_133" [viterbi.c:55]   --->   Operation 734 'dcmp' 'tmp_310' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 735 [1/5] (5.86ns)   --->   "%p_67 = dadd i64 %tmp_94, i64 %bitcast_ln54_17" [viterbi.c:54]   --->   Operation 735 'dadd' 'p_67' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 736 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_67, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 736 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 737 [2/5] (5.86ns)   --->   "%p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 737 'dadd' 'p_68' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 738 [3/5] (5.86ns)   --->   "%p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 738 'dadd' 'p_69' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 739 [4/5] (5.86ns)   --->   "%p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 739 'dadd' 'p_70' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln54_29 = bitcast i64 %trunc_ln54_29" [viterbi.c:54]   --->   Operation 740 'bitcast' 'bitcast_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 741 [5/5] (5.86ns)   --->   "%p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 741 'dadd' 'p_71' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 742 [1/2] (2.26ns)   --->   "%llike_load_25 = load i12 %llike_addr_75" [viterbi.c:54]   --->   Operation 742 'load' 'llike_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_24 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln54_94 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 743 'zext' 'zext_ln54_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 744 [1/1] (2.37ns)   --->   "%lshr_ln54_23 = lshr i128 %llike_load_25, i128 %zext_ln54_94" [viterbi.c:54]   --->   Operation 744 'lshr' 'lshr_ln54_23' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln54_30 = trunc i128 %lshr_ln54_23" [viterbi.c:54]   --->   Operation 745 'trunc' 'trunc_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln54_30 = bitcast i64 %trunc_ln54_30" [viterbi.c:54]   --->   Operation 746 'bitcast' 'bitcast_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 747 [1/2] (2.26ns)   --->   "%llike_1_load_26 = load i12 %llike_1_addr_75" [viterbi.c:54]   --->   Operation 747 'load' 'llike_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_24 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln54_95 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 748 'zext' 'zext_ln54_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 749 [1/1] (2.37ns)   --->   "%lshr_ln54_24 = lshr i128 %llike_1_load_26, i128 %zext_ln54_95" [viterbi.c:54]   --->   Operation 749 'lshr' 'lshr_ln54_24' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln54_31 = trunc i128 %lshr_ln54_24" [viterbi.c:54]   --->   Operation 750 'trunc' 'trunc_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln54_31 = bitcast i64 %trunc_ln54_31" [viterbi.c:54]   --->   Operation 751 'bitcast' 'bitcast_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 752 [1/1] (0.84ns)   --->   "%tmp_149 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_30, i64 %bitcast_ln54_31, i2 %tmp_12" [viterbi.c:54]   --->   Operation 752 'mux' 'tmp_149' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 753 [2/2] (2.26ns)   --->   "%llike_load_27 = load i12 %llike_addr_76" [viterbi.c:54]   --->   Operation 753 'load' 'llike_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_24 : Operation 754 [2/2] (2.26ns)   --->   "%llike_1_load_28 = load i12 %llike_1_addr_76" [viterbi.c:54]   --->   Operation 754 'load' 'llike_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 25 <SV = 24> <Delay = 7.15>
ST_25 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln54_12 = or i12 %tmp_s, i12 13" [viterbi.c:54]   --->   Operation 755 'or' 'or_ln54_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i12 %or_ln54_12" [viterbi.c:54]   --->   Operation 756 'zext' 'zext_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 757 [1/1] (0.00ns)   --->   "%llike_addr_77 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_21" [viterbi.c:54]   --->   Operation 757 'getelementptr' 'llike_addr_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 758 [1/1] (0.00ns)   --->   "%llike_1_addr_77 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_21" [viterbi.c:54]   --->   Operation 758 'getelementptr' 'llike_1_addr_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i64 %p_65" [viterbi.c:55]   --->   Operation 759 'bitcast' 'bitcast_ln55_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_6, i32 52, i32 62" [viterbi.c:55]   --->   Operation 760 'partselect' 'tmp_308' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = trunc i64 %bitcast_ln55_6" [viterbi.c:55]   --->   Operation 761 'trunc' 'trunc_ln55_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 762 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i64 %min_p_133" [viterbi.c:55]   --->   Operation 762 'bitcast' 'bitcast_ln55_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_7, i32 52, i32 62" [viterbi.c:55]   --->   Operation 763 'partselect' 'tmp_309' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = trunc i64 %bitcast_ln55_7" [viterbi.c:55]   --->   Operation 764 'trunc' 'trunc_ln55_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 765 [1/1] (0.98ns)   --->   "%icmp_ln55_12 = icmp_ne  i11 %tmp_308, i11 2047" [viterbi.c:55]   --->   Operation 765 'icmp' 'icmp_ln55_12' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 766 [1/1] (1.43ns)   --->   "%icmp_ln55_13 = icmp_eq  i52 %trunc_ln55_6, i52 0" [viterbi.c:55]   --->   Operation 766 'icmp' 'icmp_ln55_13' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_7)   --->   "%or_ln55_37 = or i1 %icmp_ln55_13, i1 %icmp_ln55_12" [viterbi.c:55]   --->   Operation 767 'or' 'or_ln55_37' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 768 [1/1] (0.98ns)   --->   "%icmp_ln55_14 = icmp_ne  i11 %tmp_309, i11 2047" [viterbi.c:55]   --->   Operation 768 'icmp' 'icmp_ln55_14' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [1/1] (1.43ns)   --->   "%icmp_ln55_15 = icmp_eq  i52 %trunc_ln55_7, i52 0" [viterbi.c:55]   --->   Operation 769 'icmp' 'icmp_ln55_15' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_7)   --->   "%or_ln55_38 = or i1 %icmp_ln55_15, i1 %icmp_ln55_14" [viterbi.c:55]   --->   Operation 770 'or' 'or_ln55_38' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_7)   --->   "%and_ln55_6 = and i1 %or_ln55_37, i1 %or_ln55_38" [viterbi.c:55]   --->   Operation 771 'and' 'and_ln55_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 772 [1/2] (3.02ns)   --->   "%tmp_310 = fcmp_olt  i64 %p_65, i64 %min_p_133" [viterbi.c:55]   --->   Operation 772 'dcmp' 'tmp_310' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 773 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_7 = and i1 %and_ln55_6, i1 %tmp_310" [viterbi.c:55]   --->   Operation 773 'and' 'and_ln55_7' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 774 [1/1] (0.62ns)   --->   "%min_p_135 = select i1 %and_ln55_7, i64 %p_65, i64 %min_p_133" [viterbi.c:55]   --->   Operation 774 'select' 'min_p_135' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 775 [2/2] (3.02ns)   --->   "%tmp_313 = fcmp_olt  i64 %p_66, i64 %min_p_135" [viterbi.c:55]   --->   Operation 775 'dcmp' 'tmp_313' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 776 [1/5] (5.86ns)   --->   "%p_68 = dadd i64 %tmp_105, i64 %bitcast_ln54_20" [viterbi.c:54]   --->   Operation 776 'dadd' 'p_68' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 777 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_68, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 777 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 778 [2/5] (5.86ns)   --->   "%p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 778 'dadd' 'p_69' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 779 [3/5] (5.86ns)   --->   "%p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 779 'dadd' 'p_70' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 780 [4/5] (5.86ns)   --->   "%p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 780 'dadd' 'p_71' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 781 [1/1] (0.00ns)   --->   "%bitcast_ln54_32 = bitcast i64 %trunc_ln54_32" [viterbi.c:54]   --->   Operation 781 'bitcast' 'bitcast_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 782 [5/5] (5.86ns)   --->   "%p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 782 'dadd' 'p_72' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 783 [1/2] (2.26ns)   --->   "%llike_load_27 = load i12 %llike_addr_76" [viterbi.c:54]   --->   Operation 783 'load' 'llike_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_25 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln54_96 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 784 'zext' 'zext_ln54_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 785 [1/1] (2.37ns)   --->   "%lshr_ln54_25 = lshr i128 %llike_load_27, i128 %zext_ln54_96" [viterbi.c:54]   --->   Operation 785 'lshr' 'lshr_ln54_25' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln54_33 = trunc i128 %lshr_ln54_25" [viterbi.c:54]   --->   Operation 786 'trunc' 'trunc_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln54_33 = bitcast i64 %trunc_ln54_33" [viterbi.c:54]   --->   Operation 787 'bitcast' 'bitcast_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 788 [1/2] (2.26ns)   --->   "%llike_1_load_28 = load i12 %llike_1_addr_76" [viterbi.c:54]   --->   Operation 788 'load' 'llike_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_25 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln54_97 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 789 'zext' 'zext_ln54_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 790 [1/1] (2.37ns)   --->   "%lshr_ln54_26 = lshr i128 %llike_1_load_28, i128 %zext_ln54_97" [viterbi.c:54]   --->   Operation 790 'lshr' 'lshr_ln54_26' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln54_34 = trunc i128 %lshr_ln54_26" [viterbi.c:54]   --->   Operation 791 'trunc' 'trunc_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 792 [1/1] (0.00ns)   --->   "%bitcast_ln54_34 = bitcast i64 %trunc_ln54_34" [viterbi.c:54]   --->   Operation 792 'bitcast' 'bitcast_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_25 : Operation 793 [1/1] (0.84ns)   --->   "%tmp_160 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_33, i64 %bitcast_ln54_34, i2 %tmp_12" [viterbi.c:54]   --->   Operation 793 'mux' 'tmp_160' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 794 [2/2] (2.26ns)   --->   "%llike_load_29 = load i12 %llike_addr_77" [viterbi.c:54]   --->   Operation 794 'load' 'llike_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_25 : Operation 795 [2/2] (2.26ns)   --->   "%llike_1_load_30 = load i12 %llike_1_addr_77" [viterbi.c:54]   --->   Operation 795 'load' 'llike_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 26 <SV = 25> <Delay = 7.15>
ST_26 : Operation 796 [1/1] (0.00ns)   --->   "%or_ln54_13 = or i12 %tmp_s, i12 14" [viterbi.c:54]   --->   Operation 796 'or' 'or_ln54_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i12 %or_ln54_13" [viterbi.c:54]   --->   Operation 797 'zext' 'zext_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 798 [1/1] (0.00ns)   --->   "%llike_addr_78 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_22" [viterbi.c:54]   --->   Operation 798 'getelementptr' 'llike_addr_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 799 [1/1] (0.00ns)   --->   "%llike_1_addr_78 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_22" [viterbi.c:54]   --->   Operation 799 'getelementptr' 'llike_1_addr_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node min_s_36)   --->   "%zext_ln55 = zext i2 %min_s_35" [viterbi.c:55]   --->   Operation 800 'zext' 'zext_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 801 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i64 %p_66" [viterbi.c:55]   --->   Operation 801 'bitcast' 'bitcast_ln55_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_8, i32 52, i32 62" [viterbi.c:55]   --->   Operation 802 'partselect' 'tmp_311' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = trunc i64 %bitcast_ln55_8" [viterbi.c:55]   --->   Operation 803 'trunc' 'trunc_ln55_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 804 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i64 %min_p_135" [viterbi.c:55]   --->   Operation 804 'bitcast' 'bitcast_ln55_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_9, i32 52, i32 62" [viterbi.c:55]   --->   Operation 805 'partselect' 'tmp_312' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = trunc i64 %bitcast_ln55_9" [viterbi.c:55]   --->   Operation 806 'trunc' 'trunc_ln55_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 807 [1/1] (0.98ns)   --->   "%icmp_ln55_16 = icmp_ne  i11 %tmp_311, i11 2047" [viterbi.c:55]   --->   Operation 807 'icmp' 'icmp_ln55_16' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [1/1] (1.43ns)   --->   "%icmp_ln55_17 = icmp_eq  i52 %trunc_ln55_8, i52 0" [viterbi.c:55]   --->   Operation 808 'icmp' 'icmp_ln55_17' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%or_ln55_39 = or i1 %icmp_ln55_17, i1 %icmp_ln55_16" [viterbi.c:55]   --->   Operation 809 'or' 'or_ln55_39' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 810 [1/1] (0.98ns)   --->   "%icmp_ln55_18 = icmp_ne  i11 %tmp_312, i11 2047" [viterbi.c:55]   --->   Operation 810 'icmp' 'icmp_ln55_18' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 811 [1/1] (1.43ns)   --->   "%icmp_ln55_19 = icmp_eq  i52 %trunc_ln55_9, i52 0" [viterbi.c:55]   --->   Operation 811 'icmp' 'icmp_ln55_19' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%or_ln55_40 = or i1 %icmp_ln55_19, i1 %icmp_ln55_18" [viterbi.c:55]   --->   Operation 812 'or' 'or_ln55_40' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_9)   --->   "%and_ln55_8 = and i1 %or_ln55_39, i1 %or_ln55_40" [viterbi.c:55]   --->   Operation 813 'and' 'and_ln55_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 814 [1/2] (3.02ns)   --->   "%tmp_313 = fcmp_olt  i64 %p_66, i64 %min_p_135" [viterbi.c:55]   --->   Operation 814 'dcmp' 'tmp_313' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 815 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_9 = and i1 %and_ln55_8, i1 %tmp_313" [viterbi.c:55]   --->   Operation 815 'and' 'and_ln55_9' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 816 [1/1] (0.62ns)   --->   "%min_p_137 = select i1 %and_ln55_9, i64 %p_66, i64 %min_p_135" [viterbi.c:55]   --->   Operation 816 'select' 'min_p_137' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node min_s_36)   --->   "%select_ln55_4 = select i1 %and_ln55_9, i3 5, i3 4" [viterbi.c:55]   --->   Operation 817 'select' 'select_ln55_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node min_s_36)   --->   "%or_ln55_1 = or i1 %and_ln55_9, i1 %and_ln55_7" [viterbi.c:55]   --->   Operation 818 'or' 'or_ln55_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 819 [1/1] (0.51ns) (out node of the LUT)   --->   "%min_s_36 = select i1 %or_ln55_1, i3 %select_ln55_4, i3 %zext_ln55" [viterbi.c:55]   --->   Operation 819 'select' 'min_s_36' <Predicate = (!tmp)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 820 [2/2] (3.02ns)   --->   "%tmp_317 = fcmp_olt  i64 %p_67, i64 %min_p_137" [viterbi.c:55]   --->   Operation 820 'dcmp' 'tmp_317' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 821 [1/5] (5.86ns)   --->   "%p_69 = dadd i64 %tmp_116, i64 %bitcast_ln54_23" [viterbi.c:54]   --->   Operation 821 'dadd' 'p_69' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 822 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_69, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 822 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 823 [2/5] (5.86ns)   --->   "%p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 823 'dadd' 'p_70' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 824 [3/5] (5.86ns)   --->   "%p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 824 'dadd' 'p_71' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 825 [4/5] (5.86ns)   --->   "%p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 825 'dadd' 'p_72' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln54_35 = bitcast i64 %trunc_ln54_35" [viterbi.c:54]   --->   Operation 826 'bitcast' 'bitcast_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 827 [5/5] (5.86ns)   --->   "%p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 827 'dadd' 'p_73' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 828 [1/2] (2.26ns)   --->   "%llike_load_29 = load i12 %llike_addr_77" [viterbi.c:54]   --->   Operation 828 'load' 'llike_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_26 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln54_99 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 829 'zext' 'zext_ln54_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 830 [1/1] (2.37ns)   --->   "%lshr_ln54_27 = lshr i128 %llike_load_29, i128 %zext_ln54_99" [viterbi.c:54]   --->   Operation 830 'lshr' 'lshr_ln54_27' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln54_36 = trunc i128 %lshr_ln54_27" [viterbi.c:54]   --->   Operation 831 'trunc' 'trunc_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln54_36 = bitcast i64 %trunc_ln54_36" [viterbi.c:54]   --->   Operation 832 'bitcast' 'bitcast_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 833 [1/2] (2.26ns)   --->   "%llike_1_load_30 = load i12 %llike_1_addr_77" [viterbi.c:54]   --->   Operation 833 'load' 'llike_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_26 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln54_100 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 834 'zext' 'zext_ln54_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 835 [1/1] (2.37ns)   --->   "%lshr_ln54_28 = lshr i128 %llike_1_load_30, i128 %zext_ln54_100" [viterbi.c:54]   --->   Operation 835 'lshr' 'lshr_ln54_28' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln54_37 = trunc i128 %lshr_ln54_28" [viterbi.c:54]   --->   Operation 836 'trunc' 'trunc_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 837 [1/1] (0.00ns)   --->   "%bitcast_ln54_37 = bitcast i64 %trunc_ln54_37" [viterbi.c:54]   --->   Operation 837 'bitcast' 'bitcast_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_26 : Operation 838 [1/1] (0.84ns)   --->   "%tmp_171 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_36, i64 %bitcast_ln54_37, i2 %tmp_12" [viterbi.c:54]   --->   Operation 838 'mux' 'tmp_171' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 839 [2/2] (2.26ns)   --->   "%llike_load_31 = load i12 %llike_addr_78" [viterbi.c:54]   --->   Operation 839 'load' 'llike_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_26 : Operation 840 [2/2] (2.26ns)   --->   "%llike_1_load_32 = load i12 %llike_1_addr_78" [viterbi.c:54]   --->   Operation 840 'load' 'llike_1_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 27 <SV = 26> <Delay = 7.15>
ST_27 : Operation 841 [1/1] (0.00ns)   --->   "%or_ln54_14 = or i12 %tmp_s, i12 15" [viterbi.c:54]   --->   Operation 841 'or' 'or_ln54_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln54_23 = zext i12 %or_ln54_14" [viterbi.c:54]   --->   Operation 842 'zext' 'zext_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 843 [1/1] (0.00ns)   --->   "%llike_addr_79 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_23" [viterbi.c:54]   --->   Operation 843 'getelementptr' 'llike_addr_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%llike_1_addr_79 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_23" [viterbi.c:54]   --->   Operation 844 'getelementptr' 'llike_1_addr_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i64 %p_67" [viterbi.c:55]   --->   Operation 845 'bitcast' 'bitcast_ln55_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_10, i32 52, i32 62" [viterbi.c:55]   --->   Operation 846 'partselect' 'tmp_315' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = trunc i64 %bitcast_ln55_10" [viterbi.c:55]   --->   Operation 847 'trunc' 'trunc_ln55_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i64 %min_p_137" [viterbi.c:55]   --->   Operation 848 'bitcast' 'bitcast_ln55_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_11, i32 52, i32 62" [viterbi.c:55]   --->   Operation 849 'partselect' 'tmp_316' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln55_11 = trunc i64 %bitcast_ln55_11" [viterbi.c:55]   --->   Operation 850 'trunc' 'trunc_ln55_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 851 [1/1] (0.98ns)   --->   "%icmp_ln55_20 = icmp_ne  i11 %tmp_315, i11 2047" [viterbi.c:55]   --->   Operation 851 'icmp' 'icmp_ln55_20' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [1/1] (1.43ns)   --->   "%icmp_ln55_21 = icmp_eq  i52 %trunc_ln55_10, i52 0" [viterbi.c:55]   --->   Operation 852 'icmp' 'icmp_ln55_21' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_11)   --->   "%or_ln55_41 = or i1 %icmp_ln55_21, i1 %icmp_ln55_20" [viterbi.c:55]   --->   Operation 853 'or' 'or_ln55_41' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 854 [1/1] (0.98ns)   --->   "%icmp_ln55_22 = icmp_ne  i11 %tmp_316, i11 2047" [viterbi.c:55]   --->   Operation 854 'icmp' 'icmp_ln55_22' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 855 [1/1] (1.43ns)   --->   "%icmp_ln55_23 = icmp_eq  i52 %trunc_ln55_11, i52 0" [viterbi.c:55]   --->   Operation 855 'icmp' 'icmp_ln55_23' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_11)   --->   "%or_ln55_42 = or i1 %icmp_ln55_23, i1 %icmp_ln55_22" [viterbi.c:55]   --->   Operation 856 'or' 'or_ln55_42' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_11)   --->   "%and_ln55_10 = and i1 %or_ln55_41, i1 %or_ln55_42" [viterbi.c:55]   --->   Operation 857 'and' 'and_ln55_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 858 [1/2] (3.02ns)   --->   "%tmp_317 = fcmp_olt  i64 %p_67, i64 %min_p_137" [viterbi.c:55]   --->   Operation 858 'dcmp' 'tmp_317' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 859 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_11 = and i1 %and_ln55_10, i1 %tmp_317" [viterbi.c:55]   --->   Operation 859 'and' 'and_ln55_11' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 860 [1/1] (0.62ns)   --->   "%min_p_139 = select i1 %and_ln55_11, i64 %p_67, i64 %min_p_137" [viterbi.c:55]   --->   Operation 860 'select' 'min_p_139' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 861 [2/2] (3.02ns)   --->   "%tmp_320 = fcmp_olt  i64 %p_68, i64 %min_p_139" [viterbi.c:55]   --->   Operation 861 'dcmp' 'tmp_320' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 862 [1/5] (5.86ns)   --->   "%p_70 = dadd i64 %tmp_127, i64 %bitcast_ln54_26" [viterbi.c:54]   --->   Operation 862 'dadd' 'p_70' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 863 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_70, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 863 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 864 [2/5] (5.86ns)   --->   "%p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 864 'dadd' 'p_71' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 865 [3/5] (5.86ns)   --->   "%p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 865 'dadd' 'p_72' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 866 [4/5] (5.86ns)   --->   "%p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 866 'dadd' 'p_73' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 867 [1/1] (0.00ns)   --->   "%bitcast_ln54_38 = bitcast i64 %trunc_ln54_38" [viterbi.c:54]   --->   Operation 867 'bitcast' 'bitcast_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 868 [5/5] (5.86ns)   --->   "%p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 868 'dadd' 'p_74' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 869 [1/2] (2.26ns)   --->   "%llike_load_31 = load i12 %llike_addr_78" [viterbi.c:54]   --->   Operation 869 'load' 'llike_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_27 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln54_103 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 870 'zext' 'zext_ln54_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 871 [1/1] (2.37ns)   --->   "%lshr_ln54_30 = lshr i128 %llike_load_31, i128 %zext_ln54_103" [viterbi.c:54]   --->   Operation 871 'lshr' 'lshr_ln54_30' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln54_39 = trunc i128 %lshr_ln54_30" [viterbi.c:54]   --->   Operation 872 'trunc' 'trunc_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 873 [1/1] (0.00ns)   --->   "%bitcast_ln54_39 = bitcast i64 %trunc_ln54_39" [viterbi.c:54]   --->   Operation 873 'bitcast' 'bitcast_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 874 [1/2] (2.26ns)   --->   "%llike_1_load_32 = load i12 %llike_1_addr_78" [viterbi.c:54]   --->   Operation 874 'load' 'llike_1_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_27 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln54_104 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 875 'zext' 'zext_ln54_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 876 [1/1] (2.37ns)   --->   "%lshr_ln54_31 = lshr i128 %llike_1_load_32, i128 %zext_ln54_104" [viterbi.c:54]   --->   Operation 876 'lshr' 'lshr_ln54_31' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln54_40 = trunc i128 %lshr_ln54_31" [viterbi.c:54]   --->   Operation 877 'trunc' 'trunc_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 878 [1/1] (0.00ns)   --->   "%bitcast_ln54_40 = bitcast i64 %trunc_ln54_40" [viterbi.c:54]   --->   Operation 878 'bitcast' 'bitcast_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_27 : Operation 879 [1/1] (0.84ns)   --->   "%tmp_182 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_39, i64 %bitcast_ln54_40, i2 %tmp_12" [viterbi.c:54]   --->   Operation 879 'mux' 'tmp_182' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 880 [2/2] (2.26ns)   --->   "%llike_load_33 = load i12 %llike_addr_79" [viterbi.c:54]   --->   Operation 880 'load' 'llike_load_33' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_27 : Operation 881 [2/2] (2.26ns)   --->   "%llike_1_load_34 = load i12 %llike_1_addr_79" [viterbi.c:54]   --->   Operation 881 'load' 'llike_1_load_34' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 28 <SV = 27> <Delay = 7.15>
ST_28 : Operation 882 [1/1] (0.00ns)   --->   "%or_ln54_15 = or i12 %tmp_s, i12 16" [viterbi.c:54]   --->   Operation 882 'or' 'or_ln54_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln54_24 = zext i12 %or_ln54_15" [viterbi.c:54]   --->   Operation 883 'zext' 'zext_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%llike_addr_80 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_24" [viterbi.c:54]   --->   Operation 884 'getelementptr' 'llike_addr_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 885 [1/1] (0.00ns)   --->   "%llike_1_addr_80 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_24" [viterbi.c:54]   --->   Operation 885 'getelementptr' 'llike_1_addr_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 886 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i64 %p_68" [viterbi.c:55]   --->   Operation 886 'bitcast' 'bitcast_ln55_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_12, i32 52, i32 62" [viterbi.c:55]   --->   Operation 887 'partselect' 'tmp_318' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = trunc i64 %bitcast_ln55_12" [viterbi.c:55]   --->   Operation 888 'trunc' 'trunc_ln55_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 889 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i64 %min_p_139" [viterbi.c:55]   --->   Operation 889 'bitcast' 'bitcast_ln55_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_13, i32 52, i32 62" [viterbi.c:55]   --->   Operation 890 'partselect' 'tmp_319' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln55_13 = trunc i64 %bitcast_ln55_13" [viterbi.c:55]   --->   Operation 891 'trunc' 'trunc_ln55_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 892 [1/1] (0.98ns)   --->   "%icmp_ln55_24 = icmp_ne  i11 %tmp_318, i11 2047" [viterbi.c:55]   --->   Operation 892 'icmp' 'icmp_ln55_24' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [1/1] (1.43ns)   --->   "%icmp_ln55_25 = icmp_eq  i52 %trunc_ln55_12, i52 0" [viterbi.c:55]   --->   Operation 893 'icmp' 'icmp_ln55_25' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_13)   --->   "%or_ln55_43 = or i1 %icmp_ln55_25, i1 %icmp_ln55_24" [viterbi.c:55]   --->   Operation 894 'or' 'or_ln55_43' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/1] (0.98ns)   --->   "%icmp_ln55_26 = icmp_ne  i11 %tmp_319, i11 2047" [viterbi.c:55]   --->   Operation 895 'icmp' 'icmp_ln55_26' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 896 [1/1] (1.43ns)   --->   "%icmp_ln55_27 = icmp_eq  i52 %trunc_ln55_13, i52 0" [viterbi.c:55]   --->   Operation 896 'icmp' 'icmp_ln55_27' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_13)   --->   "%or_ln55_44 = or i1 %icmp_ln55_27, i1 %icmp_ln55_26" [viterbi.c:55]   --->   Operation 897 'or' 'or_ln55_44' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_13)   --->   "%and_ln55_12 = and i1 %or_ln55_43, i1 %or_ln55_44" [viterbi.c:55]   --->   Operation 898 'and' 'and_ln55_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 899 [1/2] (3.02ns)   --->   "%tmp_320 = fcmp_olt  i64 %p_68, i64 %min_p_139" [viterbi.c:55]   --->   Operation 899 'dcmp' 'tmp_320' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 900 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_13 = and i1 %and_ln55_12, i1 %tmp_320" [viterbi.c:55]   --->   Operation 900 'and' 'and_ln55_13' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 901 [1/1] (0.62ns)   --->   "%min_p_141 = select i1 %and_ln55_13, i64 %p_68, i64 %min_p_139" [viterbi.c:55]   --->   Operation 901 'select' 'min_p_141' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node min_s_37)   --->   "%select_ln55_11 = select i1 %and_ln55_13, i3 7, i3 6" [viterbi.c:55]   --->   Operation 902 'select' 'select_ln55_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node min_s_37)   --->   "%or_ln55_2 = or i1 %and_ln55_13, i1 %and_ln55_11" [viterbi.c:55]   --->   Operation 903 'or' 'or_ln55_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 904 [1/1] (0.51ns) (out node of the LUT)   --->   "%min_s_37 = select i1 %or_ln55_2, i3 %select_ln55_11, i3 %min_s_36" [viterbi.c:55]   --->   Operation 904 'select' 'min_s_37' <Predicate = (!tmp)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 905 [2/2] (3.02ns)   --->   "%tmp_323 = fcmp_olt  i64 %p_69, i64 %min_p_141" [viterbi.c:55]   --->   Operation 905 'dcmp' 'tmp_323' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 906 [1/5] (5.86ns)   --->   "%p_71 = dadd i64 %tmp_138, i64 %bitcast_ln54_29" [viterbi.c:54]   --->   Operation 906 'dadd' 'p_71' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_71, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 907 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 908 [2/5] (5.86ns)   --->   "%p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 908 'dadd' 'p_72' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 909 [3/5] (5.86ns)   --->   "%p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 909 'dadd' 'p_73' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 910 [4/5] (5.86ns)   --->   "%p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 910 'dadd' 'p_74' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 911 [1/1] (0.00ns)   --->   "%bitcast_ln54_41 = bitcast i64 %trunc_ln54_41" [viterbi.c:54]   --->   Operation 911 'bitcast' 'bitcast_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 912 [5/5] (5.86ns)   --->   "%p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 912 'dadd' 'p_75' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 913 [1/2] (2.26ns)   --->   "%llike_load_33 = load i12 %llike_addr_79" [viterbi.c:54]   --->   Operation 913 'load' 'llike_load_33' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_28 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln54_107 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 914 'zext' 'zext_ln54_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 915 [1/1] (2.37ns)   --->   "%lshr_ln54_33 = lshr i128 %llike_load_33, i128 %zext_ln54_107" [viterbi.c:54]   --->   Operation 915 'lshr' 'lshr_ln54_33' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln54_42 = trunc i128 %lshr_ln54_33" [viterbi.c:54]   --->   Operation 916 'trunc' 'trunc_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln54_42 = bitcast i64 %trunc_ln54_42" [viterbi.c:54]   --->   Operation 917 'bitcast' 'bitcast_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 918 [1/2] (2.26ns)   --->   "%llike_1_load_34 = load i12 %llike_1_addr_79" [viterbi.c:54]   --->   Operation 918 'load' 'llike_1_load_34' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_28 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln54_108 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 919 'zext' 'zext_ln54_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 920 [1/1] (2.37ns)   --->   "%lshr_ln54_34 = lshr i128 %llike_1_load_34, i128 %zext_ln54_108" [viterbi.c:54]   --->   Operation 920 'lshr' 'lshr_ln54_34' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln54_43 = trunc i128 %lshr_ln54_34" [viterbi.c:54]   --->   Operation 921 'trunc' 'trunc_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 922 [1/1] (0.00ns)   --->   "%bitcast_ln54_43 = bitcast i64 %trunc_ln54_43" [viterbi.c:54]   --->   Operation 922 'bitcast' 'bitcast_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_28 : Operation 923 [1/1] (0.84ns)   --->   "%tmp_193 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_42, i64 %bitcast_ln54_43, i2 %tmp_12" [viterbi.c:54]   --->   Operation 923 'mux' 'tmp_193' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 924 [2/2] (2.26ns)   --->   "%llike_load_35 = load i12 %llike_addr_80" [viterbi.c:54]   --->   Operation 924 'load' 'llike_load_35' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_28 : Operation 925 [2/2] (2.26ns)   --->   "%llike_1_load_36 = load i12 %llike_1_addr_80" [viterbi.c:54]   --->   Operation 925 'load' 'llike_1_load_36' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 29 <SV = 28> <Delay = 7.15>
ST_29 : Operation 926 [1/1] (0.00ns)   --->   "%or_ln54_16 = or i12 %tmp_s, i12 17" [viterbi.c:54]   --->   Operation 926 'or' 'or_ln54_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln54_25 = zext i12 %or_ln54_16" [viterbi.c:54]   --->   Operation 927 'zext' 'zext_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 928 [1/1] (0.00ns)   --->   "%llike_addr_81 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_25" [viterbi.c:54]   --->   Operation 928 'getelementptr' 'llike_addr_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 929 [1/1] (0.00ns)   --->   "%llike_1_addr_81 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_25" [viterbi.c:54]   --->   Operation 929 'getelementptr' 'llike_1_addr_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i64 %p_69" [viterbi.c:55]   --->   Operation 930 'bitcast' 'bitcast_ln55_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_14, i32 52, i32 62" [viterbi.c:55]   --->   Operation 931 'partselect' 'tmp_321' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = trunc i64 %bitcast_ln55_14" [viterbi.c:55]   --->   Operation 932 'trunc' 'trunc_ln55_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 933 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i64 %min_p_141" [viterbi.c:55]   --->   Operation 933 'bitcast' 'bitcast_ln55_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_15, i32 52, i32 62" [viterbi.c:55]   --->   Operation 934 'partselect' 'tmp_322' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln55_15 = trunc i64 %bitcast_ln55_15" [viterbi.c:55]   --->   Operation 935 'trunc' 'trunc_ln55_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 936 [1/1] (0.98ns)   --->   "%icmp_ln55_28 = icmp_ne  i11 %tmp_321, i11 2047" [viterbi.c:55]   --->   Operation 936 'icmp' 'icmp_ln55_28' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 937 [1/1] (1.43ns)   --->   "%icmp_ln55_29 = icmp_eq  i52 %trunc_ln55_14, i52 0" [viterbi.c:55]   --->   Operation 937 'icmp' 'icmp_ln55_29' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%or_ln55_45 = or i1 %icmp_ln55_29, i1 %icmp_ln55_28" [viterbi.c:55]   --->   Operation 938 'or' 'or_ln55_45' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 939 [1/1] (0.98ns)   --->   "%icmp_ln55_30 = icmp_ne  i11 %tmp_322, i11 2047" [viterbi.c:55]   --->   Operation 939 'icmp' 'icmp_ln55_30' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 940 [1/1] (1.43ns)   --->   "%icmp_ln55_31 = icmp_eq  i52 %trunc_ln55_15, i52 0" [viterbi.c:55]   --->   Operation 940 'icmp' 'icmp_ln55_31' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%or_ln55_46 = or i1 %icmp_ln55_31, i1 %icmp_ln55_30" [viterbi.c:55]   --->   Operation 941 'or' 'or_ln55_46' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_15)   --->   "%and_ln55_14 = and i1 %or_ln55_45, i1 %or_ln55_46" [viterbi.c:55]   --->   Operation 942 'and' 'and_ln55_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 943 [1/2] (3.02ns)   --->   "%tmp_323 = fcmp_olt  i64 %p_69, i64 %min_p_141" [viterbi.c:55]   --->   Operation 943 'dcmp' 'tmp_323' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 944 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_15 = and i1 %and_ln55_14, i1 %tmp_323" [viterbi.c:55]   --->   Operation 944 'and' 'and_ln55_15' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 945 [1/1] (0.62ns)   --->   "%min_p_143 = select i1 %and_ln55_15, i64 %p_69, i64 %min_p_141" [viterbi.c:55]   --->   Operation 945 'select' 'min_p_143' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 946 [2/2] (3.02ns)   --->   "%tmp_327 = fcmp_olt  i64 %p_70, i64 %min_p_143" [viterbi.c:55]   --->   Operation 946 'dcmp' 'tmp_327' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 947 [1/5] (5.86ns)   --->   "%p_72 = dadd i64 %tmp_149, i64 %bitcast_ln54_32" [viterbi.c:54]   --->   Operation 947 'dadd' 'p_72' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 948 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_72, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 948 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 949 [2/5] (5.86ns)   --->   "%p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 949 'dadd' 'p_73' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 950 [3/5] (5.86ns)   --->   "%p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 950 'dadd' 'p_74' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 951 [4/5] (5.86ns)   --->   "%p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 951 'dadd' 'p_75' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 952 [1/1] (0.00ns)   --->   "%bitcast_ln54_44 = bitcast i64 %trunc_ln54_44" [viterbi.c:54]   --->   Operation 952 'bitcast' 'bitcast_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 953 [5/5] (5.86ns)   --->   "%p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 953 'dadd' 'p_76' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 954 [1/2] (2.26ns)   --->   "%llike_load_35 = load i12 %llike_addr_80" [viterbi.c:54]   --->   Operation 954 'load' 'llike_load_35' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_29 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln54_111 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 955 'zext' 'zext_ln54_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 956 [1/1] (2.37ns)   --->   "%lshr_ln54_36 = lshr i128 %llike_load_35, i128 %zext_ln54_111" [viterbi.c:54]   --->   Operation 956 'lshr' 'lshr_ln54_36' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln54_45 = trunc i128 %lshr_ln54_36" [viterbi.c:54]   --->   Operation 957 'trunc' 'trunc_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 958 [1/1] (0.00ns)   --->   "%bitcast_ln54_45 = bitcast i64 %trunc_ln54_45" [viterbi.c:54]   --->   Operation 958 'bitcast' 'bitcast_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 959 [1/2] (2.26ns)   --->   "%llike_1_load_36 = load i12 %llike_1_addr_80" [viterbi.c:54]   --->   Operation 959 'load' 'llike_1_load_36' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_29 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln54_112 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 960 'zext' 'zext_ln54_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 961 [1/1] (2.37ns)   --->   "%lshr_ln54_37 = lshr i128 %llike_1_load_36, i128 %zext_ln54_112" [viterbi.c:54]   --->   Operation 961 'lshr' 'lshr_ln54_37' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln54_46 = trunc i128 %lshr_ln54_37" [viterbi.c:54]   --->   Operation 962 'trunc' 'trunc_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln54_46 = bitcast i64 %trunc_ln54_46" [viterbi.c:54]   --->   Operation 963 'bitcast' 'bitcast_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_29 : Operation 964 [1/1] (0.84ns)   --->   "%tmp_204 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_45, i64 %bitcast_ln54_46, i2 %tmp_12" [viterbi.c:54]   --->   Operation 964 'mux' 'tmp_204' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 965 [2/2] (2.26ns)   --->   "%llike_load_37 = load i12 %llike_addr_81" [viterbi.c:54]   --->   Operation 965 'load' 'llike_load_37' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_29 : Operation 966 [2/2] (2.26ns)   --->   "%llike_1_load_38 = load i12 %llike_1_addr_81" [viterbi.c:54]   --->   Operation 966 'load' 'llike_1_load_38' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 30 <SV = 29> <Delay = 7.15>
ST_30 : Operation 967 [1/1] (0.00ns)   --->   "%or_ln54_17 = or i12 %tmp_s, i12 18" [viterbi.c:54]   --->   Operation 967 'or' 'or_ln54_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln54_26 = zext i12 %or_ln54_17" [viterbi.c:54]   --->   Operation 968 'zext' 'zext_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 969 [1/1] (0.00ns)   --->   "%llike_addr_82 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_26" [viterbi.c:54]   --->   Operation 969 'getelementptr' 'llike_addr_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 970 [1/1] (0.00ns)   --->   "%llike_1_addr_82 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_26" [viterbi.c:54]   --->   Operation 970 'getelementptr' 'llike_1_addr_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node min_s_38)   --->   "%zext_ln55_1 = zext i3 %min_s_37" [viterbi.c:55]   --->   Operation 971 'zext' 'zext_ln55_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 972 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i64 %p_70" [viterbi.c:55]   --->   Operation 972 'bitcast' 'bitcast_ln55_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_16, i32 52, i32 62" [viterbi.c:55]   --->   Operation 973 'partselect' 'tmp_324' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln55_16 = trunc i64 %bitcast_ln55_16" [viterbi.c:55]   --->   Operation 974 'trunc' 'trunc_ln55_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 975 [1/1] (0.00ns)   --->   "%bitcast_ln55_17 = bitcast i64 %min_p_143" [viterbi.c:55]   --->   Operation 975 'bitcast' 'bitcast_ln55_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_17, i32 52, i32 62" [viterbi.c:55]   --->   Operation 976 'partselect' 'tmp_326' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln55_17 = trunc i64 %bitcast_ln55_17" [viterbi.c:55]   --->   Operation 977 'trunc' 'trunc_ln55_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 978 [1/1] (0.98ns)   --->   "%icmp_ln55_32 = icmp_ne  i11 %tmp_324, i11 2047" [viterbi.c:55]   --->   Operation 978 'icmp' 'icmp_ln55_32' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 979 [1/1] (1.43ns)   --->   "%icmp_ln55_33 = icmp_eq  i52 %trunc_ln55_16, i52 0" [viterbi.c:55]   --->   Operation 979 'icmp' 'icmp_ln55_33' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_17)   --->   "%or_ln55_47 = or i1 %icmp_ln55_33, i1 %icmp_ln55_32" [viterbi.c:55]   --->   Operation 980 'or' 'or_ln55_47' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 981 [1/1] (0.98ns)   --->   "%icmp_ln55_34 = icmp_ne  i11 %tmp_326, i11 2047" [viterbi.c:55]   --->   Operation 981 'icmp' 'icmp_ln55_34' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 982 [1/1] (1.43ns)   --->   "%icmp_ln55_35 = icmp_eq  i52 %trunc_ln55_17, i52 0" [viterbi.c:55]   --->   Operation 982 'icmp' 'icmp_ln55_35' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_17)   --->   "%or_ln55_48 = or i1 %icmp_ln55_35, i1 %icmp_ln55_34" [viterbi.c:55]   --->   Operation 983 'or' 'or_ln55_48' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_17)   --->   "%and_ln55_16 = and i1 %or_ln55_47, i1 %or_ln55_48" [viterbi.c:55]   --->   Operation 984 'and' 'and_ln55_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 985 [1/2] (3.02ns)   --->   "%tmp_327 = fcmp_olt  i64 %p_70, i64 %min_p_143" [viterbi.c:55]   --->   Operation 985 'dcmp' 'tmp_327' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 986 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_17 = and i1 %and_ln55_16, i1 %tmp_327" [viterbi.c:55]   --->   Operation 986 'and' 'and_ln55_17' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 987 [1/1] (0.62ns)   --->   "%min_p_145 = select i1 %and_ln55_17, i64 %p_70, i64 %min_p_143" [viterbi.c:55]   --->   Operation 987 'select' 'min_p_145' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node min_s_38)   --->   "%select_ln55_12 = select i1 %and_ln55_17, i4 9, i4 8" [viterbi.c:55]   --->   Operation 988 'select' 'select_ln55_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node min_s_38)   --->   "%or_ln55_3 = or i1 %and_ln55_17, i1 %and_ln55_15" [viterbi.c:55]   --->   Operation 989 'or' 'or_ln55_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 990 [1/1] (0.58ns) (out node of the LUT)   --->   "%min_s_38 = select i1 %or_ln55_3, i4 %select_ln55_12, i4 %zext_ln55_1" [viterbi.c:55]   --->   Operation 990 'select' 'min_s_38' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 991 [2/2] (3.02ns)   --->   "%tmp_330 = fcmp_olt  i64 %p_71, i64 %min_p_145" [viterbi.c:55]   --->   Operation 991 'dcmp' 'tmp_330' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 992 [1/5] (5.86ns)   --->   "%p_73 = dadd i64 %tmp_160, i64 %bitcast_ln54_35" [viterbi.c:54]   --->   Operation 992 'dadd' 'p_73' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 993 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_73, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 993 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 994 [2/5] (5.86ns)   --->   "%p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 994 'dadd' 'p_74' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 995 [3/5] (5.86ns)   --->   "%p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 995 'dadd' 'p_75' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 996 [4/5] (5.86ns)   --->   "%p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 996 'dadd' 'p_76' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln54_47 = bitcast i64 %tmp_348" [viterbi.c:54]   --->   Operation 997 'bitcast' 'bitcast_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 998 [5/5] (5.86ns)   --->   "%p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 998 'dadd' 'p_77' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 999 [1/2] (2.26ns)   --->   "%llike_load_37 = load i12 %llike_addr_81" [viterbi.c:54]   --->   Operation 999 'load' 'llike_load_37' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_30 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln54_113 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1000 'zext' 'zext_ln54_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1001 [1/1] (2.37ns)   --->   "%lshr_ln54_38 = lshr i128 %llike_load_37, i128 %zext_ln54_113" [viterbi.c:54]   --->   Operation 1001 'lshr' 'lshr_ln54_38' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1002 [1/1] (0.00ns)   --->   "%trunc_ln54_47 = trunc i128 %lshr_ln54_38" [viterbi.c:54]   --->   Operation 1002 'trunc' 'trunc_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1003 [1/1] (0.00ns)   --->   "%bitcast_ln54_48 = bitcast i64 %trunc_ln54_47" [viterbi.c:54]   --->   Operation 1003 'bitcast' 'bitcast_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1004 [1/2] (2.26ns)   --->   "%llike_1_load_38 = load i12 %llike_1_addr_81" [viterbi.c:54]   --->   Operation 1004 'load' 'llike_1_load_38' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_30 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln54_114 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1005 'zext' 'zext_ln54_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1006 [1/1] (2.37ns)   --->   "%lshr_ln54_39 = lshr i128 %llike_1_load_38, i128 %zext_ln54_114" [viterbi.c:54]   --->   Operation 1006 'lshr' 'lshr_ln54_39' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln54_48 = trunc i128 %lshr_ln54_39" [viterbi.c:54]   --->   Operation 1007 'trunc' 'trunc_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1008 [1/1] (0.00ns)   --->   "%bitcast_ln54_49 = bitcast i64 %trunc_ln54_48" [viterbi.c:54]   --->   Operation 1008 'bitcast' 'bitcast_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_30 : Operation 1009 [1/1] (0.84ns)   --->   "%tmp_215 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_48, i64 %bitcast_ln54_49, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1009 'mux' 'tmp_215' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1010 [2/2] (2.26ns)   --->   "%llike_load_39 = load i12 %llike_addr_82" [viterbi.c:54]   --->   Operation 1010 'load' 'llike_load_39' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_30 : Operation 1011 [2/2] (2.26ns)   --->   "%llike_1_load_40 = load i12 %llike_1_addr_82" [viterbi.c:54]   --->   Operation 1011 'load' 'llike_1_load_40' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 31 <SV = 30> <Delay = 7.15>
ST_31 : Operation 1012 [1/1] (0.00ns)   --->   "%or_ln54_18 = or i12 %tmp_s, i12 19" [viterbi.c:54]   --->   Operation 1012 'or' 'or_ln54_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln54_27 = zext i12 %or_ln54_18" [viterbi.c:54]   --->   Operation 1013 'zext' 'zext_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1014 [1/1] (0.00ns)   --->   "%llike_addr_83 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_27" [viterbi.c:54]   --->   Operation 1014 'getelementptr' 'llike_addr_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1015 [1/1] (0.00ns)   --->   "%llike_1_addr_83 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_27" [viterbi.c:54]   --->   Operation 1015 'getelementptr' 'llike_1_addr_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1016 [1/1] (0.00ns)   --->   "%bitcast_ln55_18 = bitcast i64 %p_71" [viterbi.c:55]   --->   Operation 1016 'bitcast' 'bitcast_ln55_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_18, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1017 'partselect' 'tmp_328' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln55_18 = trunc i64 %bitcast_ln55_18" [viterbi.c:55]   --->   Operation 1018 'trunc' 'trunc_ln55_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1019 [1/1] (0.00ns)   --->   "%bitcast_ln55_19 = bitcast i64 %min_p_145" [viterbi.c:55]   --->   Operation 1019 'bitcast' 'bitcast_ln55_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_19, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1020 'partselect' 'tmp_329' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln55_19 = trunc i64 %bitcast_ln55_19" [viterbi.c:55]   --->   Operation 1021 'trunc' 'trunc_ln55_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1022 [1/1] (0.98ns)   --->   "%icmp_ln55_36 = icmp_ne  i11 %tmp_328, i11 2047" [viterbi.c:55]   --->   Operation 1022 'icmp' 'icmp_ln55_36' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1023 [1/1] (1.43ns)   --->   "%icmp_ln55_37 = icmp_eq  i52 %trunc_ln55_18, i52 0" [viterbi.c:55]   --->   Operation 1023 'icmp' 'icmp_ln55_37' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_19)   --->   "%or_ln55_49 = or i1 %icmp_ln55_37, i1 %icmp_ln55_36" [viterbi.c:55]   --->   Operation 1024 'or' 'or_ln55_49' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1025 [1/1] (0.98ns)   --->   "%icmp_ln55_38 = icmp_ne  i11 %tmp_329, i11 2047" [viterbi.c:55]   --->   Operation 1025 'icmp' 'icmp_ln55_38' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1026 [1/1] (1.43ns)   --->   "%icmp_ln55_39 = icmp_eq  i52 %trunc_ln55_19, i52 0" [viterbi.c:55]   --->   Operation 1026 'icmp' 'icmp_ln55_39' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_19)   --->   "%or_ln55_50 = or i1 %icmp_ln55_39, i1 %icmp_ln55_38" [viterbi.c:55]   --->   Operation 1027 'or' 'or_ln55_50' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_19)   --->   "%and_ln55_18 = and i1 %or_ln55_49, i1 %or_ln55_50" [viterbi.c:55]   --->   Operation 1028 'and' 'and_ln55_18' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1029 [1/2] (3.02ns)   --->   "%tmp_330 = fcmp_olt  i64 %p_71, i64 %min_p_145" [viterbi.c:55]   --->   Operation 1029 'dcmp' 'tmp_330' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1030 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_19 = and i1 %and_ln55_18, i1 %tmp_330" [viterbi.c:55]   --->   Operation 1030 'and' 'and_ln55_19' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1031 [1/1] (0.62ns)   --->   "%min_p_147 = select i1 %and_ln55_19, i64 %p_71, i64 %min_p_145" [viterbi.c:55]   --->   Operation 1031 'select' 'min_p_147' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1032 [2/2] (3.02ns)   --->   "%tmp_333 = fcmp_olt  i64 %p_72, i64 %min_p_147" [viterbi.c:55]   --->   Operation 1032 'dcmp' 'tmp_333' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1033 [1/5] (5.86ns)   --->   "%p_74 = dadd i64 %tmp_171, i64 %bitcast_ln54_38" [viterbi.c:54]   --->   Operation 1033 'dadd' 'p_74' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1034 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_74, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1034 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1035 [2/5] (5.86ns)   --->   "%p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1035 'dadd' 'p_75' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1036 [3/5] (5.86ns)   --->   "%p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1036 'dadd' 'p_76' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1037 [4/5] (5.86ns)   --->   "%p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1037 'dadd' 'p_77' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1038 [1/1] (0.00ns)   --->   "%bitcast_ln54_50 = bitcast i64 %tmp_353" [viterbi.c:54]   --->   Operation 1038 'bitcast' 'bitcast_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1039 [5/5] (5.86ns)   --->   "%p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1039 'dadd' 'p_78' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1040 [1/2] (2.26ns)   --->   "%llike_load_39 = load i12 %llike_addr_82" [viterbi.c:54]   --->   Operation 1040 'load' 'llike_load_39' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_31 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln54_115 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1041 'zext' 'zext_ln54_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1042 [1/1] (2.37ns)   --->   "%lshr_ln54_40 = lshr i128 %llike_load_39, i128 %zext_ln54_115" [viterbi.c:54]   --->   Operation 1042 'lshr' 'lshr_ln54_40' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln54_49 = trunc i128 %lshr_ln54_40" [viterbi.c:54]   --->   Operation 1043 'trunc' 'trunc_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln54_51 = bitcast i64 %trunc_ln54_49" [viterbi.c:54]   --->   Operation 1044 'bitcast' 'bitcast_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1045 [1/2] (2.26ns)   --->   "%llike_1_load_40 = load i12 %llike_1_addr_82" [viterbi.c:54]   --->   Operation 1045 'load' 'llike_1_load_40' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_31 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln54_116 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1046 'zext' 'zext_ln54_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1047 [1/1] (2.37ns)   --->   "%lshr_ln54_41 = lshr i128 %llike_1_load_40, i128 %zext_ln54_116" [viterbi.c:54]   --->   Operation 1047 'lshr' 'lshr_ln54_41' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln54_50 = trunc i128 %lshr_ln54_41" [viterbi.c:54]   --->   Operation 1048 'trunc' 'trunc_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln54_52 = bitcast i64 %trunc_ln54_50" [viterbi.c:54]   --->   Operation 1049 'bitcast' 'bitcast_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_31 : Operation 1050 [1/1] (0.84ns)   --->   "%tmp_226 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_51, i64 %bitcast_ln54_52, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1050 'mux' 'tmp_226' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1051 [2/2] (2.26ns)   --->   "%llike_load_41 = load i12 %llike_addr_83" [viterbi.c:54]   --->   Operation 1051 'load' 'llike_load_41' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_31 : Operation 1052 [2/2] (2.26ns)   --->   "%llike_1_load_42 = load i12 %llike_1_addr_83" [viterbi.c:54]   --->   Operation 1052 'load' 'llike_1_load_42' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 32 <SV = 31> <Delay = 7.15>
ST_32 : Operation 1053 [1/1] (0.00ns)   --->   "%or_ln54_19 = or i12 %tmp_s, i12 20" [viterbi.c:54]   --->   Operation 1053 'or' 'or_ln54_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln54_28 = zext i12 %or_ln54_19" [viterbi.c:54]   --->   Operation 1054 'zext' 'zext_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1055 [1/1] (0.00ns)   --->   "%llike_addr_84 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_28" [viterbi.c:54]   --->   Operation 1055 'getelementptr' 'llike_addr_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1056 [1/1] (0.00ns)   --->   "%llike_1_addr_84 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_28" [viterbi.c:54]   --->   Operation 1056 'getelementptr' 'llike_1_addr_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1057 [1/1] (0.00ns)   --->   "%bitcast_ln55_20 = bitcast i64 %p_72" [viterbi.c:55]   --->   Operation 1057 'bitcast' 'bitcast_ln55_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_20, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1058 'partselect' 'tmp_331' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln55_20 = trunc i64 %bitcast_ln55_20" [viterbi.c:55]   --->   Operation 1059 'trunc' 'trunc_ln55_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1060 [1/1] (0.00ns)   --->   "%bitcast_ln55_21 = bitcast i64 %min_p_147" [viterbi.c:55]   --->   Operation 1060 'bitcast' 'bitcast_ln55_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_21, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1061 'partselect' 'tmp_332' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln55_21 = trunc i64 %bitcast_ln55_21" [viterbi.c:55]   --->   Operation 1062 'trunc' 'trunc_ln55_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1063 [1/1] (0.98ns)   --->   "%icmp_ln55_40 = icmp_ne  i11 %tmp_331, i11 2047" [viterbi.c:55]   --->   Operation 1063 'icmp' 'icmp_ln55_40' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1064 [1/1] (1.43ns)   --->   "%icmp_ln55_41 = icmp_eq  i52 %trunc_ln55_20, i52 0" [viterbi.c:55]   --->   Operation 1064 'icmp' 'icmp_ln55_41' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%or_ln55_51 = or i1 %icmp_ln55_41, i1 %icmp_ln55_40" [viterbi.c:55]   --->   Operation 1065 'or' 'or_ln55_51' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1066 [1/1] (0.98ns)   --->   "%icmp_ln55_42 = icmp_ne  i11 %tmp_332, i11 2047" [viterbi.c:55]   --->   Operation 1066 'icmp' 'icmp_ln55_42' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1067 [1/1] (1.43ns)   --->   "%icmp_ln55_43 = icmp_eq  i52 %trunc_ln55_21, i52 0" [viterbi.c:55]   --->   Operation 1067 'icmp' 'icmp_ln55_43' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%or_ln55_52 = or i1 %icmp_ln55_43, i1 %icmp_ln55_42" [viterbi.c:55]   --->   Operation 1068 'or' 'or_ln55_52' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_21)   --->   "%and_ln55_20 = and i1 %or_ln55_51, i1 %or_ln55_52" [viterbi.c:55]   --->   Operation 1069 'and' 'and_ln55_20' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1070 [1/2] (3.02ns)   --->   "%tmp_333 = fcmp_olt  i64 %p_72, i64 %min_p_147" [viterbi.c:55]   --->   Operation 1070 'dcmp' 'tmp_333' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1071 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_21 = and i1 %and_ln55_20, i1 %tmp_333" [viterbi.c:55]   --->   Operation 1071 'and' 'and_ln55_21' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1072 [1/1] (0.62ns)   --->   "%min_p_149 = select i1 %and_ln55_21, i64 %p_72, i64 %min_p_147" [viterbi.c:55]   --->   Operation 1072 'select' 'min_p_149' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node min_s_39)   --->   "%select_ln55_16 = select i1 %and_ln55_21, i4 11, i4 10" [viterbi.c:55]   --->   Operation 1073 'select' 'select_ln55_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node min_s_39)   --->   "%or_ln55_4 = or i1 %and_ln55_21, i1 %and_ln55_19" [viterbi.c:55]   --->   Operation 1074 'or' 'or_ln55_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1075 [1/1] (0.58ns) (out node of the LUT)   --->   "%min_s_39 = select i1 %or_ln55_4, i4 %select_ln55_16, i4 %min_s_38" [viterbi.c:55]   --->   Operation 1075 'select' 'min_s_39' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1076 [2/2] (3.02ns)   --->   "%tmp_337 = fcmp_olt  i64 %p_73, i64 %min_p_149" [viterbi.c:55]   --->   Operation 1076 'dcmp' 'tmp_337' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1077 [1/5] (5.86ns)   --->   "%p_75 = dadd i64 %tmp_182, i64 %bitcast_ln54_41" [viterbi.c:54]   --->   Operation 1077 'dadd' 'p_75' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1078 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_75, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1078 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1079 [2/5] (5.86ns)   --->   "%p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1079 'dadd' 'p_76' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1080 [3/5] (5.86ns)   --->   "%p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1080 'dadd' 'p_77' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1081 [4/5] (5.86ns)   --->   "%p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1081 'dadd' 'p_78' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln54_53 = bitcast i64 %tmp_357" [viterbi.c:54]   --->   Operation 1082 'bitcast' 'bitcast_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1083 [5/5] (5.86ns)   --->   "%p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1083 'dadd' 'p_79' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1084 [1/2] (2.26ns)   --->   "%llike_load_41 = load i12 %llike_addr_83" [viterbi.c:54]   --->   Operation 1084 'load' 'llike_load_41' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_32 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln54_117 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1085 'zext' 'zext_ln54_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1086 [1/1] (2.37ns)   --->   "%lshr_ln54_42 = lshr i128 %llike_load_41, i128 %zext_ln54_117" [viterbi.c:54]   --->   Operation 1086 'lshr' 'lshr_ln54_42' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln54_51 = trunc i128 %lshr_ln54_42" [viterbi.c:54]   --->   Operation 1087 'trunc' 'trunc_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln54_54 = bitcast i64 %trunc_ln54_51" [viterbi.c:54]   --->   Operation 1088 'bitcast' 'bitcast_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1089 [1/2] (2.26ns)   --->   "%llike_1_load_42 = load i12 %llike_1_addr_83" [viterbi.c:54]   --->   Operation 1089 'load' 'llike_1_load_42' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_32 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln54_118 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1090 'zext' 'zext_ln54_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1091 [1/1] (2.37ns)   --->   "%lshr_ln54_43 = lshr i128 %llike_1_load_42, i128 %zext_ln54_118" [viterbi.c:54]   --->   Operation 1091 'lshr' 'lshr_ln54_43' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln54_52 = trunc i128 %lshr_ln54_43" [viterbi.c:54]   --->   Operation 1092 'trunc' 'trunc_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1093 [1/1] (0.00ns)   --->   "%bitcast_ln54_55 = bitcast i64 %trunc_ln54_52" [viterbi.c:54]   --->   Operation 1093 'bitcast' 'bitcast_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_32 : Operation 1094 [1/1] (0.84ns)   --->   "%tmp_237 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_54, i64 %bitcast_ln54_55, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1094 'mux' 'tmp_237' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1095 [2/2] (2.26ns)   --->   "%llike_load_43 = load i12 %llike_addr_84" [viterbi.c:54]   --->   Operation 1095 'load' 'llike_load_43' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_32 : Operation 1096 [2/2] (2.26ns)   --->   "%llike_1_load_44 = load i12 %llike_1_addr_84" [viterbi.c:54]   --->   Operation 1096 'load' 'llike_1_load_44' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 33 <SV = 32> <Delay = 7.15>
ST_33 : Operation 1097 [1/1] (0.00ns)   --->   "%or_ln54_20 = or i12 %tmp_s, i12 21" [viterbi.c:54]   --->   Operation 1097 'or' 'or_ln54_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln54_29 = zext i12 %or_ln54_20" [viterbi.c:54]   --->   Operation 1098 'zext' 'zext_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1099 [1/1] (0.00ns)   --->   "%llike_addr_85 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_29" [viterbi.c:54]   --->   Operation 1099 'getelementptr' 'llike_addr_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1100 [1/1] (0.00ns)   --->   "%llike_1_addr_85 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_29" [viterbi.c:54]   --->   Operation 1100 'getelementptr' 'llike_1_addr_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1101 [1/1] (0.00ns)   --->   "%bitcast_ln55_22 = bitcast i64 %p_73" [viterbi.c:55]   --->   Operation 1101 'bitcast' 'bitcast_ln55_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_22, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1102 'partselect' 'tmp_334' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln55_22 = trunc i64 %bitcast_ln55_22" [viterbi.c:55]   --->   Operation 1103 'trunc' 'trunc_ln55_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1104 [1/1] (0.00ns)   --->   "%bitcast_ln55_23 = bitcast i64 %min_p_149" [viterbi.c:55]   --->   Operation 1104 'bitcast' 'bitcast_ln55_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_23, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1105 'partselect' 'tmp_335' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln55_23 = trunc i64 %bitcast_ln55_23" [viterbi.c:55]   --->   Operation 1106 'trunc' 'trunc_ln55_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1107 [1/1] (0.98ns)   --->   "%icmp_ln55_44 = icmp_ne  i11 %tmp_334, i11 2047" [viterbi.c:55]   --->   Operation 1107 'icmp' 'icmp_ln55_44' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1108 [1/1] (1.43ns)   --->   "%icmp_ln55_45 = icmp_eq  i52 %trunc_ln55_22, i52 0" [viterbi.c:55]   --->   Operation 1108 'icmp' 'icmp_ln55_45' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_23)   --->   "%or_ln55_53 = or i1 %icmp_ln55_45, i1 %icmp_ln55_44" [viterbi.c:55]   --->   Operation 1109 'or' 'or_ln55_53' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1110 [1/1] (0.98ns)   --->   "%icmp_ln55_46 = icmp_ne  i11 %tmp_335, i11 2047" [viterbi.c:55]   --->   Operation 1110 'icmp' 'icmp_ln55_46' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1111 [1/1] (1.43ns)   --->   "%icmp_ln55_47 = icmp_eq  i52 %trunc_ln55_23, i52 0" [viterbi.c:55]   --->   Operation 1111 'icmp' 'icmp_ln55_47' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_23)   --->   "%or_ln55_54 = or i1 %icmp_ln55_47, i1 %icmp_ln55_46" [viterbi.c:55]   --->   Operation 1112 'or' 'or_ln55_54' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_23)   --->   "%and_ln55_22 = and i1 %or_ln55_53, i1 %or_ln55_54" [viterbi.c:55]   --->   Operation 1113 'and' 'and_ln55_22' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1114 [1/2] (3.02ns)   --->   "%tmp_337 = fcmp_olt  i64 %p_73, i64 %min_p_149" [viterbi.c:55]   --->   Operation 1114 'dcmp' 'tmp_337' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1115 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_23 = and i1 %and_ln55_22, i1 %tmp_337" [viterbi.c:55]   --->   Operation 1115 'and' 'and_ln55_23' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1116 [1/1] (0.62ns)   --->   "%min_p_151 = select i1 %and_ln55_23, i64 %p_73, i64 %min_p_149" [viterbi.c:55]   --->   Operation 1116 'select' 'min_p_151' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1117 [2/2] (3.02ns)   --->   "%tmp_340 = fcmp_olt  i64 %p_74, i64 %min_p_151" [viterbi.c:55]   --->   Operation 1117 'dcmp' 'tmp_340' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1118 [1/5] (5.86ns)   --->   "%p_76 = dadd i64 %tmp_193, i64 %bitcast_ln54_44" [viterbi.c:54]   --->   Operation 1118 'dadd' 'p_76' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1119 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_76, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1119 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1120 [2/5] (5.86ns)   --->   "%p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1120 'dadd' 'p_77' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1121 [3/5] (5.86ns)   --->   "%p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1121 'dadd' 'p_78' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1122 [4/5] (5.86ns)   --->   "%p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1122 'dadd' 'p_79' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1123 [1/1] (0.00ns)   --->   "%bitcast_ln54_56 = bitcast i64 %tmp_363" [viterbi.c:54]   --->   Operation 1123 'bitcast' 'bitcast_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1124 [5/5] (5.86ns)   --->   "%p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1124 'dadd' 'p_80' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1125 [1/2] (2.26ns)   --->   "%llike_load_43 = load i12 %llike_addr_84" [viterbi.c:54]   --->   Operation 1125 'load' 'llike_load_43' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_33 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln54_119 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1126 'zext' 'zext_ln54_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1127 [1/1] (2.37ns)   --->   "%lshr_ln54_44 = lshr i128 %llike_load_43, i128 %zext_ln54_119" [viterbi.c:54]   --->   Operation 1127 'lshr' 'lshr_ln54_44' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln54_53 = trunc i128 %lshr_ln54_44" [viterbi.c:54]   --->   Operation 1128 'trunc' 'trunc_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1129 [1/1] (0.00ns)   --->   "%bitcast_ln54_57 = bitcast i64 %trunc_ln54_53" [viterbi.c:54]   --->   Operation 1129 'bitcast' 'bitcast_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1130 [1/2] (2.26ns)   --->   "%llike_1_load_44 = load i12 %llike_1_addr_84" [viterbi.c:54]   --->   Operation 1130 'load' 'llike_1_load_44' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_33 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln54_120 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1131 'zext' 'zext_ln54_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1132 [1/1] (2.37ns)   --->   "%lshr_ln54_45 = lshr i128 %llike_1_load_44, i128 %zext_ln54_120" [viterbi.c:54]   --->   Operation 1132 'lshr' 'lshr_ln54_45' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln54_54 = trunc i128 %lshr_ln54_45" [viterbi.c:54]   --->   Operation 1133 'trunc' 'trunc_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln54_58 = bitcast i64 %trunc_ln54_54" [viterbi.c:54]   --->   Operation 1134 'bitcast' 'bitcast_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_33 : Operation 1135 [1/1] (0.84ns)   --->   "%tmp_248 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_57, i64 %bitcast_ln54_58, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1135 'mux' 'tmp_248' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1136 [2/2] (2.26ns)   --->   "%llike_load_45 = load i12 %llike_addr_85" [viterbi.c:54]   --->   Operation 1136 'load' 'llike_load_45' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_33 : Operation 1137 [2/2] (2.26ns)   --->   "%llike_1_load_46 = load i12 %llike_1_addr_85" [viterbi.c:54]   --->   Operation 1137 'load' 'llike_1_load_46' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 34 <SV = 33> <Delay = 7.15>
ST_34 : Operation 1138 [1/1] (0.00ns)   --->   "%or_ln54_21 = or i12 %tmp_s, i12 22" [viterbi.c:54]   --->   Operation 1138 'or' 'or_ln54_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln54_30 = zext i12 %or_ln54_21" [viterbi.c:54]   --->   Operation 1139 'zext' 'zext_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1140 [1/1] (0.00ns)   --->   "%llike_addr_86 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_30" [viterbi.c:54]   --->   Operation 1140 'getelementptr' 'llike_addr_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1141 [1/1] (0.00ns)   --->   "%llike_1_addr_86 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_30" [viterbi.c:54]   --->   Operation 1141 'getelementptr' 'llike_1_addr_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1142 [1/1] (0.00ns)   --->   "%bitcast_ln55_24 = bitcast i64 %p_74" [viterbi.c:55]   --->   Operation 1142 'bitcast' 'bitcast_ln55_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_24, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1143 'partselect' 'tmp_338' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln55_24 = trunc i64 %bitcast_ln55_24" [viterbi.c:55]   --->   Operation 1144 'trunc' 'trunc_ln55_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1145 [1/1] (0.00ns)   --->   "%bitcast_ln55_25 = bitcast i64 %min_p_151" [viterbi.c:55]   --->   Operation 1145 'bitcast' 'bitcast_ln55_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_25, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1146 'partselect' 'tmp_339' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln55_25 = trunc i64 %bitcast_ln55_25" [viterbi.c:55]   --->   Operation 1147 'trunc' 'trunc_ln55_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1148 [1/1] (0.98ns)   --->   "%icmp_ln55_48 = icmp_ne  i11 %tmp_338, i11 2047" [viterbi.c:55]   --->   Operation 1148 'icmp' 'icmp_ln55_48' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1149 [1/1] (1.43ns)   --->   "%icmp_ln55_49 = icmp_eq  i52 %trunc_ln55_24, i52 0" [viterbi.c:55]   --->   Operation 1149 'icmp' 'icmp_ln55_49' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_25)   --->   "%or_ln55_55 = or i1 %icmp_ln55_49, i1 %icmp_ln55_48" [viterbi.c:55]   --->   Operation 1150 'or' 'or_ln55_55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1151 [1/1] (0.98ns)   --->   "%icmp_ln55_50 = icmp_ne  i11 %tmp_339, i11 2047" [viterbi.c:55]   --->   Operation 1151 'icmp' 'icmp_ln55_50' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1152 [1/1] (1.43ns)   --->   "%icmp_ln55_51 = icmp_eq  i52 %trunc_ln55_25, i52 0" [viterbi.c:55]   --->   Operation 1152 'icmp' 'icmp_ln55_51' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_25)   --->   "%or_ln55_56 = or i1 %icmp_ln55_51, i1 %icmp_ln55_50" [viterbi.c:55]   --->   Operation 1153 'or' 'or_ln55_56' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_25)   --->   "%and_ln55_24 = and i1 %or_ln55_55, i1 %or_ln55_56" [viterbi.c:55]   --->   Operation 1154 'and' 'and_ln55_24' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1155 [1/2] (3.02ns)   --->   "%tmp_340 = fcmp_olt  i64 %p_74, i64 %min_p_151" [viterbi.c:55]   --->   Operation 1155 'dcmp' 'tmp_340' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1156 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_25 = and i1 %and_ln55_24, i1 %tmp_340" [viterbi.c:55]   --->   Operation 1156 'and' 'and_ln55_25' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1157 [1/1] (0.62ns)   --->   "%min_p_153 = select i1 %and_ln55_25, i64 %p_74, i64 %min_p_151" [viterbi.c:55]   --->   Operation 1157 'select' 'min_p_153' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node min_s_40)   --->   "%select_ln55_23 = select i1 %and_ln55_25, i4 13, i4 12" [viterbi.c:55]   --->   Operation 1158 'select' 'select_ln55_23' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node min_s_40)   --->   "%or_ln55_5 = or i1 %and_ln55_25, i1 %and_ln55_23" [viterbi.c:55]   --->   Operation 1159 'or' 'or_ln55_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1160 [1/1] (0.58ns) (out node of the LUT)   --->   "%min_s_40 = select i1 %or_ln55_5, i4 %select_ln55_23, i4 %min_s_39" [viterbi.c:55]   --->   Operation 1160 'select' 'min_s_40' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1161 [2/2] (3.02ns)   --->   "%tmp_343 = fcmp_olt  i64 %p_75, i64 %min_p_153" [viterbi.c:55]   --->   Operation 1161 'dcmp' 'tmp_343' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1162 [1/5] (5.86ns)   --->   "%p_77 = dadd i64 %tmp_204, i64 %bitcast_ln54_47" [viterbi.c:54]   --->   Operation 1162 'dadd' 'p_77' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1163 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_77, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1163 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1164 [2/5] (5.86ns)   --->   "%p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1164 'dadd' 'p_78' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1165 [3/5] (5.86ns)   --->   "%p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1165 'dadd' 'p_79' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1166 [4/5] (5.86ns)   --->   "%p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1166 'dadd' 'p_80' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1167 [1/1] (0.00ns)   --->   "%bitcast_ln54_59 = bitcast i64 %tmp_367" [viterbi.c:54]   --->   Operation 1167 'bitcast' 'bitcast_ln54_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1168 [5/5] (5.86ns)   --->   "%p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1168 'dadd' 'p_81' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1169 [1/2] (2.26ns)   --->   "%llike_load_45 = load i12 %llike_addr_85" [viterbi.c:54]   --->   Operation 1169 'load' 'llike_load_45' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_34 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln54_121 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1170 'zext' 'zext_ln54_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1171 [1/1] (2.37ns)   --->   "%lshr_ln54_46 = lshr i128 %llike_load_45, i128 %zext_ln54_121" [viterbi.c:54]   --->   Operation 1171 'lshr' 'lshr_ln54_46' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln54_55 = trunc i128 %lshr_ln54_46" [viterbi.c:54]   --->   Operation 1172 'trunc' 'trunc_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1173 [1/1] (0.00ns)   --->   "%bitcast_ln54_60 = bitcast i64 %trunc_ln54_55" [viterbi.c:54]   --->   Operation 1173 'bitcast' 'bitcast_ln54_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1174 [1/2] (2.26ns)   --->   "%llike_1_load_46 = load i12 %llike_1_addr_85" [viterbi.c:54]   --->   Operation 1174 'load' 'llike_1_load_46' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_34 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln54_122 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1175 'zext' 'zext_ln54_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1176 [1/1] (2.37ns)   --->   "%lshr_ln54_47 = lshr i128 %llike_1_load_46, i128 %zext_ln54_122" [viterbi.c:54]   --->   Operation 1176 'lshr' 'lshr_ln54_47' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln54_56 = trunc i128 %lshr_ln54_47" [viterbi.c:54]   --->   Operation 1177 'trunc' 'trunc_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1178 [1/1] (0.00ns)   --->   "%bitcast_ln54_61 = bitcast i64 %trunc_ln54_56" [viterbi.c:54]   --->   Operation 1178 'bitcast' 'bitcast_ln54_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_34 : Operation 1179 [1/1] (0.84ns)   --->   "%tmp_259 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_60, i64 %bitcast_ln54_61, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1179 'mux' 'tmp_259' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1180 [2/2] (2.26ns)   --->   "%llike_load_47 = load i12 %llike_addr_86" [viterbi.c:54]   --->   Operation 1180 'load' 'llike_load_47' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_34 : Operation 1181 [2/2] (2.26ns)   --->   "%llike_1_load_48 = load i12 %llike_1_addr_86" [viterbi.c:54]   --->   Operation 1181 'load' 'llike_1_load_48' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 35 <SV = 34> <Delay = 7.15>
ST_35 : Operation 1182 [1/1] (0.00ns)   --->   "%or_ln54_22 = or i12 %tmp_s, i12 23" [viterbi.c:54]   --->   Operation 1182 'or' 'or_ln54_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln54_31 = zext i12 %or_ln54_22" [viterbi.c:54]   --->   Operation 1183 'zext' 'zext_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1184 [1/1] (0.00ns)   --->   "%llike_addr_87 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_31" [viterbi.c:54]   --->   Operation 1184 'getelementptr' 'llike_addr_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1185 [1/1] (0.00ns)   --->   "%llike_1_addr_87 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_31" [viterbi.c:54]   --->   Operation 1185 'getelementptr' 'llike_1_addr_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1186 [1/1] (0.00ns)   --->   "%bitcast_ln55_26 = bitcast i64 %p_75" [viterbi.c:55]   --->   Operation 1186 'bitcast' 'bitcast_ln55_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_26, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1187 'partselect' 'tmp_341' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln55_26 = trunc i64 %bitcast_ln55_26" [viterbi.c:55]   --->   Operation 1188 'trunc' 'trunc_ln55_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln55_27 = bitcast i64 %min_p_153" [viterbi.c:55]   --->   Operation 1189 'bitcast' 'bitcast_ln55_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_27, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1190 'partselect' 'tmp_342' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1191 [1/1] (0.00ns)   --->   "%trunc_ln55_27 = trunc i64 %bitcast_ln55_27" [viterbi.c:55]   --->   Operation 1191 'trunc' 'trunc_ln55_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1192 [1/1] (0.98ns)   --->   "%icmp_ln55_52 = icmp_ne  i11 %tmp_341, i11 2047" [viterbi.c:55]   --->   Operation 1192 'icmp' 'icmp_ln55_52' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1193 [1/1] (1.43ns)   --->   "%icmp_ln55_53 = icmp_eq  i52 %trunc_ln55_26, i52 0" [viterbi.c:55]   --->   Operation 1193 'icmp' 'icmp_ln55_53' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%or_ln55_57 = or i1 %icmp_ln55_53, i1 %icmp_ln55_52" [viterbi.c:55]   --->   Operation 1194 'or' 'or_ln55_57' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1195 [1/1] (0.98ns)   --->   "%icmp_ln55_54 = icmp_ne  i11 %tmp_342, i11 2047" [viterbi.c:55]   --->   Operation 1195 'icmp' 'icmp_ln55_54' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1196 [1/1] (1.43ns)   --->   "%icmp_ln55_55 = icmp_eq  i52 %trunc_ln55_27, i52 0" [viterbi.c:55]   --->   Operation 1196 'icmp' 'icmp_ln55_55' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%or_ln55_58 = or i1 %icmp_ln55_55, i1 %icmp_ln55_54" [viterbi.c:55]   --->   Operation 1197 'or' 'or_ln55_58' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_27)   --->   "%and_ln55_26 = and i1 %or_ln55_57, i1 %or_ln55_58" [viterbi.c:55]   --->   Operation 1198 'and' 'and_ln55_26' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1199 [1/2] (3.02ns)   --->   "%tmp_343 = fcmp_olt  i64 %p_75, i64 %min_p_153" [viterbi.c:55]   --->   Operation 1199 'dcmp' 'tmp_343' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1200 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_27 = and i1 %and_ln55_26, i1 %tmp_343" [viterbi.c:55]   --->   Operation 1200 'and' 'and_ln55_27' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1201 [1/1] (0.62ns)   --->   "%min_p_155 = select i1 %and_ln55_27, i64 %p_75, i64 %min_p_153" [viterbi.c:55]   --->   Operation 1201 'select' 'min_p_155' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1202 [2/2] (3.02ns)   --->   "%tmp_346 = fcmp_olt  i64 %p_76, i64 %min_p_155" [viterbi.c:55]   --->   Operation 1202 'dcmp' 'tmp_346' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1203 [1/5] (5.86ns)   --->   "%p_78 = dadd i64 %tmp_215, i64 %bitcast_ln54_50" [viterbi.c:54]   --->   Operation 1203 'dadd' 'p_78' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1204 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_78, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1204 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1205 [2/5] (5.86ns)   --->   "%p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1205 'dadd' 'p_79' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1206 [3/5] (5.86ns)   --->   "%p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1206 'dadd' 'p_80' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1207 [4/5] (5.86ns)   --->   "%p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1207 'dadd' 'p_81' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1208 [1/1] (0.00ns)   --->   "%bitcast_ln54_62 = bitcast i64 %tmp_372" [viterbi.c:54]   --->   Operation 1208 'bitcast' 'bitcast_ln54_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1209 [5/5] (5.86ns)   --->   "%p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1209 'dadd' 'p_82' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1210 [1/2] (2.26ns)   --->   "%llike_load_47 = load i12 %llike_addr_86" [viterbi.c:54]   --->   Operation 1210 'load' 'llike_load_47' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_35 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln54_123 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1211 'zext' 'zext_ln54_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1212 [1/1] (2.37ns)   --->   "%lshr_ln54_48 = lshr i128 %llike_load_47, i128 %zext_ln54_123" [viterbi.c:54]   --->   Operation 1212 'lshr' 'lshr_ln54_48' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln54_57 = trunc i128 %lshr_ln54_48" [viterbi.c:54]   --->   Operation 1213 'trunc' 'trunc_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1214 [1/1] (0.00ns)   --->   "%bitcast_ln54_63 = bitcast i64 %trunc_ln54_57" [viterbi.c:54]   --->   Operation 1214 'bitcast' 'bitcast_ln54_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1215 [1/2] (2.26ns)   --->   "%llike_1_load_48 = load i12 %llike_1_addr_86" [viterbi.c:54]   --->   Operation 1215 'load' 'llike_1_load_48' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_35 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln54_124 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1216 'zext' 'zext_ln54_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1217 [1/1] (2.37ns)   --->   "%lshr_ln54_49 = lshr i128 %llike_1_load_48, i128 %zext_ln54_124" [viterbi.c:54]   --->   Operation 1217 'lshr' 'lshr_ln54_49' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln54_58 = trunc i128 %lshr_ln54_49" [viterbi.c:54]   --->   Operation 1218 'trunc' 'trunc_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1219 [1/1] (0.00ns)   --->   "%bitcast_ln54_64 = bitcast i64 %trunc_ln54_58" [viterbi.c:54]   --->   Operation 1219 'bitcast' 'bitcast_ln54_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_35 : Operation 1220 [1/1] (0.84ns)   --->   "%tmp_270 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_63, i64 %bitcast_ln54_64, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1220 'mux' 'tmp_270' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1221 [2/2] (2.26ns)   --->   "%llike_load_49 = load i12 %llike_addr_87" [viterbi.c:54]   --->   Operation 1221 'load' 'llike_load_49' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_35 : Operation 1222 [2/2] (2.26ns)   --->   "%llike_1_load_50 = load i12 %llike_1_addr_87" [viterbi.c:54]   --->   Operation 1222 'load' 'llike_1_load_50' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 36 <SV = 35> <Delay = 7.15>
ST_36 : Operation 1223 [1/1] (0.00ns)   --->   "%or_ln54_23 = or i12 %tmp_s, i12 24" [viterbi.c:54]   --->   Operation 1223 'or' 'or_ln54_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln54_32 = zext i12 %or_ln54_23" [viterbi.c:54]   --->   Operation 1224 'zext' 'zext_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1225 [1/1] (0.00ns)   --->   "%llike_addr_88 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_32" [viterbi.c:54]   --->   Operation 1225 'getelementptr' 'llike_addr_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1226 [1/1] (0.00ns)   --->   "%llike_1_addr_88 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_32" [viterbi.c:54]   --->   Operation 1226 'getelementptr' 'llike_1_addr_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln55_28 = bitcast i64 %p_76" [viterbi.c:55]   --->   Operation 1227 'bitcast' 'bitcast_ln55_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_28, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1228 'partselect' 'tmp_344' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1229 [1/1] (0.00ns)   --->   "%trunc_ln55_28 = trunc i64 %bitcast_ln55_28" [viterbi.c:55]   --->   Operation 1229 'trunc' 'trunc_ln55_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln55_29 = bitcast i64 %min_p_155" [viterbi.c:55]   --->   Operation 1230 'bitcast' 'bitcast_ln55_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_29, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1231 'partselect' 'tmp_345' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln55_29 = trunc i64 %bitcast_ln55_29" [viterbi.c:55]   --->   Operation 1232 'trunc' 'trunc_ln55_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1233 [1/1] (0.98ns)   --->   "%icmp_ln55_56 = icmp_ne  i11 %tmp_344, i11 2047" [viterbi.c:55]   --->   Operation 1233 'icmp' 'icmp_ln55_56' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1234 [1/1] (1.43ns)   --->   "%icmp_ln55_57 = icmp_eq  i52 %trunc_ln55_28, i52 0" [viterbi.c:55]   --->   Operation 1234 'icmp' 'icmp_ln55_57' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_29)   --->   "%or_ln55_59 = or i1 %icmp_ln55_57, i1 %icmp_ln55_56" [viterbi.c:55]   --->   Operation 1235 'or' 'or_ln55_59' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1236 [1/1] (0.98ns)   --->   "%icmp_ln55_58 = icmp_ne  i11 %tmp_345, i11 2047" [viterbi.c:55]   --->   Operation 1236 'icmp' 'icmp_ln55_58' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1237 [1/1] (1.43ns)   --->   "%icmp_ln55_59 = icmp_eq  i52 %trunc_ln55_29, i52 0" [viterbi.c:55]   --->   Operation 1237 'icmp' 'icmp_ln55_59' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_29)   --->   "%or_ln55_60 = or i1 %icmp_ln55_59, i1 %icmp_ln55_58" [viterbi.c:55]   --->   Operation 1238 'or' 'or_ln55_60' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_29)   --->   "%and_ln55_28 = and i1 %or_ln55_59, i1 %or_ln55_60" [viterbi.c:55]   --->   Operation 1239 'and' 'and_ln55_28' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1240 [1/2] (3.02ns)   --->   "%tmp_346 = fcmp_olt  i64 %p_76, i64 %min_p_155" [viterbi.c:55]   --->   Operation 1240 'dcmp' 'tmp_346' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1241 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_29 = and i1 %and_ln55_28, i1 %tmp_346" [viterbi.c:55]   --->   Operation 1241 'and' 'and_ln55_29' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1242 [1/1] (0.62ns)   --->   "%min_p_157 = select i1 %and_ln55_29, i64 %p_76, i64 %min_p_155" [viterbi.c:55]   --->   Operation 1242 'select' 'min_p_157' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node min_s_41)   --->   "%select_ln55_27 = select i1 %and_ln55_29, i4 15, i4 14" [viterbi.c:55]   --->   Operation 1243 'select' 'select_ln55_27' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node min_s_41)   --->   "%or_ln55_6 = or i1 %and_ln55_29, i1 %and_ln55_27" [viterbi.c:55]   --->   Operation 1244 'or' 'or_ln55_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1245 [1/1] (0.58ns) (out node of the LUT)   --->   "%min_s_41 = select i1 %or_ln55_6, i4 %select_ln55_27, i4 %min_s_40" [viterbi.c:55]   --->   Operation 1245 'select' 'min_s_41' <Predicate = (!tmp)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1246 [2/2] (3.02ns)   --->   "%tmp_352 = fcmp_olt  i64 %p_77, i64 %min_p_157" [viterbi.c:55]   --->   Operation 1246 'dcmp' 'tmp_352' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1247 [1/5] (5.86ns)   --->   "%p_79 = dadd i64 %tmp_226, i64 %bitcast_ln54_53" [viterbi.c:54]   --->   Operation 1247 'dadd' 'p_79' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1248 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_79, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1248 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1249 [2/5] (5.86ns)   --->   "%p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1249 'dadd' 'p_80' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1250 [3/5] (5.86ns)   --->   "%p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1250 'dadd' 'p_81' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1251 [4/5] (5.86ns)   --->   "%p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1251 'dadd' 'p_82' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1252 [1/1] (0.00ns)   --->   "%bitcast_ln54_65 = bitcast i64 %tmp_377" [viterbi.c:54]   --->   Operation 1252 'bitcast' 'bitcast_ln54_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1253 [5/5] (5.86ns)   --->   "%p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65" [viterbi.c:54]   --->   Operation 1253 'dadd' 'p_83' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1254 [1/2] (2.26ns)   --->   "%llike_load_49 = load i12 %llike_addr_87" [viterbi.c:54]   --->   Operation 1254 'load' 'llike_load_49' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_36 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln54_125 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1255 'zext' 'zext_ln54_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1256 [1/1] (2.37ns)   --->   "%lshr_ln54_50 = lshr i128 %llike_load_49, i128 %zext_ln54_125" [viterbi.c:54]   --->   Operation 1256 'lshr' 'lshr_ln54_50' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln54_59 = trunc i128 %lshr_ln54_50" [viterbi.c:54]   --->   Operation 1257 'trunc' 'trunc_ln54_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1258 [1/1] (0.00ns)   --->   "%bitcast_ln54_66 = bitcast i64 %trunc_ln54_59" [viterbi.c:54]   --->   Operation 1258 'bitcast' 'bitcast_ln54_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1259 [1/2] (2.26ns)   --->   "%llike_1_load_50 = load i12 %llike_1_addr_87" [viterbi.c:54]   --->   Operation 1259 'load' 'llike_1_load_50' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_36 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln54_126 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1260 'zext' 'zext_ln54_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1261 [1/1] (2.37ns)   --->   "%lshr_ln54_51 = lshr i128 %llike_1_load_50, i128 %zext_ln54_126" [viterbi.c:54]   --->   Operation 1261 'lshr' 'lshr_ln54_51' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln54_60 = trunc i128 %lshr_ln54_51" [viterbi.c:54]   --->   Operation 1262 'trunc' 'trunc_ln54_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1263 [1/1] (0.00ns)   --->   "%bitcast_ln54_67 = bitcast i64 %trunc_ln54_60" [viterbi.c:54]   --->   Operation 1263 'bitcast' 'bitcast_ln54_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_36 : Operation 1264 [1/1] (0.84ns)   --->   "%tmp_281 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_66, i64 %bitcast_ln54_67, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1264 'mux' 'tmp_281' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1265 [2/2] (2.26ns)   --->   "%llike_load_51 = load i12 %llike_addr_88" [viterbi.c:54]   --->   Operation 1265 'load' 'llike_load_51' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_36 : Operation 1266 [2/2] (2.26ns)   --->   "%llike_1_load_52 = load i12 %llike_1_addr_88" [viterbi.c:54]   --->   Operation 1266 'load' 'llike_1_load_52' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 37 <SV = 36> <Delay = 7.15>
ST_37 : Operation 1267 [1/1] (0.00ns)   --->   "%or_ln54_24 = or i12 %tmp_s, i12 25" [viterbi.c:54]   --->   Operation 1267 'or' 'or_ln54_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln54_33 = zext i12 %or_ln54_24" [viterbi.c:54]   --->   Operation 1268 'zext' 'zext_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1269 [1/1] (0.00ns)   --->   "%llike_addr_89 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_33" [viterbi.c:54]   --->   Operation 1269 'getelementptr' 'llike_addr_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1270 [1/1] (0.00ns)   --->   "%llike_1_addr_89 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_33" [viterbi.c:54]   --->   Operation 1270 'getelementptr' 'llike_1_addr_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1271 [1/1] (0.00ns)   --->   "%bitcast_ln55_30 = bitcast i64 %p_77" [viterbi.c:55]   --->   Operation 1271 'bitcast' 'bitcast_ln55_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_30, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1272 'partselect' 'tmp_349' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln55_30 = trunc i64 %bitcast_ln55_30" [viterbi.c:55]   --->   Operation 1273 'trunc' 'trunc_ln55_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln55_31 = bitcast i64 %min_p_157" [viterbi.c:55]   --->   Operation 1274 'bitcast' 'bitcast_ln55_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_31, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1275 'partselect' 'tmp_351' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln55_31 = trunc i64 %bitcast_ln55_31" [viterbi.c:55]   --->   Operation 1276 'trunc' 'trunc_ln55_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1277 [1/1] (0.98ns)   --->   "%icmp_ln55_60 = icmp_ne  i11 %tmp_349, i11 2047" [viterbi.c:55]   --->   Operation 1277 'icmp' 'icmp_ln55_60' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1278 [1/1] (1.43ns)   --->   "%icmp_ln55_61 = icmp_eq  i52 %trunc_ln55_30, i52 0" [viterbi.c:55]   --->   Operation 1278 'icmp' 'icmp_ln55_61' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_31)   --->   "%or_ln55_61 = or i1 %icmp_ln55_61, i1 %icmp_ln55_60" [viterbi.c:55]   --->   Operation 1279 'or' 'or_ln55_61' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1280 [1/1] (0.98ns)   --->   "%icmp_ln55_62 = icmp_ne  i11 %tmp_351, i11 2047" [viterbi.c:55]   --->   Operation 1280 'icmp' 'icmp_ln55_62' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1281 [1/1] (1.43ns)   --->   "%icmp_ln55_63 = icmp_eq  i52 %trunc_ln55_31, i52 0" [viterbi.c:55]   --->   Operation 1281 'icmp' 'icmp_ln55_63' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_31)   --->   "%or_ln55_62 = or i1 %icmp_ln55_63, i1 %icmp_ln55_62" [viterbi.c:55]   --->   Operation 1282 'or' 'or_ln55_62' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_31)   --->   "%and_ln55_30 = and i1 %or_ln55_61, i1 %or_ln55_62" [viterbi.c:55]   --->   Operation 1283 'and' 'and_ln55_30' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1284 [1/2] (3.02ns)   --->   "%tmp_352 = fcmp_olt  i64 %p_77, i64 %min_p_157" [viterbi.c:55]   --->   Operation 1284 'dcmp' 'tmp_352' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1285 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_31 = and i1 %and_ln55_30, i1 %tmp_352" [viterbi.c:55]   --->   Operation 1285 'and' 'and_ln55_31' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1286 [1/1] (0.62ns)   --->   "%min_p_159 = select i1 %and_ln55_31, i64 %p_77, i64 %min_p_157" [viterbi.c:55]   --->   Operation 1286 'select' 'min_p_159' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1287 [2/2] (3.02ns)   --->   "%tmp_356 = fcmp_olt  i64 %p_78, i64 %min_p_159" [viterbi.c:55]   --->   Operation 1287 'dcmp' 'tmp_356' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1288 [1/5] (5.86ns)   --->   "%p_80 = dadd i64 %tmp_237, i64 %bitcast_ln54_56" [viterbi.c:54]   --->   Operation 1288 'dadd' 'p_80' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1289 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_80, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1289 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1290 [2/5] (5.86ns)   --->   "%p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1290 'dadd' 'p_81' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1291 [3/5] (5.86ns)   --->   "%p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1291 'dadd' 'p_82' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1292 [4/5] (5.86ns)   --->   "%p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65" [viterbi.c:54]   --->   Operation 1292 'dadd' 'p_83' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1293 [1/1] (0.00ns)   --->   "%bitcast_ln54_68 = bitcast i64 %tmp_381" [viterbi.c:54]   --->   Operation 1293 'bitcast' 'bitcast_ln54_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1294 [5/5] (5.86ns)   --->   "%p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68" [viterbi.c:54]   --->   Operation 1294 'dadd' 'p_84' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1295 [1/2] (2.26ns)   --->   "%llike_load_51 = load i12 %llike_addr_88" [viterbi.c:54]   --->   Operation 1295 'load' 'llike_load_51' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_37 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln54_127 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1296 'zext' 'zext_ln54_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1297 [1/1] (2.37ns)   --->   "%lshr_ln54_52 = lshr i128 %llike_load_51, i128 %zext_ln54_127" [viterbi.c:54]   --->   Operation 1297 'lshr' 'lshr_ln54_52' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln54_61 = trunc i128 %lshr_ln54_52" [viterbi.c:54]   --->   Operation 1298 'trunc' 'trunc_ln54_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln54_69 = bitcast i64 %trunc_ln54_61" [viterbi.c:54]   --->   Operation 1299 'bitcast' 'bitcast_ln54_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1300 [1/2] (2.26ns)   --->   "%llike_1_load_52 = load i12 %llike_1_addr_88" [viterbi.c:54]   --->   Operation 1300 'load' 'llike_1_load_52' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_37 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln54_128 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1301 'zext' 'zext_ln54_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1302 [1/1] (2.37ns)   --->   "%lshr_ln54_53 = lshr i128 %llike_1_load_52, i128 %zext_ln54_128" [viterbi.c:54]   --->   Operation 1302 'lshr' 'lshr_ln54_53' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln54_62 = trunc i128 %lshr_ln54_53" [viterbi.c:54]   --->   Operation 1303 'trunc' 'trunc_ln54_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln54_70 = bitcast i64 %trunc_ln54_62" [viterbi.c:54]   --->   Operation 1304 'bitcast' 'bitcast_ln54_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_37 : Operation 1305 [1/1] (0.84ns)   --->   "%tmp_292 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_69, i64 %bitcast_ln54_70, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1305 'mux' 'tmp_292' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1306 [2/2] (2.26ns)   --->   "%llike_load_53 = load i12 %llike_addr_89" [viterbi.c:54]   --->   Operation 1306 'load' 'llike_load_53' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_37 : Operation 1307 [2/2] (2.26ns)   --->   "%llike_1_load_54 = load i12 %llike_1_addr_89" [viterbi.c:54]   --->   Operation 1307 'load' 'llike_1_load_54' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 38 <SV = 37> <Delay = 7.15>
ST_38 : Operation 1308 [1/1] (0.00ns)   --->   "%or_ln54_25 = or i12 %tmp_s, i12 26" [viterbi.c:54]   --->   Operation 1308 'or' 'or_ln54_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln54_34 = zext i12 %or_ln54_25" [viterbi.c:54]   --->   Operation 1309 'zext' 'zext_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1310 [1/1] (0.00ns)   --->   "%llike_addr_90 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_34" [viterbi.c:54]   --->   Operation 1310 'getelementptr' 'llike_addr_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1311 [1/1] (0.00ns)   --->   "%llike_1_addr_90 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_34" [viterbi.c:54]   --->   Operation 1311 'getelementptr' 'llike_1_addr_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node min_s_42)   --->   "%zext_ln55_2 = zext i4 %min_s_41" [viterbi.c:55]   --->   Operation 1312 'zext' 'zext_ln55_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1313 [1/1] (0.00ns)   --->   "%bitcast_ln55_32 = bitcast i64 %p_78" [viterbi.c:55]   --->   Operation 1313 'bitcast' 'bitcast_ln55_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_32, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1314 'partselect' 'tmp_354' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln55_32 = trunc i64 %bitcast_ln55_32" [viterbi.c:55]   --->   Operation 1315 'trunc' 'trunc_ln55_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1316 [1/1] (0.00ns)   --->   "%bitcast_ln55_33 = bitcast i64 %min_p_159" [viterbi.c:55]   --->   Operation 1316 'bitcast' 'bitcast_ln55_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_33, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1317 'partselect' 'tmp_355' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln55_33 = trunc i64 %bitcast_ln55_33" [viterbi.c:55]   --->   Operation 1318 'trunc' 'trunc_ln55_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1319 [1/1] (0.98ns)   --->   "%icmp_ln55_64 = icmp_ne  i11 %tmp_354, i11 2047" [viterbi.c:55]   --->   Operation 1319 'icmp' 'icmp_ln55_64' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1320 [1/1] (1.43ns)   --->   "%icmp_ln55_65 = icmp_eq  i52 %trunc_ln55_32, i52 0" [viterbi.c:55]   --->   Operation 1320 'icmp' 'icmp_ln55_65' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_33)   --->   "%or_ln55_63 = or i1 %icmp_ln55_65, i1 %icmp_ln55_64" [viterbi.c:55]   --->   Operation 1321 'or' 'or_ln55_63' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1322 [1/1] (0.98ns)   --->   "%icmp_ln55_66 = icmp_ne  i11 %tmp_355, i11 2047" [viterbi.c:55]   --->   Operation 1322 'icmp' 'icmp_ln55_66' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1323 [1/1] (1.43ns)   --->   "%icmp_ln55_67 = icmp_eq  i52 %trunc_ln55_33, i52 0" [viterbi.c:55]   --->   Operation 1323 'icmp' 'icmp_ln55_67' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_33)   --->   "%or_ln55_64 = or i1 %icmp_ln55_67, i1 %icmp_ln55_66" [viterbi.c:55]   --->   Operation 1324 'or' 'or_ln55_64' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_33)   --->   "%and_ln55_32 = and i1 %or_ln55_63, i1 %or_ln55_64" [viterbi.c:55]   --->   Operation 1325 'and' 'and_ln55_32' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1326 [1/2] (3.02ns)   --->   "%tmp_356 = fcmp_olt  i64 %p_78, i64 %min_p_159" [viterbi.c:55]   --->   Operation 1326 'dcmp' 'tmp_356' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1327 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_33 = and i1 %and_ln55_32, i1 %tmp_356" [viterbi.c:55]   --->   Operation 1327 'and' 'and_ln55_33' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1328 [1/1] (0.62ns)   --->   "%min_p_161 = select i1 %and_ln55_33, i64 %p_78, i64 %min_p_159" [viterbi.c:55]   --->   Operation 1328 'select' 'min_p_161' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node min_s_42)   --->   "%select_ln55_28 = select i1 %and_ln55_33, i5 17, i5 16" [viterbi.c:55]   --->   Operation 1329 'select' 'select_ln55_28' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node min_s_42)   --->   "%or_ln55_7 = or i1 %and_ln55_33, i1 %and_ln55_31" [viterbi.c:55]   --->   Operation 1330 'or' 'or_ln55_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1331 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_42 = select i1 %or_ln55_7, i5 %select_ln55_28, i5 %zext_ln55_2" [viterbi.c:55]   --->   Operation 1331 'select' 'min_s_42' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1332 [2/2] (3.02ns)   --->   "%tmp_361 = fcmp_olt  i64 %p_79, i64 %min_p_161" [viterbi.c:55]   --->   Operation 1332 'dcmp' 'tmp_361' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1333 [1/5] (5.86ns)   --->   "%p_81 = dadd i64 %tmp_248, i64 %bitcast_ln54_59" [viterbi.c:54]   --->   Operation 1333 'dadd' 'p_81' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1334 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_81, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1334 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1335 [2/5] (5.86ns)   --->   "%p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1335 'dadd' 'p_82' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1336 [3/5] (5.86ns)   --->   "%p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65" [viterbi.c:54]   --->   Operation 1336 'dadd' 'p_83' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1337 [4/5] (5.86ns)   --->   "%p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68" [viterbi.c:54]   --->   Operation 1337 'dadd' 'p_84' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1338 [1/1] (0.00ns)   --->   "%bitcast_ln54_71 = bitcast i64 %tmp_386" [viterbi.c:54]   --->   Operation 1338 'bitcast' 'bitcast_ln54_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1339 [5/5] (5.86ns)   --->   "%p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71" [viterbi.c:54]   --->   Operation 1339 'dadd' 'p_85' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1340 [1/2] (2.26ns)   --->   "%llike_load_53 = load i12 %llike_addr_89" [viterbi.c:54]   --->   Operation 1340 'load' 'llike_load_53' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_38 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln54_129 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1341 'zext' 'zext_ln54_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1342 [1/1] (2.37ns)   --->   "%lshr_ln54_54 = lshr i128 %llike_load_53, i128 %zext_ln54_129" [viterbi.c:54]   --->   Operation 1342 'lshr' 'lshr_ln54_54' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln54_63 = trunc i128 %lshr_ln54_54" [viterbi.c:54]   --->   Operation 1343 'trunc' 'trunc_ln54_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln54_72 = bitcast i64 %trunc_ln54_63" [viterbi.c:54]   --->   Operation 1344 'bitcast' 'bitcast_ln54_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1345 [1/2] (2.26ns)   --->   "%llike_1_load_54 = load i12 %llike_1_addr_89" [viterbi.c:54]   --->   Operation 1345 'load' 'llike_1_load_54' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_38 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln54_130 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1346 'zext' 'zext_ln54_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1347 [1/1] (2.37ns)   --->   "%lshr_ln54_55 = lshr i128 %llike_1_load_54, i128 %zext_ln54_130" [viterbi.c:54]   --->   Operation 1347 'lshr' 'lshr_ln54_55' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1348 [1/1] (0.00ns)   --->   "%trunc_ln54_64 = trunc i128 %lshr_ln54_55" [viterbi.c:54]   --->   Operation 1348 'trunc' 'trunc_ln54_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1349 [1/1] (0.00ns)   --->   "%bitcast_ln54_73 = bitcast i64 %trunc_ln54_64" [viterbi.c:54]   --->   Operation 1349 'bitcast' 'bitcast_ln54_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_38 : Operation 1350 [1/1] (0.84ns)   --->   "%tmp_303 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_72, i64 %bitcast_ln54_73, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1350 'mux' 'tmp_303' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1351 [2/2] (2.26ns)   --->   "%llike_load_55 = load i12 %llike_addr_90" [viterbi.c:54]   --->   Operation 1351 'load' 'llike_load_55' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_38 : Operation 1352 [2/2] (2.26ns)   --->   "%llike_1_load_56 = load i12 %llike_1_addr_90" [viterbi.c:54]   --->   Operation 1352 'load' 'llike_1_load_56' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 39 <SV = 38> <Delay = 7.15>
ST_39 : Operation 1353 [1/1] (0.00ns)   --->   "%or_ln54_26 = or i12 %tmp_s, i12 27" [viterbi.c:54]   --->   Operation 1353 'or' 'or_ln54_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln54_35 = zext i12 %or_ln54_26" [viterbi.c:54]   --->   Operation 1354 'zext' 'zext_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1355 [1/1] (0.00ns)   --->   "%llike_addr_91 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_35" [viterbi.c:54]   --->   Operation 1355 'getelementptr' 'llike_addr_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1356 [1/1] (0.00ns)   --->   "%llike_1_addr_91 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_35" [viterbi.c:54]   --->   Operation 1356 'getelementptr' 'llike_1_addr_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1357 [1/1] (0.00ns)   --->   "%bitcast_ln55_34 = bitcast i64 %p_79" [viterbi.c:55]   --->   Operation 1357 'bitcast' 'bitcast_ln55_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_34, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1358 'partselect' 'tmp_358' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln55_34 = trunc i64 %bitcast_ln55_34" [viterbi.c:55]   --->   Operation 1359 'trunc' 'trunc_ln55_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1360 [1/1] (0.00ns)   --->   "%bitcast_ln55_35 = bitcast i64 %min_p_161" [viterbi.c:55]   --->   Operation 1360 'bitcast' 'bitcast_ln55_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_35, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1361 'partselect' 'tmp_360' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln55_35 = trunc i64 %bitcast_ln55_35" [viterbi.c:55]   --->   Operation 1362 'trunc' 'trunc_ln55_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1363 [1/1] (0.98ns)   --->   "%icmp_ln55_68 = icmp_ne  i11 %tmp_358, i11 2047" [viterbi.c:55]   --->   Operation 1363 'icmp' 'icmp_ln55_68' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1364 [1/1] (1.43ns)   --->   "%icmp_ln55_69 = icmp_eq  i52 %trunc_ln55_34, i52 0" [viterbi.c:55]   --->   Operation 1364 'icmp' 'icmp_ln55_69' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_35)   --->   "%or_ln55_65 = or i1 %icmp_ln55_69, i1 %icmp_ln55_68" [viterbi.c:55]   --->   Operation 1365 'or' 'or_ln55_65' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1366 [1/1] (0.98ns)   --->   "%icmp_ln55_70 = icmp_ne  i11 %tmp_360, i11 2047" [viterbi.c:55]   --->   Operation 1366 'icmp' 'icmp_ln55_70' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1367 [1/1] (1.43ns)   --->   "%icmp_ln55_71 = icmp_eq  i52 %trunc_ln55_35, i52 0" [viterbi.c:55]   --->   Operation 1367 'icmp' 'icmp_ln55_71' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_35)   --->   "%or_ln55_66 = or i1 %icmp_ln55_71, i1 %icmp_ln55_70" [viterbi.c:55]   --->   Operation 1368 'or' 'or_ln55_66' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_35)   --->   "%and_ln55_34 = and i1 %or_ln55_65, i1 %or_ln55_66" [viterbi.c:55]   --->   Operation 1369 'and' 'and_ln55_34' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1370 [1/2] (3.02ns)   --->   "%tmp_361 = fcmp_olt  i64 %p_79, i64 %min_p_161" [viterbi.c:55]   --->   Operation 1370 'dcmp' 'tmp_361' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1371 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_35 = and i1 %and_ln55_34, i1 %tmp_361" [viterbi.c:55]   --->   Operation 1371 'and' 'and_ln55_35' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1372 [1/1] (0.62ns)   --->   "%min_p_163 = select i1 %and_ln55_35, i64 %p_79, i64 %min_p_161" [viterbi.c:55]   --->   Operation 1372 'select' 'min_p_163' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1373 [2/2] (3.02ns)   --->   "%tmp_366 = fcmp_olt  i64 %p_80, i64 %min_p_163" [viterbi.c:55]   --->   Operation 1373 'dcmp' 'tmp_366' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1374 [1/5] (5.86ns)   --->   "%p_82 = dadd i64 %tmp_259, i64 %bitcast_ln54_62" [viterbi.c:54]   --->   Operation 1374 'dadd' 'p_82' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1375 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_82, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1375 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1376 [2/5] (5.86ns)   --->   "%p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65" [viterbi.c:54]   --->   Operation 1376 'dadd' 'p_83' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1377 [3/5] (5.86ns)   --->   "%p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68" [viterbi.c:54]   --->   Operation 1377 'dadd' 'p_84' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1378 [4/5] (5.86ns)   --->   "%p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71" [viterbi.c:54]   --->   Operation 1378 'dadd' 'p_85' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1379 [1/1] (0.00ns)   --->   "%bitcast_ln54_74 = bitcast i64 %tmp_18" [viterbi.c:54]   --->   Operation 1379 'bitcast' 'bitcast_ln54_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1380 [5/5] (5.86ns)   --->   "%p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74" [viterbi.c:54]   --->   Operation 1380 'dadd' 'p_86' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1381 [1/2] (2.26ns)   --->   "%llike_load_55 = load i12 %llike_addr_90" [viterbi.c:54]   --->   Operation 1381 'load' 'llike_load_55' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_39 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln54_131 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1382 'zext' 'zext_ln54_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1383 [1/1] (2.37ns)   --->   "%lshr_ln54_56 = lshr i128 %llike_load_55, i128 %zext_ln54_131" [viterbi.c:54]   --->   Operation 1383 'lshr' 'lshr_ln54_56' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln54_65 = trunc i128 %lshr_ln54_56" [viterbi.c:54]   --->   Operation 1384 'trunc' 'trunc_ln54_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln54_75 = bitcast i64 %trunc_ln54_65" [viterbi.c:54]   --->   Operation 1385 'bitcast' 'bitcast_ln54_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1386 [1/2] (2.26ns)   --->   "%llike_1_load_56 = load i12 %llike_1_addr_90" [viterbi.c:54]   --->   Operation 1386 'load' 'llike_1_load_56' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_39 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln54_132 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1387 'zext' 'zext_ln54_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1388 [1/1] (2.37ns)   --->   "%lshr_ln54_57 = lshr i128 %llike_1_load_56, i128 %zext_ln54_132" [viterbi.c:54]   --->   Operation 1388 'lshr' 'lshr_ln54_57' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1389 [1/1] (0.00ns)   --->   "%trunc_ln54_66 = trunc i128 %lshr_ln54_57" [viterbi.c:54]   --->   Operation 1389 'trunc' 'trunc_ln54_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1390 [1/1] (0.00ns)   --->   "%bitcast_ln54_76 = bitcast i64 %trunc_ln54_66" [viterbi.c:54]   --->   Operation 1390 'bitcast' 'bitcast_ln54_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_39 : Operation 1391 [1/1] (0.84ns)   --->   "%tmp_314 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_75, i64 %bitcast_ln54_76, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1391 'mux' 'tmp_314' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1392 [2/2] (2.26ns)   --->   "%llike_load_57 = load i12 %llike_addr_91" [viterbi.c:54]   --->   Operation 1392 'load' 'llike_load_57' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_39 : Operation 1393 [2/2] (2.26ns)   --->   "%llike_1_load_58 = load i12 %llike_1_addr_91" [viterbi.c:54]   --->   Operation 1393 'load' 'llike_1_load_58' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 40 <SV = 39> <Delay = 7.15>
ST_40 : Operation 1394 [1/1] (0.00ns)   --->   "%or_ln54_27 = or i12 %tmp_s, i12 28" [viterbi.c:54]   --->   Operation 1394 'or' 'or_ln54_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln54_36 = zext i12 %or_ln54_27" [viterbi.c:54]   --->   Operation 1395 'zext' 'zext_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1396 [1/1] (0.00ns)   --->   "%llike_addr_92 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_36" [viterbi.c:54]   --->   Operation 1396 'getelementptr' 'llike_addr_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1397 [1/1] (0.00ns)   --->   "%llike_1_addr_92 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_36" [viterbi.c:54]   --->   Operation 1397 'getelementptr' 'llike_1_addr_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1398 [1/1] (0.00ns)   --->   "%bitcast_ln55_36 = bitcast i64 %p_80" [viterbi.c:55]   --->   Operation 1398 'bitcast' 'bitcast_ln55_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_36, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1399 'partselect' 'tmp_364' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln55_36 = trunc i64 %bitcast_ln55_36" [viterbi.c:55]   --->   Operation 1400 'trunc' 'trunc_ln55_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1401 [1/1] (0.00ns)   --->   "%bitcast_ln55_37 = bitcast i64 %min_p_163" [viterbi.c:55]   --->   Operation 1401 'bitcast' 'bitcast_ln55_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_37, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1402 'partselect' 'tmp_365' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln55_37 = trunc i64 %bitcast_ln55_37" [viterbi.c:55]   --->   Operation 1403 'trunc' 'trunc_ln55_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1404 [1/1] (0.98ns)   --->   "%icmp_ln55_72 = icmp_ne  i11 %tmp_364, i11 2047" [viterbi.c:55]   --->   Operation 1404 'icmp' 'icmp_ln55_72' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1405 [1/1] (1.43ns)   --->   "%icmp_ln55_73 = icmp_eq  i52 %trunc_ln55_36, i52 0" [viterbi.c:55]   --->   Operation 1405 'icmp' 'icmp_ln55_73' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_37)   --->   "%or_ln55_67 = or i1 %icmp_ln55_73, i1 %icmp_ln55_72" [viterbi.c:55]   --->   Operation 1406 'or' 'or_ln55_67' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1407 [1/1] (0.98ns)   --->   "%icmp_ln55_74 = icmp_ne  i11 %tmp_365, i11 2047" [viterbi.c:55]   --->   Operation 1407 'icmp' 'icmp_ln55_74' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1408 [1/1] (1.43ns)   --->   "%icmp_ln55_75 = icmp_eq  i52 %trunc_ln55_37, i52 0" [viterbi.c:55]   --->   Operation 1408 'icmp' 'icmp_ln55_75' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_37)   --->   "%or_ln55_68 = or i1 %icmp_ln55_75, i1 %icmp_ln55_74" [viterbi.c:55]   --->   Operation 1409 'or' 'or_ln55_68' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_37)   --->   "%and_ln55_36 = and i1 %or_ln55_67, i1 %or_ln55_68" [viterbi.c:55]   --->   Operation 1410 'and' 'and_ln55_36' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1411 [1/2] (3.02ns)   --->   "%tmp_366 = fcmp_olt  i64 %p_80, i64 %min_p_163" [viterbi.c:55]   --->   Operation 1411 'dcmp' 'tmp_366' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1412 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_37 = and i1 %and_ln55_36, i1 %tmp_366" [viterbi.c:55]   --->   Operation 1412 'and' 'and_ln55_37' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1413 [1/1] (0.62ns)   --->   "%min_p_165 = select i1 %and_ln55_37, i64 %p_80, i64 %min_p_163" [viterbi.c:55]   --->   Operation 1413 'select' 'min_p_165' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node min_s_43)   --->   "%select_ln55_32 = select i1 %and_ln55_37, i5 19, i5 18" [viterbi.c:55]   --->   Operation 1414 'select' 'select_ln55_32' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node min_s_43)   --->   "%or_ln55_8 = or i1 %and_ln55_37, i1 %and_ln55_35" [viterbi.c:55]   --->   Operation 1415 'or' 'or_ln55_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1416 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_43 = select i1 %or_ln55_8, i5 %select_ln55_32, i5 %min_s_42" [viterbi.c:55]   --->   Operation 1416 'select' 'min_s_43' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1417 [2/2] (3.02ns)   --->   "%tmp_370 = fcmp_olt  i64 %p_81, i64 %min_p_165" [viterbi.c:55]   --->   Operation 1417 'dcmp' 'tmp_370' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1418 [1/5] (5.86ns)   --->   "%p_83 = dadd i64 %tmp_270, i64 %bitcast_ln54_65" [viterbi.c:54]   --->   Operation 1418 'dadd' 'p_83' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1419 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_83, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1419 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1420 [2/5] (5.86ns)   --->   "%p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68" [viterbi.c:54]   --->   Operation 1420 'dadd' 'p_84' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1421 [3/5] (5.86ns)   --->   "%p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71" [viterbi.c:54]   --->   Operation 1421 'dadd' 'p_85' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1422 [4/5] (5.86ns)   --->   "%p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74" [viterbi.c:54]   --->   Operation 1422 'dadd' 'p_86' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1423 [1/1] (0.00ns)   --->   "%bitcast_ln54_77 = bitcast i64 %tmp_19" [viterbi.c:54]   --->   Operation 1423 'bitcast' 'bitcast_ln54_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1424 [5/5] (5.86ns)   --->   "%p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77" [viterbi.c:54]   --->   Operation 1424 'dadd' 'p_87' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1425 [1/2] (2.26ns)   --->   "%llike_load_57 = load i12 %llike_addr_91" [viterbi.c:54]   --->   Operation 1425 'load' 'llike_load_57' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_40 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln54_133 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1426 'zext' 'zext_ln54_133' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1427 [1/1] (2.37ns)   --->   "%lshr_ln54_58 = lshr i128 %llike_load_57, i128 %zext_ln54_133" [viterbi.c:54]   --->   Operation 1427 'lshr' 'lshr_ln54_58' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln54_67 = trunc i128 %lshr_ln54_58" [viterbi.c:54]   --->   Operation 1428 'trunc' 'trunc_ln54_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1429 [1/1] (0.00ns)   --->   "%bitcast_ln54_78 = bitcast i64 %trunc_ln54_67" [viterbi.c:54]   --->   Operation 1429 'bitcast' 'bitcast_ln54_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1430 [1/2] (2.26ns)   --->   "%llike_1_load_58 = load i12 %llike_1_addr_91" [viterbi.c:54]   --->   Operation 1430 'load' 'llike_1_load_58' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_40 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln54_134 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1431 'zext' 'zext_ln54_134' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1432 [1/1] (2.37ns)   --->   "%lshr_ln54_59 = lshr i128 %llike_1_load_58, i128 %zext_ln54_134" [viterbi.c:54]   --->   Operation 1432 'lshr' 'lshr_ln54_59' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln54_68 = trunc i128 %lshr_ln54_59" [viterbi.c:54]   --->   Operation 1433 'trunc' 'trunc_ln54_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1434 [1/1] (0.00ns)   --->   "%bitcast_ln54_79 = bitcast i64 %trunc_ln54_68" [viterbi.c:54]   --->   Operation 1434 'bitcast' 'bitcast_ln54_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_40 : Operation 1435 [1/1] (0.84ns)   --->   "%tmp_325 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_78, i64 %bitcast_ln54_79, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1435 'mux' 'tmp_325' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1436 [2/2] (2.26ns)   --->   "%llike_load_59 = load i12 %llike_addr_92" [viterbi.c:54]   --->   Operation 1436 'load' 'llike_load_59' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_40 : Operation 1437 [2/2] (2.26ns)   --->   "%llike_1_load_60 = load i12 %llike_1_addr_92" [viterbi.c:54]   --->   Operation 1437 'load' 'llike_1_load_60' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 41 <SV = 40> <Delay = 7.15>
ST_41 : Operation 1438 [1/1] (0.00ns)   --->   "%or_ln54_28 = or i12 %tmp_s, i12 29" [viterbi.c:54]   --->   Operation 1438 'or' 'or_ln54_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln54_37 = zext i12 %or_ln54_28" [viterbi.c:54]   --->   Operation 1439 'zext' 'zext_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1440 [1/1] (0.00ns)   --->   "%llike_addr_93 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_37" [viterbi.c:54]   --->   Operation 1440 'getelementptr' 'llike_addr_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1441 [1/1] (0.00ns)   --->   "%llike_1_addr_93 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_37" [viterbi.c:54]   --->   Operation 1441 'getelementptr' 'llike_1_addr_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1442 [1/1] (0.00ns)   --->   "%bitcast_ln55_38 = bitcast i64 %p_81" [viterbi.c:55]   --->   Operation 1442 'bitcast' 'bitcast_ln55_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_38, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1443 'partselect' 'tmp_368' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln55_38 = trunc i64 %bitcast_ln55_38" [viterbi.c:55]   --->   Operation 1444 'trunc' 'trunc_ln55_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1445 [1/1] (0.00ns)   --->   "%bitcast_ln55_39 = bitcast i64 %min_p_165" [viterbi.c:55]   --->   Operation 1445 'bitcast' 'bitcast_ln55_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_39, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1446 'partselect' 'tmp_369' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1447 [1/1] (0.00ns)   --->   "%trunc_ln55_39 = trunc i64 %bitcast_ln55_39" [viterbi.c:55]   --->   Operation 1447 'trunc' 'trunc_ln55_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1448 [1/1] (0.98ns)   --->   "%icmp_ln55_76 = icmp_ne  i11 %tmp_368, i11 2047" [viterbi.c:55]   --->   Operation 1448 'icmp' 'icmp_ln55_76' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1449 [1/1] (1.43ns)   --->   "%icmp_ln55_77 = icmp_eq  i52 %trunc_ln55_38, i52 0" [viterbi.c:55]   --->   Operation 1449 'icmp' 'icmp_ln55_77' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_39)   --->   "%or_ln55_69 = or i1 %icmp_ln55_77, i1 %icmp_ln55_76" [viterbi.c:55]   --->   Operation 1450 'or' 'or_ln55_69' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1451 [1/1] (0.98ns)   --->   "%icmp_ln55_78 = icmp_ne  i11 %tmp_369, i11 2047" [viterbi.c:55]   --->   Operation 1451 'icmp' 'icmp_ln55_78' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1452 [1/1] (1.43ns)   --->   "%icmp_ln55_79 = icmp_eq  i52 %trunc_ln55_39, i52 0" [viterbi.c:55]   --->   Operation 1452 'icmp' 'icmp_ln55_79' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_39)   --->   "%or_ln55_70 = or i1 %icmp_ln55_79, i1 %icmp_ln55_78" [viterbi.c:55]   --->   Operation 1453 'or' 'or_ln55_70' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_39)   --->   "%and_ln55_38 = and i1 %or_ln55_69, i1 %or_ln55_70" [viterbi.c:55]   --->   Operation 1454 'and' 'and_ln55_38' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1455 [1/2] (3.02ns)   --->   "%tmp_370 = fcmp_olt  i64 %p_81, i64 %min_p_165" [viterbi.c:55]   --->   Operation 1455 'dcmp' 'tmp_370' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1456 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_39 = and i1 %and_ln55_38, i1 %tmp_370" [viterbi.c:55]   --->   Operation 1456 'and' 'and_ln55_39' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1457 [1/1] (0.62ns)   --->   "%min_p_167 = select i1 %and_ln55_39, i64 %p_81, i64 %min_p_165" [viterbi.c:55]   --->   Operation 1457 'select' 'min_p_167' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 1458 [2/2] (3.02ns)   --->   "%tmp_376 = fcmp_olt  i64 %p_82, i64 %min_p_167" [viterbi.c:55]   --->   Operation 1458 'dcmp' 'tmp_376' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1459 [1/5] (5.86ns)   --->   "%p_84 = dadd i64 %tmp_281, i64 %bitcast_ln54_68" [viterbi.c:54]   --->   Operation 1459 'dadd' 'p_84' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1460 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_84, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1460 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1461 [2/5] (5.86ns)   --->   "%p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71" [viterbi.c:54]   --->   Operation 1461 'dadd' 'p_85' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1462 [3/5] (5.86ns)   --->   "%p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74" [viterbi.c:54]   --->   Operation 1462 'dadd' 'p_86' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1463 [4/5] (5.86ns)   --->   "%p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77" [viterbi.c:54]   --->   Operation 1463 'dadd' 'p_87' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1464 [1/1] (0.00ns)   --->   "%bitcast_ln54_80 = bitcast i64 %tmp_20" [viterbi.c:54]   --->   Operation 1464 'bitcast' 'bitcast_ln54_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1465 [5/5] (5.86ns)   --->   "%p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80" [viterbi.c:54]   --->   Operation 1465 'dadd' 'p_88' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1466 [1/2] (2.26ns)   --->   "%llike_load_59 = load i12 %llike_addr_92" [viterbi.c:54]   --->   Operation 1466 'load' 'llike_load_59' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_41 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln54_135 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1467 'zext' 'zext_ln54_135' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1468 [1/1] (2.37ns)   --->   "%lshr_ln54_60 = lshr i128 %llike_load_59, i128 %zext_ln54_135" [viterbi.c:54]   --->   Operation 1468 'lshr' 'lshr_ln54_60' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln54_69 = trunc i128 %lshr_ln54_60" [viterbi.c:54]   --->   Operation 1469 'trunc' 'trunc_ln54_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1470 [1/1] (0.00ns)   --->   "%bitcast_ln54_81 = bitcast i64 %trunc_ln54_69" [viterbi.c:54]   --->   Operation 1470 'bitcast' 'bitcast_ln54_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1471 [1/2] (2.26ns)   --->   "%llike_1_load_60 = load i12 %llike_1_addr_92" [viterbi.c:54]   --->   Operation 1471 'load' 'llike_1_load_60' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_41 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln54_136 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1472 'zext' 'zext_ln54_136' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1473 [1/1] (2.37ns)   --->   "%lshr_ln54_61 = lshr i128 %llike_1_load_60, i128 %zext_ln54_136" [viterbi.c:54]   --->   Operation 1473 'lshr' 'lshr_ln54_61' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln54_70 = trunc i128 %lshr_ln54_61" [viterbi.c:54]   --->   Operation 1474 'trunc' 'trunc_ln54_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1475 [1/1] (0.00ns)   --->   "%bitcast_ln54_82 = bitcast i64 %trunc_ln54_70" [viterbi.c:54]   --->   Operation 1475 'bitcast' 'bitcast_ln54_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_41 : Operation 1476 [1/1] (0.84ns)   --->   "%tmp_336 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_81, i64 %bitcast_ln54_82, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1476 'mux' 'tmp_336' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1477 [2/2] (2.26ns)   --->   "%llike_load_61 = load i12 %llike_addr_93" [viterbi.c:54]   --->   Operation 1477 'load' 'llike_load_61' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_41 : Operation 1478 [2/2] (2.26ns)   --->   "%llike_1_load_62 = load i12 %llike_1_addr_93" [viterbi.c:54]   --->   Operation 1478 'load' 'llike_1_load_62' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 42 <SV = 41> <Delay = 7.15>
ST_42 : Operation 1479 [1/1] (0.00ns)   --->   "%or_ln54_29 = or i12 %tmp_s, i12 30" [viterbi.c:54]   --->   Operation 1479 'or' 'or_ln54_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i12 %or_ln54_29" [viterbi.c:54]   --->   Operation 1480 'zext' 'zext_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1481 [1/1] (0.00ns)   --->   "%llike_addr_94 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_38" [viterbi.c:54]   --->   Operation 1481 'getelementptr' 'llike_addr_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1482 [1/1] (0.00ns)   --->   "%llike_1_addr_94 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_38" [viterbi.c:54]   --->   Operation 1482 'getelementptr' 'llike_1_addr_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1483 [1/1] (0.00ns)   --->   "%bitcast_ln55_40 = bitcast i64 %p_82" [viterbi.c:55]   --->   Operation 1483 'bitcast' 'bitcast_ln55_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_40, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1484 'partselect' 'tmp_373' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1485 [1/1] (0.00ns)   --->   "%trunc_ln55_40 = trunc i64 %bitcast_ln55_40" [viterbi.c:55]   --->   Operation 1485 'trunc' 'trunc_ln55_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1486 [1/1] (0.00ns)   --->   "%bitcast_ln55_41 = bitcast i64 %min_p_167" [viterbi.c:55]   --->   Operation 1486 'bitcast' 'bitcast_ln55_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_41, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1487 'partselect' 'tmp_375' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln55_41 = trunc i64 %bitcast_ln55_41" [viterbi.c:55]   --->   Operation 1488 'trunc' 'trunc_ln55_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1489 [1/1] (0.98ns)   --->   "%icmp_ln55_80 = icmp_ne  i11 %tmp_373, i11 2047" [viterbi.c:55]   --->   Operation 1489 'icmp' 'icmp_ln55_80' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1490 [1/1] (1.43ns)   --->   "%icmp_ln55_81 = icmp_eq  i52 %trunc_ln55_40, i52 0" [viterbi.c:55]   --->   Operation 1490 'icmp' 'icmp_ln55_81' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_41)   --->   "%or_ln55_71 = or i1 %icmp_ln55_81, i1 %icmp_ln55_80" [viterbi.c:55]   --->   Operation 1491 'or' 'or_ln55_71' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1492 [1/1] (0.98ns)   --->   "%icmp_ln55_82 = icmp_ne  i11 %tmp_375, i11 2047" [viterbi.c:55]   --->   Operation 1492 'icmp' 'icmp_ln55_82' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1493 [1/1] (1.43ns)   --->   "%icmp_ln55_83 = icmp_eq  i52 %trunc_ln55_41, i52 0" [viterbi.c:55]   --->   Operation 1493 'icmp' 'icmp_ln55_83' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_41)   --->   "%or_ln55_72 = or i1 %icmp_ln55_83, i1 %icmp_ln55_82" [viterbi.c:55]   --->   Operation 1494 'or' 'or_ln55_72' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_41)   --->   "%and_ln55_40 = and i1 %or_ln55_71, i1 %or_ln55_72" [viterbi.c:55]   --->   Operation 1495 'and' 'and_ln55_40' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1496 [1/2] (3.02ns)   --->   "%tmp_376 = fcmp_olt  i64 %p_82, i64 %min_p_167" [viterbi.c:55]   --->   Operation 1496 'dcmp' 'tmp_376' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1497 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_41 = and i1 %and_ln55_40, i1 %tmp_376" [viterbi.c:55]   --->   Operation 1497 'and' 'and_ln55_41' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1498 [1/1] (0.62ns)   --->   "%min_p_169 = select i1 %and_ln55_41, i64 %p_82, i64 %min_p_167" [viterbi.c:55]   --->   Operation 1498 'select' 'min_p_169' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node min_s_44)   --->   "%select_ln55_36 = select i1 %and_ln55_41, i5 21, i5 20" [viterbi.c:55]   --->   Operation 1499 'select' 'select_ln55_36' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node min_s_44)   --->   "%or_ln55_9 = or i1 %and_ln55_41, i1 %and_ln55_39" [viterbi.c:55]   --->   Operation 1500 'or' 'or_ln55_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1501 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_44 = select i1 %or_ln55_9, i5 %select_ln55_36, i5 %min_s_43" [viterbi.c:55]   --->   Operation 1501 'select' 'min_s_44' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1502 [2/2] (3.02ns)   --->   "%tmp_380 = fcmp_olt  i64 %p_83, i64 %min_p_169" [viterbi.c:55]   --->   Operation 1502 'dcmp' 'tmp_380' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1503 [1/5] (5.86ns)   --->   "%p_85 = dadd i64 %tmp_292, i64 %bitcast_ln54_71" [viterbi.c:54]   --->   Operation 1503 'dadd' 'p_85' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1504 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_85, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1504 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1505 [2/5] (5.86ns)   --->   "%p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74" [viterbi.c:54]   --->   Operation 1505 'dadd' 'p_86' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1506 [3/5] (5.86ns)   --->   "%p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77" [viterbi.c:54]   --->   Operation 1506 'dadd' 'p_87' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1507 [4/5] (5.86ns)   --->   "%p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80" [viterbi.c:54]   --->   Operation 1507 'dadd' 'p_88' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1508 [1/1] (0.00ns)   --->   "%bitcast_ln54_83 = bitcast i64 %tmp_400" [viterbi.c:54]   --->   Operation 1508 'bitcast' 'bitcast_ln54_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1509 [5/5] (5.86ns)   --->   "%p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83" [viterbi.c:54]   --->   Operation 1509 'dadd' 'p_89' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1510 [1/2] (2.26ns)   --->   "%llike_load_61 = load i12 %llike_addr_93" [viterbi.c:54]   --->   Operation 1510 'load' 'llike_load_61' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_42 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln54_137 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1511 'zext' 'zext_ln54_137' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1512 [1/1] (2.37ns)   --->   "%lshr_ln54_62 = lshr i128 %llike_load_61, i128 %zext_ln54_137" [viterbi.c:54]   --->   Operation 1512 'lshr' 'lshr_ln54_62' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln54_71 = trunc i128 %lshr_ln54_62" [viterbi.c:54]   --->   Operation 1513 'trunc' 'trunc_ln54_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln54_84 = bitcast i64 %trunc_ln54_71" [viterbi.c:54]   --->   Operation 1514 'bitcast' 'bitcast_ln54_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1515 [1/2] (2.26ns)   --->   "%llike_1_load_62 = load i12 %llike_1_addr_93" [viterbi.c:54]   --->   Operation 1515 'load' 'llike_1_load_62' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_42 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln54_138 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1516 'zext' 'zext_ln54_138' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1517 [1/1] (2.37ns)   --->   "%lshr_ln54_63 = lshr i128 %llike_1_load_62, i128 %zext_ln54_138" [viterbi.c:54]   --->   Operation 1517 'lshr' 'lshr_ln54_63' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1518 [1/1] (0.00ns)   --->   "%trunc_ln54_72 = trunc i128 %lshr_ln54_63" [viterbi.c:54]   --->   Operation 1518 'trunc' 'trunc_ln54_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1519 [1/1] (0.00ns)   --->   "%bitcast_ln54_85 = bitcast i64 %trunc_ln54_72" [viterbi.c:54]   --->   Operation 1519 'bitcast' 'bitcast_ln54_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_42 : Operation 1520 [1/1] (0.84ns)   --->   "%tmp_347 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_84, i64 %bitcast_ln54_85, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1520 'mux' 'tmp_347' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1521 [2/2] (2.26ns)   --->   "%llike_load_63 = load i12 %llike_addr_94" [viterbi.c:54]   --->   Operation 1521 'load' 'llike_load_63' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_42 : Operation 1522 [2/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr_94" [viterbi.c:54]   --->   Operation 1522 'load' 'llike_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 43 <SV = 42> <Delay = 7.15>
ST_43 : Operation 1523 [1/1] (0.00ns)   --->   "%or_ln54_30 = or i12 %tmp_s, i12 31" [viterbi.c:54]   --->   Operation 1523 'or' 'or_ln54_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i12 %or_ln54_30" [viterbi.c:54]   --->   Operation 1524 'zext' 'zext_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1525 [1/1] (0.00ns)   --->   "%llike_addr_95 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_39" [viterbi.c:54]   --->   Operation 1525 'getelementptr' 'llike_addr_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1526 [1/1] (0.00ns)   --->   "%llike_1_addr_95 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_39" [viterbi.c:54]   --->   Operation 1526 'getelementptr' 'llike_1_addr_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1527 [1/1] (0.00ns)   --->   "%bitcast_ln55_42 = bitcast i64 %p_83" [viterbi.c:55]   --->   Operation 1527 'bitcast' 'bitcast_ln55_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_42, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1528 'partselect' 'tmp_378' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln55_42 = trunc i64 %bitcast_ln55_42" [viterbi.c:55]   --->   Operation 1529 'trunc' 'trunc_ln55_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1530 [1/1] (0.00ns)   --->   "%bitcast_ln55_43 = bitcast i64 %min_p_169" [viterbi.c:55]   --->   Operation 1530 'bitcast' 'bitcast_ln55_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_43, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1531 'partselect' 'tmp_379' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln55_43 = trunc i64 %bitcast_ln55_43" [viterbi.c:55]   --->   Operation 1532 'trunc' 'trunc_ln55_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1533 [1/1] (0.98ns)   --->   "%icmp_ln55_84 = icmp_ne  i11 %tmp_378, i11 2047" [viterbi.c:55]   --->   Operation 1533 'icmp' 'icmp_ln55_84' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1534 [1/1] (1.43ns)   --->   "%icmp_ln55_85 = icmp_eq  i52 %trunc_ln55_42, i52 0" [viterbi.c:55]   --->   Operation 1534 'icmp' 'icmp_ln55_85' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_43)   --->   "%or_ln55_73 = or i1 %icmp_ln55_85, i1 %icmp_ln55_84" [viterbi.c:55]   --->   Operation 1535 'or' 'or_ln55_73' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1536 [1/1] (0.98ns)   --->   "%icmp_ln55_86 = icmp_ne  i11 %tmp_379, i11 2047" [viterbi.c:55]   --->   Operation 1536 'icmp' 'icmp_ln55_86' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1537 [1/1] (1.43ns)   --->   "%icmp_ln55_87 = icmp_eq  i52 %trunc_ln55_43, i52 0" [viterbi.c:55]   --->   Operation 1537 'icmp' 'icmp_ln55_87' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_43)   --->   "%or_ln55_74 = or i1 %icmp_ln55_87, i1 %icmp_ln55_86" [viterbi.c:55]   --->   Operation 1538 'or' 'or_ln55_74' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_43)   --->   "%and_ln55_42 = and i1 %or_ln55_73, i1 %or_ln55_74" [viterbi.c:55]   --->   Operation 1539 'and' 'and_ln55_42' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1540 [1/2] (3.02ns)   --->   "%tmp_380 = fcmp_olt  i64 %p_83, i64 %min_p_169" [viterbi.c:55]   --->   Operation 1540 'dcmp' 'tmp_380' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1541 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_43 = and i1 %and_ln55_42, i1 %tmp_380" [viterbi.c:55]   --->   Operation 1541 'and' 'and_ln55_43' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1542 [1/1] (0.62ns)   --->   "%min_p_171 = select i1 %and_ln55_43, i64 %p_83, i64 %min_p_169" [viterbi.c:55]   --->   Operation 1542 'select' 'min_p_171' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1543 [2/2] (3.02ns)   --->   "%tmp_385 = fcmp_olt  i64 %p_84, i64 %min_p_171" [viterbi.c:55]   --->   Operation 1543 'dcmp' 'tmp_385' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1544 [1/5] (5.86ns)   --->   "%p_86 = dadd i64 %tmp_303, i64 %bitcast_ln54_74" [viterbi.c:54]   --->   Operation 1544 'dadd' 'p_86' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1545 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_86, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1545 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1546 [2/5] (5.86ns)   --->   "%p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77" [viterbi.c:54]   --->   Operation 1546 'dadd' 'p_87' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1547 [3/5] (5.86ns)   --->   "%p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80" [viterbi.c:54]   --->   Operation 1547 'dadd' 'p_88' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1548 [4/5] (5.86ns)   --->   "%p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83" [viterbi.c:54]   --->   Operation 1548 'dadd' 'p_89' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1549 [5/5] (5.86ns)   --->   "%p_90 = dadd i64 %tmp_347, i64 %tmp_350" [viterbi.c:54]   --->   Operation 1549 'dadd' 'p_90' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1550 [1/2] (2.26ns)   --->   "%llike_load_63 = load i12 %llike_addr_94" [viterbi.c:54]   --->   Operation 1550 'load' 'llike_load_63' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_43 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln54_141 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1551 'zext' 'zext_ln54_141' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1552 [1/1] (2.37ns)   --->   "%lshr_ln54_66 = lshr i128 %llike_load_63, i128 %zext_ln54_141" [viterbi.c:54]   --->   Operation 1552 'lshr' 'lshr_ln54_66' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln54_75 = trunc i128 %lshr_ln54_66" [viterbi.c:54]   --->   Operation 1553 'trunc' 'trunc_ln54_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1554 [1/1] (0.00ns)   --->   "%bitcast_ln54_88 = bitcast i64 %trunc_ln54_75" [viterbi.c:54]   --->   Operation 1554 'bitcast' 'bitcast_ln54_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1555 [1/2] (2.26ns)   --->   "%llike_1_load = load i12 %llike_1_addr_94" [viterbi.c:54]   --->   Operation 1555 'load' 'llike_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_43 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln54_142 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1556 'zext' 'zext_ln54_142' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1557 [1/1] (2.37ns)   --->   "%lshr_ln54_67 = lshr i128 %llike_1_load, i128 %zext_ln54_142" [viterbi.c:54]   --->   Operation 1557 'lshr' 'lshr_ln54_67' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln54_76 = trunc i128 %lshr_ln54_67" [viterbi.c:54]   --->   Operation 1558 'trunc' 'trunc_ln54_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1559 [1/1] (0.00ns)   --->   "%bitcast_ln54_89 = bitcast i64 %trunc_ln54_76" [viterbi.c:54]   --->   Operation 1559 'bitcast' 'bitcast_ln54_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_43 : Operation 1560 [1/1] (0.84ns)   --->   "%tmp_359 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_88, i64 %bitcast_ln54_89, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1560 'mux' 'tmp_359' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1561 [2/2] (2.26ns)   --->   "%llike_load = load i12 %llike_addr_95" [viterbi.c:54]   --->   Operation 1561 'load' 'llike_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_43 : Operation 1562 [2/2] (2.26ns)   --->   "%llike_1_load_64 = load i12 %llike_1_addr_95" [viterbi.c:54]   --->   Operation 1562 'load' 'llike_1_load_64' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 44 <SV = 43> <Delay = 7.15>
ST_44 : Operation 1563 [1/1] (0.00ns)   --->   "%or_ln54_31 = or i12 %tmp_s, i12 32" [viterbi.c:54]   --->   Operation 1563 'or' 'or_ln54_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i12 %or_ln54_31" [viterbi.c:54]   --->   Operation 1564 'zext' 'zext_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1565 [1/1] (0.00ns)   --->   "%llike_addr_96 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_40" [viterbi.c:54]   --->   Operation 1565 'getelementptr' 'llike_addr_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1566 [1/1] (0.00ns)   --->   "%llike_1_addr_96 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_40" [viterbi.c:54]   --->   Operation 1566 'getelementptr' 'llike_1_addr_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1567 [1/1] (0.00ns)   --->   "%bitcast_ln55_44 = bitcast i64 %p_84" [viterbi.c:55]   --->   Operation 1567 'bitcast' 'bitcast_ln55_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_44, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1568 'partselect' 'tmp_382' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln55_44 = trunc i64 %bitcast_ln55_44" [viterbi.c:55]   --->   Operation 1569 'trunc' 'trunc_ln55_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1570 [1/1] (0.00ns)   --->   "%bitcast_ln55_45 = bitcast i64 %min_p_171" [viterbi.c:55]   --->   Operation 1570 'bitcast' 'bitcast_ln55_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_45, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1571 'partselect' 'tmp_384' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln55_45 = trunc i64 %bitcast_ln55_45" [viterbi.c:55]   --->   Operation 1572 'trunc' 'trunc_ln55_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1573 [1/1] (0.98ns)   --->   "%icmp_ln55_88 = icmp_ne  i11 %tmp_382, i11 2047" [viterbi.c:55]   --->   Operation 1573 'icmp' 'icmp_ln55_88' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1574 [1/1] (1.43ns)   --->   "%icmp_ln55_89 = icmp_eq  i52 %trunc_ln55_44, i52 0" [viterbi.c:55]   --->   Operation 1574 'icmp' 'icmp_ln55_89' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_45)   --->   "%or_ln55_75 = or i1 %icmp_ln55_89, i1 %icmp_ln55_88" [viterbi.c:55]   --->   Operation 1575 'or' 'or_ln55_75' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1576 [1/1] (0.98ns)   --->   "%icmp_ln55_90 = icmp_ne  i11 %tmp_384, i11 2047" [viterbi.c:55]   --->   Operation 1576 'icmp' 'icmp_ln55_90' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1577 [1/1] (1.43ns)   --->   "%icmp_ln55_91 = icmp_eq  i52 %trunc_ln55_45, i52 0" [viterbi.c:55]   --->   Operation 1577 'icmp' 'icmp_ln55_91' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_45)   --->   "%or_ln55_76 = or i1 %icmp_ln55_91, i1 %icmp_ln55_90" [viterbi.c:55]   --->   Operation 1578 'or' 'or_ln55_76' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_45)   --->   "%and_ln55_44 = and i1 %or_ln55_75, i1 %or_ln55_76" [viterbi.c:55]   --->   Operation 1579 'and' 'and_ln55_44' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1580 [1/2] (3.02ns)   --->   "%tmp_385 = fcmp_olt  i64 %p_84, i64 %min_p_171" [viterbi.c:55]   --->   Operation 1580 'dcmp' 'tmp_385' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1581 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_45 = and i1 %and_ln55_44, i1 %tmp_385" [viterbi.c:55]   --->   Operation 1581 'and' 'and_ln55_45' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1582 [1/1] (0.62ns)   --->   "%min_p_173 = select i1 %and_ln55_45, i64 %p_84, i64 %min_p_171" [viterbi.c:55]   --->   Operation 1582 'select' 'min_p_173' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node min_s_45)   --->   "%select_ln55_40 = select i1 %and_ln55_45, i5 23, i5 22" [viterbi.c:55]   --->   Operation 1583 'select' 'select_ln55_40' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node min_s_45)   --->   "%or_ln55_10 = or i1 %and_ln55_45, i1 %and_ln55_43" [viterbi.c:55]   --->   Operation 1584 'or' 'or_ln55_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1585 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_45 = select i1 %or_ln55_10, i5 %select_ln55_40, i5 %min_s_44" [viterbi.c:55]   --->   Operation 1585 'select' 'min_s_45' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1586 [2/2] (3.02ns)   --->   "%tmp_389 = fcmp_olt  i64 %p_85, i64 %min_p_173" [viterbi.c:55]   --->   Operation 1586 'dcmp' 'tmp_389' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1587 [1/5] (5.86ns)   --->   "%p_87 = dadd i64 %tmp_314, i64 %bitcast_ln54_77" [viterbi.c:54]   --->   Operation 1587 'dadd' 'p_87' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1588 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_87, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1588 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1589 [2/5] (5.86ns)   --->   "%p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80" [viterbi.c:54]   --->   Operation 1589 'dadd' 'p_88' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1590 [3/5] (5.86ns)   --->   "%p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83" [viterbi.c:54]   --->   Operation 1590 'dadd' 'p_89' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1591 [4/5] (5.86ns)   --->   "%p_90 = dadd i64 %tmp_347, i64 %tmp_350" [viterbi.c:54]   --->   Operation 1591 'dadd' 'p_90' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1592 [5/5] (5.86ns)   --->   "%p_91 = dadd i64 %tmp_359, i64 %tmp_362" [viterbi.c:54]   --->   Operation 1592 'dadd' 'p_91' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1593 [1/2] (2.26ns)   --->   "%llike_load = load i12 %llike_addr_95" [viterbi.c:54]   --->   Operation 1593 'load' 'llike_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_44 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln54_145 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1594 'zext' 'zext_ln54_145' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1595 [1/1] (2.37ns)   --->   "%lshr_ln54_70 = lshr i128 %llike_load, i128 %zext_ln54_145" [viterbi.c:54]   --->   Operation 1595 'lshr' 'lshr_ln54_70' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln54_79 = trunc i128 %lshr_ln54_70" [viterbi.c:54]   --->   Operation 1596 'trunc' 'trunc_ln54_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1597 [1/1] (0.00ns)   --->   "%bitcast_ln54_92 = bitcast i64 %trunc_ln54_79" [viterbi.c:54]   --->   Operation 1597 'bitcast' 'bitcast_ln54_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1598 [1/2] (2.26ns)   --->   "%llike_1_load_64 = load i12 %llike_1_addr_95" [viterbi.c:54]   --->   Operation 1598 'load' 'llike_1_load_64' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_44 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln54_146 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1599 'zext' 'zext_ln54_146' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1600 [1/1] (2.37ns)   --->   "%lshr_ln54_71 = lshr i128 %llike_1_load_64, i128 %zext_ln54_146" [viterbi.c:54]   --->   Operation 1600 'lshr' 'lshr_ln54_71' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln54_80 = trunc i128 %lshr_ln54_71" [viterbi.c:54]   --->   Operation 1601 'trunc' 'trunc_ln54_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1602 [1/1] (0.00ns)   --->   "%bitcast_ln54_93 = bitcast i64 %trunc_ln54_80" [viterbi.c:54]   --->   Operation 1602 'bitcast' 'bitcast_ln54_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_44 : Operation 1603 [1/1] (0.84ns)   --->   "%tmp_371 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_92, i64 %bitcast_ln54_93, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1603 'mux' 'tmp_371' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1604 [2/2] (2.26ns)   --->   "%llike_load_64 = load i12 %llike_addr_96" [viterbi.c:54]   --->   Operation 1604 'load' 'llike_load_64' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_44 : Operation 1605 [2/2] (2.26ns)   --->   "%llike_1_load_65 = load i12 %llike_1_addr_96" [viterbi.c:54]   --->   Operation 1605 'load' 'llike_1_load_65' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 45 <SV = 44> <Delay = 7.15>
ST_45 : Operation 1606 [1/1] (0.00ns)   --->   "%or_ln54_32 = or i12 %tmp_s, i12 33" [viterbi.c:54]   --->   Operation 1606 'or' 'or_ln54_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i12 %or_ln54_32" [viterbi.c:54]   --->   Operation 1607 'zext' 'zext_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1608 [1/1] (0.00ns)   --->   "%llike_addr_97 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_41" [viterbi.c:54]   --->   Operation 1608 'getelementptr' 'llike_addr_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1609 [1/1] (0.00ns)   --->   "%llike_1_addr_97 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_41" [viterbi.c:54]   --->   Operation 1609 'getelementptr' 'llike_1_addr_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1610 [1/1] (0.00ns)   --->   "%bitcast_ln55_46 = bitcast i64 %p_85" [viterbi.c:55]   --->   Operation 1610 'bitcast' 'bitcast_ln55_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_46, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1611 'partselect' 'tmp_387' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln55_46 = trunc i64 %bitcast_ln55_46" [viterbi.c:55]   --->   Operation 1612 'trunc' 'trunc_ln55_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1613 [1/1] (0.00ns)   --->   "%bitcast_ln55_47 = bitcast i64 %min_p_173" [viterbi.c:55]   --->   Operation 1613 'bitcast' 'bitcast_ln55_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_47, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1614 'partselect' 'tmp_388' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln55_47 = trunc i64 %bitcast_ln55_47" [viterbi.c:55]   --->   Operation 1615 'trunc' 'trunc_ln55_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1616 [1/1] (0.98ns)   --->   "%icmp_ln55_92 = icmp_ne  i11 %tmp_387, i11 2047" [viterbi.c:55]   --->   Operation 1616 'icmp' 'icmp_ln55_92' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1617 [1/1] (1.43ns)   --->   "%icmp_ln55_93 = icmp_eq  i52 %trunc_ln55_46, i52 0" [viterbi.c:55]   --->   Operation 1617 'icmp' 'icmp_ln55_93' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_47)   --->   "%or_ln55_77 = or i1 %icmp_ln55_93, i1 %icmp_ln55_92" [viterbi.c:55]   --->   Operation 1618 'or' 'or_ln55_77' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1619 [1/1] (0.98ns)   --->   "%icmp_ln55_94 = icmp_ne  i11 %tmp_388, i11 2047" [viterbi.c:55]   --->   Operation 1619 'icmp' 'icmp_ln55_94' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1620 [1/1] (1.43ns)   --->   "%icmp_ln55_95 = icmp_eq  i52 %trunc_ln55_47, i52 0" [viterbi.c:55]   --->   Operation 1620 'icmp' 'icmp_ln55_95' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_47)   --->   "%or_ln55_78 = or i1 %icmp_ln55_95, i1 %icmp_ln55_94" [viterbi.c:55]   --->   Operation 1621 'or' 'or_ln55_78' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_47)   --->   "%and_ln55_46 = and i1 %or_ln55_77, i1 %or_ln55_78" [viterbi.c:55]   --->   Operation 1622 'and' 'and_ln55_46' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1623 [1/2] (3.02ns)   --->   "%tmp_389 = fcmp_olt  i64 %p_85, i64 %min_p_173" [viterbi.c:55]   --->   Operation 1623 'dcmp' 'tmp_389' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1624 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_47 = and i1 %and_ln55_46, i1 %tmp_389" [viterbi.c:55]   --->   Operation 1624 'and' 'and_ln55_47' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1625 [1/1] (0.62ns)   --->   "%min_p_175 = select i1 %and_ln55_47, i64 %p_85, i64 %min_p_173" [viterbi.c:55]   --->   Operation 1625 'select' 'min_p_175' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1626 [2/2] (3.02ns)   --->   "%tmp_392 = fcmp_olt  i64 %p_86, i64 %min_p_175" [viterbi.c:55]   --->   Operation 1626 'dcmp' 'tmp_392' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1627 [1/5] (5.86ns)   --->   "%p_88 = dadd i64 %tmp_325, i64 %bitcast_ln54_80" [viterbi.c:54]   --->   Operation 1627 'dadd' 'p_88' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1628 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_88, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1628 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1629 [2/5] (5.86ns)   --->   "%p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83" [viterbi.c:54]   --->   Operation 1629 'dadd' 'p_89' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1630 [3/5] (5.86ns)   --->   "%p_90 = dadd i64 %tmp_347, i64 %tmp_350" [viterbi.c:54]   --->   Operation 1630 'dadd' 'p_90' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1631 [4/5] (5.86ns)   --->   "%p_91 = dadd i64 %tmp_359, i64 %tmp_362" [viterbi.c:54]   --->   Operation 1631 'dadd' 'p_91' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1632 [5/5] (5.86ns)   --->   "%p_92 = dadd i64 %tmp_371, i64 %tmp_374" [viterbi.c:54]   --->   Operation 1632 'dadd' 'p_92' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1633 [1/2] (2.26ns)   --->   "%llike_load_64 = load i12 %llike_addr_96" [viterbi.c:54]   --->   Operation 1633 'load' 'llike_load_64' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_45 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln54_149 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1634 'zext' 'zext_ln54_149' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1635 [1/1] (2.37ns)   --->   "%lshr_ln54_74 = lshr i128 %llike_load_64, i128 %zext_ln54_149" [viterbi.c:54]   --->   Operation 1635 'lshr' 'lshr_ln54_74' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln54_83 = trunc i128 %lshr_ln54_74" [viterbi.c:54]   --->   Operation 1636 'trunc' 'trunc_ln54_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1637 [1/1] (0.00ns)   --->   "%bitcast_ln54_96 = bitcast i64 %trunc_ln54_83" [viterbi.c:54]   --->   Operation 1637 'bitcast' 'bitcast_ln54_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1638 [1/2] (2.26ns)   --->   "%llike_1_load_65 = load i12 %llike_1_addr_96" [viterbi.c:54]   --->   Operation 1638 'load' 'llike_1_load_65' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_45 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln54_150 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1639 'zext' 'zext_ln54_150' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1640 [1/1] (2.37ns)   --->   "%lshr_ln54_75 = lshr i128 %llike_1_load_65, i128 %zext_ln54_150" [viterbi.c:54]   --->   Operation 1640 'lshr' 'lshr_ln54_75' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln54_84 = trunc i128 %lshr_ln54_75" [viterbi.c:54]   --->   Operation 1641 'trunc' 'trunc_ln54_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1642 [1/1] (0.00ns)   --->   "%bitcast_ln54_97 = bitcast i64 %trunc_ln54_84" [viterbi.c:54]   --->   Operation 1642 'bitcast' 'bitcast_ln54_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_45 : Operation 1643 [1/1] (0.84ns)   --->   "%tmp_383 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_96, i64 %bitcast_ln54_97, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1643 'mux' 'tmp_383' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1644 [2/2] (2.26ns)   --->   "%llike_load_65 = load i12 %llike_addr_97" [viterbi.c:54]   --->   Operation 1644 'load' 'llike_load_65' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_45 : Operation 1645 [2/2] (2.26ns)   --->   "%llike_1_load_66 = load i12 %llike_1_addr_97" [viterbi.c:54]   --->   Operation 1645 'load' 'llike_1_load_66' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 46 <SV = 45> <Delay = 7.15>
ST_46 : Operation 1646 [1/1] (0.00ns)   --->   "%or_ln54_33 = or i12 %tmp_s, i12 34" [viterbi.c:54]   --->   Operation 1646 'or' 'or_ln54_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i12 %or_ln54_33" [viterbi.c:54]   --->   Operation 1647 'zext' 'zext_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1648 [1/1] (0.00ns)   --->   "%llike_addr_98 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_42" [viterbi.c:54]   --->   Operation 1648 'getelementptr' 'llike_addr_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1649 [1/1] (0.00ns)   --->   "%llike_1_addr_98 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_42" [viterbi.c:54]   --->   Operation 1649 'getelementptr' 'llike_1_addr_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1650 [1/1] (0.00ns)   --->   "%bitcast_ln55_48 = bitcast i64 %p_86" [viterbi.c:55]   --->   Operation 1650 'bitcast' 'bitcast_ln55_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_48, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1651 'partselect' 'tmp_390' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln55_48 = trunc i64 %bitcast_ln55_48" [viterbi.c:55]   --->   Operation 1652 'trunc' 'trunc_ln55_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1653 [1/1] (0.00ns)   --->   "%bitcast_ln55_49 = bitcast i64 %min_p_175" [viterbi.c:55]   --->   Operation 1653 'bitcast' 'bitcast_ln55_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_49, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1654 'partselect' 'tmp_391' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln55_49 = trunc i64 %bitcast_ln55_49" [viterbi.c:55]   --->   Operation 1655 'trunc' 'trunc_ln55_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1656 [1/1] (0.98ns)   --->   "%icmp_ln55_96 = icmp_ne  i11 %tmp_390, i11 2047" [viterbi.c:55]   --->   Operation 1656 'icmp' 'icmp_ln55_96' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1657 [1/1] (1.43ns)   --->   "%icmp_ln55_97 = icmp_eq  i52 %trunc_ln55_48, i52 0" [viterbi.c:55]   --->   Operation 1657 'icmp' 'icmp_ln55_97' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_49)   --->   "%or_ln55_79 = or i1 %icmp_ln55_97, i1 %icmp_ln55_96" [viterbi.c:55]   --->   Operation 1658 'or' 'or_ln55_79' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1659 [1/1] (0.98ns)   --->   "%icmp_ln55_98 = icmp_ne  i11 %tmp_391, i11 2047" [viterbi.c:55]   --->   Operation 1659 'icmp' 'icmp_ln55_98' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1660 [1/1] (1.43ns)   --->   "%icmp_ln55_99 = icmp_eq  i52 %trunc_ln55_49, i52 0" [viterbi.c:55]   --->   Operation 1660 'icmp' 'icmp_ln55_99' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_49)   --->   "%or_ln55_80 = or i1 %icmp_ln55_99, i1 %icmp_ln55_98" [viterbi.c:55]   --->   Operation 1661 'or' 'or_ln55_80' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_49)   --->   "%and_ln55_48 = and i1 %or_ln55_79, i1 %or_ln55_80" [viterbi.c:55]   --->   Operation 1662 'and' 'and_ln55_48' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1663 [1/2] (3.02ns)   --->   "%tmp_392 = fcmp_olt  i64 %p_86, i64 %min_p_175" [viterbi.c:55]   --->   Operation 1663 'dcmp' 'tmp_392' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1664 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_49 = and i1 %and_ln55_48, i1 %tmp_392" [viterbi.c:55]   --->   Operation 1664 'and' 'and_ln55_49' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1665 [1/1] (0.62ns)   --->   "%min_p_177 = select i1 %and_ln55_49, i64 %p_86, i64 %min_p_175" [viterbi.c:55]   --->   Operation 1665 'select' 'min_p_177' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node min_s_46)   --->   "%select_ln55_47 = select i1 %and_ln55_49, i5 25, i5 24" [viterbi.c:55]   --->   Operation 1666 'select' 'select_ln55_47' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node min_s_46)   --->   "%or_ln55_11 = or i1 %and_ln55_49, i1 %and_ln55_47" [viterbi.c:55]   --->   Operation 1667 'or' 'or_ln55_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1668 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_46 = select i1 %or_ln55_11, i5 %select_ln55_47, i5 %min_s_45" [viterbi.c:55]   --->   Operation 1668 'select' 'min_s_46' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1669 [2/2] (3.02ns)   --->   "%tmp_396 = fcmp_olt  i64 %p_87, i64 %min_p_177" [viterbi.c:55]   --->   Operation 1669 'dcmp' 'tmp_396' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1670 [1/5] (5.86ns)   --->   "%p_89 = dadd i64 %tmp_336, i64 %bitcast_ln54_83" [viterbi.c:54]   --->   Operation 1670 'dadd' 'p_89' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1671 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_89, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1671 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1672 [2/5] (5.86ns)   --->   "%p_90 = dadd i64 %tmp_347, i64 %tmp_350" [viterbi.c:54]   --->   Operation 1672 'dadd' 'p_90' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1673 [3/5] (5.86ns)   --->   "%p_91 = dadd i64 %tmp_359, i64 %tmp_362" [viterbi.c:54]   --->   Operation 1673 'dadd' 'p_91' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1674 [4/5] (5.86ns)   --->   "%p_92 = dadd i64 %tmp_371, i64 %tmp_374" [viterbi.c:54]   --->   Operation 1674 'dadd' 'p_92' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1675 [1/1] (0.00ns)   --->   "%bitcast_ln54_98 = bitcast i64 %trunc_ln54_85" [viterbi.c:54]   --->   Operation 1675 'bitcast' 'bitcast_ln54_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1676 [5/5] (5.86ns)   --->   "%p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98" [viterbi.c:54]   --->   Operation 1676 'dadd' 'p_93' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1677 [1/2] (2.26ns)   --->   "%llike_load_65 = load i12 %llike_addr_97" [viterbi.c:54]   --->   Operation 1677 'load' 'llike_load_65' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_46 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln54_151 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1678 'zext' 'zext_ln54_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1679 [1/1] (2.37ns)   --->   "%lshr_ln54_76 = lshr i128 %llike_load_65, i128 %zext_ln54_151" [viterbi.c:54]   --->   Operation 1679 'lshr' 'lshr_ln54_76' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1680 [1/1] (0.00ns)   --->   "%trunc_ln54_86 = trunc i128 %lshr_ln54_76" [viterbi.c:54]   --->   Operation 1680 'trunc' 'trunc_ln54_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1681 [1/1] (0.00ns)   --->   "%bitcast_ln54_99 = bitcast i64 %trunc_ln54_86" [viterbi.c:54]   --->   Operation 1681 'bitcast' 'bitcast_ln54_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1682 [1/2] (2.26ns)   --->   "%llike_1_load_66 = load i12 %llike_1_addr_97" [viterbi.c:54]   --->   Operation 1682 'load' 'llike_1_load_66' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_46 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln54_152 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1683 'zext' 'zext_ln54_152' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1684 [1/1] (2.37ns)   --->   "%lshr_ln54_77 = lshr i128 %llike_1_load_66, i128 %zext_ln54_152" [viterbi.c:54]   --->   Operation 1684 'lshr' 'lshr_ln54_77' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1685 [1/1] (0.00ns)   --->   "%trunc_ln54_87 = trunc i128 %lshr_ln54_77" [viterbi.c:54]   --->   Operation 1685 'trunc' 'trunc_ln54_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1686 [1/1] (0.00ns)   --->   "%bitcast_ln54_100 = bitcast i64 %trunc_ln54_87" [viterbi.c:54]   --->   Operation 1686 'bitcast' 'bitcast_ln54_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_46 : Operation 1687 [1/1] (0.84ns)   --->   "%tmp_394 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_99, i64 %bitcast_ln54_100, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1687 'mux' 'tmp_394' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1688 [2/2] (2.26ns)   --->   "%llike_load_66 = load i12 %llike_addr_98" [viterbi.c:54]   --->   Operation 1688 'load' 'llike_load_66' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_46 : Operation 1689 [2/2] (2.26ns)   --->   "%llike_1_load_67 = load i12 %llike_1_addr_98" [viterbi.c:54]   --->   Operation 1689 'load' 'llike_1_load_67' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 47 <SV = 46> <Delay = 7.15>
ST_47 : Operation 1690 [1/1] (0.00ns)   --->   "%or_ln54_34 = or i12 %tmp_s, i12 35" [viterbi.c:54]   --->   Operation 1690 'or' 'or_ln54_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i12 %or_ln54_34" [viterbi.c:54]   --->   Operation 1691 'zext' 'zext_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1692 [1/1] (0.00ns)   --->   "%llike_addr_99 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_43" [viterbi.c:54]   --->   Operation 1692 'getelementptr' 'llike_addr_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1693 [1/1] (0.00ns)   --->   "%llike_1_addr_99 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_43" [viterbi.c:54]   --->   Operation 1693 'getelementptr' 'llike_1_addr_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1694 [1/1] (0.00ns)   --->   "%bitcast_ln55_50 = bitcast i64 %p_87" [viterbi.c:55]   --->   Operation 1694 'bitcast' 'bitcast_ln55_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_50, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1695 'partselect' 'tmp_393' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1696 [1/1] (0.00ns)   --->   "%trunc_ln55_50 = trunc i64 %bitcast_ln55_50" [viterbi.c:55]   --->   Operation 1696 'trunc' 'trunc_ln55_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1697 [1/1] (0.00ns)   --->   "%bitcast_ln55_51 = bitcast i64 %min_p_177" [viterbi.c:55]   --->   Operation 1697 'bitcast' 'bitcast_ln55_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_51, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1698 'partselect' 'tmp_395' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln55_51 = trunc i64 %bitcast_ln55_51" [viterbi.c:55]   --->   Operation 1699 'trunc' 'trunc_ln55_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1700 [1/1] (0.98ns)   --->   "%icmp_ln55_100 = icmp_ne  i11 %tmp_393, i11 2047" [viterbi.c:55]   --->   Operation 1700 'icmp' 'icmp_ln55_100' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1701 [1/1] (1.43ns)   --->   "%icmp_ln55_101 = icmp_eq  i52 %trunc_ln55_50, i52 0" [viterbi.c:55]   --->   Operation 1701 'icmp' 'icmp_ln55_101' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_51)   --->   "%or_ln55_81 = or i1 %icmp_ln55_101, i1 %icmp_ln55_100" [viterbi.c:55]   --->   Operation 1702 'or' 'or_ln55_81' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1703 [1/1] (0.98ns)   --->   "%icmp_ln55_102 = icmp_ne  i11 %tmp_395, i11 2047" [viterbi.c:55]   --->   Operation 1703 'icmp' 'icmp_ln55_102' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1704 [1/1] (1.43ns)   --->   "%icmp_ln55_103 = icmp_eq  i52 %trunc_ln55_51, i52 0" [viterbi.c:55]   --->   Operation 1704 'icmp' 'icmp_ln55_103' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_51)   --->   "%or_ln55_82 = or i1 %icmp_ln55_103, i1 %icmp_ln55_102" [viterbi.c:55]   --->   Operation 1705 'or' 'or_ln55_82' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_51)   --->   "%and_ln55_50 = and i1 %or_ln55_81, i1 %or_ln55_82" [viterbi.c:55]   --->   Operation 1706 'and' 'and_ln55_50' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1707 [1/2] (3.02ns)   --->   "%tmp_396 = fcmp_olt  i64 %p_87, i64 %min_p_177" [viterbi.c:55]   --->   Operation 1707 'dcmp' 'tmp_396' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1708 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_51 = and i1 %and_ln55_50, i1 %tmp_396" [viterbi.c:55]   --->   Operation 1708 'and' 'and_ln55_51' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1709 [1/1] (0.62ns)   --->   "%min_p_179 = select i1 %and_ln55_51, i64 %p_87, i64 %min_p_177" [viterbi.c:55]   --->   Operation 1709 'select' 'min_p_179' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1710 [2/2] (3.02ns)   --->   "%tmp_399 = fcmp_olt  i64 %p_88, i64 %min_p_179" [viterbi.c:55]   --->   Operation 1710 'dcmp' 'tmp_399' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1711 [1/5] (5.86ns)   --->   "%p_90 = dadd i64 %tmp_347, i64 %tmp_350" [viterbi.c:54]   --->   Operation 1711 'dadd' 'p_90' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1712 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_90, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1712 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1713 [2/5] (5.86ns)   --->   "%p_91 = dadd i64 %tmp_359, i64 %tmp_362" [viterbi.c:54]   --->   Operation 1713 'dadd' 'p_91' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1714 [3/5] (5.86ns)   --->   "%p_92 = dadd i64 %tmp_371, i64 %tmp_374" [viterbi.c:54]   --->   Operation 1714 'dadd' 'p_92' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1715 [4/5] (5.86ns)   --->   "%p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98" [viterbi.c:54]   --->   Operation 1715 'dadd' 'p_93' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1716 [1/1] (0.00ns)   --->   "%bitcast_ln54_101 = bitcast i64 %trunc_ln54_88" [viterbi.c:54]   --->   Operation 1716 'bitcast' 'bitcast_ln54_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1717 [5/5] (5.86ns)   --->   "%p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101" [viterbi.c:54]   --->   Operation 1717 'dadd' 'p_94' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1718 [1/2] (2.26ns)   --->   "%llike_load_66 = load i12 %llike_addr_98" [viterbi.c:54]   --->   Operation 1718 'load' 'llike_load_66' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_47 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln54_153 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1719 'zext' 'zext_ln54_153' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1720 [1/1] (2.37ns)   --->   "%lshr_ln54_78 = lshr i128 %llike_load_66, i128 %zext_ln54_153" [viterbi.c:54]   --->   Operation 1720 'lshr' 'lshr_ln54_78' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1721 [1/1] (0.00ns)   --->   "%trunc_ln54_89 = trunc i128 %lshr_ln54_78" [viterbi.c:54]   --->   Operation 1721 'trunc' 'trunc_ln54_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1722 [1/1] (0.00ns)   --->   "%bitcast_ln54_102 = bitcast i64 %trunc_ln54_89" [viterbi.c:54]   --->   Operation 1722 'bitcast' 'bitcast_ln54_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1723 [1/2] (2.26ns)   --->   "%llike_1_load_67 = load i12 %llike_1_addr_98" [viterbi.c:54]   --->   Operation 1723 'load' 'llike_1_load_67' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_47 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln54_154 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1724 'zext' 'zext_ln54_154' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1725 [1/1] (2.37ns)   --->   "%lshr_ln54_79 = lshr i128 %llike_1_load_67, i128 %zext_ln54_154" [viterbi.c:54]   --->   Operation 1725 'lshr' 'lshr_ln54_79' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln54_90 = trunc i128 %lshr_ln54_79" [viterbi.c:54]   --->   Operation 1726 'trunc' 'trunc_ln54_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1727 [1/1] (0.00ns)   --->   "%bitcast_ln54_103 = bitcast i64 %trunc_ln54_90" [viterbi.c:54]   --->   Operation 1727 'bitcast' 'bitcast_ln54_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_47 : Operation 1728 [1/1] (0.84ns)   --->   "%tmp_405 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_102, i64 %bitcast_ln54_103, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1728 'mux' 'tmp_405' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1729 [2/2] (2.26ns)   --->   "%llike_load_67 = load i12 %llike_addr_99" [viterbi.c:54]   --->   Operation 1729 'load' 'llike_load_67' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_47 : Operation 1730 [2/2] (2.26ns)   --->   "%llike_1_load_68 = load i12 %llike_1_addr_99" [viterbi.c:54]   --->   Operation 1730 'load' 'llike_1_load_68' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 48 <SV = 47> <Delay = 7.15>
ST_48 : Operation 1731 [1/1] (0.00ns)   --->   "%or_ln54_35 = or i12 %tmp_s, i12 36" [viterbi.c:54]   --->   Operation 1731 'or' 'or_ln54_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i12 %or_ln54_35" [viterbi.c:54]   --->   Operation 1732 'zext' 'zext_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1733 [1/1] (0.00ns)   --->   "%llike_addr_100 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_44" [viterbi.c:54]   --->   Operation 1733 'getelementptr' 'llike_addr_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1734 [1/1] (0.00ns)   --->   "%llike_1_addr_100 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_44" [viterbi.c:54]   --->   Operation 1734 'getelementptr' 'llike_1_addr_100' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1735 [1/1] (0.00ns)   --->   "%bitcast_ln55_52 = bitcast i64 %p_88" [viterbi.c:55]   --->   Operation 1735 'bitcast' 'bitcast_ln55_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_52, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1736 'partselect' 'tmp_397' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln55_52 = trunc i64 %bitcast_ln55_52" [viterbi.c:55]   --->   Operation 1737 'trunc' 'trunc_ln55_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1738 [1/1] (0.00ns)   --->   "%bitcast_ln55_53 = bitcast i64 %min_p_179" [viterbi.c:55]   --->   Operation 1738 'bitcast' 'bitcast_ln55_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_53, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1739 'partselect' 'tmp_398' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1740 [1/1] (0.00ns)   --->   "%trunc_ln55_53 = trunc i64 %bitcast_ln55_53" [viterbi.c:55]   --->   Operation 1740 'trunc' 'trunc_ln55_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1741 [1/1] (0.98ns)   --->   "%icmp_ln55_104 = icmp_ne  i11 %tmp_397, i11 2047" [viterbi.c:55]   --->   Operation 1741 'icmp' 'icmp_ln55_104' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1742 [1/1] (1.43ns)   --->   "%icmp_ln55_105 = icmp_eq  i52 %trunc_ln55_52, i52 0" [viterbi.c:55]   --->   Operation 1742 'icmp' 'icmp_ln55_105' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_53)   --->   "%or_ln55_83 = or i1 %icmp_ln55_105, i1 %icmp_ln55_104" [viterbi.c:55]   --->   Operation 1743 'or' 'or_ln55_83' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1744 [1/1] (0.98ns)   --->   "%icmp_ln55_106 = icmp_ne  i11 %tmp_398, i11 2047" [viterbi.c:55]   --->   Operation 1744 'icmp' 'icmp_ln55_106' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1745 [1/1] (1.43ns)   --->   "%icmp_ln55_107 = icmp_eq  i52 %trunc_ln55_53, i52 0" [viterbi.c:55]   --->   Operation 1745 'icmp' 'icmp_ln55_107' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_53)   --->   "%or_ln55_84 = or i1 %icmp_ln55_107, i1 %icmp_ln55_106" [viterbi.c:55]   --->   Operation 1746 'or' 'or_ln55_84' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_53)   --->   "%and_ln55_52 = and i1 %or_ln55_83, i1 %or_ln55_84" [viterbi.c:55]   --->   Operation 1747 'and' 'and_ln55_52' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1748 [1/2] (3.02ns)   --->   "%tmp_399 = fcmp_olt  i64 %p_88, i64 %min_p_179" [viterbi.c:55]   --->   Operation 1748 'dcmp' 'tmp_399' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1749 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_53 = and i1 %and_ln55_52, i1 %tmp_399" [viterbi.c:55]   --->   Operation 1749 'and' 'and_ln55_53' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1750 [1/1] (0.62ns)   --->   "%min_p_181 = select i1 %and_ln55_53, i64 %p_88, i64 %min_p_179" [viterbi.c:55]   --->   Operation 1750 'select' 'min_p_181' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node min_s_47)   --->   "%select_ln55_51 = select i1 %and_ln55_53, i5 27, i5 26" [viterbi.c:55]   --->   Operation 1751 'select' 'select_ln55_51' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node min_s_47)   --->   "%or_ln55_12 = or i1 %and_ln55_53, i1 %and_ln55_51" [viterbi.c:55]   --->   Operation 1752 'or' 'or_ln55_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1753 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_47 = select i1 %or_ln55_12, i5 %select_ln55_51, i5 %min_s_46" [viterbi.c:55]   --->   Operation 1753 'select' 'min_s_47' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1754 [2/2] (3.02ns)   --->   "%tmp_403 = fcmp_olt  i64 %p_89, i64 %min_p_181" [viterbi.c:55]   --->   Operation 1754 'dcmp' 'tmp_403' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1755 [1/5] (5.86ns)   --->   "%p_91 = dadd i64 %tmp_359, i64 %tmp_362" [viterbi.c:54]   --->   Operation 1755 'dadd' 'p_91' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1756 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_91, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1756 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1757 [2/5] (5.86ns)   --->   "%p_92 = dadd i64 %tmp_371, i64 %tmp_374" [viterbi.c:54]   --->   Operation 1757 'dadd' 'p_92' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1758 [3/5] (5.86ns)   --->   "%p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98" [viterbi.c:54]   --->   Operation 1758 'dadd' 'p_93' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1759 [4/5] (5.86ns)   --->   "%p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101" [viterbi.c:54]   --->   Operation 1759 'dadd' 'p_94' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1760 [1/1] (0.00ns)   --->   "%bitcast_ln54_104 = bitcast i64 %trunc_ln54_91" [viterbi.c:54]   --->   Operation 1760 'bitcast' 'bitcast_ln54_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1761 [5/5] (5.86ns)   --->   "%p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104" [viterbi.c:54]   --->   Operation 1761 'dadd' 'p_95' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1762 [1/2] (2.26ns)   --->   "%llike_load_67 = load i12 %llike_addr_99" [viterbi.c:54]   --->   Operation 1762 'load' 'llike_load_67' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_48 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln54_155 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1763 'zext' 'zext_ln54_155' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1764 [1/1] (2.37ns)   --->   "%lshr_ln54_80 = lshr i128 %llike_load_67, i128 %zext_ln54_155" [viterbi.c:54]   --->   Operation 1764 'lshr' 'lshr_ln54_80' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln54_92 = trunc i128 %lshr_ln54_80" [viterbi.c:54]   --->   Operation 1765 'trunc' 'trunc_ln54_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1766 [1/1] (0.00ns)   --->   "%bitcast_ln54_105 = bitcast i64 %trunc_ln54_92" [viterbi.c:54]   --->   Operation 1766 'bitcast' 'bitcast_ln54_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1767 [1/2] (2.26ns)   --->   "%llike_1_load_68 = load i12 %llike_1_addr_99" [viterbi.c:54]   --->   Operation 1767 'load' 'llike_1_load_68' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_48 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln54_156 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1768 'zext' 'zext_ln54_156' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1769 [1/1] (2.37ns)   --->   "%lshr_ln54_81 = lshr i128 %llike_1_load_68, i128 %zext_ln54_156" [viterbi.c:54]   --->   Operation 1769 'lshr' 'lshr_ln54_81' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln54_93 = trunc i128 %lshr_ln54_81" [viterbi.c:54]   --->   Operation 1770 'trunc' 'trunc_ln54_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1771 [1/1] (0.00ns)   --->   "%bitcast_ln54_106 = bitcast i64 %trunc_ln54_93" [viterbi.c:54]   --->   Operation 1771 'bitcast' 'bitcast_ln54_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_48 : Operation 1772 [1/1] (0.84ns)   --->   "%tmp_416 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_105, i64 %bitcast_ln54_106, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1772 'mux' 'tmp_416' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1773 [2/2] (2.26ns)   --->   "%llike_load_68 = load i12 %llike_addr_100" [viterbi.c:54]   --->   Operation 1773 'load' 'llike_load_68' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_48 : Operation 1774 [2/2] (2.26ns)   --->   "%llike_1_load_69 = load i12 %llike_1_addr_100" [viterbi.c:54]   --->   Operation 1774 'load' 'llike_1_load_69' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 49 <SV = 48> <Delay = 7.15>
ST_49 : Operation 1775 [1/1] (0.00ns)   --->   "%or_ln54_36 = or i12 %tmp_s, i12 37" [viterbi.c:54]   --->   Operation 1775 'or' 'or_ln54_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln54_45 = zext i12 %or_ln54_36" [viterbi.c:54]   --->   Operation 1776 'zext' 'zext_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1777 [1/1] (0.00ns)   --->   "%llike_addr_101 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_45" [viterbi.c:54]   --->   Operation 1777 'getelementptr' 'llike_addr_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1778 [1/1] (0.00ns)   --->   "%llike_1_addr_101 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_45" [viterbi.c:54]   --->   Operation 1778 'getelementptr' 'llike_1_addr_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1779 [1/1] (0.00ns)   --->   "%bitcast_ln55_54 = bitcast i64 %p_89" [viterbi.c:55]   --->   Operation 1779 'bitcast' 'bitcast_ln55_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1780 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_54, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1780 'partselect' 'tmp_401' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln55_54 = trunc i64 %bitcast_ln55_54" [viterbi.c:55]   --->   Operation 1781 'trunc' 'trunc_ln55_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1782 [1/1] (0.00ns)   --->   "%bitcast_ln55_55 = bitcast i64 %min_p_181" [viterbi.c:55]   --->   Operation 1782 'bitcast' 'bitcast_ln55_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_55, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1783 'partselect' 'tmp_402' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln55_55 = trunc i64 %bitcast_ln55_55" [viterbi.c:55]   --->   Operation 1784 'trunc' 'trunc_ln55_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1785 [1/1] (0.98ns)   --->   "%icmp_ln55_108 = icmp_ne  i11 %tmp_401, i11 2047" [viterbi.c:55]   --->   Operation 1785 'icmp' 'icmp_ln55_108' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1786 [1/1] (1.43ns)   --->   "%icmp_ln55_109 = icmp_eq  i52 %trunc_ln55_54, i52 0" [viterbi.c:55]   --->   Operation 1786 'icmp' 'icmp_ln55_109' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_55)   --->   "%or_ln55_85 = or i1 %icmp_ln55_109, i1 %icmp_ln55_108" [viterbi.c:55]   --->   Operation 1787 'or' 'or_ln55_85' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1788 [1/1] (0.98ns)   --->   "%icmp_ln55_110 = icmp_ne  i11 %tmp_402, i11 2047" [viterbi.c:55]   --->   Operation 1788 'icmp' 'icmp_ln55_110' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1789 [1/1] (1.43ns)   --->   "%icmp_ln55_111 = icmp_eq  i52 %trunc_ln55_55, i52 0" [viterbi.c:55]   --->   Operation 1789 'icmp' 'icmp_ln55_111' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_55)   --->   "%or_ln55_86 = or i1 %icmp_ln55_111, i1 %icmp_ln55_110" [viterbi.c:55]   --->   Operation 1790 'or' 'or_ln55_86' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_55)   --->   "%and_ln55_54 = and i1 %or_ln55_85, i1 %or_ln55_86" [viterbi.c:55]   --->   Operation 1791 'and' 'and_ln55_54' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1792 [1/2] (3.02ns)   --->   "%tmp_403 = fcmp_olt  i64 %p_89, i64 %min_p_181" [viterbi.c:55]   --->   Operation 1792 'dcmp' 'tmp_403' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1793 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_55 = and i1 %and_ln55_54, i1 %tmp_403" [viterbi.c:55]   --->   Operation 1793 'and' 'and_ln55_55' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1794 [1/1] (0.62ns)   --->   "%min_p_183 = select i1 %and_ln55_55, i64 %p_89, i64 %min_p_181" [viterbi.c:55]   --->   Operation 1794 'select' 'min_p_183' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1795 [2/2] (3.02ns)   --->   "%tmp_407 = fcmp_olt  i64 %p_90, i64 %min_p_183" [viterbi.c:55]   --->   Operation 1795 'dcmp' 'tmp_407' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1796 [1/5] (5.86ns)   --->   "%p_92 = dadd i64 %tmp_371, i64 %tmp_374" [viterbi.c:54]   --->   Operation 1796 'dadd' 'p_92' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1797 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_92, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1797 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1798 [2/5] (5.86ns)   --->   "%p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98" [viterbi.c:54]   --->   Operation 1798 'dadd' 'p_93' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1799 [3/5] (5.86ns)   --->   "%p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101" [viterbi.c:54]   --->   Operation 1799 'dadd' 'p_94' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1800 [4/5] (5.86ns)   --->   "%p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104" [viterbi.c:54]   --->   Operation 1800 'dadd' 'p_95' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1801 [1/1] (0.00ns)   --->   "%bitcast_ln54_107 = bitcast i64 %trunc_ln54_94" [viterbi.c:54]   --->   Operation 1801 'bitcast' 'bitcast_ln54_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1802 [5/5] (5.86ns)   --->   "%p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107" [viterbi.c:54]   --->   Operation 1802 'dadd' 'p_96' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1803 [1/2] (2.26ns)   --->   "%llike_load_68 = load i12 %llike_addr_100" [viterbi.c:54]   --->   Operation 1803 'load' 'llike_load_68' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_49 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln54_157 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1804 'zext' 'zext_ln54_157' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1805 [1/1] (2.37ns)   --->   "%lshr_ln54_82 = lshr i128 %llike_load_68, i128 %zext_ln54_157" [viterbi.c:54]   --->   Operation 1805 'lshr' 'lshr_ln54_82' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln54_95 = trunc i128 %lshr_ln54_82" [viterbi.c:54]   --->   Operation 1806 'trunc' 'trunc_ln54_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1807 [1/1] (0.00ns)   --->   "%bitcast_ln54_108 = bitcast i64 %trunc_ln54_95" [viterbi.c:54]   --->   Operation 1807 'bitcast' 'bitcast_ln54_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1808 [1/2] (2.26ns)   --->   "%llike_1_load_69 = load i12 %llike_1_addr_100" [viterbi.c:54]   --->   Operation 1808 'load' 'llike_1_load_69' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_49 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln54_158 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1809 'zext' 'zext_ln54_158' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1810 [1/1] (2.37ns)   --->   "%lshr_ln54_83 = lshr i128 %llike_1_load_69, i128 %zext_ln54_158" [viterbi.c:54]   --->   Operation 1810 'lshr' 'lshr_ln54_83' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln54_96 = trunc i128 %lshr_ln54_83" [viterbi.c:54]   --->   Operation 1811 'trunc' 'trunc_ln54_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1812 [1/1] (0.00ns)   --->   "%bitcast_ln54_109 = bitcast i64 %trunc_ln54_96" [viterbi.c:54]   --->   Operation 1812 'bitcast' 'bitcast_ln54_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_49 : Operation 1813 [1/1] (0.84ns)   --->   "%tmp_424 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_108, i64 %bitcast_ln54_109, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1813 'mux' 'tmp_424' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1814 [2/2] (2.26ns)   --->   "%llike_load_69 = load i12 %llike_addr_101" [viterbi.c:54]   --->   Operation 1814 'load' 'llike_load_69' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_49 : Operation 1815 [2/2] (2.26ns)   --->   "%llike_1_load_70 = load i12 %llike_1_addr_101" [viterbi.c:54]   --->   Operation 1815 'load' 'llike_1_load_70' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 50 <SV = 49> <Delay = 7.15>
ST_50 : Operation 1816 [1/1] (0.00ns)   --->   "%or_ln54_37 = or i12 %tmp_s, i12 38" [viterbi.c:54]   --->   Operation 1816 'or' 'or_ln54_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln54_46 = zext i12 %or_ln54_37" [viterbi.c:54]   --->   Operation 1817 'zext' 'zext_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1818 [1/1] (0.00ns)   --->   "%llike_addr_102 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_46" [viterbi.c:54]   --->   Operation 1818 'getelementptr' 'llike_addr_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1819 [1/1] (0.00ns)   --->   "%llike_1_addr_102 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_46" [viterbi.c:54]   --->   Operation 1819 'getelementptr' 'llike_1_addr_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1820 [1/1] (0.00ns)   --->   "%bitcast_ln55_56 = bitcast i64 %p_90" [viterbi.c:55]   --->   Operation 1820 'bitcast' 'bitcast_ln55_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1821 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_56, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1821 'partselect' 'tmp_404' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1822 [1/1] (0.00ns)   --->   "%trunc_ln55_56 = trunc i64 %bitcast_ln55_56" [viterbi.c:55]   --->   Operation 1822 'trunc' 'trunc_ln55_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1823 [1/1] (0.00ns)   --->   "%bitcast_ln55_57 = bitcast i64 %min_p_183" [viterbi.c:55]   --->   Operation 1823 'bitcast' 'bitcast_ln55_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_57, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1824 'partselect' 'tmp_406' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln55_57 = trunc i64 %bitcast_ln55_57" [viterbi.c:55]   --->   Operation 1825 'trunc' 'trunc_ln55_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1826 [1/1] (0.98ns)   --->   "%icmp_ln55_112 = icmp_ne  i11 %tmp_404, i11 2047" [viterbi.c:55]   --->   Operation 1826 'icmp' 'icmp_ln55_112' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1827 [1/1] (1.43ns)   --->   "%icmp_ln55_113 = icmp_eq  i52 %trunc_ln55_56, i52 0" [viterbi.c:55]   --->   Operation 1827 'icmp' 'icmp_ln55_113' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_57)   --->   "%or_ln55_87 = or i1 %icmp_ln55_113, i1 %icmp_ln55_112" [viterbi.c:55]   --->   Operation 1828 'or' 'or_ln55_87' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1829 [1/1] (0.98ns)   --->   "%icmp_ln55_114 = icmp_ne  i11 %tmp_406, i11 2047" [viterbi.c:55]   --->   Operation 1829 'icmp' 'icmp_ln55_114' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1830 [1/1] (1.43ns)   --->   "%icmp_ln55_115 = icmp_eq  i52 %trunc_ln55_57, i52 0" [viterbi.c:55]   --->   Operation 1830 'icmp' 'icmp_ln55_115' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_57)   --->   "%or_ln55_88 = or i1 %icmp_ln55_115, i1 %icmp_ln55_114" [viterbi.c:55]   --->   Operation 1831 'or' 'or_ln55_88' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_57)   --->   "%and_ln55_56 = and i1 %or_ln55_87, i1 %or_ln55_88" [viterbi.c:55]   --->   Operation 1832 'and' 'and_ln55_56' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1833 [1/2] (3.02ns)   --->   "%tmp_407 = fcmp_olt  i64 %p_90, i64 %min_p_183" [viterbi.c:55]   --->   Operation 1833 'dcmp' 'tmp_407' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1834 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_57 = and i1 %and_ln55_56, i1 %tmp_407" [viterbi.c:55]   --->   Operation 1834 'and' 'and_ln55_57' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1835 [1/1] (0.62ns)   --->   "%min_p_185 = select i1 %and_ln55_57, i64 %p_90, i64 %min_p_183" [viterbi.c:55]   --->   Operation 1835 'select' 'min_p_185' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node min_s_48)   --->   "%select_ln55_55 = select i1 %and_ln55_57, i5 29, i5 28" [viterbi.c:55]   --->   Operation 1836 'select' 'select_ln55_55' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node min_s_48)   --->   "%or_ln55_13 = or i1 %and_ln55_57, i1 %and_ln55_55" [viterbi.c:55]   --->   Operation 1837 'or' 'or_ln55_13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1838 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_48 = select i1 %or_ln55_13, i5 %select_ln55_55, i5 %min_s_47" [viterbi.c:55]   --->   Operation 1838 'select' 'min_s_48' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1839 [2/2] (3.02ns)   --->   "%tmp_410 = fcmp_olt  i64 %p_91, i64 %min_p_185" [viterbi.c:55]   --->   Operation 1839 'dcmp' 'tmp_410' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1840 [1/5] (5.86ns)   --->   "%p_93 = dadd i64 %tmp_383, i64 %bitcast_ln54_98" [viterbi.c:54]   --->   Operation 1840 'dadd' 'p_93' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1841 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_93, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1841 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1842 [2/5] (5.86ns)   --->   "%p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101" [viterbi.c:54]   --->   Operation 1842 'dadd' 'p_94' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1843 [3/5] (5.86ns)   --->   "%p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104" [viterbi.c:54]   --->   Operation 1843 'dadd' 'p_95' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1844 [4/5] (5.86ns)   --->   "%p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107" [viterbi.c:54]   --->   Operation 1844 'dadd' 'p_96' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1845 [1/1] (0.00ns)   --->   "%bitcast_ln54_110 = bitcast i64 %trunc_ln54_97" [viterbi.c:54]   --->   Operation 1845 'bitcast' 'bitcast_ln54_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1846 [5/5] (5.86ns)   --->   "%p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110" [viterbi.c:54]   --->   Operation 1846 'dadd' 'p_97' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1847 [1/2] (2.26ns)   --->   "%llike_load_69 = load i12 %llike_addr_101" [viterbi.c:54]   --->   Operation 1847 'load' 'llike_load_69' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_50 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln54_159 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1848 'zext' 'zext_ln54_159' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1849 [1/1] (2.37ns)   --->   "%lshr_ln54_84 = lshr i128 %llike_load_69, i128 %zext_ln54_159" [viterbi.c:54]   --->   Operation 1849 'lshr' 'lshr_ln54_84' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln54_98 = trunc i128 %lshr_ln54_84" [viterbi.c:54]   --->   Operation 1850 'trunc' 'trunc_ln54_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1851 [1/1] (0.00ns)   --->   "%bitcast_ln54_111 = bitcast i64 %trunc_ln54_98" [viterbi.c:54]   --->   Operation 1851 'bitcast' 'bitcast_ln54_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1852 [1/2] (2.26ns)   --->   "%llike_1_load_70 = load i12 %llike_1_addr_101" [viterbi.c:54]   --->   Operation 1852 'load' 'llike_1_load_70' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_50 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln54_160 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1853 'zext' 'zext_ln54_160' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1854 [1/1] (2.37ns)   --->   "%lshr_ln54_85 = lshr i128 %llike_1_load_70, i128 %zext_ln54_160" [viterbi.c:54]   --->   Operation 1854 'lshr' 'lshr_ln54_85' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln54_99 = trunc i128 %lshr_ln54_85" [viterbi.c:54]   --->   Operation 1855 'trunc' 'trunc_ln54_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1856 [1/1] (0.00ns)   --->   "%bitcast_ln54_112 = bitcast i64 %trunc_ln54_99" [viterbi.c:54]   --->   Operation 1856 'bitcast' 'bitcast_ln54_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_50 : Operation 1857 [1/1] (0.84ns)   --->   "%tmp_428 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_111, i64 %bitcast_ln54_112, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1857 'mux' 'tmp_428' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1858 [2/2] (2.26ns)   --->   "%llike_load_70 = load i12 %llike_addr_102" [viterbi.c:54]   --->   Operation 1858 'load' 'llike_load_70' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_50 : Operation 1859 [2/2] (2.26ns)   --->   "%llike_1_load_71 = load i12 %llike_1_addr_102" [viterbi.c:54]   --->   Operation 1859 'load' 'llike_1_load_71' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 51 <SV = 50> <Delay = 7.15>
ST_51 : Operation 1860 [1/1] (0.00ns)   --->   "%or_ln54_38 = or i12 %tmp_s, i12 39" [viterbi.c:54]   --->   Operation 1860 'or' 'or_ln54_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln54_47 = zext i12 %or_ln54_38" [viterbi.c:54]   --->   Operation 1861 'zext' 'zext_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1862 [1/1] (0.00ns)   --->   "%llike_addr_103 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_47" [viterbi.c:54]   --->   Operation 1862 'getelementptr' 'llike_addr_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1863 [1/1] (0.00ns)   --->   "%llike_1_addr_103 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_47" [viterbi.c:54]   --->   Operation 1863 'getelementptr' 'llike_1_addr_103' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1864 [1/1] (0.00ns)   --->   "%bitcast_ln55_58 = bitcast i64 %p_91" [viterbi.c:55]   --->   Operation 1864 'bitcast' 'bitcast_ln55_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_58, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1865 'partselect' 'tmp_408' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln55_58 = trunc i64 %bitcast_ln55_58" [viterbi.c:55]   --->   Operation 1866 'trunc' 'trunc_ln55_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1867 [1/1] (0.00ns)   --->   "%bitcast_ln55_59 = bitcast i64 %min_p_185" [viterbi.c:55]   --->   Operation 1867 'bitcast' 'bitcast_ln55_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_59, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1868 'partselect' 'tmp_409' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln55_59 = trunc i64 %bitcast_ln55_59" [viterbi.c:55]   --->   Operation 1869 'trunc' 'trunc_ln55_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1870 [1/1] (0.98ns)   --->   "%icmp_ln55_116 = icmp_ne  i11 %tmp_408, i11 2047" [viterbi.c:55]   --->   Operation 1870 'icmp' 'icmp_ln55_116' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1871 [1/1] (1.43ns)   --->   "%icmp_ln55_117 = icmp_eq  i52 %trunc_ln55_58, i52 0" [viterbi.c:55]   --->   Operation 1871 'icmp' 'icmp_ln55_117' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_59)   --->   "%or_ln55_89 = or i1 %icmp_ln55_117, i1 %icmp_ln55_116" [viterbi.c:55]   --->   Operation 1872 'or' 'or_ln55_89' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1873 [1/1] (0.98ns)   --->   "%icmp_ln55_118 = icmp_ne  i11 %tmp_409, i11 2047" [viterbi.c:55]   --->   Operation 1873 'icmp' 'icmp_ln55_118' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1874 [1/1] (1.43ns)   --->   "%icmp_ln55_119 = icmp_eq  i52 %trunc_ln55_59, i52 0" [viterbi.c:55]   --->   Operation 1874 'icmp' 'icmp_ln55_119' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_59)   --->   "%or_ln55_90 = or i1 %icmp_ln55_119, i1 %icmp_ln55_118" [viterbi.c:55]   --->   Operation 1875 'or' 'or_ln55_90' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_59)   --->   "%and_ln55_58 = and i1 %or_ln55_89, i1 %or_ln55_90" [viterbi.c:55]   --->   Operation 1876 'and' 'and_ln55_58' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1877 [1/2] (3.02ns)   --->   "%tmp_410 = fcmp_olt  i64 %p_91, i64 %min_p_185" [viterbi.c:55]   --->   Operation 1877 'dcmp' 'tmp_410' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1878 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_59 = and i1 %and_ln55_58, i1 %tmp_410" [viterbi.c:55]   --->   Operation 1878 'and' 'and_ln55_59' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1879 [1/1] (0.62ns)   --->   "%min_p_187 = select i1 %and_ln55_59, i64 %p_91, i64 %min_p_185" [viterbi.c:55]   --->   Operation 1879 'select' 'min_p_187' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1880 [2/2] (3.02ns)   --->   "%tmp_413 = fcmp_olt  i64 %p_92, i64 %min_p_187" [viterbi.c:55]   --->   Operation 1880 'dcmp' 'tmp_413' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1881 [1/5] (5.86ns)   --->   "%p_94 = dadd i64 %tmp_394, i64 %bitcast_ln54_101" [viterbi.c:54]   --->   Operation 1881 'dadd' 'p_94' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1882 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_94, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1882 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1883 [2/5] (5.86ns)   --->   "%p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104" [viterbi.c:54]   --->   Operation 1883 'dadd' 'p_95' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1884 [3/5] (5.86ns)   --->   "%p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107" [viterbi.c:54]   --->   Operation 1884 'dadd' 'p_96' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1885 [4/5] (5.86ns)   --->   "%p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110" [viterbi.c:54]   --->   Operation 1885 'dadd' 'p_97' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1886 [1/1] (0.00ns)   --->   "%bitcast_ln54_113 = bitcast i64 %trunc_ln54_100" [viterbi.c:54]   --->   Operation 1886 'bitcast' 'bitcast_ln54_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1887 [5/5] (5.86ns)   --->   "%p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113" [viterbi.c:54]   --->   Operation 1887 'dadd' 'p_98' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1888 [1/2] (2.26ns)   --->   "%llike_load_70 = load i12 %llike_addr_102" [viterbi.c:54]   --->   Operation 1888 'load' 'llike_load_70' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_51 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln54_161 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1889 'zext' 'zext_ln54_161' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1890 [1/1] (2.37ns)   --->   "%lshr_ln54_86 = lshr i128 %llike_load_70, i128 %zext_ln54_161" [viterbi.c:54]   --->   Operation 1890 'lshr' 'lshr_ln54_86' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln54_101 = trunc i128 %lshr_ln54_86" [viterbi.c:54]   --->   Operation 1891 'trunc' 'trunc_ln54_101' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1892 [1/1] (0.00ns)   --->   "%bitcast_ln54_114 = bitcast i64 %trunc_ln54_101" [viterbi.c:54]   --->   Operation 1892 'bitcast' 'bitcast_ln54_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1893 [1/2] (2.26ns)   --->   "%llike_1_load_71 = load i12 %llike_1_addr_102" [viterbi.c:54]   --->   Operation 1893 'load' 'llike_1_load_71' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_51 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln54_162 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1894 'zext' 'zext_ln54_162' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1895 [1/1] (2.37ns)   --->   "%lshr_ln54_87 = lshr i128 %llike_1_load_71, i128 %zext_ln54_162" [viterbi.c:54]   --->   Operation 1895 'lshr' 'lshr_ln54_87' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln54_102 = trunc i128 %lshr_ln54_87" [viterbi.c:54]   --->   Operation 1896 'trunc' 'trunc_ln54_102' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1897 [1/1] (0.00ns)   --->   "%bitcast_ln54_115 = bitcast i64 %trunc_ln54_102" [viterbi.c:54]   --->   Operation 1897 'bitcast' 'bitcast_ln54_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_51 : Operation 1898 [1/1] (0.84ns)   --->   "%tmp_432 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_114, i64 %bitcast_ln54_115, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1898 'mux' 'tmp_432' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1899 [2/2] (2.26ns)   --->   "%llike_load_71 = load i12 %llike_addr_103" [viterbi.c:54]   --->   Operation 1899 'load' 'llike_load_71' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_51 : Operation 1900 [2/2] (2.26ns)   --->   "%llike_1_load_72 = load i12 %llike_1_addr_103" [viterbi.c:54]   --->   Operation 1900 'load' 'llike_1_load_72' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 52 <SV = 51> <Delay = 7.15>
ST_52 : Operation 1901 [1/1] (0.00ns)   --->   "%or_ln54_39 = or i12 %tmp_s, i12 40" [viterbi.c:54]   --->   Operation 1901 'or' 'or_ln54_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln54_48 = zext i12 %or_ln54_39" [viterbi.c:54]   --->   Operation 1902 'zext' 'zext_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1903 [1/1] (0.00ns)   --->   "%llike_addr_104 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_48" [viterbi.c:54]   --->   Operation 1903 'getelementptr' 'llike_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1904 [1/1] (0.00ns)   --->   "%llike_1_addr_104 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_48" [viterbi.c:54]   --->   Operation 1904 'getelementptr' 'llike_1_addr_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1905 [1/1] (0.00ns)   --->   "%bitcast_ln55_60 = bitcast i64 %p_92" [viterbi.c:55]   --->   Operation 1905 'bitcast' 'bitcast_ln55_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_60, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1906 'partselect' 'tmp_411' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1907 [1/1] (0.00ns)   --->   "%trunc_ln55_60 = trunc i64 %bitcast_ln55_60" [viterbi.c:55]   --->   Operation 1907 'trunc' 'trunc_ln55_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1908 [1/1] (0.00ns)   --->   "%bitcast_ln55_61 = bitcast i64 %min_p_187" [viterbi.c:55]   --->   Operation 1908 'bitcast' 'bitcast_ln55_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_61, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1909 'partselect' 'tmp_412' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln55_61 = trunc i64 %bitcast_ln55_61" [viterbi.c:55]   --->   Operation 1910 'trunc' 'trunc_ln55_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1911 [1/1] (0.98ns)   --->   "%icmp_ln55_120 = icmp_ne  i11 %tmp_411, i11 2047" [viterbi.c:55]   --->   Operation 1911 'icmp' 'icmp_ln55_120' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1912 [1/1] (1.43ns)   --->   "%icmp_ln55_121 = icmp_eq  i52 %trunc_ln55_60, i52 0" [viterbi.c:55]   --->   Operation 1912 'icmp' 'icmp_ln55_121' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_61)   --->   "%or_ln55_91 = or i1 %icmp_ln55_121, i1 %icmp_ln55_120" [viterbi.c:55]   --->   Operation 1913 'or' 'or_ln55_91' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1914 [1/1] (0.98ns)   --->   "%icmp_ln55_122 = icmp_ne  i11 %tmp_412, i11 2047" [viterbi.c:55]   --->   Operation 1914 'icmp' 'icmp_ln55_122' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1915 [1/1] (1.43ns)   --->   "%icmp_ln55_123 = icmp_eq  i52 %trunc_ln55_61, i52 0" [viterbi.c:55]   --->   Operation 1915 'icmp' 'icmp_ln55_123' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_61)   --->   "%or_ln55_92 = or i1 %icmp_ln55_123, i1 %icmp_ln55_122" [viterbi.c:55]   --->   Operation 1916 'or' 'or_ln55_92' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_61)   --->   "%and_ln55_60 = and i1 %or_ln55_91, i1 %or_ln55_92" [viterbi.c:55]   --->   Operation 1917 'and' 'and_ln55_60' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1918 [1/2] (3.02ns)   --->   "%tmp_413 = fcmp_olt  i64 %p_92, i64 %min_p_187" [viterbi.c:55]   --->   Operation 1918 'dcmp' 'tmp_413' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1919 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_61 = and i1 %and_ln55_60, i1 %tmp_413" [viterbi.c:55]   --->   Operation 1919 'and' 'and_ln55_61' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1920 [1/1] (0.62ns)   --->   "%min_p_189 = select i1 %and_ln55_61, i64 %p_92, i64 %min_p_187" [viterbi.c:55]   --->   Operation 1920 'select' 'min_p_189' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node min_s_49)   --->   "%select_ln55_59 = select i1 %and_ln55_61, i5 31, i5 30" [viterbi.c:55]   --->   Operation 1921 'select' 'select_ln55_59' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node min_s_49)   --->   "%or_ln55_14 = or i1 %and_ln55_61, i1 %and_ln55_59" [viterbi.c:55]   --->   Operation 1922 'or' 'or_ln55_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1923 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_49 = select i1 %or_ln55_14, i5 %select_ln55_59, i5 %min_s_48" [viterbi.c:55]   --->   Operation 1923 'select' 'min_s_49' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1924 [2/2] (3.02ns)   --->   "%tmp_417 = fcmp_olt  i64 %p_93, i64 %min_p_189" [viterbi.c:55]   --->   Operation 1924 'dcmp' 'tmp_417' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1925 [1/5] (5.86ns)   --->   "%p_95 = dadd i64 %tmp_405, i64 %bitcast_ln54_104" [viterbi.c:54]   --->   Operation 1925 'dadd' 'p_95' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1926 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_95, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1926 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1927 [2/5] (5.86ns)   --->   "%p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107" [viterbi.c:54]   --->   Operation 1927 'dadd' 'p_96' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1928 [3/5] (5.86ns)   --->   "%p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110" [viterbi.c:54]   --->   Operation 1928 'dadd' 'p_97' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1929 [4/5] (5.86ns)   --->   "%p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113" [viterbi.c:54]   --->   Operation 1929 'dadd' 'p_98' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1930 [1/1] (0.00ns)   --->   "%bitcast_ln54_116 = bitcast i64 %trunc_ln54_103" [viterbi.c:54]   --->   Operation 1930 'bitcast' 'bitcast_ln54_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1931 [5/5] (5.86ns)   --->   "%p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116" [viterbi.c:54]   --->   Operation 1931 'dadd' 'p_99' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1932 [1/2] (2.26ns)   --->   "%llike_load_71 = load i12 %llike_addr_103" [viterbi.c:54]   --->   Operation 1932 'load' 'llike_load_71' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_52 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln54_163 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1933 'zext' 'zext_ln54_163' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1934 [1/1] (2.37ns)   --->   "%lshr_ln54_88 = lshr i128 %llike_load_71, i128 %zext_ln54_163" [viterbi.c:54]   --->   Operation 1934 'lshr' 'lshr_ln54_88' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln54_104 = trunc i128 %lshr_ln54_88" [viterbi.c:54]   --->   Operation 1935 'trunc' 'trunc_ln54_104' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1936 [1/1] (0.00ns)   --->   "%bitcast_ln54_117 = bitcast i64 %trunc_ln54_104" [viterbi.c:54]   --->   Operation 1936 'bitcast' 'bitcast_ln54_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1937 [1/2] (2.26ns)   --->   "%llike_1_load_72 = load i12 %llike_1_addr_103" [viterbi.c:54]   --->   Operation 1937 'load' 'llike_1_load_72' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_52 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln54_164 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1938 'zext' 'zext_ln54_164' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1939 [1/1] (2.37ns)   --->   "%lshr_ln54_89 = lshr i128 %llike_1_load_72, i128 %zext_ln54_164" [viterbi.c:54]   --->   Operation 1939 'lshr' 'lshr_ln54_89' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln54_105 = trunc i128 %lshr_ln54_89" [viterbi.c:54]   --->   Operation 1940 'trunc' 'trunc_ln54_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1941 [1/1] (0.00ns)   --->   "%bitcast_ln54_118 = bitcast i64 %trunc_ln54_105" [viterbi.c:54]   --->   Operation 1941 'bitcast' 'bitcast_ln54_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 1942 [1/1] (0.84ns)   --->   "%tmp_436 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_117, i64 %bitcast_ln54_118, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1942 'mux' 'tmp_436' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1943 [2/2] (2.26ns)   --->   "%llike_load_72 = load i12 %llike_addr_104" [viterbi.c:54]   --->   Operation 1943 'load' 'llike_load_72' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_52 : Operation 1944 [2/2] (2.26ns)   --->   "%llike_1_load_73 = load i12 %llike_1_addr_104" [viterbi.c:54]   --->   Operation 1944 'load' 'llike_1_load_73' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 53 <SV = 52> <Delay = 7.15>
ST_53 : Operation 1945 [1/1] (0.00ns)   --->   "%or_ln54_40 = or i12 %tmp_s, i12 41" [viterbi.c:54]   --->   Operation 1945 'or' 'or_ln54_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln54_49 = zext i12 %or_ln54_40" [viterbi.c:54]   --->   Operation 1946 'zext' 'zext_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1947 [1/1] (0.00ns)   --->   "%llike_addr_105 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_49" [viterbi.c:54]   --->   Operation 1947 'getelementptr' 'llike_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1948 [1/1] (0.00ns)   --->   "%llike_1_addr_105 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_49" [viterbi.c:54]   --->   Operation 1948 'getelementptr' 'llike_1_addr_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1949 [1/1] (0.00ns)   --->   "%bitcast_ln55_62 = bitcast i64 %p_93" [viterbi.c:55]   --->   Operation 1949 'bitcast' 'bitcast_ln55_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_62, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1950 'partselect' 'tmp_414' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln55_62 = trunc i64 %bitcast_ln55_62" [viterbi.c:55]   --->   Operation 1951 'trunc' 'trunc_ln55_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1952 [1/1] (0.00ns)   --->   "%bitcast_ln55_63 = bitcast i64 %min_p_189" [viterbi.c:55]   --->   Operation 1952 'bitcast' 'bitcast_ln55_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_63, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1953 'partselect' 'tmp_415' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1954 [1/1] (0.00ns)   --->   "%trunc_ln55_63 = trunc i64 %bitcast_ln55_63" [viterbi.c:55]   --->   Operation 1954 'trunc' 'trunc_ln55_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1955 [1/1] (0.98ns)   --->   "%icmp_ln55_124 = icmp_ne  i11 %tmp_414, i11 2047" [viterbi.c:55]   --->   Operation 1955 'icmp' 'icmp_ln55_124' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1956 [1/1] (1.43ns)   --->   "%icmp_ln55_125 = icmp_eq  i52 %trunc_ln55_62, i52 0" [viterbi.c:55]   --->   Operation 1956 'icmp' 'icmp_ln55_125' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_63)   --->   "%or_ln55_93 = or i1 %icmp_ln55_125, i1 %icmp_ln55_124" [viterbi.c:55]   --->   Operation 1957 'or' 'or_ln55_93' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1958 [1/1] (0.98ns)   --->   "%icmp_ln55_126 = icmp_ne  i11 %tmp_415, i11 2047" [viterbi.c:55]   --->   Operation 1958 'icmp' 'icmp_ln55_126' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1959 [1/1] (1.43ns)   --->   "%icmp_ln55_127 = icmp_eq  i52 %trunc_ln55_63, i52 0" [viterbi.c:55]   --->   Operation 1959 'icmp' 'icmp_ln55_127' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_63)   --->   "%or_ln55_94 = or i1 %icmp_ln55_127, i1 %icmp_ln55_126" [viterbi.c:55]   --->   Operation 1960 'or' 'or_ln55_94' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_63)   --->   "%and_ln55_62 = and i1 %or_ln55_93, i1 %or_ln55_94" [viterbi.c:55]   --->   Operation 1961 'and' 'and_ln55_62' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1962 [1/2] (3.02ns)   --->   "%tmp_417 = fcmp_olt  i64 %p_93, i64 %min_p_189" [viterbi.c:55]   --->   Operation 1962 'dcmp' 'tmp_417' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1963 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_63 = and i1 %and_ln55_62, i1 %tmp_417" [viterbi.c:55]   --->   Operation 1963 'and' 'and_ln55_63' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1964 [1/1] (0.62ns)   --->   "%min_p_191 = select i1 %and_ln55_63, i64 %p_93, i64 %min_p_189" [viterbi.c:55]   --->   Operation 1964 'select' 'min_p_191' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 1965 [2/2] (3.02ns)   --->   "%tmp_420 = fcmp_olt  i64 %p_94, i64 %min_p_191" [viterbi.c:55]   --->   Operation 1965 'dcmp' 'tmp_420' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1966 [1/5] (5.86ns)   --->   "%p_96 = dadd i64 %tmp_416, i64 %bitcast_ln54_107" [viterbi.c:54]   --->   Operation 1966 'dadd' 'p_96' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1967 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_96, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 1967 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1968 [2/5] (5.86ns)   --->   "%p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110" [viterbi.c:54]   --->   Operation 1968 'dadd' 'p_97' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1969 [3/5] (5.86ns)   --->   "%p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113" [viterbi.c:54]   --->   Operation 1969 'dadd' 'p_98' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1970 [4/5] (5.86ns)   --->   "%p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116" [viterbi.c:54]   --->   Operation 1970 'dadd' 'p_99' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1971 [1/1] (0.00ns)   --->   "%bitcast_ln54_119 = bitcast i64 %trunc_ln54_106" [viterbi.c:54]   --->   Operation 1971 'bitcast' 'bitcast_ln54_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1972 [5/5] (5.86ns)   --->   "%p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119" [viterbi.c:54]   --->   Operation 1972 'dadd' 'p_100' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1973 [1/2] (2.26ns)   --->   "%llike_load_72 = load i12 %llike_addr_104" [viterbi.c:54]   --->   Operation 1973 'load' 'llike_load_72' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_53 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln54_165 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1974 'zext' 'zext_ln54_165' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1975 [1/1] (2.37ns)   --->   "%lshr_ln54_90 = lshr i128 %llike_load_72, i128 %zext_ln54_165" [viterbi.c:54]   --->   Operation 1975 'lshr' 'lshr_ln54_90' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1976 [1/1] (0.00ns)   --->   "%trunc_ln54_107 = trunc i128 %lshr_ln54_90" [viterbi.c:54]   --->   Operation 1976 'trunc' 'trunc_ln54_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1977 [1/1] (0.00ns)   --->   "%bitcast_ln54_120 = bitcast i64 %trunc_ln54_107" [viterbi.c:54]   --->   Operation 1977 'bitcast' 'bitcast_ln54_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1978 [1/2] (2.26ns)   --->   "%llike_1_load_73 = load i12 %llike_1_addr_104" [viterbi.c:54]   --->   Operation 1978 'load' 'llike_1_load_73' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_53 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln54_166 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 1979 'zext' 'zext_ln54_166' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1980 [1/1] (2.37ns)   --->   "%lshr_ln54_91 = lshr i128 %llike_1_load_73, i128 %zext_ln54_166" [viterbi.c:54]   --->   Operation 1980 'lshr' 'lshr_ln54_91' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1981 [1/1] (0.00ns)   --->   "%trunc_ln54_108 = trunc i128 %lshr_ln54_91" [viterbi.c:54]   --->   Operation 1981 'trunc' 'trunc_ln54_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1982 [1/1] (0.00ns)   --->   "%bitcast_ln54_121 = bitcast i64 %trunc_ln54_108" [viterbi.c:54]   --->   Operation 1982 'bitcast' 'bitcast_ln54_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_53 : Operation 1983 [1/1] (0.84ns)   --->   "%tmp_440 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_120, i64 %bitcast_ln54_121, i2 %tmp_12" [viterbi.c:54]   --->   Operation 1983 'mux' 'tmp_440' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1984 [2/2] (2.26ns)   --->   "%llike_load_73 = load i12 %llike_addr_105" [viterbi.c:54]   --->   Operation 1984 'load' 'llike_load_73' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_53 : Operation 1985 [2/2] (2.26ns)   --->   "%llike_1_load_74 = load i12 %llike_1_addr_105" [viterbi.c:54]   --->   Operation 1985 'load' 'llike_1_load_74' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 54 <SV = 53> <Delay = 7.15>
ST_54 : Operation 1986 [1/1] (0.00ns)   --->   "%or_ln54_41 = or i12 %tmp_s, i12 42" [viterbi.c:54]   --->   Operation 1986 'or' 'or_ln54_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln54_50 = zext i12 %or_ln54_41" [viterbi.c:54]   --->   Operation 1987 'zext' 'zext_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1988 [1/1] (0.00ns)   --->   "%llike_addr_106 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_50" [viterbi.c:54]   --->   Operation 1988 'getelementptr' 'llike_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1989 [1/1] (0.00ns)   --->   "%llike_1_addr_106 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_50" [viterbi.c:54]   --->   Operation 1989 'getelementptr' 'llike_1_addr_106' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node min_s_50)   --->   "%zext_ln55_3 = zext i5 %min_s_49" [viterbi.c:55]   --->   Operation 1990 'zext' 'zext_ln55_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1991 [1/1] (0.00ns)   --->   "%bitcast_ln55_64 = bitcast i64 %p_94" [viterbi.c:55]   --->   Operation 1991 'bitcast' 'bitcast_ln55_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_64, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1992 'partselect' 'tmp_418' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln55_64 = trunc i64 %bitcast_ln55_64" [viterbi.c:55]   --->   Operation 1993 'trunc' 'trunc_ln55_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1994 [1/1] (0.00ns)   --->   "%bitcast_ln55_65 = bitcast i64 %min_p_191" [viterbi.c:55]   --->   Operation 1994 'bitcast' 'bitcast_ln55_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_65, i32 52, i32 62" [viterbi.c:55]   --->   Operation 1995 'partselect' 'tmp_419' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln55_65 = trunc i64 %bitcast_ln55_65" [viterbi.c:55]   --->   Operation 1996 'trunc' 'trunc_ln55_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 1997 [1/1] (0.98ns)   --->   "%icmp_ln55_128 = icmp_ne  i11 %tmp_418, i11 2047" [viterbi.c:55]   --->   Operation 1997 'icmp' 'icmp_ln55_128' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1998 [1/1] (1.43ns)   --->   "%icmp_ln55_129 = icmp_eq  i52 %trunc_ln55_64, i52 0" [viterbi.c:55]   --->   Operation 1998 'icmp' 'icmp_ln55_129' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_65)   --->   "%or_ln55_95 = or i1 %icmp_ln55_129, i1 %icmp_ln55_128" [viterbi.c:55]   --->   Operation 1999 'or' 'or_ln55_95' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2000 [1/1] (0.98ns)   --->   "%icmp_ln55_130 = icmp_ne  i11 %tmp_419, i11 2047" [viterbi.c:55]   --->   Operation 2000 'icmp' 'icmp_ln55_130' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2001 [1/1] (1.43ns)   --->   "%icmp_ln55_131 = icmp_eq  i52 %trunc_ln55_65, i52 0" [viterbi.c:55]   --->   Operation 2001 'icmp' 'icmp_ln55_131' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_65)   --->   "%or_ln55_96 = or i1 %icmp_ln55_131, i1 %icmp_ln55_130" [viterbi.c:55]   --->   Operation 2002 'or' 'or_ln55_96' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_65)   --->   "%and_ln55_64 = and i1 %or_ln55_95, i1 %or_ln55_96" [viterbi.c:55]   --->   Operation 2003 'and' 'and_ln55_64' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2004 [1/2] (3.02ns)   --->   "%tmp_420 = fcmp_olt  i64 %p_94, i64 %min_p_191" [viterbi.c:55]   --->   Operation 2004 'dcmp' 'tmp_420' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2005 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_65 = and i1 %and_ln55_64, i1 %tmp_420" [viterbi.c:55]   --->   Operation 2005 'and' 'and_ln55_65' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2006 [1/1] (0.62ns)   --->   "%min_p_193 = select i1 %and_ln55_65, i64 %p_94, i64 %min_p_191" [viterbi.c:55]   --->   Operation 2006 'select' 'min_p_193' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node min_s_50)   --->   "%select_ln55_60 = select i1 %and_ln55_65, i6 33, i6 32" [viterbi.c:55]   --->   Operation 2007 'select' 'select_ln55_60' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node min_s_50)   --->   "%or_ln55_15 = or i1 %and_ln55_65, i1 %and_ln55_63" [viterbi.c:55]   --->   Operation 2008 'or' 'or_ln55_15' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2009 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_50 = select i1 %or_ln55_15, i6 %select_ln55_60, i6 %zext_ln55_3" [viterbi.c:55]   --->   Operation 2009 'select' 'min_s_50' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2010 [2/2] (3.02ns)   --->   "%tmp_423 = fcmp_olt  i64 %p_95, i64 %min_p_193" [viterbi.c:55]   --->   Operation 2010 'dcmp' 'tmp_423' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2011 [1/5] (5.86ns)   --->   "%p_97 = dadd i64 %tmp_424, i64 %bitcast_ln54_110" [viterbi.c:54]   --->   Operation 2011 'dadd' 'p_97' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2012 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_97, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2012 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2013 [2/5] (5.86ns)   --->   "%p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113" [viterbi.c:54]   --->   Operation 2013 'dadd' 'p_98' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2014 [3/5] (5.86ns)   --->   "%p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116" [viterbi.c:54]   --->   Operation 2014 'dadd' 'p_99' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2015 [4/5] (5.86ns)   --->   "%p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119" [viterbi.c:54]   --->   Operation 2015 'dadd' 'p_100' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2016 [1/1] (0.00ns)   --->   "%bitcast_ln54_122 = bitcast i64 %trunc_ln54_109" [viterbi.c:54]   --->   Operation 2016 'bitcast' 'bitcast_ln54_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2017 [5/5] (5.86ns)   --->   "%p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122" [viterbi.c:54]   --->   Operation 2017 'dadd' 'p_101' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2018 [1/2] (2.26ns)   --->   "%llike_load_73 = load i12 %llike_addr_105" [viterbi.c:54]   --->   Operation 2018 'load' 'llike_load_73' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_54 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln54_167 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2019 'zext' 'zext_ln54_167' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2020 [1/1] (2.37ns)   --->   "%lshr_ln54_92 = lshr i128 %llike_load_73, i128 %zext_ln54_167" [viterbi.c:54]   --->   Operation 2020 'lshr' 'lshr_ln54_92' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln54_110 = trunc i128 %lshr_ln54_92" [viterbi.c:54]   --->   Operation 2021 'trunc' 'trunc_ln54_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2022 [1/1] (0.00ns)   --->   "%bitcast_ln54_123 = bitcast i64 %trunc_ln54_110" [viterbi.c:54]   --->   Operation 2022 'bitcast' 'bitcast_ln54_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2023 [1/2] (2.26ns)   --->   "%llike_1_load_74 = load i12 %llike_1_addr_105" [viterbi.c:54]   --->   Operation 2023 'load' 'llike_1_load_74' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_54 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln54_168 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2024 'zext' 'zext_ln54_168' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2025 [1/1] (2.37ns)   --->   "%lshr_ln54_93 = lshr i128 %llike_1_load_74, i128 %zext_ln54_168" [viterbi.c:54]   --->   Operation 2025 'lshr' 'lshr_ln54_93' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln54_111 = trunc i128 %lshr_ln54_93" [viterbi.c:54]   --->   Operation 2026 'trunc' 'trunc_ln54_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2027 [1/1] (0.00ns)   --->   "%bitcast_ln54_124 = bitcast i64 %trunc_ln54_111" [viterbi.c:54]   --->   Operation 2027 'bitcast' 'bitcast_ln54_124' <Predicate = (!tmp)> <Delay = 0.00>
ST_54 : Operation 2028 [1/1] (0.84ns)   --->   "%tmp_444 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_123, i64 %bitcast_ln54_124, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2028 'mux' 'tmp_444' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2029 [2/2] (2.26ns)   --->   "%llike_load_74 = load i12 %llike_addr_106" [viterbi.c:54]   --->   Operation 2029 'load' 'llike_load_74' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_54 : Operation 2030 [2/2] (2.26ns)   --->   "%llike_1_load_75 = load i12 %llike_1_addr_106" [viterbi.c:54]   --->   Operation 2030 'load' 'llike_1_load_75' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 55 <SV = 54> <Delay = 7.15>
ST_55 : Operation 2031 [1/1] (0.00ns)   --->   "%or_ln54_42 = or i12 %tmp_s, i12 43" [viterbi.c:54]   --->   Operation 2031 'or' 'or_ln54_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln54_51 = zext i12 %or_ln54_42" [viterbi.c:54]   --->   Operation 2032 'zext' 'zext_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2033 [1/1] (0.00ns)   --->   "%llike_addr_107 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_51" [viterbi.c:54]   --->   Operation 2033 'getelementptr' 'llike_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2034 [1/1] (0.00ns)   --->   "%llike_1_addr_107 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_51" [viterbi.c:54]   --->   Operation 2034 'getelementptr' 'llike_1_addr_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2035 [1/1] (0.00ns)   --->   "%bitcast_ln55_66 = bitcast i64 %p_95" [viterbi.c:55]   --->   Operation 2035 'bitcast' 'bitcast_ln55_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_66, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2036 'partselect' 'tmp_421' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln55_66 = trunc i64 %bitcast_ln55_66" [viterbi.c:55]   --->   Operation 2037 'trunc' 'trunc_ln55_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2038 [1/1] (0.00ns)   --->   "%bitcast_ln55_67 = bitcast i64 %min_p_193" [viterbi.c:55]   --->   Operation 2038 'bitcast' 'bitcast_ln55_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_67, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2039 'partselect' 'tmp_422' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2040 [1/1] (0.00ns)   --->   "%trunc_ln55_67 = trunc i64 %bitcast_ln55_67" [viterbi.c:55]   --->   Operation 2040 'trunc' 'trunc_ln55_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2041 [1/1] (0.98ns)   --->   "%icmp_ln55_132 = icmp_ne  i11 %tmp_421, i11 2047" [viterbi.c:55]   --->   Operation 2041 'icmp' 'icmp_ln55_132' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2042 [1/1] (1.43ns)   --->   "%icmp_ln55_133 = icmp_eq  i52 %trunc_ln55_66, i52 0" [viterbi.c:55]   --->   Operation 2042 'icmp' 'icmp_ln55_133' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_67)   --->   "%or_ln55_97 = or i1 %icmp_ln55_133, i1 %icmp_ln55_132" [viterbi.c:55]   --->   Operation 2043 'or' 'or_ln55_97' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2044 [1/1] (0.98ns)   --->   "%icmp_ln55_134 = icmp_ne  i11 %tmp_422, i11 2047" [viterbi.c:55]   --->   Operation 2044 'icmp' 'icmp_ln55_134' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2045 [1/1] (1.43ns)   --->   "%icmp_ln55_135 = icmp_eq  i52 %trunc_ln55_67, i52 0" [viterbi.c:55]   --->   Operation 2045 'icmp' 'icmp_ln55_135' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_67)   --->   "%or_ln55_98 = or i1 %icmp_ln55_135, i1 %icmp_ln55_134" [viterbi.c:55]   --->   Operation 2046 'or' 'or_ln55_98' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_67)   --->   "%and_ln55_66 = and i1 %or_ln55_97, i1 %or_ln55_98" [viterbi.c:55]   --->   Operation 2047 'and' 'and_ln55_66' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2048 [1/2] (3.02ns)   --->   "%tmp_423 = fcmp_olt  i64 %p_95, i64 %min_p_193" [viterbi.c:55]   --->   Operation 2048 'dcmp' 'tmp_423' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2049 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_67 = and i1 %and_ln55_66, i1 %tmp_423" [viterbi.c:55]   --->   Operation 2049 'and' 'and_ln55_67' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2050 [1/1] (0.62ns)   --->   "%min_p_195 = select i1 %and_ln55_67, i64 %p_95, i64 %min_p_193" [viterbi.c:55]   --->   Operation 2050 'select' 'min_p_195' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2051 [2/2] (3.02ns)   --->   "%tmp_427 = fcmp_olt  i64 %p_96, i64 %min_p_195" [viterbi.c:55]   --->   Operation 2051 'dcmp' 'tmp_427' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2052 [1/5] (5.86ns)   --->   "%p_98 = dadd i64 %tmp_428, i64 %bitcast_ln54_113" [viterbi.c:54]   --->   Operation 2052 'dadd' 'p_98' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2053 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_98, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2053 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2054 [2/5] (5.86ns)   --->   "%p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116" [viterbi.c:54]   --->   Operation 2054 'dadd' 'p_99' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2055 [3/5] (5.86ns)   --->   "%p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119" [viterbi.c:54]   --->   Operation 2055 'dadd' 'p_100' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2056 [4/5] (5.86ns)   --->   "%p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122" [viterbi.c:54]   --->   Operation 2056 'dadd' 'p_101' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2057 [1/1] (0.00ns)   --->   "%bitcast_ln54_125 = bitcast i64 %trunc_ln54_112" [viterbi.c:54]   --->   Operation 2057 'bitcast' 'bitcast_ln54_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2058 [5/5] (5.86ns)   --->   "%p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125" [viterbi.c:54]   --->   Operation 2058 'dadd' 'p_102' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2059 [1/2] (2.26ns)   --->   "%llike_load_74 = load i12 %llike_addr_106" [viterbi.c:54]   --->   Operation 2059 'load' 'llike_load_74' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_55 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln54_169 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2060 'zext' 'zext_ln54_169' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2061 [1/1] (2.37ns)   --->   "%lshr_ln54_94 = lshr i128 %llike_load_74, i128 %zext_ln54_169" [viterbi.c:54]   --->   Operation 2061 'lshr' 'lshr_ln54_94' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2062 [1/1] (0.00ns)   --->   "%trunc_ln54_113 = trunc i128 %lshr_ln54_94" [viterbi.c:54]   --->   Operation 2062 'trunc' 'trunc_ln54_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2063 [1/1] (0.00ns)   --->   "%bitcast_ln54_126 = bitcast i64 %trunc_ln54_113" [viterbi.c:54]   --->   Operation 2063 'bitcast' 'bitcast_ln54_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2064 [1/2] (2.26ns)   --->   "%llike_1_load_75 = load i12 %llike_1_addr_106" [viterbi.c:54]   --->   Operation 2064 'load' 'llike_1_load_75' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_55 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln54_170 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2065 'zext' 'zext_ln54_170' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2066 [1/1] (2.37ns)   --->   "%lshr_ln54_95 = lshr i128 %llike_1_load_75, i128 %zext_ln54_170" [viterbi.c:54]   --->   Operation 2066 'lshr' 'lshr_ln54_95' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2067 [1/1] (0.00ns)   --->   "%trunc_ln54_114 = trunc i128 %lshr_ln54_95" [viterbi.c:54]   --->   Operation 2067 'trunc' 'trunc_ln54_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2068 [1/1] (0.00ns)   --->   "%bitcast_ln54_127 = bitcast i64 %trunc_ln54_114" [viterbi.c:54]   --->   Operation 2068 'bitcast' 'bitcast_ln54_127' <Predicate = (!tmp)> <Delay = 0.00>
ST_55 : Operation 2069 [1/1] (0.84ns)   --->   "%tmp_448 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_126, i64 %bitcast_ln54_127, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2069 'mux' 'tmp_448' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2070 [2/2] (2.26ns)   --->   "%llike_load_75 = load i12 %llike_addr_107" [viterbi.c:54]   --->   Operation 2070 'load' 'llike_load_75' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_55 : Operation 2071 [2/2] (2.26ns)   --->   "%llike_1_load_76 = load i12 %llike_1_addr_107" [viterbi.c:54]   --->   Operation 2071 'load' 'llike_1_load_76' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 56 <SV = 55> <Delay = 7.15>
ST_56 : Operation 2072 [1/1] (0.00ns)   --->   "%or_ln54_43 = or i12 %tmp_s, i12 44" [viterbi.c:54]   --->   Operation 2072 'or' 'or_ln54_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln54_52 = zext i12 %or_ln54_43" [viterbi.c:54]   --->   Operation 2073 'zext' 'zext_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2074 [1/1] (0.00ns)   --->   "%llike_addr_108 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_52" [viterbi.c:54]   --->   Operation 2074 'getelementptr' 'llike_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2075 [1/1] (0.00ns)   --->   "%llike_1_addr_108 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_52" [viterbi.c:54]   --->   Operation 2075 'getelementptr' 'llike_1_addr_108' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2076 [1/1] (0.00ns)   --->   "%bitcast_ln55_68 = bitcast i64 %p_96" [viterbi.c:55]   --->   Operation 2076 'bitcast' 'bitcast_ln55_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_68, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2077 'partselect' 'tmp_425' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln55_68 = trunc i64 %bitcast_ln55_68" [viterbi.c:55]   --->   Operation 2078 'trunc' 'trunc_ln55_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2079 [1/1] (0.00ns)   --->   "%bitcast_ln55_69 = bitcast i64 %min_p_195" [viterbi.c:55]   --->   Operation 2079 'bitcast' 'bitcast_ln55_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_69, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2080 'partselect' 'tmp_426' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2081 [1/1] (0.00ns)   --->   "%trunc_ln55_69 = trunc i64 %bitcast_ln55_69" [viterbi.c:55]   --->   Operation 2081 'trunc' 'trunc_ln55_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2082 [1/1] (0.98ns)   --->   "%icmp_ln55_136 = icmp_ne  i11 %tmp_425, i11 2047" [viterbi.c:55]   --->   Operation 2082 'icmp' 'icmp_ln55_136' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2083 [1/1] (1.43ns)   --->   "%icmp_ln55_137 = icmp_eq  i52 %trunc_ln55_68, i52 0" [viterbi.c:55]   --->   Operation 2083 'icmp' 'icmp_ln55_137' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_69)   --->   "%or_ln55_99 = or i1 %icmp_ln55_137, i1 %icmp_ln55_136" [viterbi.c:55]   --->   Operation 2084 'or' 'or_ln55_99' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2085 [1/1] (0.98ns)   --->   "%icmp_ln55_138 = icmp_ne  i11 %tmp_426, i11 2047" [viterbi.c:55]   --->   Operation 2085 'icmp' 'icmp_ln55_138' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2086 [1/1] (1.43ns)   --->   "%icmp_ln55_139 = icmp_eq  i52 %trunc_ln55_69, i52 0" [viterbi.c:55]   --->   Operation 2086 'icmp' 'icmp_ln55_139' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_69)   --->   "%or_ln55_100 = or i1 %icmp_ln55_139, i1 %icmp_ln55_138" [viterbi.c:55]   --->   Operation 2087 'or' 'or_ln55_100' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_69)   --->   "%and_ln55_68 = and i1 %or_ln55_99, i1 %or_ln55_100" [viterbi.c:55]   --->   Operation 2088 'and' 'and_ln55_68' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2089 [1/2] (3.02ns)   --->   "%tmp_427 = fcmp_olt  i64 %p_96, i64 %min_p_195" [viterbi.c:55]   --->   Operation 2089 'dcmp' 'tmp_427' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2090 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_69 = and i1 %and_ln55_68, i1 %tmp_427" [viterbi.c:55]   --->   Operation 2090 'and' 'and_ln55_69' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2091 [1/1] (0.62ns)   --->   "%min_p_197 = select i1 %and_ln55_69, i64 %p_96, i64 %min_p_195" [viterbi.c:55]   --->   Operation 2091 'select' 'min_p_197' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node min_s_51)   --->   "%select_ln55_64 = select i1 %and_ln55_69, i6 35, i6 34" [viterbi.c:55]   --->   Operation 2092 'select' 'select_ln55_64' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node min_s_51)   --->   "%or_ln55_16 = or i1 %and_ln55_69, i1 %and_ln55_67" [viterbi.c:55]   --->   Operation 2093 'or' 'or_ln55_16' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2094 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_51 = select i1 %or_ln55_16, i6 %select_ln55_64, i6 %min_s_50" [viterbi.c:55]   --->   Operation 2094 'select' 'min_s_51' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2095 [2/2] (3.02ns)   --->   "%tmp_431 = fcmp_olt  i64 %p_97, i64 %min_p_197" [viterbi.c:55]   --->   Operation 2095 'dcmp' 'tmp_431' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2096 [1/5] (5.86ns)   --->   "%p_99 = dadd i64 %tmp_432, i64 %bitcast_ln54_116" [viterbi.c:54]   --->   Operation 2096 'dadd' 'p_99' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2097 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_99, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2097 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2098 [2/5] (5.86ns)   --->   "%p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119" [viterbi.c:54]   --->   Operation 2098 'dadd' 'p_100' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2099 [3/5] (5.86ns)   --->   "%p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122" [viterbi.c:54]   --->   Operation 2099 'dadd' 'p_101' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2100 [4/5] (5.86ns)   --->   "%p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125" [viterbi.c:54]   --->   Operation 2100 'dadd' 'p_102' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2101 [1/1] (0.00ns)   --->   "%bitcast_ln54_128 = bitcast i64 %trunc_ln54_115" [viterbi.c:54]   --->   Operation 2101 'bitcast' 'bitcast_ln54_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2102 [5/5] (5.86ns)   --->   "%p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128" [viterbi.c:54]   --->   Operation 2102 'dadd' 'p_103' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2103 [1/2] (2.26ns)   --->   "%llike_load_75 = load i12 %llike_addr_107" [viterbi.c:54]   --->   Operation 2103 'load' 'llike_load_75' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_56 : Operation 2104 [1/1] (0.00ns)   --->   "%zext_ln54_171 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2104 'zext' 'zext_ln54_171' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2105 [1/1] (2.37ns)   --->   "%lshr_ln54_96 = lshr i128 %llike_load_75, i128 %zext_ln54_171" [viterbi.c:54]   --->   Operation 2105 'lshr' 'lshr_ln54_96' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln54_116 = trunc i128 %lshr_ln54_96" [viterbi.c:54]   --->   Operation 2106 'trunc' 'trunc_ln54_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2107 [1/1] (0.00ns)   --->   "%bitcast_ln54_129 = bitcast i64 %trunc_ln54_116" [viterbi.c:54]   --->   Operation 2107 'bitcast' 'bitcast_ln54_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2108 [1/2] (2.26ns)   --->   "%llike_1_load_76 = load i12 %llike_1_addr_107" [viterbi.c:54]   --->   Operation 2108 'load' 'llike_1_load_76' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_56 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln54_172 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2109 'zext' 'zext_ln54_172' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2110 [1/1] (2.37ns)   --->   "%lshr_ln54_97 = lshr i128 %llike_1_load_76, i128 %zext_ln54_172" [viterbi.c:54]   --->   Operation 2110 'lshr' 'lshr_ln54_97' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2111 [1/1] (0.00ns)   --->   "%trunc_ln54_117 = trunc i128 %lshr_ln54_97" [viterbi.c:54]   --->   Operation 2111 'trunc' 'trunc_ln54_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2112 [1/1] (0.00ns)   --->   "%bitcast_ln54_130 = bitcast i64 %trunc_ln54_117" [viterbi.c:54]   --->   Operation 2112 'bitcast' 'bitcast_ln54_130' <Predicate = (!tmp)> <Delay = 0.00>
ST_56 : Operation 2113 [1/1] (0.84ns)   --->   "%tmp_452 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_129, i64 %bitcast_ln54_130, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2113 'mux' 'tmp_452' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2114 [2/2] (2.26ns)   --->   "%llike_load_76 = load i12 %llike_addr_108" [viterbi.c:54]   --->   Operation 2114 'load' 'llike_load_76' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_56 : Operation 2115 [2/2] (2.26ns)   --->   "%llike_1_load_77 = load i12 %llike_1_addr_108" [viterbi.c:54]   --->   Operation 2115 'load' 'llike_1_load_77' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 57 <SV = 56> <Delay = 7.15>
ST_57 : Operation 2116 [1/1] (0.00ns)   --->   "%or_ln54_44 = or i12 %tmp_s, i12 45" [viterbi.c:54]   --->   Operation 2116 'or' 'or_ln54_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln54_53 = zext i12 %or_ln54_44" [viterbi.c:54]   --->   Operation 2117 'zext' 'zext_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2118 [1/1] (0.00ns)   --->   "%llike_addr_109 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_53" [viterbi.c:54]   --->   Operation 2118 'getelementptr' 'llike_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2119 [1/1] (0.00ns)   --->   "%llike_1_addr_109 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_53" [viterbi.c:54]   --->   Operation 2119 'getelementptr' 'llike_1_addr_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2120 [1/1] (0.00ns)   --->   "%bitcast_ln55_70 = bitcast i64 %p_97" [viterbi.c:55]   --->   Operation 2120 'bitcast' 'bitcast_ln55_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_70, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2121 'partselect' 'tmp_429' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2122 [1/1] (0.00ns)   --->   "%trunc_ln55_70 = trunc i64 %bitcast_ln55_70" [viterbi.c:55]   --->   Operation 2122 'trunc' 'trunc_ln55_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2123 [1/1] (0.00ns)   --->   "%bitcast_ln55_71 = bitcast i64 %min_p_197" [viterbi.c:55]   --->   Operation 2123 'bitcast' 'bitcast_ln55_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_71, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2124 'partselect' 'tmp_430' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2125 [1/1] (0.00ns)   --->   "%trunc_ln55_71 = trunc i64 %bitcast_ln55_71" [viterbi.c:55]   --->   Operation 2125 'trunc' 'trunc_ln55_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2126 [1/1] (0.98ns)   --->   "%icmp_ln55_140 = icmp_ne  i11 %tmp_429, i11 2047" [viterbi.c:55]   --->   Operation 2126 'icmp' 'icmp_ln55_140' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2127 [1/1] (1.43ns)   --->   "%icmp_ln55_141 = icmp_eq  i52 %trunc_ln55_70, i52 0" [viterbi.c:55]   --->   Operation 2127 'icmp' 'icmp_ln55_141' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_71)   --->   "%or_ln55_101 = or i1 %icmp_ln55_141, i1 %icmp_ln55_140" [viterbi.c:55]   --->   Operation 2128 'or' 'or_ln55_101' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2129 [1/1] (0.98ns)   --->   "%icmp_ln55_142 = icmp_ne  i11 %tmp_430, i11 2047" [viterbi.c:55]   --->   Operation 2129 'icmp' 'icmp_ln55_142' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2130 [1/1] (1.43ns)   --->   "%icmp_ln55_143 = icmp_eq  i52 %trunc_ln55_71, i52 0" [viterbi.c:55]   --->   Operation 2130 'icmp' 'icmp_ln55_143' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_71)   --->   "%or_ln55_102 = or i1 %icmp_ln55_143, i1 %icmp_ln55_142" [viterbi.c:55]   --->   Operation 2131 'or' 'or_ln55_102' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_71)   --->   "%and_ln55_70 = and i1 %or_ln55_101, i1 %or_ln55_102" [viterbi.c:55]   --->   Operation 2132 'and' 'and_ln55_70' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2133 [1/2] (3.02ns)   --->   "%tmp_431 = fcmp_olt  i64 %p_97, i64 %min_p_197" [viterbi.c:55]   --->   Operation 2133 'dcmp' 'tmp_431' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2134 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_71 = and i1 %and_ln55_70, i1 %tmp_431" [viterbi.c:55]   --->   Operation 2134 'and' 'and_ln55_71' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2135 [1/1] (0.62ns)   --->   "%min_p_199 = select i1 %and_ln55_71, i64 %p_97, i64 %min_p_197" [viterbi.c:55]   --->   Operation 2135 'select' 'min_p_199' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2136 [2/2] (3.02ns)   --->   "%tmp_435 = fcmp_olt  i64 %p_98, i64 %min_p_199" [viterbi.c:55]   --->   Operation 2136 'dcmp' 'tmp_435' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2137 [1/5] (5.86ns)   --->   "%p_100 = dadd i64 %tmp_436, i64 %bitcast_ln54_119" [viterbi.c:54]   --->   Operation 2137 'dadd' 'p_100' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2138 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_100, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2138 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2139 [2/5] (5.86ns)   --->   "%p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122" [viterbi.c:54]   --->   Operation 2139 'dadd' 'p_101' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2140 [3/5] (5.86ns)   --->   "%p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125" [viterbi.c:54]   --->   Operation 2140 'dadd' 'p_102' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2141 [4/5] (5.86ns)   --->   "%p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128" [viterbi.c:54]   --->   Operation 2141 'dadd' 'p_103' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2142 [1/1] (0.00ns)   --->   "%bitcast_ln54_131 = bitcast i64 %trunc_ln54_118" [viterbi.c:54]   --->   Operation 2142 'bitcast' 'bitcast_ln54_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2143 [5/5] (5.86ns)   --->   "%p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131" [viterbi.c:54]   --->   Operation 2143 'dadd' 'p_104' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2144 [1/2] (2.26ns)   --->   "%llike_load_76 = load i12 %llike_addr_108" [viterbi.c:54]   --->   Operation 2144 'load' 'llike_load_76' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_57 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln54_173 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2145 'zext' 'zext_ln54_173' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2146 [1/1] (2.37ns)   --->   "%lshr_ln54_98 = lshr i128 %llike_load_76, i128 %zext_ln54_173" [viterbi.c:54]   --->   Operation 2146 'lshr' 'lshr_ln54_98' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln54_119 = trunc i128 %lshr_ln54_98" [viterbi.c:54]   --->   Operation 2147 'trunc' 'trunc_ln54_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2148 [1/1] (0.00ns)   --->   "%bitcast_ln54_132 = bitcast i64 %trunc_ln54_119" [viterbi.c:54]   --->   Operation 2148 'bitcast' 'bitcast_ln54_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2149 [1/2] (2.26ns)   --->   "%llike_1_load_77 = load i12 %llike_1_addr_108" [viterbi.c:54]   --->   Operation 2149 'load' 'llike_1_load_77' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_57 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln54_174 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2150 'zext' 'zext_ln54_174' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2151 [1/1] (2.37ns)   --->   "%lshr_ln54_99 = lshr i128 %llike_1_load_77, i128 %zext_ln54_174" [viterbi.c:54]   --->   Operation 2151 'lshr' 'lshr_ln54_99' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln54_120 = trunc i128 %lshr_ln54_99" [viterbi.c:54]   --->   Operation 2152 'trunc' 'trunc_ln54_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2153 [1/1] (0.00ns)   --->   "%bitcast_ln54_133 = bitcast i64 %trunc_ln54_120" [viterbi.c:54]   --->   Operation 2153 'bitcast' 'bitcast_ln54_133' <Predicate = (!tmp)> <Delay = 0.00>
ST_57 : Operation 2154 [1/1] (0.84ns)   --->   "%tmp_456 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_132, i64 %bitcast_ln54_133, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2154 'mux' 'tmp_456' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2155 [2/2] (2.26ns)   --->   "%llike_load_77 = load i12 %llike_addr_109" [viterbi.c:54]   --->   Operation 2155 'load' 'llike_load_77' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_57 : Operation 2156 [2/2] (2.26ns)   --->   "%llike_1_load_78 = load i12 %llike_1_addr_109" [viterbi.c:54]   --->   Operation 2156 'load' 'llike_1_load_78' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 58 <SV = 57> <Delay = 7.15>
ST_58 : Operation 2157 [1/1] (0.00ns)   --->   "%or_ln54_45 = or i12 %tmp_s, i12 46" [viterbi.c:54]   --->   Operation 2157 'or' 'or_ln54_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln54_54 = zext i12 %or_ln54_45" [viterbi.c:54]   --->   Operation 2158 'zext' 'zext_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2159 [1/1] (0.00ns)   --->   "%llike_addr_110 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_54" [viterbi.c:54]   --->   Operation 2159 'getelementptr' 'llike_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2160 [1/1] (0.00ns)   --->   "%llike_1_addr_110 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_54" [viterbi.c:54]   --->   Operation 2160 'getelementptr' 'llike_1_addr_110' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2161 [1/1] (0.00ns)   --->   "%bitcast_ln55_72 = bitcast i64 %p_98" [viterbi.c:55]   --->   Operation 2161 'bitcast' 'bitcast_ln55_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_72, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2162 'partselect' 'tmp_433' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln55_72 = trunc i64 %bitcast_ln55_72" [viterbi.c:55]   --->   Operation 2163 'trunc' 'trunc_ln55_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2164 [1/1] (0.00ns)   --->   "%bitcast_ln55_73 = bitcast i64 %min_p_199" [viterbi.c:55]   --->   Operation 2164 'bitcast' 'bitcast_ln55_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_73, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2165 'partselect' 'tmp_434' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2166 [1/1] (0.00ns)   --->   "%trunc_ln55_73 = trunc i64 %bitcast_ln55_73" [viterbi.c:55]   --->   Operation 2166 'trunc' 'trunc_ln55_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2167 [1/1] (0.98ns)   --->   "%icmp_ln55_144 = icmp_ne  i11 %tmp_433, i11 2047" [viterbi.c:55]   --->   Operation 2167 'icmp' 'icmp_ln55_144' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2168 [1/1] (1.43ns)   --->   "%icmp_ln55_145 = icmp_eq  i52 %trunc_ln55_72, i52 0" [viterbi.c:55]   --->   Operation 2168 'icmp' 'icmp_ln55_145' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_73)   --->   "%or_ln55_103 = or i1 %icmp_ln55_145, i1 %icmp_ln55_144" [viterbi.c:55]   --->   Operation 2169 'or' 'or_ln55_103' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2170 [1/1] (0.98ns)   --->   "%icmp_ln55_146 = icmp_ne  i11 %tmp_434, i11 2047" [viterbi.c:55]   --->   Operation 2170 'icmp' 'icmp_ln55_146' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2171 [1/1] (1.43ns)   --->   "%icmp_ln55_147 = icmp_eq  i52 %trunc_ln55_73, i52 0" [viterbi.c:55]   --->   Operation 2171 'icmp' 'icmp_ln55_147' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_73)   --->   "%or_ln55_104 = or i1 %icmp_ln55_147, i1 %icmp_ln55_146" [viterbi.c:55]   --->   Operation 2172 'or' 'or_ln55_104' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_73)   --->   "%and_ln55_72 = and i1 %or_ln55_103, i1 %or_ln55_104" [viterbi.c:55]   --->   Operation 2173 'and' 'and_ln55_72' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2174 [1/2] (3.02ns)   --->   "%tmp_435 = fcmp_olt  i64 %p_98, i64 %min_p_199" [viterbi.c:55]   --->   Operation 2174 'dcmp' 'tmp_435' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2175 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_73 = and i1 %and_ln55_72, i1 %tmp_435" [viterbi.c:55]   --->   Operation 2175 'and' 'and_ln55_73' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2176 [1/1] (0.62ns)   --->   "%min_p_201 = select i1 %and_ln55_73, i64 %p_98, i64 %min_p_199" [viterbi.c:55]   --->   Operation 2176 'select' 'min_p_201' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node min_s_52)   --->   "%select_ln55_68 = select i1 %and_ln55_73, i6 37, i6 36" [viterbi.c:55]   --->   Operation 2177 'select' 'select_ln55_68' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node min_s_52)   --->   "%or_ln55_17 = or i1 %and_ln55_73, i1 %and_ln55_71" [viterbi.c:55]   --->   Operation 2178 'or' 'or_ln55_17' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2179 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_52 = select i1 %or_ln55_17, i6 %select_ln55_68, i6 %min_s_51" [viterbi.c:55]   --->   Operation 2179 'select' 'min_s_52' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2180 [2/2] (3.02ns)   --->   "%tmp_439 = fcmp_olt  i64 %p_99, i64 %min_p_201" [viterbi.c:55]   --->   Operation 2180 'dcmp' 'tmp_439' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2181 [1/5] (5.86ns)   --->   "%p_101 = dadd i64 %tmp_440, i64 %bitcast_ln54_122" [viterbi.c:54]   --->   Operation 2181 'dadd' 'p_101' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2182 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_101, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2182 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2183 [2/5] (5.86ns)   --->   "%p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125" [viterbi.c:54]   --->   Operation 2183 'dadd' 'p_102' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2184 [3/5] (5.86ns)   --->   "%p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128" [viterbi.c:54]   --->   Operation 2184 'dadd' 'p_103' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2185 [4/5] (5.86ns)   --->   "%p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131" [viterbi.c:54]   --->   Operation 2185 'dadd' 'p_104' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2186 [1/1] (0.00ns)   --->   "%bitcast_ln54_134 = bitcast i64 %trunc_ln54_121" [viterbi.c:54]   --->   Operation 2186 'bitcast' 'bitcast_ln54_134' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2187 [5/5] (5.86ns)   --->   "%p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134" [viterbi.c:54]   --->   Operation 2187 'dadd' 'p_105' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2188 [1/2] (2.26ns)   --->   "%llike_load_77 = load i12 %llike_addr_109" [viterbi.c:54]   --->   Operation 2188 'load' 'llike_load_77' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_58 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln54_175 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2189 'zext' 'zext_ln54_175' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2190 [1/1] (2.37ns)   --->   "%lshr_ln54_100 = lshr i128 %llike_load_77, i128 %zext_ln54_175" [viterbi.c:54]   --->   Operation 2190 'lshr' 'lshr_ln54_100' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln54_122 = trunc i128 %lshr_ln54_100" [viterbi.c:54]   --->   Operation 2191 'trunc' 'trunc_ln54_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2192 [1/1] (0.00ns)   --->   "%bitcast_ln54_135 = bitcast i64 %trunc_ln54_122" [viterbi.c:54]   --->   Operation 2192 'bitcast' 'bitcast_ln54_135' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2193 [1/2] (2.26ns)   --->   "%llike_1_load_78 = load i12 %llike_1_addr_109" [viterbi.c:54]   --->   Operation 2193 'load' 'llike_1_load_78' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_58 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln54_176 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2194 'zext' 'zext_ln54_176' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2195 [1/1] (2.37ns)   --->   "%lshr_ln54_101 = lshr i128 %llike_1_load_78, i128 %zext_ln54_176" [viterbi.c:54]   --->   Operation 2195 'lshr' 'lshr_ln54_101' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln54_123 = trunc i128 %lshr_ln54_101" [viterbi.c:54]   --->   Operation 2196 'trunc' 'trunc_ln54_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2197 [1/1] (0.00ns)   --->   "%bitcast_ln54_136 = bitcast i64 %trunc_ln54_123" [viterbi.c:54]   --->   Operation 2197 'bitcast' 'bitcast_ln54_136' <Predicate = (!tmp)> <Delay = 0.00>
ST_58 : Operation 2198 [1/1] (0.84ns)   --->   "%tmp_460 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_135, i64 %bitcast_ln54_136, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2198 'mux' 'tmp_460' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2199 [2/2] (2.26ns)   --->   "%llike_load_78 = load i12 %llike_addr_110" [viterbi.c:54]   --->   Operation 2199 'load' 'llike_load_78' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_58 : Operation 2200 [2/2] (2.26ns)   --->   "%llike_1_load_79 = load i12 %llike_1_addr_110" [viterbi.c:54]   --->   Operation 2200 'load' 'llike_1_load_79' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 59 <SV = 58> <Delay = 7.15>
ST_59 : Operation 2201 [1/1] (0.00ns)   --->   "%or_ln54_46 = or i12 %tmp_s, i12 47" [viterbi.c:54]   --->   Operation 2201 'or' 'or_ln54_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln54_55 = zext i12 %or_ln54_46" [viterbi.c:54]   --->   Operation 2202 'zext' 'zext_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2203 [1/1] (0.00ns)   --->   "%llike_addr_111 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_55" [viterbi.c:54]   --->   Operation 2203 'getelementptr' 'llike_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2204 [1/1] (0.00ns)   --->   "%llike_1_addr_111 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_55" [viterbi.c:54]   --->   Operation 2204 'getelementptr' 'llike_1_addr_111' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2205 [1/1] (0.00ns)   --->   "%bitcast_ln55_74 = bitcast i64 %p_99" [viterbi.c:55]   --->   Operation 2205 'bitcast' 'bitcast_ln55_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_74, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2206 'partselect' 'tmp_437' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln55_74 = trunc i64 %bitcast_ln55_74" [viterbi.c:55]   --->   Operation 2207 'trunc' 'trunc_ln55_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2208 [1/1] (0.00ns)   --->   "%bitcast_ln55_75 = bitcast i64 %min_p_201" [viterbi.c:55]   --->   Operation 2208 'bitcast' 'bitcast_ln55_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_75, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2209 'partselect' 'tmp_438' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln55_75 = trunc i64 %bitcast_ln55_75" [viterbi.c:55]   --->   Operation 2210 'trunc' 'trunc_ln55_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2211 [1/1] (0.98ns)   --->   "%icmp_ln55_148 = icmp_ne  i11 %tmp_437, i11 2047" [viterbi.c:55]   --->   Operation 2211 'icmp' 'icmp_ln55_148' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2212 [1/1] (1.43ns)   --->   "%icmp_ln55_149 = icmp_eq  i52 %trunc_ln55_74, i52 0" [viterbi.c:55]   --->   Operation 2212 'icmp' 'icmp_ln55_149' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_75)   --->   "%or_ln55_105 = or i1 %icmp_ln55_149, i1 %icmp_ln55_148" [viterbi.c:55]   --->   Operation 2213 'or' 'or_ln55_105' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2214 [1/1] (0.98ns)   --->   "%icmp_ln55_150 = icmp_ne  i11 %tmp_438, i11 2047" [viterbi.c:55]   --->   Operation 2214 'icmp' 'icmp_ln55_150' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2215 [1/1] (1.43ns)   --->   "%icmp_ln55_151 = icmp_eq  i52 %trunc_ln55_75, i52 0" [viterbi.c:55]   --->   Operation 2215 'icmp' 'icmp_ln55_151' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_75)   --->   "%or_ln55_106 = or i1 %icmp_ln55_151, i1 %icmp_ln55_150" [viterbi.c:55]   --->   Operation 2216 'or' 'or_ln55_106' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_75)   --->   "%and_ln55_74 = and i1 %or_ln55_105, i1 %or_ln55_106" [viterbi.c:55]   --->   Operation 2217 'and' 'and_ln55_74' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2218 [1/2] (3.02ns)   --->   "%tmp_439 = fcmp_olt  i64 %p_99, i64 %min_p_201" [viterbi.c:55]   --->   Operation 2218 'dcmp' 'tmp_439' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2219 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_75 = and i1 %and_ln55_74, i1 %tmp_439" [viterbi.c:55]   --->   Operation 2219 'and' 'and_ln55_75' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2220 [1/1] (0.62ns)   --->   "%min_p_203 = select i1 %and_ln55_75, i64 %p_99, i64 %min_p_201" [viterbi.c:55]   --->   Operation 2220 'select' 'min_p_203' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2221 [2/2] (3.02ns)   --->   "%tmp_443 = fcmp_olt  i64 %p_100, i64 %min_p_203" [viterbi.c:55]   --->   Operation 2221 'dcmp' 'tmp_443' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2222 [1/5] (5.86ns)   --->   "%p_102 = dadd i64 %tmp_444, i64 %bitcast_ln54_125" [viterbi.c:54]   --->   Operation 2222 'dadd' 'p_102' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2223 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_102, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2223 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2224 [2/5] (5.86ns)   --->   "%p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128" [viterbi.c:54]   --->   Operation 2224 'dadd' 'p_103' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2225 [3/5] (5.86ns)   --->   "%p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131" [viterbi.c:54]   --->   Operation 2225 'dadd' 'p_104' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2226 [4/5] (5.86ns)   --->   "%p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134" [viterbi.c:54]   --->   Operation 2226 'dadd' 'p_105' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2227 [1/1] (0.00ns)   --->   "%bitcast_ln54_137 = bitcast i64 %trunc_ln54_124" [viterbi.c:54]   --->   Operation 2227 'bitcast' 'bitcast_ln54_137' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2228 [5/5] (5.86ns)   --->   "%p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137" [viterbi.c:54]   --->   Operation 2228 'dadd' 'p_106' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2229 [1/2] (2.26ns)   --->   "%llike_load_78 = load i12 %llike_addr_110" [viterbi.c:54]   --->   Operation 2229 'load' 'llike_load_78' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_59 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln54_178 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2230 'zext' 'zext_ln54_178' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2231 [1/1] (2.37ns)   --->   "%lshr_ln54_103 = lshr i128 %llike_load_78, i128 %zext_ln54_178" [viterbi.c:54]   --->   Operation 2231 'lshr' 'lshr_ln54_103' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2232 [1/1] (0.00ns)   --->   "%trunc_ln54_125 = trunc i128 %lshr_ln54_103" [viterbi.c:54]   --->   Operation 2232 'trunc' 'trunc_ln54_125' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2233 [1/1] (0.00ns)   --->   "%bitcast_ln54_138 = bitcast i64 %trunc_ln54_125" [viterbi.c:54]   --->   Operation 2233 'bitcast' 'bitcast_ln54_138' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2234 [1/2] (2.26ns)   --->   "%llike_1_load_79 = load i12 %llike_1_addr_110" [viterbi.c:54]   --->   Operation 2234 'load' 'llike_1_load_79' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_59 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln54_179 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2235 'zext' 'zext_ln54_179' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2236 [1/1] (2.37ns)   --->   "%lshr_ln54_104 = lshr i128 %llike_1_load_79, i128 %zext_ln54_179" [viterbi.c:54]   --->   Operation 2236 'lshr' 'lshr_ln54_104' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2237 [1/1] (0.00ns)   --->   "%trunc_ln54_126 = trunc i128 %lshr_ln54_104" [viterbi.c:54]   --->   Operation 2237 'trunc' 'trunc_ln54_126' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2238 [1/1] (0.00ns)   --->   "%bitcast_ln54_139 = bitcast i64 %trunc_ln54_126" [viterbi.c:54]   --->   Operation 2238 'bitcast' 'bitcast_ln54_139' <Predicate = (!tmp)> <Delay = 0.00>
ST_59 : Operation 2239 [1/1] (0.84ns)   --->   "%tmp_464 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_138, i64 %bitcast_ln54_139, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2239 'mux' 'tmp_464' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2240 [2/2] (2.26ns)   --->   "%llike_load_79 = load i12 %llike_addr_111" [viterbi.c:54]   --->   Operation 2240 'load' 'llike_load_79' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_59 : Operation 2241 [2/2] (2.26ns)   --->   "%llike_1_load_80 = load i12 %llike_1_addr_111" [viterbi.c:54]   --->   Operation 2241 'load' 'llike_1_load_80' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 60 <SV = 59> <Delay = 7.15>
ST_60 : Operation 2242 [1/1] (0.00ns)   --->   "%or_ln54_47 = or i12 %tmp_s, i12 48" [viterbi.c:54]   --->   Operation 2242 'or' 'or_ln54_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln54_56 = zext i12 %or_ln54_47" [viterbi.c:54]   --->   Operation 2243 'zext' 'zext_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2244 [1/1] (0.00ns)   --->   "%llike_addr_112 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_56" [viterbi.c:54]   --->   Operation 2244 'getelementptr' 'llike_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2245 [1/1] (0.00ns)   --->   "%llike_1_addr_112 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_56" [viterbi.c:54]   --->   Operation 2245 'getelementptr' 'llike_1_addr_112' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2246 [1/1] (0.00ns)   --->   "%bitcast_ln55_76 = bitcast i64 %p_100" [viterbi.c:55]   --->   Operation 2246 'bitcast' 'bitcast_ln55_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_76, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2247 'partselect' 'tmp_441' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2248 [1/1] (0.00ns)   --->   "%trunc_ln55_76 = trunc i64 %bitcast_ln55_76" [viterbi.c:55]   --->   Operation 2248 'trunc' 'trunc_ln55_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2249 [1/1] (0.00ns)   --->   "%bitcast_ln55_77 = bitcast i64 %min_p_203" [viterbi.c:55]   --->   Operation 2249 'bitcast' 'bitcast_ln55_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_77, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2250 'partselect' 'tmp_442' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln55_77 = trunc i64 %bitcast_ln55_77" [viterbi.c:55]   --->   Operation 2251 'trunc' 'trunc_ln55_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2252 [1/1] (0.98ns)   --->   "%icmp_ln55_152 = icmp_ne  i11 %tmp_441, i11 2047" [viterbi.c:55]   --->   Operation 2252 'icmp' 'icmp_ln55_152' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2253 [1/1] (1.43ns)   --->   "%icmp_ln55_153 = icmp_eq  i52 %trunc_ln55_76, i52 0" [viterbi.c:55]   --->   Operation 2253 'icmp' 'icmp_ln55_153' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_77)   --->   "%or_ln55_107 = or i1 %icmp_ln55_153, i1 %icmp_ln55_152" [viterbi.c:55]   --->   Operation 2254 'or' 'or_ln55_107' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2255 [1/1] (0.98ns)   --->   "%icmp_ln55_154 = icmp_ne  i11 %tmp_442, i11 2047" [viterbi.c:55]   --->   Operation 2255 'icmp' 'icmp_ln55_154' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2256 [1/1] (1.43ns)   --->   "%icmp_ln55_155 = icmp_eq  i52 %trunc_ln55_77, i52 0" [viterbi.c:55]   --->   Operation 2256 'icmp' 'icmp_ln55_155' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_77)   --->   "%or_ln55_108 = or i1 %icmp_ln55_155, i1 %icmp_ln55_154" [viterbi.c:55]   --->   Operation 2257 'or' 'or_ln55_108' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_77)   --->   "%and_ln55_76 = and i1 %or_ln55_107, i1 %or_ln55_108" [viterbi.c:55]   --->   Operation 2258 'and' 'and_ln55_76' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2259 [1/2] (3.02ns)   --->   "%tmp_443 = fcmp_olt  i64 %p_100, i64 %min_p_203" [viterbi.c:55]   --->   Operation 2259 'dcmp' 'tmp_443' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2260 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_77 = and i1 %and_ln55_76, i1 %tmp_443" [viterbi.c:55]   --->   Operation 2260 'and' 'and_ln55_77' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2261 [1/1] (0.62ns)   --->   "%min_p_205 = select i1 %and_ln55_77, i64 %p_100, i64 %min_p_203" [viterbi.c:55]   --->   Operation 2261 'select' 'min_p_205' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node min_s_53)   --->   "%select_ln55_72 = select i1 %and_ln55_77, i6 39, i6 38" [viterbi.c:55]   --->   Operation 2262 'select' 'select_ln55_72' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node min_s_53)   --->   "%or_ln55_18 = or i1 %and_ln55_77, i1 %and_ln55_75" [viterbi.c:55]   --->   Operation 2263 'or' 'or_ln55_18' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2264 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_53 = select i1 %or_ln55_18, i6 %select_ln55_72, i6 %min_s_52" [viterbi.c:55]   --->   Operation 2264 'select' 'min_s_53' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2265 [2/2] (3.02ns)   --->   "%tmp_447 = fcmp_olt  i64 %p_101, i64 %min_p_205" [viterbi.c:55]   --->   Operation 2265 'dcmp' 'tmp_447' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2266 [1/5] (5.86ns)   --->   "%p_103 = dadd i64 %tmp_448, i64 %bitcast_ln54_128" [viterbi.c:54]   --->   Operation 2266 'dadd' 'p_103' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2267 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_103, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2267 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2268 [2/5] (5.86ns)   --->   "%p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131" [viterbi.c:54]   --->   Operation 2268 'dadd' 'p_104' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2269 [3/5] (5.86ns)   --->   "%p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134" [viterbi.c:54]   --->   Operation 2269 'dadd' 'p_105' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2270 [4/5] (5.86ns)   --->   "%p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137" [viterbi.c:54]   --->   Operation 2270 'dadd' 'p_106' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2271 [1/1] (0.00ns)   --->   "%bitcast_ln54_140 = bitcast i64 %trunc_ln54_127" [viterbi.c:54]   --->   Operation 2271 'bitcast' 'bitcast_ln54_140' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2272 [5/5] (5.86ns)   --->   "%p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140" [viterbi.c:54]   --->   Operation 2272 'dadd' 'p_107' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2273 [1/2] (2.26ns)   --->   "%llike_load_79 = load i12 %llike_addr_111" [viterbi.c:54]   --->   Operation 2273 'load' 'llike_load_79' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_60 : Operation 2274 [1/1] (0.00ns)   --->   "%zext_ln54_181 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2274 'zext' 'zext_ln54_181' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2275 [1/1] (2.37ns)   --->   "%lshr_ln54_106 = lshr i128 %llike_load_79, i128 %zext_ln54_181" [viterbi.c:54]   --->   Operation 2275 'lshr' 'lshr_ln54_106' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2276 [1/1] (0.00ns)   --->   "%trunc_ln54_128 = trunc i128 %lshr_ln54_106" [viterbi.c:54]   --->   Operation 2276 'trunc' 'trunc_ln54_128' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2277 [1/1] (0.00ns)   --->   "%bitcast_ln54_141 = bitcast i64 %trunc_ln54_128" [viterbi.c:54]   --->   Operation 2277 'bitcast' 'bitcast_ln54_141' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2278 [1/2] (2.26ns)   --->   "%llike_1_load_80 = load i12 %llike_1_addr_111" [viterbi.c:54]   --->   Operation 2278 'load' 'llike_1_load_80' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_60 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln54_182 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2279 'zext' 'zext_ln54_182' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2280 [1/1] (2.37ns)   --->   "%lshr_ln54_107 = lshr i128 %llike_1_load_80, i128 %zext_ln54_182" [viterbi.c:54]   --->   Operation 2280 'lshr' 'lshr_ln54_107' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2281 [1/1] (0.00ns)   --->   "%trunc_ln54_129 = trunc i128 %lshr_ln54_107" [viterbi.c:54]   --->   Operation 2281 'trunc' 'trunc_ln54_129' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2282 [1/1] (0.00ns)   --->   "%bitcast_ln54_142 = bitcast i64 %trunc_ln54_129" [viterbi.c:54]   --->   Operation 2282 'bitcast' 'bitcast_ln54_142' <Predicate = (!tmp)> <Delay = 0.00>
ST_60 : Operation 2283 [1/1] (0.84ns)   --->   "%tmp_468 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_141, i64 %bitcast_ln54_142, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2283 'mux' 'tmp_468' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2284 [2/2] (2.26ns)   --->   "%llike_load_80 = load i12 %llike_addr_112" [viterbi.c:54]   --->   Operation 2284 'load' 'llike_load_80' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_60 : Operation 2285 [2/2] (2.26ns)   --->   "%llike_1_load_81 = load i12 %llike_1_addr_112" [viterbi.c:54]   --->   Operation 2285 'load' 'llike_1_load_81' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 61 <SV = 60> <Delay = 7.15>
ST_61 : Operation 2286 [1/1] (0.00ns)   --->   "%or_ln54_48 = or i12 %tmp_s, i12 49" [viterbi.c:54]   --->   Operation 2286 'or' 'or_ln54_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln54_57 = zext i12 %or_ln54_48" [viterbi.c:54]   --->   Operation 2287 'zext' 'zext_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2288 [1/1] (0.00ns)   --->   "%llike_addr_113 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_57" [viterbi.c:54]   --->   Operation 2288 'getelementptr' 'llike_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2289 [1/1] (0.00ns)   --->   "%llike_1_addr_113 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_57" [viterbi.c:54]   --->   Operation 2289 'getelementptr' 'llike_1_addr_113' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2290 [1/1] (0.00ns)   --->   "%bitcast_ln55_78 = bitcast i64 %p_101" [viterbi.c:55]   --->   Operation 2290 'bitcast' 'bitcast_ln55_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_78, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2291 'partselect' 'tmp_445' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln55_78 = trunc i64 %bitcast_ln55_78" [viterbi.c:55]   --->   Operation 2292 'trunc' 'trunc_ln55_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2293 [1/1] (0.00ns)   --->   "%bitcast_ln55_79 = bitcast i64 %min_p_205" [viterbi.c:55]   --->   Operation 2293 'bitcast' 'bitcast_ln55_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_79, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2294 'partselect' 'tmp_446' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2295 [1/1] (0.00ns)   --->   "%trunc_ln55_79 = trunc i64 %bitcast_ln55_79" [viterbi.c:55]   --->   Operation 2295 'trunc' 'trunc_ln55_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2296 [1/1] (0.98ns)   --->   "%icmp_ln55_156 = icmp_ne  i11 %tmp_445, i11 2047" [viterbi.c:55]   --->   Operation 2296 'icmp' 'icmp_ln55_156' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2297 [1/1] (1.43ns)   --->   "%icmp_ln55_157 = icmp_eq  i52 %trunc_ln55_78, i52 0" [viterbi.c:55]   --->   Operation 2297 'icmp' 'icmp_ln55_157' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_79)   --->   "%or_ln55_109 = or i1 %icmp_ln55_157, i1 %icmp_ln55_156" [viterbi.c:55]   --->   Operation 2298 'or' 'or_ln55_109' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2299 [1/1] (0.98ns)   --->   "%icmp_ln55_158 = icmp_ne  i11 %tmp_446, i11 2047" [viterbi.c:55]   --->   Operation 2299 'icmp' 'icmp_ln55_158' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2300 [1/1] (1.43ns)   --->   "%icmp_ln55_159 = icmp_eq  i52 %trunc_ln55_79, i52 0" [viterbi.c:55]   --->   Operation 2300 'icmp' 'icmp_ln55_159' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_79)   --->   "%or_ln55_110 = or i1 %icmp_ln55_159, i1 %icmp_ln55_158" [viterbi.c:55]   --->   Operation 2301 'or' 'or_ln55_110' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_79)   --->   "%and_ln55_78 = and i1 %or_ln55_109, i1 %or_ln55_110" [viterbi.c:55]   --->   Operation 2302 'and' 'and_ln55_78' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2303 [1/2] (3.02ns)   --->   "%tmp_447 = fcmp_olt  i64 %p_101, i64 %min_p_205" [viterbi.c:55]   --->   Operation 2303 'dcmp' 'tmp_447' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2304 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_79 = and i1 %and_ln55_78, i1 %tmp_447" [viterbi.c:55]   --->   Operation 2304 'and' 'and_ln55_79' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2305 [1/1] (0.62ns)   --->   "%min_p_207 = select i1 %and_ln55_79, i64 %p_101, i64 %min_p_205" [viterbi.c:55]   --->   Operation 2305 'select' 'min_p_207' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2306 [2/2] (3.02ns)   --->   "%tmp_451 = fcmp_olt  i64 %p_102, i64 %min_p_207" [viterbi.c:55]   --->   Operation 2306 'dcmp' 'tmp_451' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2307 [1/5] (5.86ns)   --->   "%p_104 = dadd i64 %tmp_452, i64 %bitcast_ln54_131" [viterbi.c:54]   --->   Operation 2307 'dadd' 'p_104' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2308 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_104, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2308 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2309 [2/5] (5.86ns)   --->   "%p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134" [viterbi.c:54]   --->   Operation 2309 'dadd' 'p_105' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2310 [3/5] (5.86ns)   --->   "%p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137" [viterbi.c:54]   --->   Operation 2310 'dadd' 'p_106' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2311 [4/5] (5.86ns)   --->   "%p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140" [viterbi.c:54]   --->   Operation 2311 'dadd' 'p_107' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2312 [1/1] (0.00ns)   --->   "%bitcast_ln54_143 = bitcast i64 %trunc_ln54_130" [viterbi.c:54]   --->   Operation 2312 'bitcast' 'bitcast_ln54_143' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2313 [5/5] (5.86ns)   --->   "%p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143" [viterbi.c:54]   --->   Operation 2313 'dadd' 'p_108' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2314 [1/2] (2.26ns)   --->   "%llike_load_80 = load i12 %llike_addr_112" [viterbi.c:54]   --->   Operation 2314 'load' 'llike_load_80' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_61 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln54_184 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2315 'zext' 'zext_ln54_184' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2316 [1/1] (2.37ns)   --->   "%lshr_ln54_109 = lshr i128 %llike_load_80, i128 %zext_ln54_184" [viterbi.c:54]   --->   Operation 2316 'lshr' 'lshr_ln54_109' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2317 [1/1] (0.00ns)   --->   "%trunc_ln54_131 = trunc i128 %lshr_ln54_109" [viterbi.c:54]   --->   Operation 2317 'trunc' 'trunc_ln54_131' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2318 [1/1] (0.00ns)   --->   "%bitcast_ln54_144 = bitcast i64 %trunc_ln54_131" [viterbi.c:54]   --->   Operation 2318 'bitcast' 'bitcast_ln54_144' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2319 [1/2] (2.26ns)   --->   "%llike_1_load_81 = load i12 %llike_1_addr_112" [viterbi.c:54]   --->   Operation 2319 'load' 'llike_1_load_81' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_61 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln54_185 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2320 'zext' 'zext_ln54_185' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2321 [1/1] (2.37ns)   --->   "%lshr_ln54_110 = lshr i128 %llike_1_load_81, i128 %zext_ln54_185" [viterbi.c:54]   --->   Operation 2321 'lshr' 'lshr_ln54_110' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2322 [1/1] (0.00ns)   --->   "%trunc_ln54_132 = trunc i128 %lshr_ln54_110" [viterbi.c:54]   --->   Operation 2322 'trunc' 'trunc_ln54_132' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2323 [1/1] (0.00ns)   --->   "%bitcast_ln54_145 = bitcast i64 %trunc_ln54_132" [viterbi.c:54]   --->   Operation 2323 'bitcast' 'bitcast_ln54_145' <Predicate = (!tmp)> <Delay = 0.00>
ST_61 : Operation 2324 [1/1] (0.84ns)   --->   "%tmp_472 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_144, i64 %bitcast_ln54_145, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2324 'mux' 'tmp_472' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2325 [2/2] (2.26ns)   --->   "%llike_load_81 = load i12 %llike_addr_113" [viterbi.c:54]   --->   Operation 2325 'load' 'llike_load_81' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_61 : Operation 2326 [2/2] (2.26ns)   --->   "%llike_1_load_82 = load i12 %llike_1_addr_113" [viterbi.c:54]   --->   Operation 2326 'load' 'llike_1_load_82' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 62 <SV = 61> <Delay = 7.15>
ST_62 : Operation 2327 [1/1] (0.00ns)   --->   "%or_ln54_49 = or i12 %tmp_s, i12 50" [viterbi.c:54]   --->   Operation 2327 'or' 'or_ln54_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln54_58 = zext i12 %or_ln54_49" [viterbi.c:54]   --->   Operation 2328 'zext' 'zext_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2329 [1/1] (0.00ns)   --->   "%llike_addr_114 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_58" [viterbi.c:54]   --->   Operation 2329 'getelementptr' 'llike_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2330 [1/1] (0.00ns)   --->   "%llike_1_addr_114 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_58" [viterbi.c:54]   --->   Operation 2330 'getelementptr' 'llike_1_addr_114' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2331 [1/1] (0.00ns)   --->   "%bitcast_ln55_80 = bitcast i64 %p_102" [viterbi.c:55]   --->   Operation 2331 'bitcast' 'bitcast_ln55_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2332 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_80, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2332 'partselect' 'tmp_449' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2333 [1/1] (0.00ns)   --->   "%trunc_ln55_80 = trunc i64 %bitcast_ln55_80" [viterbi.c:55]   --->   Operation 2333 'trunc' 'trunc_ln55_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2334 [1/1] (0.00ns)   --->   "%bitcast_ln55_81 = bitcast i64 %min_p_207" [viterbi.c:55]   --->   Operation 2334 'bitcast' 'bitcast_ln55_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_81, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2335 'partselect' 'tmp_450' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2336 [1/1] (0.00ns)   --->   "%trunc_ln55_81 = trunc i64 %bitcast_ln55_81" [viterbi.c:55]   --->   Operation 2336 'trunc' 'trunc_ln55_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2337 [1/1] (0.98ns)   --->   "%icmp_ln55_160 = icmp_ne  i11 %tmp_449, i11 2047" [viterbi.c:55]   --->   Operation 2337 'icmp' 'icmp_ln55_160' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2338 [1/1] (1.43ns)   --->   "%icmp_ln55_161 = icmp_eq  i52 %trunc_ln55_80, i52 0" [viterbi.c:55]   --->   Operation 2338 'icmp' 'icmp_ln55_161' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_81)   --->   "%or_ln55_111 = or i1 %icmp_ln55_161, i1 %icmp_ln55_160" [viterbi.c:55]   --->   Operation 2339 'or' 'or_ln55_111' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2340 [1/1] (0.98ns)   --->   "%icmp_ln55_162 = icmp_ne  i11 %tmp_450, i11 2047" [viterbi.c:55]   --->   Operation 2340 'icmp' 'icmp_ln55_162' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2341 [1/1] (1.43ns)   --->   "%icmp_ln55_163 = icmp_eq  i52 %trunc_ln55_81, i52 0" [viterbi.c:55]   --->   Operation 2341 'icmp' 'icmp_ln55_163' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_81)   --->   "%or_ln55_112 = or i1 %icmp_ln55_163, i1 %icmp_ln55_162" [viterbi.c:55]   --->   Operation 2342 'or' 'or_ln55_112' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_81)   --->   "%and_ln55_80 = and i1 %or_ln55_111, i1 %or_ln55_112" [viterbi.c:55]   --->   Operation 2343 'and' 'and_ln55_80' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2344 [1/2] (3.02ns)   --->   "%tmp_451 = fcmp_olt  i64 %p_102, i64 %min_p_207" [viterbi.c:55]   --->   Operation 2344 'dcmp' 'tmp_451' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2345 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_81 = and i1 %and_ln55_80, i1 %tmp_451" [viterbi.c:55]   --->   Operation 2345 'and' 'and_ln55_81' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2346 [1/1] (0.62ns)   --->   "%min_p_209 = select i1 %and_ln55_81, i64 %p_102, i64 %min_p_207" [viterbi.c:55]   --->   Operation 2346 'select' 'min_p_209' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node min_s_54)   --->   "%select_ln55_76 = select i1 %and_ln55_81, i6 41, i6 40" [viterbi.c:55]   --->   Operation 2347 'select' 'select_ln55_76' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node min_s_54)   --->   "%or_ln55_19 = or i1 %and_ln55_81, i1 %and_ln55_79" [viterbi.c:55]   --->   Operation 2348 'or' 'or_ln55_19' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2349 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_54 = select i1 %or_ln55_19, i6 %select_ln55_76, i6 %min_s_53" [viterbi.c:55]   --->   Operation 2349 'select' 'min_s_54' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2350 [2/2] (3.02ns)   --->   "%tmp_455 = fcmp_olt  i64 %p_103, i64 %min_p_209" [viterbi.c:55]   --->   Operation 2350 'dcmp' 'tmp_455' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2351 [1/5] (5.86ns)   --->   "%p_105 = dadd i64 %tmp_456, i64 %bitcast_ln54_134" [viterbi.c:54]   --->   Operation 2351 'dadd' 'p_105' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2352 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_105, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2352 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2353 [2/5] (5.86ns)   --->   "%p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137" [viterbi.c:54]   --->   Operation 2353 'dadd' 'p_106' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2354 [3/5] (5.86ns)   --->   "%p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140" [viterbi.c:54]   --->   Operation 2354 'dadd' 'p_107' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2355 [4/5] (5.86ns)   --->   "%p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143" [viterbi.c:54]   --->   Operation 2355 'dadd' 'p_108' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2356 [1/1] (0.00ns)   --->   "%bitcast_ln54_146 = bitcast i64 %tmp_477" [viterbi.c:54]   --->   Operation 2356 'bitcast' 'bitcast_ln54_146' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2357 [5/5] (5.86ns)   --->   "%p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146" [viterbi.c:54]   --->   Operation 2357 'dadd' 'p_109' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2358 [1/2] (2.26ns)   --->   "%llike_load_81 = load i12 %llike_addr_113" [viterbi.c:54]   --->   Operation 2358 'load' 'llike_load_81' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_62 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln54_186 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2359 'zext' 'zext_ln54_186' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2360 [1/1] (2.37ns)   --->   "%lshr_ln54_111 = lshr i128 %llike_load_81, i128 %zext_ln54_186" [viterbi.c:54]   --->   Operation 2360 'lshr' 'lshr_ln54_111' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln54_133 = trunc i128 %lshr_ln54_111" [viterbi.c:54]   --->   Operation 2361 'trunc' 'trunc_ln54_133' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2362 [1/1] (0.00ns)   --->   "%bitcast_ln54_147 = bitcast i64 %trunc_ln54_133" [viterbi.c:54]   --->   Operation 2362 'bitcast' 'bitcast_ln54_147' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2363 [1/2] (2.26ns)   --->   "%llike_1_load_82 = load i12 %llike_1_addr_113" [viterbi.c:54]   --->   Operation 2363 'load' 'llike_1_load_82' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_62 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln54_187 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2364 'zext' 'zext_ln54_187' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2365 [1/1] (2.37ns)   --->   "%lshr_ln54_112 = lshr i128 %llike_1_load_82, i128 %zext_ln54_187" [viterbi.c:54]   --->   Operation 2365 'lshr' 'lshr_ln54_112' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2366 [1/1] (0.00ns)   --->   "%trunc_ln54_134 = trunc i128 %lshr_ln54_112" [viterbi.c:54]   --->   Operation 2366 'trunc' 'trunc_ln54_134' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2367 [1/1] (0.00ns)   --->   "%bitcast_ln54_148 = bitcast i64 %trunc_ln54_134" [viterbi.c:54]   --->   Operation 2367 'bitcast' 'bitcast_ln54_148' <Predicate = (!tmp)> <Delay = 0.00>
ST_62 : Operation 2368 [1/1] (0.84ns)   --->   "%tmp_476 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_147, i64 %bitcast_ln54_148, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2368 'mux' 'tmp_476' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2369 [2/2] (2.26ns)   --->   "%llike_load_82 = load i12 %llike_addr_114" [viterbi.c:54]   --->   Operation 2369 'load' 'llike_load_82' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_62 : Operation 2370 [2/2] (2.26ns)   --->   "%llike_1_load_83 = load i12 %llike_1_addr_114" [viterbi.c:54]   --->   Operation 2370 'load' 'llike_1_load_83' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 63 <SV = 62> <Delay = 7.15>
ST_63 : Operation 2371 [1/1] (0.00ns)   --->   "%or_ln54_50 = or i12 %tmp_s, i12 51" [viterbi.c:54]   --->   Operation 2371 'or' 'or_ln54_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln54_59 = zext i12 %or_ln54_50" [viterbi.c:54]   --->   Operation 2372 'zext' 'zext_ln54_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2373 [1/1] (0.00ns)   --->   "%llike_addr_115 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_59" [viterbi.c:54]   --->   Operation 2373 'getelementptr' 'llike_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2374 [1/1] (0.00ns)   --->   "%llike_1_addr_115 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_59" [viterbi.c:54]   --->   Operation 2374 'getelementptr' 'llike_1_addr_115' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2375 [1/1] (0.00ns)   --->   "%bitcast_ln55_82 = bitcast i64 %p_103" [viterbi.c:55]   --->   Operation 2375 'bitcast' 'bitcast_ln55_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2376 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_82, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2376 'partselect' 'tmp_453' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2377 [1/1] (0.00ns)   --->   "%trunc_ln55_82 = trunc i64 %bitcast_ln55_82" [viterbi.c:55]   --->   Operation 2377 'trunc' 'trunc_ln55_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2378 [1/1] (0.00ns)   --->   "%bitcast_ln55_83 = bitcast i64 %min_p_209" [viterbi.c:55]   --->   Operation 2378 'bitcast' 'bitcast_ln55_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_83, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2379 'partselect' 'tmp_454' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln55_83 = trunc i64 %bitcast_ln55_83" [viterbi.c:55]   --->   Operation 2380 'trunc' 'trunc_ln55_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2381 [1/1] (0.98ns)   --->   "%icmp_ln55_164 = icmp_ne  i11 %tmp_453, i11 2047" [viterbi.c:55]   --->   Operation 2381 'icmp' 'icmp_ln55_164' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2382 [1/1] (1.43ns)   --->   "%icmp_ln55_165 = icmp_eq  i52 %trunc_ln55_82, i52 0" [viterbi.c:55]   --->   Operation 2382 'icmp' 'icmp_ln55_165' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_83)   --->   "%or_ln55_113 = or i1 %icmp_ln55_165, i1 %icmp_ln55_164" [viterbi.c:55]   --->   Operation 2383 'or' 'or_ln55_113' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2384 [1/1] (0.98ns)   --->   "%icmp_ln55_166 = icmp_ne  i11 %tmp_454, i11 2047" [viterbi.c:55]   --->   Operation 2384 'icmp' 'icmp_ln55_166' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2385 [1/1] (1.43ns)   --->   "%icmp_ln55_167 = icmp_eq  i52 %trunc_ln55_83, i52 0" [viterbi.c:55]   --->   Operation 2385 'icmp' 'icmp_ln55_167' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_83)   --->   "%or_ln55_114 = or i1 %icmp_ln55_167, i1 %icmp_ln55_166" [viterbi.c:55]   --->   Operation 2386 'or' 'or_ln55_114' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_83)   --->   "%and_ln55_82 = and i1 %or_ln55_113, i1 %or_ln55_114" [viterbi.c:55]   --->   Operation 2387 'and' 'and_ln55_82' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2388 [1/2] (3.02ns)   --->   "%tmp_455 = fcmp_olt  i64 %p_103, i64 %min_p_209" [viterbi.c:55]   --->   Operation 2388 'dcmp' 'tmp_455' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2389 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_83 = and i1 %and_ln55_82, i1 %tmp_455" [viterbi.c:55]   --->   Operation 2389 'and' 'and_ln55_83' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2390 [1/1] (0.62ns)   --->   "%min_p_211 = select i1 %and_ln55_83, i64 %p_103, i64 %min_p_209" [viterbi.c:55]   --->   Operation 2390 'select' 'min_p_211' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2391 [2/2] (3.02ns)   --->   "%tmp_459 = fcmp_olt  i64 %p_104, i64 %min_p_211" [viterbi.c:55]   --->   Operation 2391 'dcmp' 'tmp_459' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2392 [1/5] (5.86ns)   --->   "%p_106 = dadd i64 %tmp_460, i64 %bitcast_ln54_137" [viterbi.c:54]   --->   Operation 2392 'dadd' 'p_106' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2393 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_106, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2393 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2394 [2/5] (5.86ns)   --->   "%p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140" [viterbi.c:54]   --->   Operation 2394 'dadd' 'p_107' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2395 [3/5] (5.86ns)   --->   "%p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143" [viterbi.c:54]   --->   Operation 2395 'dadd' 'p_108' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2396 [4/5] (5.86ns)   --->   "%p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146" [viterbi.c:54]   --->   Operation 2396 'dadd' 'p_109' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2397 [1/1] (0.00ns)   --->   "%bitcast_ln54_149 = bitcast i64 %tmp_482" [viterbi.c:54]   --->   Operation 2397 'bitcast' 'bitcast_ln54_149' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2398 [5/5] (5.86ns)   --->   "%p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149" [viterbi.c:54]   --->   Operation 2398 'dadd' 'p_110' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2399 [1/2] (2.26ns)   --->   "%llike_load_82 = load i12 %llike_addr_114" [viterbi.c:54]   --->   Operation 2399 'load' 'llike_load_82' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_63 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln54_188 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2400 'zext' 'zext_ln54_188' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2401 [1/1] (2.37ns)   --->   "%lshr_ln54_113 = lshr i128 %llike_load_82, i128 %zext_ln54_188" [viterbi.c:54]   --->   Operation 2401 'lshr' 'lshr_ln54_113' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln54_135 = trunc i128 %lshr_ln54_113" [viterbi.c:54]   --->   Operation 2402 'trunc' 'trunc_ln54_135' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2403 [1/1] (0.00ns)   --->   "%bitcast_ln54_150 = bitcast i64 %trunc_ln54_135" [viterbi.c:54]   --->   Operation 2403 'bitcast' 'bitcast_ln54_150' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2404 [1/2] (2.26ns)   --->   "%llike_1_load_83 = load i12 %llike_1_addr_114" [viterbi.c:54]   --->   Operation 2404 'load' 'llike_1_load_83' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_63 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln54_189 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2405 'zext' 'zext_ln54_189' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2406 [1/1] (2.37ns)   --->   "%lshr_ln54_114 = lshr i128 %llike_1_load_83, i128 %zext_ln54_189" [viterbi.c:54]   --->   Operation 2406 'lshr' 'lshr_ln54_114' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2407 [1/1] (0.00ns)   --->   "%trunc_ln54_136 = trunc i128 %lshr_ln54_114" [viterbi.c:54]   --->   Operation 2407 'trunc' 'trunc_ln54_136' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2408 [1/1] (0.00ns)   --->   "%bitcast_ln54_151 = bitcast i64 %trunc_ln54_136" [viterbi.c:54]   --->   Operation 2408 'bitcast' 'bitcast_ln54_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_63 : Operation 2409 [1/1] (0.84ns)   --->   "%tmp_480 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_150, i64 %bitcast_ln54_151, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2409 'mux' 'tmp_480' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2410 [2/2] (2.26ns)   --->   "%llike_load_83 = load i12 %llike_addr_115" [viterbi.c:54]   --->   Operation 2410 'load' 'llike_load_83' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_63 : Operation 2411 [2/2] (2.26ns)   --->   "%llike_1_load_84 = load i12 %llike_1_addr_115" [viterbi.c:54]   --->   Operation 2411 'load' 'llike_1_load_84' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 64 <SV = 63> <Delay = 7.15>
ST_64 : Operation 2412 [1/1] (0.00ns)   --->   "%or_ln54_51 = or i12 %tmp_s, i12 52" [viterbi.c:54]   --->   Operation 2412 'or' 'or_ln54_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln54_60 = zext i12 %or_ln54_51" [viterbi.c:54]   --->   Operation 2413 'zext' 'zext_ln54_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2414 [1/1] (0.00ns)   --->   "%llike_addr_116 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_60" [viterbi.c:54]   --->   Operation 2414 'getelementptr' 'llike_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2415 [1/1] (0.00ns)   --->   "%llike_1_addr_116 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_60" [viterbi.c:54]   --->   Operation 2415 'getelementptr' 'llike_1_addr_116' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2416 [1/1] (0.00ns)   --->   "%bitcast_ln55_84 = bitcast i64 %p_104" [viterbi.c:55]   --->   Operation 2416 'bitcast' 'bitcast_ln55_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_84, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2417 'partselect' 'tmp_457' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2418 [1/1] (0.00ns)   --->   "%trunc_ln55_84 = trunc i64 %bitcast_ln55_84" [viterbi.c:55]   --->   Operation 2418 'trunc' 'trunc_ln55_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2419 [1/1] (0.00ns)   --->   "%bitcast_ln55_85 = bitcast i64 %min_p_211" [viterbi.c:55]   --->   Operation 2419 'bitcast' 'bitcast_ln55_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2420 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_85, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2420 'partselect' 'tmp_458' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2421 [1/1] (0.00ns)   --->   "%trunc_ln55_85 = trunc i64 %bitcast_ln55_85" [viterbi.c:55]   --->   Operation 2421 'trunc' 'trunc_ln55_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2422 [1/1] (0.98ns)   --->   "%icmp_ln55_168 = icmp_ne  i11 %tmp_457, i11 2047" [viterbi.c:55]   --->   Operation 2422 'icmp' 'icmp_ln55_168' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2423 [1/1] (1.43ns)   --->   "%icmp_ln55_169 = icmp_eq  i52 %trunc_ln55_84, i52 0" [viterbi.c:55]   --->   Operation 2423 'icmp' 'icmp_ln55_169' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_85)   --->   "%or_ln55_115 = or i1 %icmp_ln55_169, i1 %icmp_ln55_168" [viterbi.c:55]   --->   Operation 2424 'or' 'or_ln55_115' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2425 [1/1] (0.98ns)   --->   "%icmp_ln55_170 = icmp_ne  i11 %tmp_458, i11 2047" [viterbi.c:55]   --->   Operation 2425 'icmp' 'icmp_ln55_170' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2426 [1/1] (1.43ns)   --->   "%icmp_ln55_171 = icmp_eq  i52 %trunc_ln55_85, i52 0" [viterbi.c:55]   --->   Operation 2426 'icmp' 'icmp_ln55_171' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_85)   --->   "%or_ln55_116 = or i1 %icmp_ln55_171, i1 %icmp_ln55_170" [viterbi.c:55]   --->   Operation 2427 'or' 'or_ln55_116' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_85)   --->   "%and_ln55_84 = and i1 %or_ln55_115, i1 %or_ln55_116" [viterbi.c:55]   --->   Operation 2428 'and' 'and_ln55_84' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2429 [1/2] (3.02ns)   --->   "%tmp_459 = fcmp_olt  i64 %p_104, i64 %min_p_211" [viterbi.c:55]   --->   Operation 2429 'dcmp' 'tmp_459' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2430 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_85 = and i1 %and_ln55_84, i1 %tmp_459" [viterbi.c:55]   --->   Operation 2430 'and' 'and_ln55_85' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2431 [1/1] (0.62ns)   --->   "%min_p_213 = select i1 %and_ln55_85, i64 %p_104, i64 %min_p_211" [viterbi.c:55]   --->   Operation 2431 'select' 'min_p_213' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node min_s_55)   --->   "%select_ln55_80 = select i1 %and_ln55_85, i6 43, i6 42" [viterbi.c:55]   --->   Operation 2432 'select' 'select_ln55_80' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node min_s_55)   --->   "%or_ln55_20 = or i1 %and_ln55_85, i1 %and_ln55_83" [viterbi.c:55]   --->   Operation 2433 'or' 'or_ln55_20' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2434 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_55 = select i1 %or_ln55_20, i6 %select_ln55_80, i6 %min_s_54" [viterbi.c:55]   --->   Operation 2434 'select' 'min_s_55' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2435 [2/2] (3.02ns)   --->   "%tmp_463 = fcmp_olt  i64 %p_105, i64 %min_p_213" [viterbi.c:55]   --->   Operation 2435 'dcmp' 'tmp_463' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2436 [1/5] (5.86ns)   --->   "%p_107 = dadd i64 %tmp_464, i64 %bitcast_ln54_140" [viterbi.c:54]   --->   Operation 2436 'dadd' 'p_107' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2437 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_107, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2437 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2438 [2/5] (5.86ns)   --->   "%p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143" [viterbi.c:54]   --->   Operation 2438 'dadd' 'p_108' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2439 [3/5] (5.86ns)   --->   "%p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146" [viterbi.c:54]   --->   Operation 2439 'dadd' 'p_109' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2440 [4/5] (5.86ns)   --->   "%p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149" [viterbi.c:54]   --->   Operation 2440 'dadd' 'p_110' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2441 [1/1] (0.00ns)   --->   "%bitcast_ln54_152 = bitcast i64 %tmp_487" [viterbi.c:54]   --->   Operation 2441 'bitcast' 'bitcast_ln54_152' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2442 [5/5] (5.86ns)   --->   "%p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152" [viterbi.c:54]   --->   Operation 2442 'dadd' 'p_111' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2443 [1/2] (2.26ns)   --->   "%llike_load_83 = load i12 %llike_addr_115" [viterbi.c:54]   --->   Operation 2443 'load' 'llike_load_83' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_64 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln54_190 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2444 'zext' 'zext_ln54_190' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2445 [1/1] (2.37ns)   --->   "%lshr_ln54_115 = lshr i128 %llike_load_83, i128 %zext_ln54_190" [viterbi.c:54]   --->   Operation 2445 'lshr' 'lshr_ln54_115' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln54_137 = trunc i128 %lshr_ln54_115" [viterbi.c:54]   --->   Operation 2446 'trunc' 'trunc_ln54_137' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2447 [1/1] (0.00ns)   --->   "%bitcast_ln54_153 = bitcast i64 %trunc_ln54_137" [viterbi.c:54]   --->   Operation 2447 'bitcast' 'bitcast_ln54_153' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2448 [1/2] (2.26ns)   --->   "%llike_1_load_84 = load i12 %llike_1_addr_115" [viterbi.c:54]   --->   Operation 2448 'load' 'llike_1_load_84' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_64 : Operation 2449 [1/1] (0.00ns)   --->   "%zext_ln54_191 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2449 'zext' 'zext_ln54_191' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2450 [1/1] (2.37ns)   --->   "%lshr_ln54_116 = lshr i128 %llike_1_load_84, i128 %zext_ln54_191" [viterbi.c:54]   --->   Operation 2450 'lshr' 'lshr_ln54_116' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln54_138 = trunc i128 %lshr_ln54_116" [viterbi.c:54]   --->   Operation 2451 'trunc' 'trunc_ln54_138' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2452 [1/1] (0.00ns)   --->   "%bitcast_ln54_154 = bitcast i64 %trunc_ln54_138" [viterbi.c:54]   --->   Operation 2452 'bitcast' 'bitcast_ln54_154' <Predicate = (!tmp)> <Delay = 0.00>
ST_64 : Operation 2453 [1/1] (0.84ns)   --->   "%tmp_484 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_153, i64 %bitcast_ln54_154, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2453 'mux' 'tmp_484' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2454 [2/2] (2.26ns)   --->   "%llike_load_84 = load i12 %llike_addr_116" [viterbi.c:54]   --->   Operation 2454 'load' 'llike_load_84' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_64 : Operation 2455 [2/2] (2.26ns)   --->   "%llike_1_load_85 = load i12 %llike_1_addr_116" [viterbi.c:54]   --->   Operation 2455 'load' 'llike_1_load_85' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 65 <SV = 64> <Delay = 7.15>
ST_65 : Operation 2456 [1/1] (0.00ns)   --->   "%or_ln54_52 = or i12 %tmp_s, i12 53" [viterbi.c:54]   --->   Operation 2456 'or' 'or_ln54_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln54_61 = zext i12 %or_ln54_52" [viterbi.c:54]   --->   Operation 2457 'zext' 'zext_ln54_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2458 [1/1] (0.00ns)   --->   "%llike_addr_117 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_61" [viterbi.c:54]   --->   Operation 2458 'getelementptr' 'llike_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2459 [1/1] (0.00ns)   --->   "%llike_1_addr_117 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_61" [viterbi.c:54]   --->   Operation 2459 'getelementptr' 'llike_1_addr_117' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2460 [1/1] (0.00ns)   --->   "%bitcast_ln55_86 = bitcast i64 %p_105" [viterbi.c:55]   --->   Operation 2460 'bitcast' 'bitcast_ln55_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_86, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2461 'partselect' 'tmp_461' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln55_86 = trunc i64 %bitcast_ln55_86" [viterbi.c:55]   --->   Operation 2462 'trunc' 'trunc_ln55_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2463 [1/1] (0.00ns)   --->   "%bitcast_ln55_87 = bitcast i64 %min_p_213" [viterbi.c:55]   --->   Operation 2463 'bitcast' 'bitcast_ln55_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_87, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2464 'partselect' 'tmp_462' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln55_87 = trunc i64 %bitcast_ln55_87" [viterbi.c:55]   --->   Operation 2465 'trunc' 'trunc_ln55_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2466 [1/1] (0.98ns)   --->   "%icmp_ln55_172 = icmp_ne  i11 %tmp_461, i11 2047" [viterbi.c:55]   --->   Operation 2466 'icmp' 'icmp_ln55_172' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2467 [1/1] (1.43ns)   --->   "%icmp_ln55_173 = icmp_eq  i52 %trunc_ln55_86, i52 0" [viterbi.c:55]   --->   Operation 2467 'icmp' 'icmp_ln55_173' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_87)   --->   "%or_ln55_117 = or i1 %icmp_ln55_173, i1 %icmp_ln55_172" [viterbi.c:55]   --->   Operation 2468 'or' 'or_ln55_117' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2469 [1/1] (0.98ns)   --->   "%icmp_ln55_174 = icmp_ne  i11 %tmp_462, i11 2047" [viterbi.c:55]   --->   Operation 2469 'icmp' 'icmp_ln55_174' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2470 [1/1] (1.43ns)   --->   "%icmp_ln55_175 = icmp_eq  i52 %trunc_ln55_87, i52 0" [viterbi.c:55]   --->   Operation 2470 'icmp' 'icmp_ln55_175' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_87)   --->   "%or_ln55_118 = or i1 %icmp_ln55_175, i1 %icmp_ln55_174" [viterbi.c:55]   --->   Operation 2471 'or' 'or_ln55_118' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_87)   --->   "%and_ln55_86 = and i1 %or_ln55_117, i1 %or_ln55_118" [viterbi.c:55]   --->   Operation 2472 'and' 'and_ln55_86' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2473 [1/2] (3.02ns)   --->   "%tmp_463 = fcmp_olt  i64 %p_105, i64 %min_p_213" [viterbi.c:55]   --->   Operation 2473 'dcmp' 'tmp_463' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2474 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_87 = and i1 %and_ln55_86, i1 %tmp_463" [viterbi.c:55]   --->   Operation 2474 'and' 'and_ln55_87' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2475 [1/1] (0.62ns)   --->   "%min_p_215 = select i1 %and_ln55_87, i64 %p_105, i64 %min_p_213" [viterbi.c:55]   --->   Operation 2475 'select' 'min_p_215' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2476 [2/2] (3.02ns)   --->   "%tmp_467 = fcmp_olt  i64 %p_106, i64 %min_p_215" [viterbi.c:55]   --->   Operation 2476 'dcmp' 'tmp_467' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2477 [1/5] (5.86ns)   --->   "%p_108 = dadd i64 %tmp_468, i64 %bitcast_ln54_143" [viterbi.c:54]   --->   Operation 2477 'dadd' 'p_108' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2478 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_108, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2478 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2479 [2/5] (5.86ns)   --->   "%p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146" [viterbi.c:54]   --->   Operation 2479 'dadd' 'p_109' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2480 [3/5] (5.86ns)   --->   "%p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149" [viterbi.c:54]   --->   Operation 2480 'dadd' 'p_110' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2481 [4/5] (5.86ns)   --->   "%p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152" [viterbi.c:54]   --->   Operation 2481 'dadd' 'p_111' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2482 [1/1] (0.00ns)   --->   "%bitcast_ln54_155 = bitcast i64 %tmp_493" [viterbi.c:54]   --->   Operation 2482 'bitcast' 'bitcast_ln54_155' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2483 [5/5] (5.86ns)   --->   "%p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155" [viterbi.c:54]   --->   Operation 2483 'dadd' 'p_112' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2484 [1/2] (2.26ns)   --->   "%llike_load_84 = load i12 %llike_addr_116" [viterbi.c:54]   --->   Operation 2484 'load' 'llike_load_84' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_65 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln54_192 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2485 'zext' 'zext_ln54_192' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2486 [1/1] (2.37ns)   --->   "%lshr_ln54_117 = lshr i128 %llike_load_84, i128 %zext_ln54_192" [viterbi.c:54]   --->   Operation 2486 'lshr' 'lshr_ln54_117' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2487 [1/1] (0.00ns)   --->   "%trunc_ln54_139 = trunc i128 %lshr_ln54_117" [viterbi.c:54]   --->   Operation 2487 'trunc' 'trunc_ln54_139' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2488 [1/1] (0.00ns)   --->   "%bitcast_ln54_156 = bitcast i64 %trunc_ln54_139" [viterbi.c:54]   --->   Operation 2488 'bitcast' 'bitcast_ln54_156' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2489 [1/2] (2.26ns)   --->   "%llike_1_load_85 = load i12 %llike_1_addr_116" [viterbi.c:54]   --->   Operation 2489 'load' 'llike_1_load_85' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_65 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln54_193 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2490 'zext' 'zext_ln54_193' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2491 [1/1] (2.37ns)   --->   "%lshr_ln54_118 = lshr i128 %llike_1_load_85, i128 %zext_ln54_193" [viterbi.c:54]   --->   Operation 2491 'lshr' 'lshr_ln54_118' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln54_140 = trunc i128 %lshr_ln54_118" [viterbi.c:54]   --->   Operation 2492 'trunc' 'trunc_ln54_140' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2493 [1/1] (0.00ns)   --->   "%bitcast_ln54_157 = bitcast i64 %trunc_ln54_140" [viterbi.c:54]   --->   Operation 2493 'bitcast' 'bitcast_ln54_157' <Predicate = (!tmp)> <Delay = 0.00>
ST_65 : Operation 2494 [1/1] (0.84ns)   --->   "%tmp_488 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_156, i64 %bitcast_ln54_157, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2494 'mux' 'tmp_488' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2495 [2/2] (2.26ns)   --->   "%llike_load_85 = load i12 %llike_addr_117" [viterbi.c:54]   --->   Operation 2495 'load' 'llike_load_85' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_65 : Operation 2496 [2/2] (2.26ns)   --->   "%llike_1_load_86 = load i12 %llike_1_addr_117" [viterbi.c:54]   --->   Operation 2496 'load' 'llike_1_load_86' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 66 <SV = 65> <Delay = 7.15>
ST_66 : Operation 2497 [1/1] (0.00ns)   --->   "%or_ln54_53 = or i12 %tmp_s, i12 54" [viterbi.c:54]   --->   Operation 2497 'or' 'or_ln54_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2498 [1/1] (0.00ns)   --->   "%zext_ln54_62 = zext i12 %or_ln54_53" [viterbi.c:54]   --->   Operation 2498 'zext' 'zext_ln54_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2499 [1/1] (0.00ns)   --->   "%llike_addr_118 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_62" [viterbi.c:54]   --->   Operation 2499 'getelementptr' 'llike_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2500 [1/1] (0.00ns)   --->   "%llike_1_addr_118 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_62" [viterbi.c:54]   --->   Operation 2500 'getelementptr' 'llike_1_addr_118' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2501 [1/1] (0.00ns)   --->   "%bitcast_ln55_88 = bitcast i64 %p_106" [viterbi.c:55]   --->   Operation 2501 'bitcast' 'bitcast_ln55_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_88, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2502 'partselect' 'tmp_465' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln55_88 = trunc i64 %bitcast_ln55_88" [viterbi.c:55]   --->   Operation 2503 'trunc' 'trunc_ln55_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2504 [1/1] (0.00ns)   --->   "%bitcast_ln55_89 = bitcast i64 %min_p_215" [viterbi.c:55]   --->   Operation 2504 'bitcast' 'bitcast_ln55_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_466 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_89, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2505 'partselect' 'tmp_466' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln55_89 = trunc i64 %bitcast_ln55_89" [viterbi.c:55]   --->   Operation 2506 'trunc' 'trunc_ln55_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2507 [1/1] (0.98ns)   --->   "%icmp_ln55_176 = icmp_ne  i11 %tmp_465, i11 2047" [viterbi.c:55]   --->   Operation 2507 'icmp' 'icmp_ln55_176' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2508 [1/1] (1.43ns)   --->   "%icmp_ln55_177 = icmp_eq  i52 %trunc_ln55_88, i52 0" [viterbi.c:55]   --->   Operation 2508 'icmp' 'icmp_ln55_177' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_89)   --->   "%or_ln55_119 = or i1 %icmp_ln55_177, i1 %icmp_ln55_176" [viterbi.c:55]   --->   Operation 2509 'or' 'or_ln55_119' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2510 [1/1] (0.98ns)   --->   "%icmp_ln55_178 = icmp_ne  i11 %tmp_466, i11 2047" [viterbi.c:55]   --->   Operation 2510 'icmp' 'icmp_ln55_178' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2511 [1/1] (1.43ns)   --->   "%icmp_ln55_179 = icmp_eq  i52 %trunc_ln55_89, i52 0" [viterbi.c:55]   --->   Operation 2511 'icmp' 'icmp_ln55_179' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_89)   --->   "%or_ln55_120 = or i1 %icmp_ln55_179, i1 %icmp_ln55_178" [viterbi.c:55]   --->   Operation 2512 'or' 'or_ln55_120' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_89)   --->   "%and_ln55_88 = and i1 %or_ln55_119, i1 %or_ln55_120" [viterbi.c:55]   --->   Operation 2513 'and' 'and_ln55_88' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2514 [1/2] (3.02ns)   --->   "%tmp_467 = fcmp_olt  i64 %p_106, i64 %min_p_215" [viterbi.c:55]   --->   Operation 2514 'dcmp' 'tmp_467' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2515 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_89 = and i1 %and_ln55_88, i1 %tmp_467" [viterbi.c:55]   --->   Operation 2515 'and' 'and_ln55_89' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2516 [1/1] (0.62ns)   --->   "%min_p_217 = select i1 %and_ln55_89, i64 %p_106, i64 %min_p_215" [viterbi.c:55]   --->   Operation 2516 'select' 'min_p_217' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node min_s_56)   --->   "%select_ln55_84 = select i1 %and_ln55_89, i6 45, i6 44" [viterbi.c:55]   --->   Operation 2517 'select' 'select_ln55_84' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node min_s_56)   --->   "%or_ln55_21 = or i1 %and_ln55_89, i1 %and_ln55_87" [viterbi.c:55]   --->   Operation 2518 'or' 'or_ln55_21' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2519 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_56 = select i1 %or_ln55_21, i6 %select_ln55_84, i6 %min_s_55" [viterbi.c:55]   --->   Operation 2519 'select' 'min_s_56' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2520 [2/2] (3.02ns)   --->   "%tmp_471 = fcmp_olt  i64 %p_107, i64 %min_p_217" [viterbi.c:55]   --->   Operation 2520 'dcmp' 'tmp_471' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2521 [1/5] (5.86ns)   --->   "%p_109 = dadd i64 %tmp_472, i64 %bitcast_ln54_146" [viterbi.c:54]   --->   Operation 2521 'dadd' 'p_109' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2522 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_109, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2522 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2523 [2/5] (5.86ns)   --->   "%p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149" [viterbi.c:54]   --->   Operation 2523 'dadd' 'p_110' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2524 [3/5] (5.86ns)   --->   "%p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152" [viterbi.c:54]   --->   Operation 2524 'dadd' 'p_111' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2525 [4/5] (5.86ns)   --->   "%p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155" [viterbi.c:54]   --->   Operation 2525 'dadd' 'p_112' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2526 [1/1] (0.00ns)   --->   "%bitcast_ln54_158 = bitcast i64 %tmp_498" [viterbi.c:54]   --->   Operation 2526 'bitcast' 'bitcast_ln54_158' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2527 [5/5] (5.86ns)   --->   "%p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158" [viterbi.c:54]   --->   Operation 2527 'dadd' 'p_113' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2528 [1/2] (2.26ns)   --->   "%llike_load_85 = load i12 %llike_addr_117" [viterbi.c:54]   --->   Operation 2528 'load' 'llike_load_85' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_66 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln54_194 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2529 'zext' 'zext_ln54_194' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2530 [1/1] (2.37ns)   --->   "%lshr_ln54_119 = lshr i128 %llike_load_85, i128 %zext_ln54_194" [viterbi.c:54]   --->   Operation 2530 'lshr' 'lshr_ln54_119' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln54_141 = trunc i128 %lshr_ln54_119" [viterbi.c:54]   --->   Operation 2531 'trunc' 'trunc_ln54_141' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2532 [1/1] (0.00ns)   --->   "%bitcast_ln54_159 = bitcast i64 %trunc_ln54_141" [viterbi.c:54]   --->   Operation 2532 'bitcast' 'bitcast_ln54_159' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2533 [1/2] (2.26ns)   --->   "%llike_1_load_86 = load i12 %llike_1_addr_117" [viterbi.c:54]   --->   Operation 2533 'load' 'llike_1_load_86' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_66 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln54_195 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2534 'zext' 'zext_ln54_195' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2535 [1/1] (2.37ns)   --->   "%lshr_ln54_120 = lshr i128 %llike_1_load_86, i128 %zext_ln54_195" [viterbi.c:54]   --->   Operation 2535 'lshr' 'lshr_ln54_120' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln54_142 = trunc i128 %lshr_ln54_120" [viterbi.c:54]   --->   Operation 2536 'trunc' 'trunc_ln54_142' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2537 [1/1] (0.00ns)   --->   "%bitcast_ln54_160 = bitcast i64 %trunc_ln54_142" [viterbi.c:54]   --->   Operation 2537 'bitcast' 'bitcast_ln54_160' <Predicate = (!tmp)> <Delay = 0.00>
ST_66 : Operation 2538 [1/1] (0.84ns)   --->   "%tmp_492 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_159, i64 %bitcast_ln54_160, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2538 'mux' 'tmp_492' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2539 [2/2] (2.26ns)   --->   "%llike_load_86 = load i12 %llike_addr_118" [viterbi.c:54]   --->   Operation 2539 'load' 'llike_load_86' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_66 : Operation 2540 [2/2] (2.26ns)   --->   "%llike_1_load_87 = load i12 %llike_1_addr_118" [viterbi.c:54]   --->   Operation 2540 'load' 'llike_1_load_87' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 67 <SV = 66> <Delay = 7.15>
ST_67 : Operation 2541 [1/1] (0.00ns)   --->   "%or_ln54_54 = or i12 %tmp_s, i12 55" [viterbi.c:54]   --->   Operation 2541 'or' 'or_ln54_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln54_63 = zext i12 %or_ln54_54" [viterbi.c:54]   --->   Operation 2542 'zext' 'zext_ln54_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2543 [1/1] (0.00ns)   --->   "%llike_addr_119 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_63" [viterbi.c:54]   --->   Operation 2543 'getelementptr' 'llike_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2544 [1/1] (0.00ns)   --->   "%llike_1_addr_119 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_63" [viterbi.c:54]   --->   Operation 2544 'getelementptr' 'llike_1_addr_119' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2545 [1/1] (0.00ns)   --->   "%bitcast_ln55_90 = bitcast i64 %p_107" [viterbi.c:55]   --->   Operation 2545 'bitcast' 'bitcast_ln55_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_90, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2546 'partselect' 'tmp_469' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2547 [1/1] (0.00ns)   --->   "%trunc_ln55_90 = trunc i64 %bitcast_ln55_90" [viterbi.c:55]   --->   Operation 2547 'trunc' 'trunc_ln55_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2548 [1/1] (0.00ns)   --->   "%bitcast_ln55_91 = bitcast i64 %min_p_217" [viterbi.c:55]   --->   Operation 2548 'bitcast' 'bitcast_ln55_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_91, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2549 'partselect' 'tmp_470' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln55_91 = trunc i64 %bitcast_ln55_91" [viterbi.c:55]   --->   Operation 2550 'trunc' 'trunc_ln55_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2551 [1/1] (0.98ns)   --->   "%icmp_ln55_180 = icmp_ne  i11 %tmp_469, i11 2047" [viterbi.c:55]   --->   Operation 2551 'icmp' 'icmp_ln55_180' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2552 [1/1] (1.43ns)   --->   "%icmp_ln55_181 = icmp_eq  i52 %trunc_ln55_90, i52 0" [viterbi.c:55]   --->   Operation 2552 'icmp' 'icmp_ln55_181' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_91)   --->   "%or_ln55_121 = or i1 %icmp_ln55_181, i1 %icmp_ln55_180" [viterbi.c:55]   --->   Operation 2553 'or' 'or_ln55_121' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2554 [1/1] (0.98ns)   --->   "%icmp_ln55_182 = icmp_ne  i11 %tmp_470, i11 2047" [viterbi.c:55]   --->   Operation 2554 'icmp' 'icmp_ln55_182' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2555 [1/1] (1.43ns)   --->   "%icmp_ln55_183 = icmp_eq  i52 %trunc_ln55_91, i52 0" [viterbi.c:55]   --->   Operation 2555 'icmp' 'icmp_ln55_183' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_91)   --->   "%or_ln55_122 = or i1 %icmp_ln55_183, i1 %icmp_ln55_182" [viterbi.c:55]   --->   Operation 2556 'or' 'or_ln55_122' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_91)   --->   "%and_ln55_90 = and i1 %or_ln55_121, i1 %or_ln55_122" [viterbi.c:55]   --->   Operation 2557 'and' 'and_ln55_90' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2558 [1/2] (3.02ns)   --->   "%tmp_471 = fcmp_olt  i64 %p_107, i64 %min_p_217" [viterbi.c:55]   --->   Operation 2558 'dcmp' 'tmp_471' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2559 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_91 = and i1 %and_ln55_90, i1 %tmp_471" [viterbi.c:55]   --->   Operation 2559 'and' 'and_ln55_91' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2560 [1/1] (0.62ns)   --->   "%min_p_219 = select i1 %and_ln55_91, i64 %p_107, i64 %min_p_217" [viterbi.c:55]   --->   Operation 2560 'select' 'min_p_219' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 2561 [2/2] (3.02ns)   --->   "%tmp_475 = fcmp_olt  i64 %p_108, i64 %min_p_219" [viterbi.c:55]   --->   Operation 2561 'dcmp' 'tmp_475' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2562 [1/5] (5.86ns)   --->   "%p_110 = dadd i64 %tmp_476, i64 %bitcast_ln54_149" [viterbi.c:54]   --->   Operation 2562 'dadd' 'p_110' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2563 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_110, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2563 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2564 [2/5] (5.86ns)   --->   "%p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152" [viterbi.c:54]   --->   Operation 2564 'dadd' 'p_111' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2565 [3/5] (5.86ns)   --->   "%p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155" [viterbi.c:54]   --->   Operation 2565 'dadd' 'p_112' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2566 [4/5] (5.86ns)   --->   "%p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158" [viterbi.c:54]   --->   Operation 2566 'dadd' 'p_113' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2567 [1/1] (0.00ns)   --->   "%bitcast_ln54_161 = bitcast i64 %tmp_503" [viterbi.c:54]   --->   Operation 2567 'bitcast' 'bitcast_ln54_161' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2568 [5/5] (5.86ns)   --->   "%p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161" [viterbi.c:54]   --->   Operation 2568 'dadd' 'p_114' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2569 [1/2] (2.26ns)   --->   "%llike_load_86 = load i12 %llike_addr_118" [viterbi.c:54]   --->   Operation 2569 'load' 'llike_load_86' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_67 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln54_196 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2570 'zext' 'zext_ln54_196' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2571 [1/1] (2.37ns)   --->   "%lshr_ln54_121 = lshr i128 %llike_load_86, i128 %zext_ln54_196" [viterbi.c:54]   --->   Operation 2571 'lshr' 'lshr_ln54_121' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2572 [1/1] (0.00ns)   --->   "%trunc_ln54_143 = trunc i128 %lshr_ln54_121" [viterbi.c:54]   --->   Operation 2572 'trunc' 'trunc_ln54_143' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2573 [1/1] (0.00ns)   --->   "%bitcast_ln54_162 = bitcast i64 %trunc_ln54_143" [viterbi.c:54]   --->   Operation 2573 'bitcast' 'bitcast_ln54_162' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2574 [1/2] (2.26ns)   --->   "%llike_1_load_87 = load i12 %llike_1_addr_118" [viterbi.c:54]   --->   Operation 2574 'load' 'llike_1_load_87' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_67 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln54_197 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2575 'zext' 'zext_ln54_197' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2576 [1/1] (2.37ns)   --->   "%lshr_ln54_122 = lshr i128 %llike_1_load_87, i128 %zext_ln54_197" [viterbi.c:54]   --->   Operation 2576 'lshr' 'lshr_ln54_122' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2577 [1/1] (0.00ns)   --->   "%trunc_ln54_144 = trunc i128 %lshr_ln54_122" [viterbi.c:54]   --->   Operation 2577 'trunc' 'trunc_ln54_144' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2578 [1/1] (0.00ns)   --->   "%bitcast_ln54_163 = bitcast i64 %trunc_ln54_144" [viterbi.c:54]   --->   Operation 2578 'bitcast' 'bitcast_ln54_163' <Predicate = (!tmp)> <Delay = 0.00>
ST_67 : Operation 2579 [1/1] (0.84ns)   --->   "%tmp_496 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_162, i64 %bitcast_ln54_163, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2579 'mux' 'tmp_496' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2580 [2/2] (2.26ns)   --->   "%llike_load_87 = load i12 %llike_addr_119" [viterbi.c:54]   --->   Operation 2580 'load' 'llike_load_87' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_67 : Operation 2581 [2/2] (2.26ns)   --->   "%llike_1_load_88 = load i12 %llike_1_addr_119" [viterbi.c:54]   --->   Operation 2581 'load' 'llike_1_load_88' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 68 <SV = 67> <Delay = 7.15>
ST_68 : Operation 2582 [1/1] (0.00ns)   --->   "%or_ln54_55 = or i12 %tmp_s, i12 56" [viterbi.c:54]   --->   Operation 2582 'or' 'or_ln54_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2583 [1/1] (0.00ns)   --->   "%zext_ln54_64 = zext i12 %or_ln54_55" [viterbi.c:54]   --->   Operation 2583 'zext' 'zext_ln54_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2584 [1/1] (0.00ns)   --->   "%llike_addr_120 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_64" [viterbi.c:54]   --->   Operation 2584 'getelementptr' 'llike_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2585 [1/1] (0.00ns)   --->   "%llike_1_addr_120 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_64" [viterbi.c:54]   --->   Operation 2585 'getelementptr' 'llike_1_addr_120' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2586 [1/1] (0.00ns)   --->   "%bitcast_ln55_92 = bitcast i64 %p_108" [viterbi.c:55]   --->   Operation 2586 'bitcast' 'bitcast_ln55_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp_473 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_92, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2587 'partselect' 'tmp_473' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2588 [1/1] (0.00ns)   --->   "%trunc_ln55_92 = trunc i64 %bitcast_ln55_92" [viterbi.c:55]   --->   Operation 2588 'trunc' 'trunc_ln55_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2589 [1/1] (0.00ns)   --->   "%bitcast_ln55_93 = bitcast i64 %min_p_219" [viterbi.c:55]   --->   Operation 2589 'bitcast' 'bitcast_ln55_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_93, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2590 'partselect' 'tmp_474' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln55_93 = trunc i64 %bitcast_ln55_93" [viterbi.c:55]   --->   Operation 2591 'trunc' 'trunc_ln55_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2592 [1/1] (0.98ns)   --->   "%icmp_ln55_184 = icmp_ne  i11 %tmp_473, i11 2047" [viterbi.c:55]   --->   Operation 2592 'icmp' 'icmp_ln55_184' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2593 [1/1] (1.43ns)   --->   "%icmp_ln55_185 = icmp_eq  i52 %trunc_ln55_92, i52 0" [viterbi.c:55]   --->   Operation 2593 'icmp' 'icmp_ln55_185' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_93)   --->   "%or_ln55_123 = or i1 %icmp_ln55_185, i1 %icmp_ln55_184" [viterbi.c:55]   --->   Operation 2594 'or' 'or_ln55_123' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2595 [1/1] (0.98ns)   --->   "%icmp_ln55_186 = icmp_ne  i11 %tmp_474, i11 2047" [viterbi.c:55]   --->   Operation 2595 'icmp' 'icmp_ln55_186' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2596 [1/1] (1.43ns)   --->   "%icmp_ln55_187 = icmp_eq  i52 %trunc_ln55_93, i52 0" [viterbi.c:55]   --->   Operation 2596 'icmp' 'icmp_ln55_187' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_93)   --->   "%or_ln55_124 = or i1 %icmp_ln55_187, i1 %icmp_ln55_186" [viterbi.c:55]   --->   Operation 2597 'or' 'or_ln55_124' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_93)   --->   "%and_ln55_92 = and i1 %or_ln55_123, i1 %or_ln55_124" [viterbi.c:55]   --->   Operation 2598 'and' 'and_ln55_92' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2599 [1/2] (3.02ns)   --->   "%tmp_475 = fcmp_olt  i64 %p_108, i64 %min_p_219" [viterbi.c:55]   --->   Operation 2599 'dcmp' 'tmp_475' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2600 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_93 = and i1 %and_ln55_92, i1 %tmp_475" [viterbi.c:55]   --->   Operation 2600 'and' 'and_ln55_93' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2601 [1/1] (0.62ns)   --->   "%min_p_221 = select i1 %and_ln55_93, i64 %p_108, i64 %min_p_219" [viterbi.c:55]   --->   Operation 2601 'select' 'min_p_221' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node min_s_57)   --->   "%select_ln55_88 = select i1 %and_ln55_93, i6 47, i6 46" [viterbi.c:55]   --->   Operation 2602 'select' 'select_ln55_88' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node min_s_57)   --->   "%or_ln55_22 = or i1 %and_ln55_93, i1 %and_ln55_91" [viterbi.c:55]   --->   Operation 2603 'or' 'or_ln55_22' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2604 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_57 = select i1 %or_ln55_22, i6 %select_ln55_88, i6 %min_s_56" [viterbi.c:55]   --->   Operation 2604 'select' 'min_s_57' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2605 [2/2] (3.02ns)   --->   "%tmp_481 = fcmp_olt  i64 %p_109, i64 %min_p_221" [viterbi.c:55]   --->   Operation 2605 'dcmp' 'tmp_481' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2606 [1/5] (5.86ns)   --->   "%p_111 = dadd i64 %tmp_480, i64 %bitcast_ln54_152" [viterbi.c:54]   --->   Operation 2606 'dadd' 'p_111' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2607 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_111, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2607 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2608 [2/5] (5.86ns)   --->   "%p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155" [viterbi.c:54]   --->   Operation 2608 'dadd' 'p_112' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2609 [3/5] (5.86ns)   --->   "%p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158" [viterbi.c:54]   --->   Operation 2609 'dadd' 'p_113' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2610 [4/5] (5.86ns)   --->   "%p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161" [viterbi.c:54]   --->   Operation 2610 'dadd' 'p_114' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2611 [1/1] (0.00ns)   --->   "%bitcast_ln54_164 = bitcast i64 %tmp_509" [viterbi.c:54]   --->   Operation 2611 'bitcast' 'bitcast_ln54_164' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2612 [5/5] (5.86ns)   --->   "%p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164" [viterbi.c:54]   --->   Operation 2612 'dadd' 'p_115' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2613 [1/2] (2.26ns)   --->   "%llike_load_87 = load i12 %llike_addr_119" [viterbi.c:54]   --->   Operation 2613 'load' 'llike_load_87' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_68 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln54_198 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2614 'zext' 'zext_ln54_198' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2615 [1/1] (2.37ns)   --->   "%lshr_ln54_123 = lshr i128 %llike_load_87, i128 %zext_ln54_198" [viterbi.c:54]   --->   Operation 2615 'lshr' 'lshr_ln54_123' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln54_145 = trunc i128 %lshr_ln54_123" [viterbi.c:54]   --->   Operation 2616 'trunc' 'trunc_ln54_145' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2617 [1/1] (0.00ns)   --->   "%bitcast_ln54_165 = bitcast i64 %trunc_ln54_145" [viterbi.c:54]   --->   Operation 2617 'bitcast' 'bitcast_ln54_165' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2618 [1/2] (2.26ns)   --->   "%llike_1_load_88 = load i12 %llike_1_addr_119" [viterbi.c:54]   --->   Operation 2618 'load' 'llike_1_load_88' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_68 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln54_199 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2619 'zext' 'zext_ln54_199' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2620 [1/1] (2.37ns)   --->   "%lshr_ln54_124 = lshr i128 %llike_1_load_88, i128 %zext_ln54_199" [viterbi.c:54]   --->   Operation 2620 'lshr' 'lshr_ln54_124' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2621 [1/1] (0.00ns)   --->   "%trunc_ln54_146 = trunc i128 %lshr_ln54_124" [viterbi.c:54]   --->   Operation 2621 'trunc' 'trunc_ln54_146' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2622 [1/1] (0.00ns)   --->   "%bitcast_ln54_166 = bitcast i64 %trunc_ln54_146" [viterbi.c:54]   --->   Operation 2622 'bitcast' 'bitcast_ln54_166' <Predicate = (!tmp)> <Delay = 0.00>
ST_68 : Operation 2623 [1/1] (0.84ns)   --->   "%tmp_500 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_165, i64 %bitcast_ln54_166, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2623 'mux' 'tmp_500' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2624 [2/2] (2.26ns)   --->   "%llike_load_88 = load i12 %llike_addr_120" [viterbi.c:54]   --->   Operation 2624 'load' 'llike_load_88' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_68 : Operation 2625 [2/2] (2.26ns)   --->   "%llike_1_load_89 = load i12 %llike_1_addr_120" [viterbi.c:54]   --->   Operation 2625 'load' 'llike_1_load_89' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 69 <SV = 68> <Delay = 7.15>
ST_69 : Operation 2626 [1/1] (0.00ns)   --->   "%or_ln54_56 = or i12 %tmp_s, i12 57" [viterbi.c:54]   --->   Operation 2626 'or' 'or_ln54_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2627 [1/1] (0.00ns)   --->   "%zext_ln54_65 = zext i12 %or_ln54_56" [viterbi.c:54]   --->   Operation 2627 'zext' 'zext_ln54_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2628 [1/1] (0.00ns)   --->   "%llike_addr_121 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_65" [viterbi.c:54]   --->   Operation 2628 'getelementptr' 'llike_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2629 [1/1] (0.00ns)   --->   "%llike_1_addr_121 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_65" [viterbi.c:54]   --->   Operation 2629 'getelementptr' 'llike_1_addr_121' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2630 [1/1] (0.00ns)   --->   "%bitcast_ln55_94 = bitcast i64 %p_109" [viterbi.c:55]   --->   Operation 2630 'bitcast' 'bitcast_ln55_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_94, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2631 'partselect' 'tmp_478' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln55_94 = trunc i64 %bitcast_ln55_94" [viterbi.c:55]   --->   Operation 2632 'trunc' 'trunc_ln55_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2633 [1/1] (0.00ns)   --->   "%bitcast_ln55_95 = bitcast i64 %min_p_221" [viterbi.c:55]   --->   Operation 2633 'bitcast' 'bitcast_ln55_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_95, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2634 'partselect' 'tmp_479' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2635 [1/1] (0.00ns)   --->   "%trunc_ln55_95 = trunc i64 %bitcast_ln55_95" [viterbi.c:55]   --->   Operation 2635 'trunc' 'trunc_ln55_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2636 [1/1] (0.98ns)   --->   "%icmp_ln55_188 = icmp_ne  i11 %tmp_478, i11 2047" [viterbi.c:55]   --->   Operation 2636 'icmp' 'icmp_ln55_188' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2637 [1/1] (1.43ns)   --->   "%icmp_ln55_189 = icmp_eq  i52 %trunc_ln55_94, i52 0" [viterbi.c:55]   --->   Operation 2637 'icmp' 'icmp_ln55_189' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_95)   --->   "%or_ln55_125 = or i1 %icmp_ln55_189, i1 %icmp_ln55_188" [viterbi.c:55]   --->   Operation 2638 'or' 'or_ln55_125' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2639 [1/1] (0.98ns)   --->   "%icmp_ln55_190 = icmp_ne  i11 %tmp_479, i11 2047" [viterbi.c:55]   --->   Operation 2639 'icmp' 'icmp_ln55_190' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2640 [1/1] (1.43ns)   --->   "%icmp_ln55_191 = icmp_eq  i52 %trunc_ln55_95, i52 0" [viterbi.c:55]   --->   Operation 2640 'icmp' 'icmp_ln55_191' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_95)   --->   "%or_ln55_126 = or i1 %icmp_ln55_191, i1 %icmp_ln55_190" [viterbi.c:55]   --->   Operation 2641 'or' 'or_ln55_126' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_95)   --->   "%and_ln55_94 = and i1 %or_ln55_125, i1 %or_ln55_126" [viterbi.c:55]   --->   Operation 2642 'and' 'and_ln55_94' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2643 [1/2] (3.02ns)   --->   "%tmp_481 = fcmp_olt  i64 %p_109, i64 %min_p_221" [viterbi.c:55]   --->   Operation 2643 'dcmp' 'tmp_481' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2644 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_95 = and i1 %and_ln55_94, i1 %tmp_481" [viterbi.c:55]   --->   Operation 2644 'and' 'and_ln55_95' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2645 [1/1] (0.62ns)   --->   "%min_p_223 = select i1 %and_ln55_95, i64 %p_109, i64 %min_p_221" [viterbi.c:55]   --->   Operation 2645 'select' 'min_p_223' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 2646 [2/2] (3.02ns)   --->   "%tmp_486 = fcmp_olt  i64 %p_110, i64 %min_p_223" [viterbi.c:55]   --->   Operation 2646 'dcmp' 'tmp_486' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2647 [1/5] (5.86ns)   --->   "%p_112 = dadd i64 %tmp_484, i64 %bitcast_ln54_155" [viterbi.c:54]   --->   Operation 2647 'dadd' 'p_112' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2648 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_112, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2648 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2649 [2/5] (5.86ns)   --->   "%p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158" [viterbi.c:54]   --->   Operation 2649 'dadd' 'p_113' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2650 [3/5] (5.86ns)   --->   "%p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161" [viterbi.c:54]   --->   Operation 2650 'dadd' 'p_114' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2651 [4/5] (5.86ns)   --->   "%p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164" [viterbi.c:54]   --->   Operation 2651 'dadd' 'p_115' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2652 [1/1] (0.00ns)   --->   "%bitcast_ln54_167 = bitcast i64 %tmp_514" [viterbi.c:54]   --->   Operation 2652 'bitcast' 'bitcast_ln54_167' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2653 [5/5] (5.86ns)   --->   "%p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167" [viterbi.c:54]   --->   Operation 2653 'dadd' 'p_116' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2654 [1/2] (2.26ns)   --->   "%llike_load_88 = load i12 %llike_addr_120" [viterbi.c:54]   --->   Operation 2654 'load' 'llike_load_88' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_69 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln54_200 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2655 'zext' 'zext_ln54_200' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2656 [1/1] (2.37ns)   --->   "%lshr_ln54_125 = lshr i128 %llike_load_88, i128 %zext_ln54_200" [viterbi.c:54]   --->   Operation 2656 'lshr' 'lshr_ln54_125' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2657 [1/1] (0.00ns)   --->   "%trunc_ln54_147 = trunc i128 %lshr_ln54_125" [viterbi.c:54]   --->   Operation 2657 'trunc' 'trunc_ln54_147' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2658 [1/1] (0.00ns)   --->   "%bitcast_ln54_168 = bitcast i64 %trunc_ln54_147" [viterbi.c:54]   --->   Operation 2658 'bitcast' 'bitcast_ln54_168' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2659 [1/2] (2.26ns)   --->   "%llike_1_load_89 = load i12 %llike_1_addr_120" [viterbi.c:54]   --->   Operation 2659 'load' 'llike_1_load_89' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_69 : Operation 2660 [1/1] (0.00ns)   --->   "%zext_ln54_201 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2660 'zext' 'zext_ln54_201' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2661 [1/1] (2.37ns)   --->   "%lshr_ln54_126 = lshr i128 %llike_1_load_89, i128 %zext_ln54_201" [viterbi.c:54]   --->   Operation 2661 'lshr' 'lshr_ln54_126' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2662 [1/1] (0.00ns)   --->   "%trunc_ln54_148 = trunc i128 %lshr_ln54_126" [viterbi.c:54]   --->   Operation 2662 'trunc' 'trunc_ln54_148' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2663 [1/1] (0.00ns)   --->   "%bitcast_ln54_169 = bitcast i64 %trunc_ln54_148" [viterbi.c:54]   --->   Operation 2663 'bitcast' 'bitcast_ln54_169' <Predicate = (!tmp)> <Delay = 0.00>
ST_69 : Operation 2664 [1/1] (0.84ns)   --->   "%tmp_504 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_168, i64 %bitcast_ln54_169, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2664 'mux' 'tmp_504' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2665 [2/2] (2.26ns)   --->   "%llike_load_89 = load i12 %llike_addr_121" [viterbi.c:54]   --->   Operation 2665 'load' 'llike_load_89' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_69 : Operation 2666 [2/2] (2.26ns)   --->   "%llike_1_load_90 = load i12 %llike_1_addr_121" [viterbi.c:54]   --->   Operation 2666 'load' 'llike_1_load_90' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 70 <SV = 69> <Delay = 7.15>
ST_70 : Operation 2667 [1/1] (0.00ns)   --->   "%or_ln54_57 = or i12 %tmp_s, i12 58" [viterbi.c:54]   --->   Operation 2667 'or' 'or_ln54_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2668 [1/1] (0.00ns)   --->   "%zext_ln54_66 = zext i12 %or_ln54_57" [viterbi.c:54]   --->   Operation 2668 'zext' 'zext_ln54_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2669 [1/1] (0.00ns)   --->   "%llike_addr_122 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_66" [viterbi.c:54]   --->   Operation 2669 'getelementptr' 'llike_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2670 [1/1] (0.00ns)   --->   "%llike_1_addr_122 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_66" [viterbi.c:54]   --->   Operation 2670 'getelementptr' 'llike_1_addr_122' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2671 [1/1] (0.00ns)   --->   "%bitcast_ln55_96 = bitcast i64 %p_110" [viterbi.c:55]   --->   Operation 2671 'bitcast' 'bitcast_ln55_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_96, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2672 'partselect' 'tmp_483' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2673 [1/1] (0.00ns)   --->   "%trunc_ln55_96 = trunc i64 %bitcast_ln55_96" [viterbi.c:55]   --->   Operation 2673 'trunc' 'trunc_ln55_96' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2674 [1/1] (0.00ns)   --->   "%bitcast_ln55_97 = bitcast i64 %min_p_223" [viterbi.c:55]   --->   Operation 2674 'bitcast' 'bitcast_ln55_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_97, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2675 'partselect' 'tmp_485' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2676 [1/1] (0.00ns)   --->   "%trunc_ln55_97 = trunc i64 %bitcast_ln55_97" [viterbi.c:55]   --->   Operation 2676 'trunc' 'trunc_ln55_97' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2677 [1/1] (0.98ns)   --->   "%icmp_ln55_192 = icmp_ne  i11 %tmp_483, i11 2047" [viterbi.c:55]   --->   Operation 2677 'icmp' 'icmp_ln55_192' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2678 [1/1] (1.43ns)   --->   "%icmp_ln55_193 = icmp_eq  i52 %trunc_ln55_96, i52 0" [viterbi.c:55]   --->   Operation 2678 'icmp' 'icmp_ln55_193' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_97)   --->   "%or_ln55_127 = or i1 %icmp_ln55_193, i1 %icmp_ln55_192" [viterbi.c:55]   --->   Operation 2679 'or' 'or_ln55_127' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2680 [1/1] (0.98ns)   --->   "%icmp_ln55_194 = icmp_ne  i11 %tmp_485, i11 2047" [viterbi.c:55]   --->   Operation 2680 'icmp' 'icmp_ln55_194' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2681 [1/1] (1.43ns)   --->   "%icmp_ln55_195 = icmp_eq  i52 %trunc_ln55_97, i52 0" [viterbi.c:55]   --->   Operation 2681 'icmp' 'icmp_ln55_195' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_97)   --->   "%or_ln55_128 = or i1 %icmp_ln55_195, i1 %icmp_ln55_194" [viterbi.c:55]   --->   Operation 2682 'or' 'or_ln55_128' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_97)   --->   "%and_ln55_96 = and i1 %or_ln55_127, i1 %or_ln55_128" [viterbi.c:55]   --->   Operation 2683 'and' 'and_ln55_96' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2684 [1/2] (3.02ns)   --->   "%tmp_486 = fcmp_olt  i64 %p_110, i64 %min_p_223" [viterbi.c:55]   --->   Operation 2684 'dcmp' 'tmp_486' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2685 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_97 = and i1 %and_ln55_96, i1 %tmp_486" [viterbi.c:55]   --->   Operation 2685 'and' 'and_ln55_97' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2686 [1/1] (0.62ns)   --->   "%min_p_225 = select i1 %and_ln55_97, i64 %p_110, i64 %min_p_223" [viterbi.c:55]   --->   Operation 2686 'select' 'min_p_225' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node min_s_58)   --->   "%select_ln55_95 = select i1 %and_ln55_97, i6 49, i6 48" [viterbi.c:55]   --->   Operation 2687 'select' 'select_ln55_95' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node min_s_58)   --->   "%or_ln55_23 = or i1 %and_ln55_97, i1 %and_ln55_95" [viterbi.c:55]   --->   Operation 2688 'or' 'or_ln55_23' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2689 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_58 = select i1 %or_ln55_23, i6 %select_ln55_95, i6 %min_s_57" [viterbi.c:55]   --->   Operation 2689 'select' 'min_s_58' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2690 [2/2] (3.02ns)   --->   "%tmp_491 = fcmp_olt  i64 %p_111, i64 %min_p_225" [viterbi.c:55]   --->   Operation 2690 'dcmp' 'tmp_491' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2691 [1/5] (5.86ns)   --->   "%p_113 = dadd i64 %tmp_488, i64 %bitcast_ln54_158" [viterbi.c:54]   --->   Operation 2691 'dadd' 'p_113' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2692 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_113, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2692 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2693 [2/5] (5.86ns)   --->   "%p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161" [viterbi.c:54]   --->   Operation 2693 'dadd' 'p_114' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2694 [3/5] (5.86ns)   --->   "%p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164" [viterbi.c:54]   --->   Operation 2694 'dadd' 'p_115' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2695 [4/5] (5.86ns)   --->   "%p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167" [viterbi.c:54]   --->   Operation 2695 'dadd' 'p_116' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2696 [1/1] (0.00ns)   --->   "%bitcast_ln54_170 = bitcast i64 %tmp_519" [viterbi.c:54]   --->   Operation 2696 'bitcast' 'bitcast_ln54_170' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2697 [5/5] (5.86ns)   --->   "%p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170" [viterbi.c:54]   --->   Operation 2697 'dadd' 'p_117' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2698 [1/2] (2.26ns)   --->   "%llike_load_89 = load i12 %llike_addr_121" [viterbi.c:54]   --->   Operation 2698 'load' 'llike_load_89' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_70 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln54_202 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2699 'zext' 'zext_ln54_202' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2700 [1/1] (2.37ns)   --->   "%lshr_ln54_127 = lshr i128 %llike_load_89, i128 %zext_ln54_202" [viterbi.c:54]   --->   Operation 2700 'lshr' 'lshr_ln54_127' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2701 [1/1] (0.00ns)   --->   "%trunc_ln54_149 = trunc i128 %lshr_ln54_127" [viterbi.c:54]   --->   Operation 2701 'trunc' 'trunc_ln54_149' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2702 [1/1] (0.00ns)   --->   "%bitcast_ln54_171 = bitcast i64 %trunc_ln54_149" [viterbi.c:54]   --->   Operation 2702 'bitcast' 'bitcast_ln54_171' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2703 [1/2] (2.26ns)   --->   "%llike_1_load_90 = load i12 %llike_1_addr_121" [viterbi.c:54]   --->   Operation 2703 'load' 'llike_1_load_90' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_70 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln54_203 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2704 'zext' 'zext_ln54_203' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2705 [1/1] (2.37ns)   --->   "%lshr_ln54_128 = lshr i128 %llike_1_load_90, i128 %zext_ln54_203" [viterbi.c:54]   --->   Operation 2705 'lshr' 'lshr_ln54_128' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln54_150 = trunc i128 %lshr_ln54_128" [viterbi.c:54]   --->   Operation 2706 'trunc' 'trunc_ln54_150' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2707 [1/1] (0.00ns)   --->   "%bitcast_ln54_172 = bitcast i64 %trunc_ln54_150" [viterbi.c:54]   --->   Operation 2707 'bitcast' 'bitcast_ln54_172' <Predicate = (!tmp)> <Delay = 0.00>
ST_70 : Operation 2708 [1/1] (0.84ns)   --->   "%tmp_508 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_171, i64 %bitcast_ln54_172, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2708 'mux' 'tmp_508' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2709 [2/2] (2.26ns)   --->   "%llike_load_90 = load i12 %llike_addr_122" [viterbi.c:54]   --->   Operation 2709 'load' 'llike_load_90' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_70 : Operation 2710 [2/2] (2.26ns)   --->   "%llike_1_load_91 = load i12 %llike_1_addr_122" [viterbi.c:54]   --->   Operation 2710 'load' 'llike_1_load_91' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 71 <SV = 70> <Delay = 7.15>
ST_71 : Operation 2711 [1/1] (0.00ns)   --->   "%or_ln54_58 = or i12 %tmp_s, i12 59" [viterbi.c:54]   --->   Operation 2711 'or' 'or_ln54_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2712 [1/1] (0.00ns)   --->   "%zext_ln54_67 = zext i12 %or_ln54_58" [viterbi.c:54]   --->   Operation 2712 'zext' 'zext_ln54_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2713 [1/1] (0.00ns)   --->   "%llike_addr_123 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_67" [viterbi.c:54]   --->   Operation 2713 'getelementptr' 'llike_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2714 [1/1] (0.00ns)   --->   "%llike_1_addr_123 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_67" [viterbi.c:54]   --->   Operation 2714 'getelementptr' 'llike_1_addr_123' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2715 [1/1] (0.00ns)   --->   "%bitcast_ln55_98 = bitcast i64 %p_111" [viterbi.c:55]   --->   Operation 2715 'bitcast' 'bitcast_ln55_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_98, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2716 'partselect' 'tmp_489' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2717 [1/1] (0.00ns)   --->   "%trunc_ln55_98 = trunc i64 %bitcast_ln55_98" [viterbi.c:55]   --->   Operation 2717 'trunc' 'trunc_ln55_98' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2718 [1/1] (0.00ns)   --->   "%bitcast_ln55_99 = bitcast i64 %min_p_225" [viterbi.c:55]   --->   Operation 2718 'bitcast' 'bitcast_ln55_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_99, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2719 'partselect' 'tmp_490' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln55_99 = trunc i64 %bitcast_ln55_99" [viterbi.c:55]   --->   Operation 2720 'trunc' 'trunc_ln55_99' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2721 [1/1] (0.98ns)   --->   "%icmp_ln55_196 = icmp_ne  i11 %tmp_489, i11 2047" [viterbi.c:55]   --->   Operation 2721 'icmp' 'icmp_ln55_196' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2722 [1/1] (1.43ns)   --->   "%icmp_ln55_197 = icmp_eq  i52 %trunc_ln55_98, i52 0" [viterbi.c:55]   --->   Operation 2722 'icmp' 'icmp_ln55_197' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_99)   --->   "%or_ln55_129 = or i1 %icmp_ln55_197, i1 %icmp_ln55_196" [viterbi.c:55]   --->   Operation 2723 'or' 'or_ln55_129' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2724 [1/1] (0.98ns)   --->   "%icmp_ln55_198 = icmp_ne  i11 %tmp_490, i11 2047" [viterbi.c:55]   --->   Operation 2724 'icmp' 'icmp_ln55_198' <Predicate = (!tmp)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2725 [1/1] (1.43ns)   --->   "%icmp_ln55_199 = icmp_eq  i52 %trunc_ln55_99, i52 0" [viterbi.c:55]   --->   Operation 2725 'icmp' 'icmp_ln55_199' <Predicate = (!tmp)> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_99)   --->   "%or_ln55_130 = or i1 %icmp_ln55_199, i1 %icmp_ln55_198" [viterbi.c:55]   --->   Operation 2726 'or' 'or_ln55_130' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_99)   --->   "%and_ln55_98 = and i1 %or_ln55_129, i1 %or_ln55_130" [viterbi.c:55]   --->   Operation 2727 'and' 'and_ln55_98' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2728 [1/2] (3.02ns)   --->   "%tmp_491 = fcmp_olt  i64 %p_111, i64 %min_p_225" [viterbi.c:55]   --->   Operation 2728 'dcmp' 'tmp_491' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2729 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_99 = and i1 %and_ln55_98, i1 %tmp_491" [viterbi.c:55]   --->   Operation 2729 'and' 'and_ln55_99' <Predicate = (!tmp)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2730 [1/1] (0.62ns)   --->   "%min_p_227 = select i1 %and_ln55_99, i64 %p_111, i64 %min_p_225" [viterbi.c:55]   --->   Operation 2730 'select' 'min_p_227' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2731 [2/2] (3.02ns)   --->   "%tmp_497 = fcmp_olt  i64 %p_112, i64 %min_p_227" [viterbi.c:55]   --->   Operation 2731 'dcmp' 'tmp_497' <Predicate = (!tmp)> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2732 [1/5] (5.86ns)   --->   "%p_114 = dadd i64 %tmp_492, i64 %bitcast_ln54_161" [viterbi.c:54]   --->   Operation 2732 'dadd' 'p_114' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2733 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_114, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2733 'specfucore' 'specfucore_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2734 [2/5] (5.86ns)   --->   "%p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164" [viterbi.c:54]   --->   Operation 2734 'dadd' 'p_115' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2735 [3/5] (5.86ns)   --->   "%p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167" [viterbi.c:54]   --->   Operation 2735 'dadd' 'p_116' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2736 [4/5] (5.86ns)   --->   "%p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170" [viterbi.c:54]   --->   Operation 2736 'dadd' 'p_117' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2737 [1/1] (0.00ns)   --->   "%bitcast_ln54_173 = bitcast i64 %tmp_27" [viterbi.c:54]   --->   Operation 2737 'bitcast' 'bitcast_ln54_173' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2738 [5/5] (5.86ns)   --->   "%p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173" [viterbi.c:54]   --->   Operation 2738 'dadd' 'p_118' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2739 [1/2] (2.26ns)   --->   "%llike_load_90 = load i12 %llike_addr_122" [viterbi.c:54]   --->   Operation 2739 'load' 'llike_load_90' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln54_204 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2740 'zext' 'zext_ln54_204' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2741 [1/1] (2.37ns)   --->   "%lshr_ln54_129 = lshr i128 %llike_load_90, i128 %zext_ln54_204" [viterbi.c:54]   --->   Operation 2741 'lshr' 'lshr_ln54_129' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2742 [1/1] (0.00ns)   --->   "%trunc_ln54_151 = trunc i128 %lshr_ln54_129" [viterbi.c:54]   --->   Operation 2742 'trunc' 'trunc_ln54_151' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2743 [1/1] (0.00ns)   --->   "%bitcast_ln54_174 = bitcast i64 %trunc_ln54_151" [viterbi.c:54]   --->   Operation 2743 'bitcast' 'bitcast_ln54_174' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2744 [1/2] (2.26ns)   --->   "%llike_1_load_91 = load i12 %llike_1_addr_122" [viterbi.c:54]   --->   Operation 2744 'load' 'llike_1_load_91' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln54_205 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2745 'zext' 'zext_ln54_205' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2746 [1/1] (2.37ns)   --->   "%lshr_ln54_130 = lshr i128 %llike_1_load_91, i128 %zext_ln54_205" [viterbi.c:54]   --->   Operation 2746 'lshr' 'lshr_ln54_130' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2747 [1/1] (0.00ns)   --->   "%trunc_ln54_152 = trunc i128 %lshr_ln54_130" [viterbi.c:54]   --->   Operation 2747 'trunc' 'trunc_ln54_152' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2748 [1/1] (0.00ns)   --->   "%bitcast_ln54_175 = bitcast i64 %trunc_ln54_152" [viterbi.c:54]   --->   Operation 2748 'bitcast' 'bitcast_ln54_175' <Predicate = (!tmp)> <Delay = 0.00>
ST_71 : Operation 2749 [1/1] (0.84ns)   --->   "%tmp_512 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_174, i64 %bitcast_ln54_175, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2749 'mux' 'tmp_512' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2750 [2/2] (2.26ns)   --->   "%llike_load_91 = load i12 %llike_addr_123" [viterbi.c:54]   --->   Operation 2750 'load' 'llike_load_91' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2751 [2/2] (2.26ns)   --->   "%llike_1_load_92 = load i12 %llike_1_addr_123" [viterbi.c:54]   --->   Operation 2751 'load' 'llike_1_load_92' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_71 : Operation 2752 [1/1] (1.35ns)   --->   "%add_ln50 = add i9 %t_1, i9 511" [viterbi.c:50]   --->   Operation 2752 'add' 'add_ln50' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2753 [1/1] (0.84ns)   --->   "%store_ln50 = store i9 %add_ln50, i9 %t" [viterbi.c:50]   --->   Operation 2753 'store' 'store_ln50' <Predicate = (!tmp)> <Delay = 0.84>

State 72 <SV = 71> <Delay = 7.15>
ST_72 : Operation 2754 [1/1] (0.00ns)   --->   "%or_ln54_59 = or i12 %tmp_s, i12 60" [viterbi.c:54]   --->   Operation 2754 'or' 'or_ln54_59' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln54_68 = zext i12 %or_ln54_59" [viterbi.c:54]   --->   Operation 2755 'zext' 'zext_ln54_68' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2756 [1/1] (0.00ns)   --->   "%llike_addr_124 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_68" [viterbi.c:54]   --->   Operation 2756 'getelementptr' 'llike_addr_124' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2757 [1/1] (0.00ns)   --->   "%llike_1_addr_124 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_68" [viterbi.c:54]   --->   Operation 2757 'getelementptr' 'llike_1_addr_124' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2758 [1/1] (0.00ns)   --->   "%bitcast_ln55_100 = bitcast i64 %p_112" [viterbi.c:55]   --->   Operation 2758 'bitcast' 'bitcast_ln55_100' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_100, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2759 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln55_100 = trunc i64 %bitcast_ln55_100" [viterbi.c:55]   --->   Operation 2760 'trunc' 'trunc_ln55_100' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2761 [1/1] (0.00ns)   --->   "%bitcast_ln55_101 = bitcast i64 %min_p_227" [viterbi.c:55]   --->   Operation 2761 'bitcast' 'bitcast_ln55_101' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_101, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2762 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2763 [1/1] (0.00ns)   --->   "%trunc_ln55_101 = trunc i64 %bitcast_ln55_101" [viterbi.c:55]   --->   Operation 2763 'trunc' 'trunc_ln55_101' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2764 [1/1] (0.98ns)   --->   "%icmp_ln55_200 = icmp_ne  i11 %tmp_494, i11 2047" [viterbi.c:55]   --->   Operation 2764 'icmp' 'icmp_ln55_200' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2765 [1/1] (1.43ns)   --->   "%icmp_ln55_201 = icmp_eq  i52 %trunc_ln55_100, i52 0" [viterbi.c:55]   --->   Operation 2765 'icmp' 'icmp_ln55_201' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_101)   --->   "%or_ln55_131 = or i1 %icmp_ln55_201, i1 %icmp_ln55_200" [viterbi.c:55]   --->   Operation 2766 'or' 'or_ln55_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2767 [1/1] (0.98ns)   --->   "%icmp_ln55_202 = icmp_ne  i11 %tmp_495, i11 2047" [viterbi.c:55]   --->   Operation 2767 'icmp' 'icmp_ln55_202' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2768 [1/1] (1.43ns)   --->   "%icmp_ln55_203 = icmp_eq  i52 %trunc_ln55_101, i52 0" [viterbi.c:55]   --->   Operation 2768 'icmp' 'icmp_ln55_203' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_101)   --->   "%or_ln55_132 = or i1 %icmp_ln55_203, i1 %icmp_ln55_202" [viterbi.c:55]   --->   Operation 2769 'or' 'or_ln55_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_101)   --->   "%and_ln55_100 = and i1 %or_ln55_131, i1 %or_ln55_132" [viterbi.c:55]   --->   Operation 2770 'and' 'and_ln55_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2771 [1/2] (3.02ns)   --->   "%tmp_497 = fcmp_olt  i64 %p_112, i64 %min_p_227" [viterbi.c:55]   --->   Operation 2771 'dcmp' 'tmp_497' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2772 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_101 = and i1 %and_ln55_100, i1 %tmp_497" [viterbi.c:55]   --->   Operation 2772 'and' 'and_ln55_101' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2773 [1/1] (0.62ns)   --->   "%min_p_229 = select i1 %and_ln55_101, i64 %p_112, i64 %min_p_227" [viterbi.c:55]   --->   Operation 2773 'select' 'min_p_229' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node min_s_59)   --->   "%select_ln55_99 = select i1 %and_ln55_101, i6 51, i6 50" [viterbi.c:55]   --->   Operation 2774 'select' 'select_ln55_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node min_s_59)   --->   "%or_ln55_24 = or i1 %and_ln55_101, i1 %and_ln55_99" [viterbi.c:55]   --->   Operation 2775 'or' 'or_ln55_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2776 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_59 = select i1 %or_ln55_24, i6 %select_ln55_99, i6 %min_s_58" [viterbi.c:55]   --->   Operation 2776 'select' 'min_s_59' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2777 [2/2] (3.02ns)   --->   "%tmp_502 = fcmp_olt  i64 %p_113, i64 %min_p_229" [viterbi.c:55]   --->   Operation 2777 'dcmp' 'tmp_502' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2778 [1/5] (5.86ns)   --->   "%p_115 = dadd i64 %tmp_496, i64 %bitcast_ln54_164" [viterbi.c:54]   --->   Operation 2778 'dadd' 'p_115' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2779 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_115, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2779 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2780 [2/5] (5.86ns)   --->   "%p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167" [viterbi.c:54]   --->   Operation 2780 'dadd' 'p_116' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2781 [3/5] (5.86ns)   --->   "%p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170" [viterbi.c:54]   --->   Operation 2781 'dadd' 'p_117' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2782 [4/5] (5.86ns)   --->   "%p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173" [viterbi.c:54]   --->   Operation 2782 'dadd' 'p_118' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2783 [1/1] (0.00ns)   --->   "%bitcast_ln54_176 = bitcast i64 %tmp_28" [viterbi.c:54]   --->   Operation 2783 'bitcast' 'bitcast_ln54_176' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2784 [5/5] (5.86ns)   --->   "%p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176" [viterbi.c:54]   --->   Operation 2784 'dadd' 'p_119' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2785 [1/2] (2.26ns)   --->   "%llike_load_91 = load i12 %llike_addr_123" [viterbi.c:54]   --->   Operation 2785 'load' 'llike_load_91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_72 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln54_206 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2786 'zext' 'zext_ln54_206' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2787 [1/1] (2.37ns)   --->   "%lshr_ln54_131 = lshr i128 %llike_load_91, i128 %zext_ln54_206" [viterbi.c:54]   --->   Operation 2787 'lshr' 'lshr_ln54_131' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln54_153 = trunc i128 %lshr_ln54_131" [viterbi.c:54]   --->   Operation 2788 'trunc' 'trunc_ln54_153' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2789 [1/1] (0.00ns)   --->   "%bitcast_ln54_177 = bitcast i64 %trunc_ln54_153" [viterbi.c:54]   --->   Operation 2789 'bitcast' 'bitcast_ln54_177' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2790 [1/2] (2.26ns)   --->   "%llike_1_load_92 = load i12 %llike_1_addr_123" [viterbi.c:54]   --->   Operation 2790 'load' 'llike_1_load_92' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_72 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln54_207 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2791 'zext' 'zext_ln54_207' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2792 [1/1] (2.37ns)   --->   "%lshr_ln54_132 = lshr i128 %llike_1_load_92, i128 %zext_ln54_207" [viterbi.c:54]   --->   Operation 2792 'lshr' 'lshr_ln54_132' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2793 [1/1] (0.00ns)   --->   "%trunc_ln54_154 = trunc i128 %lshr_ln54_132" [viterbi.c:54]   --->   Operation 2793 'trunc' 'trunc_ln54_154' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2794 [1/1] (0.00ns)   --->   "%bitcast_ln54_178 = bitcast i64 %trunc_ln54_154" [viterbi.c:54]   --->   Operation 2794 'bitcast' 'bitcast_ln54_178' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2795 [1/1] (0.84ns)   --->   "%tmp_516 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_177, i64 %bitcast_ln54_178, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2795 'mux' 'tmp_516' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2796 [2/2] (2.26ns)   --->   "%llike_load_92 = load i12 %llike_addr_124" [viterbi.c:54]   --->   Operation 2796 'load' 'llike_load_92' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_72 : Operation 2797 [2/2] (2.26ns)   --->   "%llike_1_load_93 = load i12 %llike_1_addr_124" [viterbi.c:54]   --->   Operation 2797 'load' 'llike_1_load_93' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 73 <SV = 72> <Delay = 7.15>
ST_73 : Operation 2798 [1/1] (0.00ns)   --->   "%or_ln54_60 = or i12 %tmp_s, i12 61" [viterbi.c:54]   --->   Operation 2798 'or' 'or_ln54_60' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln54_69 = zext i12 %or_ln54_60" [viterbi.c:54]   --->   Operation 2799 'zext' 'zext_ln54_69' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2800 [1/1] (0.00ns)   --->   "%llike_addr_125 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_69" [viterbi.c:54]   --->   Operation 2800 'getelementptr' 'llike_addr_125' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2801 [1/1] (0.00ns)   --->   "%llike_1_addr_125 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_69" [viterbi.c:54]   --->   Operation 2801 'getelementptr' 'llike_1_addr_125' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2802 [1/1] (0.00ns)   --->   "%bitcast_ln55_102 = bitcast i64 %p_113" [viterbi.c:55]   --->   Operation 2802 'bitcast' 'bitcast_ln55_102' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_499 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_102, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2803 'partselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2804 [1/1] (0.00ns)   --->   "%trunc_ln55_102 = trunc i64 %bitcast_ln55_102" [viterbi.c:55]   --->   Operation 2804 'trunc' 'trunc_ln55_102' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2805 [1/1] (0.00ns)   --->   "%bitcast_ln55_103 = bitcast i64 %min_p_229" [viterbi.c:55]   --->   Operation 2805 'bitcast' 'bitcast_ln55_103' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2806 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_103, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2806 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2807 [1/1] (0.00ns)   --->   "%trunc_ln55_103 = trunc i64 %bitcast_ln55_103" [viterbi.c:55]   --->   Operation 2807 'trunc' 'trunc_ln55_103' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2808 [1/1] (0.98ns)   --->   "%icmp_ln55_204 = icmp_ne  i11 %tmp_499, i11 2047" [viterbi.c:55]   --->   Operation 2808 'icmp' 'icmp_ln55_204' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2809 [1/1] (1.43ns)   --->   "%icmp_ln55_205 = icmp_eq  i52 %trunc_ln55_102, i52 0" [viterbi.c:55]   --->   Operation 2809 'icmp' 'icmp_ln55_205' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_103)   --->   "%or_ln55_133 = or i1 %icmp_ln55_205, i1 %icmp_ln55_204" [viterbi.c:55]   --->   Operation 2810 'or' 'or_ln55_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2811 [1/1] (0.98ns)   --->   "%icmp_ln55_206 = icmp_ne  i11 %tmp_501, i11 2047" [viterbi.c:55]   --->   Operation 2811 'icmp' 'icmp_ln55_206' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2812 [1/1] (1.43ns)   --->   "%icmp_ln55_207 = icmp_eq  i52 %trunc_ln55_103, i52 0" [viterbi.c:55]   --->   Operation 2812 'icmp' 'icmp_ln55_207' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_103)   --->   "%or_ln55_134 = or i1 %icmp_ln55_207, i1 %icmp_ln55_206" [viterbi.c:55]   --->   Operation 2813 'or' 'or_ln55_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_103)   --->   "%and_ln55_102 = and i1 %or_ln55_133, i1 %or_ln55_134" [viterbi.c:55]   --->   Operation 2814 'and' 'and_ln55_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2815 [1/2] (3.02ns)   --->   "%tmp_502 = fcmp_olt  i64 %p_113, i64 %min_p_229" [viterbi.c:55]   --->   Operation 2815 'dcmp' 'tmp_502' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2816 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_103 = and i1 %and_ln55_102, i1 %tmp_502" [viterbi.c:55]   --->   Operation 2816 'and' 'and_ln55_103' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2817 [1/1] (0.62ns)   --->   "%min_p_231 = select i1 %and_ln55_103, i64 %p_113, i64 %min_p_229" [viterbi.c:55]   --->   Operation 2817 'select' 'min_p_231' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2818 [2/2] (3.02ns)   --->   "%tmp_507 = fcmp_olt  i64 %p_114, i64 %min_p_231" [viterbi.c:55]   --->   Operation 2818 'dcmp' 'tmp_507' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2819 [1/5] (5.86ns)   --->   "%p_116 = dadd i64 %tmp_500, i64 %bitcast_ln54_167" [viterbi.c:54]   --->   Operation 2819 'dadd' 'p_116' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2820 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_116, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2820 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2821 [2/5] (5.86ns)   --->   "%p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170" [viterbi.c:54]   --->   Operation 2821 'dadd' 'p_117' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2822 [3/5] (5.86ns)   --->   "%p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173" [viterbi.c:54]   --->   Operation 2822 'dadd' 'p_118' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2823 [4/5] (5.86ns)   --->   "%p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176" [viterbi.c:54]   --->   Operation 2823 'dadd' 'p_119' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2824 [1/1] (0.00ns)   --->   "%bitcast_ln54_179 = bitcast i64 %tmp_29" [viterbi.c:54]   --->   Operation 2824 'bitcast' 'bitcast_ln54_179' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2825 [5/5] (5.86ns)   --->   "%p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179" [viterbi.c:54]   --->   Operation 2825 'dadd' 'p_120' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2826 [1/2] (2.26ns)   --->   "%llike_load_92 = load i12 %llike_addr_124" [viterbi.c:54]   --->   Operation 2826 'load' 'llike_load_92' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_73 : Operation 2827 [1/1] (0.00ns)   --->   "%zext_ln54_208 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2827 'zext' 'zext_ln54_208' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2828 [1/1] (2.37ns)   --->   "%lshr_ln54_133 = lshr i128 %llike_load_92, i128 %zext_ln54_208" [viterbi.c:54]   --->   Operation 2828 'lshr' 'lshr_ln54_133' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2829 [1/1] (0.00ns)   --->   "%trunc_ln54_155 = trunc i128 %lshr_ln54_133" [viterbi.c:54]   --->   Operation 2829 'trunc' 'trunc_ln54_155' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2830 [1/1] (0.00ns)   --->   "%bitcast_ln54_180 = bitcast i64 %trunc_ln54_155" [viterbi.c:54]   --->   Operation 2830 'bitcast' 'bitcast_ln54_180' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2831 [1/2] (2.26ns)   --->   "%llike_1_load_93 = load i12 %llike_1_addr_124" [viterbi.c:54]   --->   Operation 2831 'load' 'llike_1_load_93' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_73 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln54_209 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2832 'zext' 'zext_ln54_209' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2833 [1/1] (2.37ns)   --->   "%lshr_ln54_134 = lshr i128 %llike_1_load_93, i128 %zext_ln54_209" [viterbi.c:54]   --->   Operation 2833 'lshr' 'lshr_ln54_134' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2834 [1/1] (0.00ns)   --->   "%trunc_ln54_156 = trunc i128 %lshr_ln54_134" [viterbi.c:54]   --->   Operation 2834 'trunc' 'trunc_ln54_156' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2835 [1/1] (0.00ns)   --->   "%bitcast_ln54_181 = bitcast i64 %trunc_ln54_156" [viterbi.c:54]   --->   Operation 2835 'bitcast' 'bitcast_ln54_181' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2836 [1/1] (0.84ns)   --->   "%tmp_520 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_180, i64 %bitcast_ln54_181, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2836 'mux' 'tmp_520' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2837 [2/2] (2.26ns)   --->   "%llike_load_93 = load i12 %llike_addr_125" [viterbi.c:54]   --->   Operation 2837 'load' 'llike_load_93' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_73 : Operation 2838 [2/2] (2.26ns)   --->   "%llike_1_load_94 = load i12 %llike_1_addr_125" [viterbi.c:54]   --->   Operation 2838 'load' 'llike_1_load_94' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 74 <SV = 73> <Delay = 7.15>
ST_74 : Operation 2839 [1/1] (0.00ns)   --->   "%or_ln54_61 = or i12 %tmp_s, i12 62" [viterbi.c:54]   --->   Operation 2839 'or' 'or_ln54_61' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln54_70 = zext i12 %or_ln54_61" [viterbi.c:54]   --->   Operation 2840 'zext' 'zext_ln54_70' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2841 [1/1] (0.00ns)   --->   "%llike_addr_126 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_70" [viterbi.c:54]   --->   Operation 2841 'getelementptr' 'llike_addr_126' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2842 [1/1] (0.00ns)   --->   "%llike_1_addr_126 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_70" [viterbi.c:54]   --->   Operation 2842 'getelementptr' 'llike_1_addr_126' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2843 [1/1] (0.00ns)   --->   "%bitcast_ln55_104 = bitcast i64 %p_114" [viterbi.c:55]   --->   Operation 2843 'bitcast' 'bitcast_ln55_104' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2844 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_104, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2844 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln55_104 = trunc i64 %bitcast_ln55_104" [viterbi.c:55]   --->   Operation 2845 'trunc' 'trunc_ln55_104' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2846 [1/1] (0.00ns)   --->   "%bitcast_ln55_105 = bitcast i64 %min_p_231" [viterbi.c:55]   --->   Operation 2846 'bitcast' 'bitcast_ln55_105' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2847 [1/1] (0.00ns)   --->   "%tmp_506 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_105, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2847 'partselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2848 [1/1] (0.00ns)   --->   "%trunc_ln55_105 = trunc i64 %bitcast_ln55_105" [viterbi.c:55]   --->   Operation 2848 'trunc' 'trunc_ln55_105' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2849 [1/1] (0.98ns)   --->   "%icmp_ln55_208 = icmp_ne  i11 %tmp_505, i11 2047" [viterbi.c:55]   --->   Operation 2849 'icmp' 'icmp_ln55_208' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2850 [1/1] (1.43ns)   --->   "%icmp_ln55_209 = icmp_eq  i52 %trunc_ln55_104, i52 0" [viterbi.c:55]   --->   Operation 2850 'icmp' 'icmp_ln55_209' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_105)   --->   "%or_ln55_135 = or i1 %icmp_ln55_209, i1 %icmp_ln55_208" [viterbi.c:55]   --->   Operation 2851 'or' 'or_ln55_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2852 [1/1] (0.98ns)   --->   "%icmp_ln55_210 = icmp_ne  i11 %tmp_506, i11 2047" [viterbi.c:55]   --->   Operation 2852 'icmp' 'icmp_ln55_210' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2853 [1/1] (1.43ns)   --->   "%icmp_ln55_211 = icmp_eq  i52 %trunc_ln55_105, i52 0" [viterbi.c:55]   --->   Operation 2853 'icmp' 'icmp_ln55_211' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_105)   --->   "%or_ln55_136 = or i1 %icmp_ln55_211, i1 %icmp_ln55_210" [viterbi.c:55]   --->   Operation 2854 'or' 'or_ln55_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_105)   --->   "%and_ln55_104 = and i1 %or_ln55_135, i1 %or_ln55_136" [viterbi.c:55]   --->   Operation 2855 'and' 'and_ln55_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2856 [1/2] (3.02ns)   --->   "%tmp_507 = fcmp_olt  i64 %p_114, i64 %min_p_231" [viterbi.c:55]   --->   Operation 2856 'dcmp' 'tmp_507' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2857 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_105 = and i1 %and_ln55_104, i1 %tmp_507" [viterbi.c:55]   --->   Operation 2857 'and' 'and_ln55_105' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2858 [1/1] (0.62ns)   --->   "%min_p_233 = select i1 %and_ln55_105, i64 %p_114, i64 %min_p_231" [viterbi.c:55]   --->   Operation 2858 'select' 'min_p_233' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2859 [2/2] (3.02ns)   --->   "%tmp_513 = fcmp_olt  i64 %p_115, i64 %min_p_233" [viterbi.c:55]   --->   Operation 2859 'dcmp' 'tmp_513' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2860 [1/5] (5.86ns)   --->   "%p_117 = dadd i64 %tmp_504, i64 %bitcast_ln54_170" [viterbi.c:54]   --->   Operation 2860 'dadd' 'p_117' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2861 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_117, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2861 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2862 [2/5] (5.86ns)   --->   "%p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173" [viterbi.c:54]   --->   Operation 2862 'dadd' 'p_118' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2863 [3/5] (5.86ns)   --->   "%p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176" [viterbi.c:54]   --->   Operation 2863 'dadd' 'p_119' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2864 [4/5] (5.86ns)   --->   "%p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179" [viterbi.c:54]   --->   Operation 2864 'dadd' 'p_120' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2865 [1/1] (0.00ns)   --->   "%bitcast_ln54_182 = bitcast i64 %tmp_539" [viterbi.c:54]   --->   Operation 2865 'bitcast' 'bitcast_ln54_182' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2866 [5/5] (5.86ns)   --->   "%p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182" [viterbi.c:54]   --->   Operation 2866 'dadd' 'p_121' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2867 [1/2] (2.26ns)   --->   "%llike_load_93 = load i12 %llike_addr_125" [viterbi.c:54]   --->   Operation 2867 'load' 'llike_load_93' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_74 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln54_210 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2868 'zext' 'zext_ln54_210' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2869 [1/1] (2.37ns)   --->   "%lshr_ln54_135 = lshr i128 %llike_load_93, i128 %zext_ln54_210" [viterbi.c:54]   --->   Operation 2869 'lshr' 'lshr_ln54_135' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2870 [1/1] (0.00ns)   --->   "%trunc_ln54_157 = trunc i128 %lshr_ln54_135" [viterbi.c:54]   --->   Operation 2870 'trunc' 'trunc_ln54_157' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2871 [1/1] (0.00ns)   --->   "%bitcast_ln54_183 = bitcast i64 %trunc_ln54_157" [viterbi.c:54]   --->   Operation 2871 'bitcast' 'bitcast_ln54_183' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2872 [1/2] (2.26ns)   --->   "%llike_1_load_94 = load i12 %llike_1_addr_125" [viterbi.c:54]   --->   Operation 2872 'load' 'llike_1_load_94' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_74 : Operation 2873 [1/1] (0.00ns)   --->   "%zext_ln54_211 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2873 'zext' 'zext_ln54_211' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2874 [1/1] (2.37ns)   --->   "%lshr_ln54_136 = lshr i128 %llike_1_load_94, i128 %zext_ln54_211" [viterbi.c:54]   --->   Operation 2874 'lshr' 'lshr_ln54_136' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2875 [1/1] (0.00ns)   --->   "%trunc_ln54_158 = trunc i128 %lshr_ln54_136" [viterbi.c:54]   --->   Operation 2875 'trunc' 'trunc_ln54_158' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2876 [1/1] (0.00ns)   --->   "%bitcast_ln54_184 = bitcast i64 %trunc_ln54_158" [viterbi.c:54]   --->   Operation 2876 'bitcast' 'bitcast_ln54_184' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2877 [1/1] (0.84ns)   --->   "%tmp_524 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_183, i64 %bitcast_ln54_184, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2877 'mux' 'tmp_524' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2878 [2/2] (2.26ns)   --->   "%llike_load_94 = load i12 %llike_addr_126" [viterbi.c:54]   --->   Operation 2878 'load' 'llike_load_94' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_74 : Operation 2879 [2/2] (2.26ns)   --->   "%llike_1_load_95 = load i12 %llike_1_addr_126" [viterbi.c:54]   --->   Operation 2879 'load' 'llike_1_load_95' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 75 <SV = 74> <Delay = 7.15>
ST_75 : Operation 2880 [1/1] (0.00ns)   --->   "%or_ln54_62 = or i12 %tmp_s, i12 63" [viterbi.c:54]   --->   Operation 2880 'or' 'or_ln54_62' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln54_71 = zext i12 %or_ln54_62" [viterbi.c:54]   --->   Operation 2881 'zext' 'zext_ln54_71' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2882 [1/1] (0.00ns)   --->   "%llike_addr_127 = getelementptr i128 %llike, i64 0, i64 %zext_ln54_71" [viterbi.c:54]   --->   Operation 2882 'getelementptr' 'llike_addr_127' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2883 [1/1] (0.00ns)   --->   "%llike_1_addr_127 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln54_71" [viterbi.c:54]   --->   Operation 2883 'getelementptr' 'llike_1_addr_127' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2884 [1/1] (0.00ns)   --->   "%bitcast_ln55_106 = bitcast i64 %p_115" [viterbi.c:55]   --->   Operation 2884 'bitcast' 'bitcast_ln55_106' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2885 [1/1] (0.00ns)   --->   "%tmp_510 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_106, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2885 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2886 [1/1] (0.00ns)   --->   "%trunc_ln55_106 = trunc i64 %bitcast_ln55_106" [viterbi.c:55]   --->   Operation 2886 'trunc' 'trunc_ln55_106' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2887 [1/1] (0.00ns)   --->   "%bitcast_ln55_107 = bitcast i64 %min_p_233" [viterbi.c:55]   --->   Operation 2887 'bitcast' 'bitcast_ln55_107' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_107, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2888 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2889 [1/1] (0.00ns)   --->   "%trunc_ln55_107 = trunc i64 %bitcast_ln55_107" [viterbi.c:55]   --->   Operation 2889 'trunc' 'trunc_ln55_107' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2890 [1/1] (0.98ns)   --->   "%icmp_ln55_212 = icmp_ne  i11 %tmp_510, i11 2047" [viterbi.c:55]   --->   Operation 2890 'icmp' 'icmp_ln55_212' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2891 [1/1] (1.43ns)   --->   "%icmp_ln55_213 = icmp_eq  i52 %trunc_ln55_106, i52 0" [viterbi.c:55]   --->   Operation 2891 'icmp' 'icmp_ln55_213' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_107)   --->   "%or_ln55_137 = or i1 %icmp_ln55_213, i1 %icmp_ln55_212" [viterbi.c:55]   --->   Operation 2892 'or' 'or_ln55_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2893 [1/1] (0.98ns)   --->   "%icmp_ln55_214 = icmp_ne  i11 %tmp_511, i11 2047" [viterbi.c:55]   --->   Operation 2893 'icmp' 'icmp_ln55_214' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2894 [1/1] (1.43ns)   --->   "%icmp_ln55_215 = icmp_eq  i52 %trunc_ln55_107, i52 0" [viterbi.c:55]   --->   Operation 2894 'icmp' 'icmp_ln55_215' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_107)   --->   "%or_ln55_138 = or i1 %icmp_ln55_215, i1 %icmp_ln55_214" [viterbi.c:55]   --->   Operation 2895 'or' 'or_ln55_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_107)   --->   "%and_ln55_106 = and i1 %or_ln55_137, i1 %or_ln55_138" [viterbi.c:55]   --->   Operation 2896 'and' 'and_ln55_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2897 [1/2] (3.02ns)   --->   "%tmp_513 = fcmp_olt  i64 %p_115, i64 %min_p_233" [viterbi.c:55]   --->   Operation 2897 'dcmp' 'tmp_513' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2898 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_107 = and i1 %and_ln55_106, i1 %tmp_513" [viterbi.c:55]   --->   Operation 2898 'and' 'and_ln55_107' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2899 [1/1] (0.62ns)   --->   "%min_p_235 = select i1 %and_ln55_107, i64 %p_115, i64 %min_p_233" [viterbi.c:55]   --->   Operation 2899 'select' 'min_p_235' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 2900 [2/2] (3.02ns)   --->   "%tmp_518 = fcmp_olt  i64 %p_116, i64 %min_p_235" [viterbi.c:55]   --->   Operation 2900 'dcmp' 'tmp_518' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2901 [1/5] (5.86ns)   --->   "%p_118 = dadd i64 %tmp_508, i64 %bitcast_ln54_173" [viterbi.c:54]   --->   Operation 2901 'dadd' 'p_118' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2902 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_118, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2902 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2903 [2/5] (5.86ns)   --->   "%p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176" [viterbi.c:54]   --->   Operation 2903 'dadd' 'p_119' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2904 [3/5] (5.86ns)   --->   "%p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179" [viterbi.c:54]   --->   Operation 2904 'dadd' 'p_120' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2905 [4/5] (5.86ns)   --->   "%p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182" [viterbi.c:54]   --->   Operation 2905 'dadd' 'p_121' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2906 [5/5] (5.86ns)   --->   "%p_122 = dadd i64 %tmp_524, i64 %tmp_526" [viterbi.c:54]   --->   Operation 2906 'dadd' 'p_122' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2907 [1/2] (2.26ns)   --->   "%llike_load_94 = load i12 %llike_addr_126" [viterbi.c:54]   --->   Operation 2907 'load' 'llike_load_94' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_75 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln54_212 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2908 'zext' 'zext_ln54_212' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2909 [1/1] (2.37ns)   --->   "%lshr_ln54_137 = lshr i128 %llike_load_94, i128 %zext_ln54_212" [viterbi.c:54]   --->   Operation 2909 'lshr' 'lshr_ln54_137' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln54_159 = trunc i128 %lshr_ln54_137" [viterbi.c:54]   --->   Operation 2910 'trunc' 'trunc_ln54_159' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2911 [1/1] (0.00ns)   --->   "%bitcast_ln54_185 = bitcast i64 %trunc_ln54_159" [viterbi.c:54]   --->   Operation 2911 'bitcast' 'bitcast_ln54_185' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2912 [1/2] (2.26ns)   --->   "%llike_1_load_95 = load i12 %llike_1_addr_126" [viterbi.c:54]   --->   Operation 2912 'load' 'llike_1_load_95' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_75 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln54_213 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2913 'zext' 'zext_ln54_213' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2914 [1/1] (2.37ns)   --->   "%lshr_ln54_138 = lshr i128 %llike_1_load_95, i128 %zext_ln54_213" [viterbi.c:54]   --->   Operation 2914 'lshr' 'lshr_ln54_138' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2915 [1/1] (0.00ns)   --->   "%trunc_ln54_160 = trunc i128 %lshr_ln54_138" [viterbi.c:54]   --->   Operation 2915 'trunc' 'trunc_ln54_160' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2916 [1/1] (0.00ns)   --->   "%bitcast_ln54_186 = bitcast i64 %trunc_ln54_160" [viterbi.c:54]   --->   Operation 2916 'bitcast' 'bitcast_ln54_186' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2917 [1/1] (0.84ns)   --->   "%tmp_529 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_185, i64 %bitcast_ln54_186, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2917 'mux' 'tmp_529' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2918 [2/2] (2.26ns)   --->   "%llike_load_95 = load i12 %llike_addr_127" [viterbi.c:54]   --->   Operation 2918 'load' 'llike_load_95' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_75 : Operation 2919 [2/2] (2.26ns)   --->   "%llike_1_load_96 = load i12 %llike_1_addr_127" [viterbi.c:54]   --->   Operation 2919 'load' 'llike_1_load_96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>

State 76 <SV = 75> <Delay = 7.15>
ST_76 : Operation 2920 [1/1] (0.00ns)   --->   "%bitcast_ln55_108 = bitcast i64 %p_116" [viterbi.c:55]   --->   Operation 2920 'bitcast' 'bitcast_ln55_108' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_108, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2921 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2922 [1/1] (0.00ns)   --->   "%trunc_ln55_108 = trunc i64 %bitcast_ln55_108" [viterbi.c:55]   --->   Operation 2922 'trunc' 'trunc_ln55_108' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2923 [1/1] (0.00ns)   --->   "%bitcast_ln55_109 = bitcast i64 %min_p_235" [viterbi.c:55]   --->   Operation 2923 'bitcast' 'bitcast_ln55_109' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_109, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2924 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2925 [1/1] (0.00ns)   --->   "%trunc_ln55_109 = trunc i64 %bitcast_ln55_109" [viterbi.c:55]   --->   Operation 2925 'trunc' 'trunc_ln55_109' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2926 [1/1] (0.98ns)   --->   "%icmp_ln55_216 = icmp_ne  i11 %tmp_515, i11 2047" [viterbi.c:55]   --->   Operation 2926 'icmp' 'icmp_ln55_216' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2927 [1/1] (1.43ns)   --->   "%icmp_ln55_217 = icmp_eq  i52 %trunc_ln55_108, i52 0" [viterbi.c:55]   --->   Operation 2927 'icmp' 'icmp_ln55_217' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_109)   --->   "%or_ln55_139 = or i1 %icmp_ln55_217, i1 %icmp_ln55_216" [viterbi.c:55]   --->   Operation 2928 'or' 'or_ln55_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2929 [1/1] (0.98ns)   --->   "%icmp_ln55_218 = icmp_ne  i11 %tmp_517, i11 2047" [viterbi.c:55]   --->   Operation 2929 'icmp' 'icmp_ln55_218' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2930 [1/1] (1.43ns)   --->   "%icmp_ln55_219 = icmp_eq  i52 %trunc_ln55_109, i52 0" [viterbi.c:55]   --->   Operation 2930 'icmp' 'icmp_ln55_219' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_109)   --->   "%or_ln55_140 = or i1 %icmp_ln55_219, i1 %icmp_ln55_218" [viterbi.c:55]   --->   Operation 2931 'or' 'or_ln55_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_109)   --->   "%and_ln55_108 = and i1 %or_ln55_139, i1 %or_ln55_140" [viterbi.c:55]   --->   Operation 2932 'and' 'and_ln55_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2933 [1/2] (3.02ns)   --->   "%tmp_518 = fcmp_olt  i64 %p_116, i64 %min_p_235" [viterbi.c:55]   --->   Operation 2933 'dcmp' 'tmp_518' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2934 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_109 = and i1 %and_ln55_108, i1 %tmp_518" [viterbi.c:55]   --->   Operation 2934 'and' 'and_ln55_109' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2935 [1/1] (0.62ns)   --->   "%min_p_237 = select i1 %and_ln55_109, i64 %p_116, i64 %min_p_235" [viterbi.c:55]   --->   Operation 2935 'select' 'min_p_237' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2936 [2/2] (3.02ns)   --->   "%tmp_523 = fcmp_olt  i64 %p_117, i64 %min_p_237" [viterbi.c:55]   --->   Operation 2936 'dcmp' 'tmp_523' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2937 [1/5] (5.86ns)   --->   "%p_119 = dadd i64 %tmp_512, i64 %bitcast_ln54_176" [viterbi.c:54]   --->   Operation 2937 'dadd' 'p_119' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2938 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_119, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2938 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2939 [2/5] (5.86ns)   --->   "%p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179" [viterbi.c:54]   --->   Operation 2939 'dadd' 'p_120' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2940 [3/5] (5.86ns)   --->   "%p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182" [viterbi.c:54]   --->   Operation 2940 'dadd' 'p_121' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2941 [4/5] (5.86ns)   --->   "%p_122 = dadd i64 %tmp_524, i64 %tmp_526" [viterbi.c:54]   --->   Operation 2941 'dadd' 'p_122' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2942 [5/5] (5.86ns)   --->   "%p_123 = dadd i64 %tmp_529, i64 %tmp_531" [viterbi.c:54]   --->   Operation 2942 'dadd' 'p_123' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2943 [1/2] (2.26ns)   --->   "%llike_load_95 = load i12 %llike_addr_127" [viterbi.c:54]   --->   Operation 2943 'load' 'llike_load_95' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_76 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln54_214 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2944 'zext' 'zext_ln54_214' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2945 [1/1] (2.37ns)   --->   "%lshr_ln54_139 = lshr i128 %llike_load_95, i128 %zext_ln54_214" [viterbi.c:54]   --->   Operation 2945 'lshr' 'lshr_ln54_139' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln54_161 = trunc i128 %lshr_ln54_139" [viterbi.c:54]   --->   Operation 2946 'trunc' 'trunc_ln54_161' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2947 [1/1] (0.00ns)   --->   "%bitcast_ln54_187 = bitcast i64 %trunc_ln54_161" [viterbi.c:54]   --->   Operation 2947 'bitcast' 'bitcast_ln54_187' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2948 [1/2] (2.26ns)   --->   "%llike_1_load_96 = load i12 %llike_1_addr_127" [viterbi.c:54]   --->   Operation 2948 'load' 'llike_1_load_96' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 2240> <RAM>
ST_76 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln54_215 = zext i7 %shl_ln1" [viterbi.c:54]   --->   Operation 2949 'zext' 'zext_ln54_215' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2950 [1/1] (2.37ns)   --->   "%lshr_ln54_140 = lshr i128 %llike_1_load_96, i128 %zext_ln54_215" [viterbi.c:54]   --->   Operation 2950 'lshr' 'lshr_ln54_140' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2951 [1/1] (0.00ns)   --->   "%trunc_ln54_162 = trunc i128 %lshr_ln54_140" [viterbi.c:54]   --->   Operation 2951 'trunc' 'trunc_ln54_162' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2952 [1/1] (0.00ns)   --->   "%bitcast_ln54_188 = bitcast i64 %trunc_ln54_162" [viterbi.c:54]   --->   Operation 2952 'bitcast' 'bitcast_ln54_188' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2953 [1/1] (0.84ns)   --->   "%tmp_534 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln54_187, i64 %bitcast_ln54_188, i2 %tmp_12" [viterbi.c:54]   --->   Operation 2953 'mux' 'tmp_534' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.15>
ST_77 : Operation 2954 [1/1] (0.00ns)   --->   "%bitcast_ln55_110 = bitcast i64 %p_117" [viterbi.c:55]   --->   Operation 2954 'bitcast' 'bitcast_ln55_110' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2955 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_110, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2955 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln55_110 = trunc i64 %bitcast_ln55_110" [viterbi.c:55]   --->   Operation 2956 'trunc' 'trunc_ln55_110' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2957 [1/1] (0.00ns)   --->   "%bitcast_ln55_111 = bitcast i64 %min_p_237" [viterbi.c:55]   --->   Operation 2957 'bitcast' 'bitcast_ln55_111' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_522 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_111, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2958 'partselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2959 [1/1] (0.00ns)   --->   "%trunc_ln55_111 = trunc i64 %bitcast_ln55_111" [viterbi.c:55]   --->   Operation 2959 'trunc' 'trunc_ln55_111' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2960 [1/1] (0.98ns)   --->   "%icmp_ln55_220 = icmp_ne  i11 %tmp_521, i11 2047" [viterbi.c:55]   --->   Operation 2960 'icmp' 'icmp_ln55_220' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2961 [1/1] (1.43ns)   --->   "%icmp_ln55_221 = icmp_eq  i52 %trunc_ln55_110, i52 0" [viterbi.c:55]   --->   Operation 2961 'icmp' 'icmp_ln55_221' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_111)   --->   "%or_ln55_141 = or i1 %icmp_ln55_221, i1 %icmp_ln55_220" [viterbi.c:55]   --->   Operation 2962 'or' 'or_ln55_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2963 [1/1] (0.98ns)   --->   "%icmp_ln55_222 = icmp_ne  i11 %tmp_522, i11 2047" [viterbi.c:55]   --->   Operation 2963 'icmp' 'icmp_ln55_222' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2964 [1/1] (1.43ns)   --->   "%icmp_ln55_223 = icmp_eq  i52 %trunc_ln55_111, i52 0" [viterbi.c:55]   --->   Operation 2964 'icmp' 'icmp_ln55_223' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_111)   --->   "%or_ln55_142 = or i1 %icmp_ln55_223, i1 %icmp_ln55_222" [viterbi.c:55]   --->   Operation 2965 'or' 'or_ln55_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_111)   --->   "%and_ln55_110 = and i1 %or_ln55_141, i1 %or_ln55_142" [viterbi.c:55]   --->   Operation 2966 'and' 'and_ln55_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2967 [1/2] (3.02ns)   --->   "%tmp_523 = fcmp_olt  i64 %p_117, i64 %min_p_237" [viterbi.c:55]   --->   Operation 2967 'dcmp' 'tmp_523' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2968 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_111 = and i1 %and_ln55_110, i1 %tmp_523" [viterbi.c:55]   --->   Operation 2968 'and' 'and_ln55_111' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2969 [1/1] (0.62ns)   --->   "%min_p_239 = select i1 %and_ln55_111, i64 %p_117, i64 %min_p_237" [viterbi.c:55]   --->   Operation 2969 'select' 'min_p_239' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 2970 [2/2] (3.02ns)   --->   "%tmp_528 = fcmp_olt  i64 %p_118, i64 %min_p_239" [viterbi.c:55]   --->   Operation 2970 'dcmp' 'tmp_528' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2971 [1/5] (5.86ns)   --->   "%p_120 = dadd i64 %tmp_516, i64 %bitcast_ln54_179" [viterbi.c:54]   --->   Operation 2971 'dadd' 'p_120' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2972 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_120, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2972 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2973 [2/5] (5.86ns)   --->   "%p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182" [viterbi.c:54]   --->   Operation 2973 'dadd' 'p_121' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2974 [3/5] (5.86ns)   --->   "%p_122 = dadd i64 %tmp_524, i64 %tmp_526" [viterbi.c:54]   --->   Operation 2974 'dadd' 'p_122' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2975 [4/5] (5.86ns)   --->   "%p_123 = dadd i64 %tmp_529, i64 %tmp_531" [viterbi.c:54]   --->   Operation 2975 'dadd' 'p_123' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2976 [5/5] (5.86ns)   --->   "%p_124 = dadd i64 %tmp_534, i64 %tmp_536" [viterbi.c:54]   --->   Operation 2976 'dadd' 'p_124' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.15>
ST_78 : Operation 2977 [1/1] (0.00ns)   --->   "%bitcast_ln55_112 = bitcast i64 %p_118" [viterbi.c:55]   --->   Operation 2977 'bitcast' 'bitcast_ln55_112' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2978 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_112, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2978 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln55_112 = trunc i64 %bitcast_ln55_112" [viterbi.c:55]   --->   Operation 2979 'trunc' 'trunc_ln55_112' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2980 [1/1] (0.00ns)   --->   "%bitcast_ln55_113 = bitcast i64 %min_p_239" [viterbi.c:55]   --->   Operation 2980 'bitcast' 'bitcast_ln55_113' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_113, i32 52, i32 62" [viterbi.c:55]   --->   Operation 2981 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2982 [1/1] (0.00ns)   --->   "%trunc_ln55_113 = trunc i64 %bitcast_ln55_113" [viterbi.c:55]   --->   Operation 2982 'trunc' 'trunc_ln55_113' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2983 [1/1] (0.98ns)   --->   "%icmp_ln55_224 = icmp_ne  i11 %tmp_525, i11 2047" [viterbi.c:55]   --->   Operation 2983 'icmp' 'icmp_ln55_224' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2984 [1/1] (1.43ns)   --->   "%icmp_ln55_225 = icmp_eq  i52 %trunc_ln55_112, i52 0" [viterbi.c:55]   --->   Operation 2984 'icmp' 'icmp_ln55_225' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_113)   --->   "%or_ln55_143 = or i1 %icmp_ln55_225, i1 %icmp_ln55_224" [viterbi.c:55]   --->   Operation 2985 'or' 'or_ln55_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2986 [1/1] (0.98ns)   --->   "%icmp_ln55_226 = icmp_ne  i11 %tmp_527, i11 2047" [viterbi.c:55]   --->   Operation 2986 'icmp' 'icmp_ln55_226' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2987 [1/1] (1.43ns)   --->   "%icmp_ln55_227 = icmp_eq  i52 %trunc_ln55_113, i52 0" [viterbi.c:55]   --->   Operation 2987 'icmp' 'icmp_ln55_227' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_113)   --->   "%or_ln55_144 = or i1 %icmp_ln55_227, i1 %icmp_ln55_226" [viterbi.c:55]   --->   Operation 2988 'or' 'or_ln55_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_113)   --->   "%and_ln55_112 = and i1 %or_ln55_143, i1 %or_ln55_144" [viterbi.c:55]   --->   Operation 2989 'and' 'and_ln55_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2990 [1/2] (3.02ns)   --->   "%tmp_528 = fcmp_olt  i64 %p_118, i64 %min_p_239" [viterbi.c:55]   --->   Operation 2990 'dcmp' 'tmp_528' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2991 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_113 = and i1 %and_ln55_112, i1 %tmp_528" [viterbi.c:55]   --->   Operation 2991 'and' 'and_ln55_113' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2992 [1/1] (0.62ns)   --->   "%min_p_241 = select i1 %and_ln55_113, i64 %p_118, i64 %min_p_239" [viterbi.c:55]   --->   Operation 2992 'select' 'min_p_241' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2993 [2/2] (3.02ns)   --->   "%tmp_533 = fcmp_olt  i64 %p_119, i64 %min_p_241" [viterbi.c:55]   --->   Operation 2993 'dcmp' 'tmp_533' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2994 [1/5] (5.86ns)   --->   "%p_121 = dadd i64 %tmp_520, i64 %bitcast_ln54_182" [viterbi.c:54]   --->   Operation 2994 'dadd' 'p_121' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2995 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_121, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 2995 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2996 [2/5] (5.86ns)   --->   "%p_122 = dadd i64 %tmp_524, i64 %tmp_526" [viterbi.c:54]   --->   Operation 2996 'dadd' 'p_122' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2997 [3/5] (5.86ns)   --->   "%p_123 = dadd i64 %tmp_529, i64 %tmp_531" [viterbi.c:54]   --->   Operation 2997 'dadd' 'p_123' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2998 [4/5] (5.86ns)   --->   "%p_124 = dadd i64 %tmp_534, i64 %tmp_536" [viterbi.c:54]   --->   Operation 2998 'dadd' 'p_124' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.15>
ST_79 : Operation 2999 [1/1] (0.00ns)   --->   "%bitcast_ln55_114 = bitcast i64 %p_119" [viterbi.c:55]   --->   Operation 2999 'bitcast' 'bitcast_ln55_114' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3000 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_114, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3000 'partselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3001 [1/1] (0.00ns)   --->   "%trunc_ln55_114 = trunc i64 %bitcast_ln55_114" [viterbi.c:55]   --->   Operation 3001 'trunc' 'trunc_ln55_114' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3002 [1/1] (0.00ns)   --->   "%bitcast_ln55_115 = bitcast i64 %min_p_241" [viterbi.c:55]   --->   Operation 3002 'bitcast' 'bitcast_ln55_115' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3003 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_115, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3003 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln55_115 = trunc i64 %bitcast_ln55_115" [viterbi.c:55]   --->   Operation 3004 'trunc' 'trunc_ln55_115' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3005 [1/1] (0.98ns)   --->   "%icmp_ln55_228 = icmp_ne  i11 %tmp_530, i11 2047" [viterbi.c:55]   --->   Operation 3005 'icmp' 'icmp_ln55_228' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3006 [1/1] (1.43ns)   --->   "%icmp_ln55_229 = icmp_eq  i52 %trunc_ln55_114, i52 0" [viterbi.c:55]   --->   Operation 3006 'icmp' 'icmp_ln55_229' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_115)   --->   "%or_ln55_145 = or i1 %icmp_ln55_229, i1 %icmp_ln55_228" [viterbi.c:55]   --->   Operation 3007 'or' 'or_ln55_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3008 [1/1] (0.98ns)   --->   "%icmp_ln55_230 = icmp_ne  i11 %tmp_532, i11 2047" [viterbi.c:55]   --->   Operation 3008 'icmp' 'icmp_ln55_230' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3009 [1/1] (1.43ns)   --->   "%icmp_ln55_231 = icmp_eq  i52 %trunc_ln55_115, i52 0" [viterbi.c:55]   --->   Operation 3009 'icmp' 'icmp_ln55_231' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_115)   --->   "%or_ln55_146 = or i1 %icmp_ln55_231, i1 %icmp_ln55_230" [viterbi.c:55]   --->   Operation 3010 'or' 'or_ln55_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_115)   --->   "%and_ln55_114 = and i1 %or_ln55_145, i1 %or_ln55_146" [viterbi.c:55]   --->   Operation 3011 'and' 'and_ln55_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3012 [1/2] (3.02ns)   --->   "%tmp_533 = fcmp_olt  i64 %p_119, i64 %min_p_241" [viterbi.c:55]   --->   Operation 3012 'dcmp' 'tmp_533' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3013 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_115 = and i1 %and_ln55_114, i1 %tmp_533" [viterbi.c:55]   --->   Operation 3013 'and' 'and_ln55_115' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3014 [1/1] (0.62ns)   --->   "%min_p_243 = select i1 %and_ln55_115, i64 %p_119, i64 %min_p_241" [viterbi.c:55]   --->   Operation 3014 'select' 'min_p_243' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3015 [2/2] (3.02ns)   --->   "%tmp_538 = fcmp_olt  i64 %p_120, i64 %min_p_243" [viterbi.c:55]   --->   Operation 3015 'dcmp' 'tmp_538' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3016 [1/5] (5.86ns)   --->   "%p_122 = dadd i64 %tmp_524, i64 %tmp_526" [viterbi.c:54]   --->   Operation 3016 'dadd' 'p_122' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3017 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_122, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3017 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3018 [2/5] (5.86ns)   --->   "%p_123 = dadd i64 %tmp_529, i64 %tmp_531" [viterbi.c:54]   --->   Operation 3018 'dadd' 'p_123' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3019 [3/5] (5.86ns)   --->   "%p_124 = dadd i64 %tmp_534, i64 %tmp_536" [viterbi.c:54]   --->   Operation 3019 'dadd' 'p_124' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.15>
ST_80 : Operation 3020 [1/1] (0.00ns)   --->   "%bitcast_ln55_116 = bitcast i64 %p_120" [viterbi.c:55]   --->   Operation 3020 'bitcast' 'bitcast_ln55_116' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_116, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3021 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3022 [1/1] (0.00ns)   --->   "%trunc_ln55_116 = trunc i64 %bitcast_ln55_116" [viterbi.c:55]   --->   Operation 3022 'trunc' 'trunc_ln55_116' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3023 [1/1] (0.00ns)   --->   "%bitcast_ln55_117 = bitcast i64 %min_p_243" [viterbi.c:55]   --->   Operation 3023 'bitcast' 'bitcast_ln55_117' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3024 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_117, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3024 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3025 [1/1] (0.00ns)   --->   "%trunc_ln55_117 = trunc i64 %bitcast_ln55_117" [viterbi.c:55]   --->   Operation 3025 'trunc' 'trunc_ln55_117' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3026 [1/1] (0.98ns)   --->   "%icmp_ln55_232 = icmp_ne  i11 %tmp_535, i11 2047" [viterbi.c:55]   --->   Operation 3026 'icmp' 'icmp_ln55_232' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3027 [1/1] (1.43ns)   --->   "%icmp_ln55_233 = icmp_eq  i52 %trunc_ln55_116, i52 0" [viterbi.c:55]   --->   Operation 3027 'icmp' 'icmp_ln55_233' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_117)   --->   "%or_ln55_147 = or i1 %icmp_ln55_233, i1 %icmp_ln55_232" [viterbi.c:55]   --->   Operation 3028 'or' 'or_ln55_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3029 [1/1] (0.98ns)   --->   "%icmp_ln55_234 = icmp_ne  i11 %tmp_537, i11 2047" [viterbi.c:55]   --->   Operation 3029 'icmp' 'icmp_ln55_234' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3030 [1/1] (1.43ns)   --->   "%icmp_ln55_235 = icmp_eq  i52 %trunc_ln55_117, i52 0" [viterbi.c:55]   --->   Operation 3030 'icmp' 'icmp_ln55_235' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_117)   --->   "%or_ln55_148 = or i1 %icmp_ln55_235, i1 %icmp_ln55_234" [viterbi.c:55]   --->   Operation 3031 'or' 'or_ln55_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_117)   --->   "%and_ln55_116 = and i1 %or_ln55_147, i1 %or_ln55_148" [viterbi.c:55]   --->   Operation 3032 'and' 'and_ln55_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3033 [1/2] (3.02ns)   --->   "%tmp_538 = fcmp_olt  i64 %p_120, i64 %min_p_243" [viterbi.c:55]   --->   Operation 3033 'dcmp' 'tmp_538' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3034 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_117 = and i1 %and_ln55_116, i1 %tmp_538" [viterbi.c:55]   --->   Operation 3034 'and' 'and_ln55_117' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3035 [1/1] (0.62ns)   --->   "%min_p_245 = select i1 %and_ln55_117, i64 %p_120, i64 %min_p_243" [viterbi.c:55]   --->   Operation 3035 'select' 'min_p_245' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3036 [2/2] (3.02ns)   --->   "%tmp_542 = fcmp_olt  i64 %p_121, i64 %min_p_245" [viterbi.c:55]   --->   Operation 3036 'dcmp' 'tmp_542' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3037 [1/5] (5.86ns)   --->   "%p_123 = dadd i64 %tmp_529, i64 %tmp_531" [viterbi.c:54]   --->   Operation 3037 'dadd' 'p_123' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3038 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_123, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3038 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3039 [2/5] (5.86ns)   --->   "%p_124 = dadd i64 %tmp_534, i64 %tmp_536" [viterbi.c:54]   --->   Operation 3039 'dadd' 'p_124' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.15>
ST_81 : Operation 3040 [1/1] (0.00ns)   --->   "%bitcast_ln55_118 = bitcast i64 %p_121" [viterbi.c:55]   --->   Operation 3040 'bitcast' 'bitcast_ln55_118' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3041 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_118, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3041 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3042 [1/1] (0.00ns)   --->   "%trunc_ln55_118 = trunc i64 %bitcast_ln55_118" [viterbi.c:55]   --->   Operation 3042 'trunc' 'trunc_ln55_118' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3043 [1/1] (0.00ns)   --->   "%bitcast_ln55_119 = bitcast i64 %min_p_245" [viterbi.c:55]   --->   Operation 3043 'bitcast' 'bitcast_ln55_119' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3044 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_119, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3044 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3045 [1/1] (0.00ns)   --->   "%trunc_ln55_119 = trunc i64 %bitcast_ln55_119" [viterbi.c:55]   --->   Operation 3045 'trunc' 'trunc_ln55_119' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3046 [1/1] (0.98ns)   --->   "%icmp_ln55_236 = icmp_ne  i11 %tmp_540, i11 2047" [viterbi.c:55]   --->   Operation 3046 'icmp' 'icmp_ln55_236' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3047 [1/1] (1.43ns)   --->   "%icmp_ln55_237 = icmp_eq  i52 %trunc_ln55_118, i52 0" [viterbi.c:55]   --->   Operation 3047 'icmp' 'icmp_ln55_237' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_119)   --->   "%or_ln55_149 = or i1 %icmp_ln55_237, i1 %icmp_ln55_236" [viterbi.c:55]   --->   Operation 3048 'or' 'or_ln55_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3049 [1/1] (0.98ns)   --->   "%icmp_ln55_238 = icmp_ne  i11 %tmp_541, i11 2047" [viterbi.c:55]   --->   Operation 3049 'icmp' 'icmp_ln55_238' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3050 [1/1] (1.43ns)   --->   "%icmp_ln55_239 = icmp_eq  i52 %trunc_ln55_119, i52 0" [viterbi.c:55]   --->   Operation 3050 'icmp' 'icmp_ln55_239' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_119)   --->   "%or_ln55_150 = or i1 %icmp_ln55_239, i1 %icmp_ln55_238" [viterbi.c:55]   --->   Operation 3051 'or' 'or_ln55_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_119)   --->   "%and_ln55_118 = and i1 %or_ln55_149, i1 %or_ln55_150" [viterbi.c:55]   --->   Operation 3052 'and' 'and_ln55_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3053 [1/2] (3.02ns)   --->   "%tmp_542 = fcmp_olt  i64 %p_121, i64 %min_p_245" [viterbi.c:55]   --->   Operation 3053 'dcmp' 'tmp_542' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3054 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_119 = and i1 %and_ln55_118, i1 %tmp_542" [viterbi.c:55]   --->   Operation 3054 'and' 'and_ln55_119' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3055 [1/1] (0.62ns)   --->   "%min_p_247 = select i1 %and_ln55_119, i64 %p_121, i64 %min_p_245" [viterbi.c:55]   --->   Operation 3055 'select' 'min_p_247' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 3056 [2/2] (3.02ns)   --->   "%tmp_545 = fcmp_olt  i64 %p_122, i64 %min_p_247" [viterbi.c:55]   --->   Operation 3056 'dcmp' 'tmp_545' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3057 [1/5] (5.86ns)   --->   "%p_124 = dadd i64 %tmp_534, i64 %tmp_536" [viterbi.c:54]   --->   Operation 3057 'dadd' 'p_124' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3058 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_124, i64 508, i64 12, i64 18446744073709551615" [viterbi.c:8]   --->   Operation 3058 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 7.15>
ST_82 : Operation 3059 [1/1] (0.00ns)   --->   "%bitcast_ln55_120 = bitcast i64 %p_122" [viterbi.c:55]   --->   Operation 3059 'bitcast' 'bitcast_ln55_120' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3060 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_120, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3060 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln55_120 = trunc i64 %bitcast_ln55_120" [viterbi.c:55]   --->   Operation 3061 'trunc' 'trunc_ln55_120' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3062 [1/1] (0.00ns)   --->   "%bitcast_ln55_121 = bitcast i64 %min_p_247" [viterbi.c:55]   --->   Operation 3062 'bitcast' 'bitcast_ln55_121' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3063 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_121, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3063 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln55_121 = trunc i64 %bitcast_ln55_121" [viterbi.c:55]   --->   Operation 3064 'trunc' 'trunc_ln55_121' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3065 [1/1] (0.98ns)   --->   "%icmp_ln55_240 = icmp_ne  i11 %tmp_543, i11 2047" [viterbi.c:55]   --->   Operation 3065 'icmp' 'icmp_ln55_240' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3066 [1/1] (1.43ns)   --->   "%icmp_ln55_241 = icmp_eq  i52 %trunc_ln55_120, i52 0" [viterbi.c:55]   --->   Operation 3066 'icmp' 'icmp_ln55_241' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_121)   --->   "%or_ln55_151 = or i1 %icmp_ln55_241, i1 %icmp_ln55_240" [viterbi.c:55]   --->   Operation 3067 'or' 'or_ln55_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3068 [1/1] (0.98ns)   --->   "%icmp_ln55_242 = icmp_ne  i11 %tmp_544, i11 2047" [viterbi.c:55]   --->   Operation 3068 'icmp' 'icmp_ln55_242' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3069 [1/1] (1.43ns)   --->   "%icmp_ln55_243 = icmp_eq  i52 %trunc_ln55_121, i52 0" [viterbi.c:55]   --->   Operation 3069 'icmp' 'icmp_ln55_243' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_121)   --->   "%or_ln55_152 = or i1 %icmp_ln55_243, i1 %icmp_ln55_242" [viterbi.c:55]   --->   Operation 3070 'or' 'or_ln55_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_121)   --->   "%and_ln55_120 = and i1 %or_ln55_151, i1 %or_ln55_152" [viterbi.c:55]   --->   Operation 3071 'and' 'and_ln55_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3072 [1/2] (3.02ns)   --->   "%tmp_545 = fcmp_olt  i64 %p_122, i64 %min_p_247" [viterbi.c:55]   --->   Operation 3072 'dcmp' 'tmp_545' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3073 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_121 = and i1 %and_ln55_120, i1 %tmp_545" [viterbi.c:55]   --->   Operation 3073 'and' 'and_ln55_121' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3074 [1/1] (0.62ns)   --->   "%min_p_249 = select i1 %and_ln55_121, i64 %p_122, i64 %min_p_247" [viterbi.c:55]   --->   Operation 3074 'select' 'min_p_249' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 3075 [2/2] (3.02ns)   --->   "%tmp_548 = fcmp_olt  i64 %p_123, i64 %min_p_249" [viterbi.c:55]   --->   Operation 3075 'dcmp' 'tmp_548' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.15>
ST_83 : Operation 3076 [1/1] (0.00ns)   --->   "%bitcast_ln55_122 = bitcast i64 %p_123" [viterbi.c:55]   --->   Operation 3076 'bitcast' 'bitcast_ln55_122' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_122, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3077 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3078 [1/1] (0.00ns)   --->   "%trunc_ln55_122 = trunc i64 %bitcast_ln55_122" [viterbi.c:55]   --->   Operation 3078 'trunc' 'trunc_ln55_122' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3079 [1/1] (0.00ns)   --->   "%bitcast_ln55_123 = bitcast i64 %min_p_249" [viterbi.c:55]   --->   Operation 3079 'bitcast' 'bitcast_ln55_123' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_123, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3080 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln55_123 = trunc i64 %bitcast_ln55_123" [viterbi.c:55]   --->   Operation 3081 'trunc' 'trunc_ln55_123' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3082 [1/1] (0.98ns)   --->   "%icmp_ln55_244 = icmp_ne  i11 %tmp_546, i11 2047" [viterbi.c:55]   --->   Operation 3082 'icmp' 'icmp_ln55_244' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3083 [1/1] (1.43ns)   --->   "%icmp_ln55_245 = icmp_eq  i52 %trunc_ln55_122, i52 0" [viterbi.c:55]   --->   Operation 3083 'icmp' 'icmp_ln55_245' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_123)   --->   "%or_ln55_153 = or i1 %icmp_ln55_245, i1 %icmp_ln55_244" [viterbi.c:55]   --->   Operation 3084 'or' 'or_ln55_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3085 [1/1] (0.98ns)   --->   "%icmp_ln55_246 = icmp_ne  i11 %tmp_547, i11 2047" [viterbi.c:55]   --->   Operation 3085 'icmp' 'icmp_ln55_246' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3086 [1/1] (1.43ns)   --->   "%icmp_ln55_247 = icmp_eq  i52 %trunc_ln55_123, i52 0" [viterbi.c:55]   --->   Operation 3086 'icmp' 'icmp_ln55_247' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_123)   --->   "%or_ln55_154 = or i1 %icmp_ln55_247, i1 %icmp_ln55_246" [viterbi.c:55]   --->   Operation 3087 'or' 'or_ln55_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_123)   --->   "%and_ln55_122 = and i1 %or_ln55_153, i1 %or_ln55_154" [viterbi.c:55]   --->   Operation 3088 'and' 'and_ln55_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3089 [1/2] (3.02ns)   --->   "%tmp_548 = fcmp_olt  i64 %p_123, i64 %min_p_249" [viterbi.c:55]   --->   Operation 3089 'dcmp' 'tmp_548' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3090 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_123 = and i1 %and_ln55_122, i1 %tmp_548" [viterbi.c:55]   --->   Operation 3090 'and' 'and_ln55_123' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3091 [1/1] (0.62ns)   --->   "%min_p_251 = select i1 %and_ln55_123, i64 %p_123, i64 %min_p_249" [viterbi.c:55]   --->   Operation 3091 'select' 'min_p_251' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 3092 [1/1] (0.00ns)   --->   "%bitcast_ln55_124 = bitcast i64 %p_124" [viterbi.c:55]   --->   Operation 3092 'bitcast' 'bitcast_ln55_124' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_124, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3093 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3094 [1/1] (0.00ns)   --->   "%trunc_ln55_124 = trunc i64 %bitcast_ln55_124" [viterbi.c:55]   --->   Operation 3094 'trunc' 'trunc_ln55_124' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3095 [1/1] (0.00ns)   --->   "%bitcast_ln55_125 = bitcast i64 %min_p_251" [viterbi.c:55]   --->   Operation 3095 'bitcast' 'bitcast_ln55_125' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_125, i32 52, i32 62" [viterbi.c:55]   --->   Operation 3096 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln55_125 = trunc i64 %bitcast_ln55_125" [viterbi.c:55]   --->   Operation 3097 'trunc' 'trunc_ln55_125' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3098 [1/1] (0.98ns)   --->   "%icmp_ln55_248 = icmp_ne  i11 %tmp_549, i11 2047" [viterbi.c:55]   --->   Operation 3098 'icmp' 'icmp_ln55_248' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3099 [1/1] (1.43ns)   --->   "%icmp_ln55_249 = icmp_eq  i52 %trunc_ln55_124, i52 0" [viterbi.c:55]   --->   Operation 3099 'icmp' 'icmp_ln55_249' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3100 [1/1] (0.98ns)   --->   "%icmp_ln55_250 = icmp_ne  i11 %tmp_550, i11 2047" [viterbi.c:55]   --->   Operation 3100 'icmp' 'icmp_ln55_250' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3101 [1/1] (1.43ns)   --->   "%icmp_ln55_251 = icmp_eq  i52 %trunc_ln55_125, i52 0" [viterbi.c:55]   --->   Operation 3101 'icmp' 'icmp_ln55_251' <Predicate = true> <Delay = 1.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3102 [2/2] (3.02ns)   --->   "%tmp_551 = fcmp_olt  i64 %p_124, i64 %min_p_251" [viterbi.c:55]   --->   Operation 3102 'dcmp' 'tmp_551' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.71>
ST_84 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node min_s_60)   --->   "%select_ln55_103 = select i1 %and_ln55_105, i6 53, i6 52" [viterbi.c:55]   --->   Operation 3103 'select' 'select_ln55_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node min_s_60)   --->   "%or_ln55_25 = or i1 %and_ln55_105, i1 %and_ln55_103" [viterbi.c:55]   --->   Operation 3104 'or' 'or_ln55_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3105 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_60 = select i1 %or_ln55_25, i6 %select_ln55_103, i6 %min_s_59" [viterbi.c:55]   --->   Operation 3105 'select' 'min_s_60' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node min_s_61)   --->   "%select_ln55_107 = select i1 %and_ln55_109, i6 55, i6 54" [viterbi.c:55]   --->   Operation 3106 'select' 'select_ln55_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node min_s_61)   --->   "%or_ln55_26 = or i1 %and_ln55_109, i1 %and_ln55_107" [viterbi.c:55]   --->   Operation 3107 'or' 'or_ln55_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3108 [1/1] (0.62ns) (out node of the LUT)   --->   "%min_s_61 = select i1 %or_ln55_26, i6 %select_ln55_107, i6 %min_s_60" [viterbi.c:55]   --->   Operation 3108 'select' 'min_s_61' <Predicate = true> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node min_s_62)   --->   "%select_ln55_111 = select i1 %and_ln55_113, i6 57, i6 56" [viterbi.c:55]   --->   Operation 3109 'select' 'select_ln55_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node min_s_62)   --->   "%or_ln55_27 = or i1 %and_ln55_113, i1 %and_ln55_111" [viterbi.c:55]   --->   Operation 3110 'or' 'or_ln55_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3111 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_62 = select i1 %or_ln55_27, i6 %select_ln55_111, i6 %min_s_61" [viterbi.c:55]   --->   Operation 3111 'select' 'min_s_62' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node min_s_63)   --->   "%select_ln55_115 = select i1 %and_ln55_117, i6 59, i6 58" [viterbi.c:55]   --->   Operation 3112 'select' 'select_ln55_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node min_s_63)   --->   "%or_ln55_28 = or i1 %and_ln55_117, i1 %and_ln55_115" [viterbi.c:55]   --->   Operation 3113 'or' 'or_ln55_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3114 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_63 = select i1 %or_ln55_28, i6 %select_ln55_115, i6 %min_s_62" [viterbi.c:55]   --->   Operation 3114 'select' 'min_s_63' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node min_s_64)   --->   "%select_ln55_119 = select i1 %and_ln55_121, i6 61, i6 60" [viterbi.c:55]   --->   Operation 3115 'select' 'select_ln55_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node min_s_64)   --->   "%or_ln55_29 = or i1 %and_ln55_121, i1 %and_ln55_119" [viterbi.c:55]   --->   Operation 3116 'or' 'or_ln55_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3117 [1/1] (0.60ns) (out node of the LUT)   --->   "%min_s_64 = select i1 %or_ln55_29, i6 %select_ln55_119, i6 %min_s_63" [viterbi.c:55]   --->   Operation 3117 'select' 'min_s_64' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_125)   --->   "%or_ln55_155 = or i1 %icmp_ln55_249, i1 %icmp_ln55_248" [viterbi.c:55]   --->   Operation 3118 'or' 'or_ln55_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_125)   --->   "%or_ln55_156 = or i1 %icmp_ln55_251, i1 %icmp_ln55_250" [viterbi.c:55]   --->   Operation 3119 'or' 'or_ln55_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_125)   --->   "%and_ln55_124 = and i1 %or_ln55_155, i1 %or_ln55_156" [viterbi.c:55]   --->   Operation 3120 'and' 'and_ln55_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3121 [1/2] (3.02ns)   --->   "%tmp_551 = fcmp_olt  i64 %p_124, i64 %min_p_251" [viterbi.c:55]   --->   Operation 3121 'dcmp' 'tmp_551' <Predicate = true> <Delay = 3.02> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3122 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln55_125 = and i1 %and_ln55_124, i1 %tmp_551" [viterbi.c:55]   --->   Operation 3122 'and' 'and_ln55_125' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln60_1)   --->   "%select_ln55_122 = select i1 %and_ln55_125, i6 63, i6 62" [viterbi.c:55]   --->   Operation 3123 'select' 'select_ln55_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln60_1)   --->   "%or_ln55_30 = or i1 %and_ln55_125, i1 %and_ln55_123" [viterbi.c:55]   --->   Operation 3124 'or' 'or_ln55_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln60_1)   --->   "%min_s_65 = select i1 %or_ln55_30, i6 %select_ln55_122, i6 %min_s_64" [viterbi.c:55]   --->   Operation 3125 'select' 'min_s_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3126 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_30, i3 0" [viterbi.c:60]   --->   Operation 3126 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3127 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %shl_ln3" [viterbi.c:60]   --->   Operation 3127 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%shl_ln60 = shl i16 255, i16 %zext_ln60" [viterbi.c:60]   --->   Operation 3128 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%xor_ln60 = xor i16 %shl_ln60, i16 65535" [viterbi.c:60]   --->   Operation 3129 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node or_ln60)   --->   "%and_ln60 = and i16 %path_load_1, i16 %xor_ln60" [viterbi.c:60]   --->   Operation 3130 'and' 'and_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node shl_ln60_1)   --->   "%zext_ln60_1 = zext i6 %min_s_65" [viterbi.c:60]   --->   Operation 3131 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 3132 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln60_1 = shl i16 %zext_ln60_1, i16 %zext_ln60" [viterbi.c:60]   --->   Operation 3132 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3133 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln60 = or i16 %and_ln60, i16 %shl_ln60_1" [viterbi.c:60]   --->   Operation 3133 'or' 'or_ln60' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.26>
ST_85 : Operation 3134 [1/1] (0.00ns)   --->   "%specpipeline_ln3 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:3]   --->   Operation 3134 'specpipeline' 'specpipeline_ln3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3135 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_128" [viterbi.c:9]   --->   Operation 3135 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3136 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122" [viterbi.c:51]   --->   Operation 3136 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3137 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin5" [viterbi.c:52]   --->   Operation 3137 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3138 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121" [viterbi.c:53]   --->   Operation 3138 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3139 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin" [viterbi.c:54]   --->   Operation 3139 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3140 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131" [viterbi.c:53]   --->   Operation 3140 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3141 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin9" [viterbi.c:54]   --->   Operation 3141 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3142 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [viterbi.c:53]   --->   Operation 3142 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3143 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin13" [viterbi.c:54]   --->   Operation 3143 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3144 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126" [viterbi.c:53]   --->   Operation 3144 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3145 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin17" [viterbi.c:54]   --->   Operation 3145 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3146 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [viterbi.c:53]   --->   Operation 3146 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3147 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin21" [viterbi.c:54]   --->   Operation 3147 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3148 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130" [viterbi.c:53]   --->   Operation 3148 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3149 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin25" [viterbi.c:54]   --->   Operation 3149 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3150 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [viterbi.c:53]   --->   Operation 3150 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3151 [1/1] (0.00ns)   --->   "%rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin29" [viterbi.c:54]   --->   Operation 3151 'specregionend' 'rend122' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3152 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [viterbi.c:53]   --->   Operation 3152 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3153 [1/1] (0.00ns)   --->   "%rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin34" [viterbi.c:54]   --->   Operation 3153 'specregionend' 'rend144' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3154 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125" [viterbi.c:53]   --->   Operation 3154 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3155 [1/1] (0.00ns)   --->   "%rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin42" [viterbi.c:54]   --->   Operation 3155 'specregionend' 'rend150' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3156 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120" [viterbi.c:53]   --->   Operation 3156 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3157 [1/1] (0.00ns)   --->   "%rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin50" [viterbi.c:54]   --->   Operation 3157 'specregionend' 'rend152' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3158 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [viterbi.c:53]   --->   Operation 3158 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3159 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin56" [viterbi.c:54]   --->   Operation 3159 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3160 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [viterbi.c:53]   --->   Operation 3160 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3161 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin33" [viterbi.c:54]   --->   Operation 3161 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3162 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [viterbi.c:53]   --->   Operation 3162 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3163 [1/1] (0.00ns)   --->   "%rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin35" [viterbi.c:54]   --->   Operation 3163 'specregionend' 'rend36' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3164 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [viterbi.c:53]   --->   Operation 3164 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3165 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin37" [viterbi.c:54]   --->   Operation 3165 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3166 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [viterbi.c:53]   --->   Operation 3166 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3167 [1/1] (0.00ns)   --->   "%rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin39" [viterbi.c:54]   --->   Operation 3167 'specregionend' 'rend40' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3168 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105" [viterbi.c:53]   --->   Operation 3168 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3169 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin41" [viterbi.c:54]   --->   Operation 3169 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3170 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [viterbi.c:53]   --->   Operation 3170 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3171 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin43" [viterbi.c:54]   --->   Operation 3171 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3172 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [viterbi.c:53]   --->   Operation 3172 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3173 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin45" [viterbi.c:54]   --->   Operation 3173 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3174 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [viterbi.c:53]   --->   Operation 3174 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3175 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin47" [viterbi.c:54]   --->   Operation 3175 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3176 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [viterbi.c:53]   --->   Operation 3176 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3177 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin49" [viterbi.c:54]   --->   Operation 3177 'specregionend' 'rend50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3178 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [viterbi.c:53]   --->   Operation 3178 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3179 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin51" [viterbi.c:54]   --->   Operation 3179 'specregionend' 'rend52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3180 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [viterbi.c:53]   --->   Operation 3180 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3181 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin55" [viterbi.c:54]   --->   Operation 3181 'specregionend' 'rend56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3182 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [viterbi.c:53]   --->   Operation 3182 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3183 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin57" [viterbi.c:54]   --->   Operation 3183 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3184 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [viterbi.c:53]   --->   Operation 3184 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3185 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin59" [viterbi.c:54]   --->   Operation 3185 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3186 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98" [viterbi.c:53]   --->   Operation 3186 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3187 [1/1] (0.00ns)   --->   "%rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin61" [viterbi.c:54]   --->   Operation 3187 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3188 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [viterbi.c:53]   --->   Operation 3188 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3189 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin63" [viterbi.c:54]   --->   Operation 3189 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3190 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [viterbi.c:53]   --->   Operation 3190 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3191 [1/1] (0.00ns)   --->   "%rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin64" [viterbi.c:54]   --->   Operation 3191 'specregionend' 'rend68' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3192 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [viterbi.c:53]   --->   Operation 3192 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3193 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin65" [viterbi.c:54]   --->   Operation 3193 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3194 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [viterbi.c:53]   --->   Operation 3194 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3195 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin66" [viterbi.c:54]   --->   Operation 3195 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3196 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [viterbi.c:53]   --->   Operation 3196 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3197 [1/1] (0.00ns)   --->   "%rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin67" [viterbi.c:54]   --->   Operation 3197 'specregionend' 'rend74' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3198 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [viterbi.c:53]   --->   Operation 3198 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3199 [1/1] (0.00ns)   --->   "%rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin68" [viterbi.c:54]   --->   Operation 3199 'specregionend' 'rend76' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3200 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90" [viterbi.c:53]   --->   Operation 3200 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3201 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin69" [viterbi.c:54]   --->   Operation 3201 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3202 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [viterbi.c:53]   --->   Operation 3202 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3203 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin70" [viterbi.c:54]   --->   Operation 3203 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3204 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [viterbi.c:53]   --->   Operation 3204 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3205 [1/1] (0.00ns)   --->   "%rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin71" [viterbi.c:54]   --->   Operation 3205 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3206 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [viterbi.c:53]   --->   Operation 3206 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3207 [1/1] (0.00ns)   --->   "%rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin72" [viterbi.c:54]   --->   Operation 3207 'specregionend' 'rend86' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3208 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [viterbi.c:53]   --->   Operation 3208 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3209 [1/1] (0.00ns)   --->   "%rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin73" [viterbi.c:54]   --->   Operation 3209 'specregionend' 'rend88' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3210 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [viterbi.c:53]   --->   Operation 3210 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3211 [1/1] (0.00ns)   --->   "%rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin74" [viterbi.c:54]   --->   Operation 3211 'specregionend' 'rend90' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3212 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [viterbi.c:53]   --->   Operation 3212 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3213 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin75" [viterbi.c:54]   --->   Operation 3213 'specregionend' 'rend92' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3214 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [viterbi.c:53]   --->   Operation 3214 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3215 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin76" [viterbi.c:54]   --->   Operation 3215 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3216 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [viterbi.c:53]   --->   Operation 3216 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3217 [1/1] (0.00ns)   --->   "%rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin77" [viterbi.c:54]   --->   Operation 3217 'specregionend' 'rend96' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3218 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [viterbi.c:53]   --->   Operation 3218 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3219 [1/1] (0.00ns)   --->   "%rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin78" [viterbi.c:54]   --->   Operation 3219 'specregionend' 'rend98' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3220 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [viterbi.c:53]   --->   Operation 3220 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3221 [1/1] (0.00ns)   --->   "%rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin79" [viterbi.c:54]   --->   Operation 3221 'specregionend' 'rend102' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3222 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [viterbi.c:53]   --->   Operation 3222 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3223 [1/1] (0.00ns)   --->   "%rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin80" [viterbi.c:54]   --->   Operation 3223 'specregionend' 'rend104' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3224 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [viterbi.c:53]   --->   Operation 3224 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3225 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin81" [viterbi.c:54]   --->   Operation 3225 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3226 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [viterbi.c:53]   --->   Operation 3226 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3227 [1/1] (0.00ns)   --->   "%rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin82" [viterbi.c:54]   --->   Operation 3227 'specregionend' 'rend108' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3228 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [viterbi.c:53]   --->   Operation 3228 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3229 [1/1] (0.00ns)   --->   "%rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin83" [viterbi.c:54]   --->   Operation 3229 'specregionend' 'rend110' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3230 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [viterbi.c:53]   --->   Operation 3230 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3231 [1/1] (0.00ns)   --->   "%rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin84" [viterbi.c:54]   --->   Operation 3231 'specregionend' 'rend112' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3232 [1/1] (0.00ns)   --->   "%rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [viterbi.c:53]   --->   Operation 3232 'specregionbegin' 'rbegin85' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3233 [1/1] (0.00ns)   --->   "%rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin85" [viterbi.c:54]   --->   Operation 3233 'specregionend' 'rend114' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3234 [1/1] (0.00ns)   --->   "%rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [viterbi.c:53]   --->   Operation 3234 'specregionbegin' 'rbegin86' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3235 [1/1] (0.00ns)   --->   "%rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin86" [viterbi.c:54]   --->   Operation 3235 'specregionend' 'rend116' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3236 [1/1] (0.00ns)   --->   "%rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [viterbi.c:53]   --->   Operation 3236 'specregionbegin' 'rbegin87' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3237 [1/1] (0.00ns)   --->   "%rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin87" [viterbi.c:54]   --->   Operation 3237 'specregionend' 'rend118' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3238 [1/1] (0.00ns)   --->   "%rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [viterbi.c:53]   --->   Operation 3238 'specregionbegin' 'rbegin88' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3239 [1/1] (0.00ns)   --->   "%rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin88" [viterbi.c:54]   --->   Operation 3239 'specregionend' 'rend120' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3240 [1/1] (0.00ns)   --->   "%rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [viterbi.c:53]   --->   Operation 3240 'specregionbegin' 'rbegin89' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3241 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin89" [viterbi.c:54]   --->   Operation 3241 'specregionend' 'rend124' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3242 [1/1] (0.00ns)   --->   "%rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [viterbi.c:53]   --->   Operation 3242 'specregionbegin' 'rbegin90' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3243 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin90" [viterbi.c:54]   --->   Operation 3243 'specregionend' 'rend126' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3244 [1/1] (0.00ns)   --->   "%rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [viterbi.c:53]   --->   Operation 3244 'specregionbegin' 'rbegin91' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3245 [1/1] (0.00ns)   --->   "%rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin91" [viterbi.c:54]   --->   Operation 3245 'specregionend' 'rend128' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3246 [1/1] (0.00ns)   --->   "%rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [viterbi.c:53]   --->   Operation 3246 'specregionbegin' 'rbegin92' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3247 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin92" [viterbi.c:54]   --->   Operation 3247 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3248 [1/1] (0.00ns)   --->   "%rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [viterbi.c:53]   --->   Operation 3248 'specregionbegin' 'rbegin93' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3249 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin93" [viterbi.c:54]   --->   Operation 3249 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3250 [1/1] (0.00ns)   --->   "%rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133" [viterbi.c:53]   --->   Operation 3250 'specregionbegin' 'rbegin94' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3251 [1/1] (0.00ns)   --->   "%rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin94" [viterbi.c:54]   --->   Operation 3251 'specregionend' 'rend134' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3252 [1/1] (0.00ns)   --->   "%rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [viterbi.c:53]   --->   Operation 3252 'specregionbegin' 'rbegin95' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3253 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin95" [viterbi.c:54]   --->   Operation 3253 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3254 [1/1] (0.00ns)   --->   "%rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [viterbi.c:53]   --->   Operation 3254 'specregionbegin' 'rbegin96' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3255 [1/1] (0.00ns)   --->   "%rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin96" [viterbi.c:54]   --->   Operation 3255 'specregionend' 'rend138' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3256 [1/1] (0.00ns)   --->   "%rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [viterbi.c:53]   --->   Operation 3256 'specregionbegin' 'rbegin97' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3257 [1/1] (0.00ns)   --->   "%rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin97" [viterbi.c:54]   --->   Operation 3257 'specregionend' 'rend140' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3258 [1/1] (0.00ns)   --->   "%rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [viterbi.c:53]   --->   Operation 3258 'specregionbegin' 'rbegin98' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3259 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin98" [viterbi.c:54]   --->   Operation 3259 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3260 [1/1] (0.00ns)   --->   "%rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [viterbi.c:53]   --->   Operation 3260 'specregionbegin' 'rbegin99' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3261 [1/1] (0.00ns)   --->   "%rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin99" [viterbi.c:54]   --->   Operation 3261 'specregionend' 'rend146' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3262 [1/1] (0.00ns)   --->   "%rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [viterbi.c:53]   --->   Operation 3262 'specregionbegin' 'rbegin100' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3263 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin100" [viterbi.c:54]   --->   Operation 3263 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 3264 [1/1] (2.26ns)   --->   "%store_ln60 = store i16 %or_ln60, i7 %path_addr_1" [viterbi.c:60]   --->   Operation 3264 'store' 'store_ln60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70> <RAM>
ST_85 : Operation 3265 [1/1] (0.84ns)   --->   "%store_ln60 = store i16 %or_ln60, i16 %reuse_reg" [viterbi.c:60]   --->   Operation 3265 'store' 'store_ln60' <Predicate = true> <Delay = 0.84>
ST_85 : Operation 3266 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body113" [viterbi.c:50]   --->   Operation 3266 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.27ns
The critical path consists of the following:
	'alloca' operation ('t') [8]  (0 ns)
	'load' operation ('t', /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/viterbi/viterbi/dir_test.tcl:3) on local variable 't' [21]  (0 ns)
	'add' operation ('add_ln52', viterbi.c:52) [311]  (1.36 ns)
	'mul' operation ('mul_ln52_2', viterbi.c:52) [313]  (2.91 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln52', viterbi.c:52) [32]  (2.91 ns)

 <State 3>: 2.63ns
The critical path consists of the following:
	'mul' operation ('mul_ln52_1', viterbi.c:52) [39]  (2.63 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)

 <State 12>: 4.45ns
The critical path consists of the following:
	'urem' operation ('urem_ln52_1', viterbi.c:52) [316]  (2.19 ns)
	'getelementptr' operation ('path_addr', viterbi.c:52) [318]  (0 ns)
	'load' operation ('path_load', viterbi.c:52) on array 'path' [321]  (2.27 ns)

 <State 13>: 5.48ns
The critical path consists of the following:
	'load' operation ('llike_load_4', viterbi.c:52) on array 'llike' [300]  (2.27 ns)
	'lshr' operation ('lshr_ln52', viterbi.c:52) [302]  (2.37 ns)
	'mux' operation ('tmp_33', viterbi.c:52) [310]  (0.844 ns)

 <State 14>: 5.63ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln52_2', viterbi.c:52) [325]  (2.01 ns)
	'add' operation ('add_ln54', viterbi.c:54) [352]  (1.36 ns)
	'getelementptr' operation ('transition_0_addr_4', viterbi.c:54) [354]  (0 ns)
	'load' operation ('transition_0_load_4', viterbi.c:54) on array 'transition_0' [355]  (2.27 ns)

 <State 15>: 5.48ns
The critical path consists of the following:
	'load' operation ('llike_load_7', viterbi.c:54) on array 'llike' [379]  (2.27 ns)
	'lshr' operation ('lshr_ln54_5', viterbi.c:54) [381]  (2.37 ns)
	'mux' operation ('tmp_50', viterbi.c:54) [389]  (0.844 ns)

 <State 16>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:52) [337]  (5.87 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:52) [337]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:52) [337]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:52) [337]  (5.87 ns)

 <State 20>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('min_p', viterbi.c:52) [337]  (5.87 ns)

 <State 21>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('p', viterbi.c:54) [396]  (5.87 ns)

 <State 22>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_300', viterbi.c:55) [374]  (3.02 ns)
	'and' operation ('min_s', viterbi.c:55) [375]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [376]  (0.625 ns)
	'dcmp' operation ('tmp_304', viterbi.c:55) [412]  (3.02 ns)

 <State 23>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_304', viterbi.c:55) [412]  (3.02 ns)
	'and' operation ('and_ln55_3', viterbi.c:55) [413]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [414]  (0.625 ns)
	'dcmp' operation ('tmp_307', viterbi.c:55) [449]  (3.02 ns)

 <State 24>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_307', viterbi.c:55) [449]  (3.02 ns)
	'and' operation ('and_ln55_5', viterbi.c:55) [450]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [451]  (0.625 ns)
	'dcmp' operation ('tmp_310', viterbi.c:55) [490]  (3.02 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_310', viterbi.c:55) [490]  (3.02 ns)
	'and' operation ('and_ln55_7', viterbi.c:55) [491]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [492]  (0.625 ns)
	'dcmp' operation ('tmp_313', viterbi.c:55) [527]  (3.02 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_313', viterbi.c:55) [527]  (3.02 ns)
	'and' operation ('and_ln55_9', viterbi.c:55) [528]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [529]  (0.625 ns)
	'dcmp' operation ('tmp_317', viterbi.c:55) [567]  (3.02 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_317', viterbi.c:55) [567]  (3.02 ns)
	'and' operation ('and_ln55_11', viterbi.c:55) [568]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [569]  (0.625 ns)
	'dcmp' operation ('tmp_320', viterbi.c:55) [604]  (3.02 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_320', viterbi.c:55) [604]  (3.02 ns)
	'and' operation ('and_ln55_13', viterbi.c:55) [605]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [606]  (0.625 ns)
	'dcmp' operation ('tmp_323', viterbi.c:55) [645]  (3.02 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_323', viterbi.c:55) [645]  (3.02 ns)
	'and' operation ('and_ln55_15', viterbi.c:55) [646]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [647]  (0.625 ns)
	'dcmp' operation ('tmp_327', viterbi.c:55) [682]  (3.02 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_327', viterbi.c:55) [682]  (3.02 ns)
	'and' operation ('and_ln55_17', viterbi.c:55) [683]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [684]  (0.625 ns)
	'dcmp' operation ('tmp_330', viterbi.c:55) [722]  (3.02 ns)

 <State 31>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_330', viterbi.c:55) [722]  (3.02 ns)
	'and' operation ('and_ln55_19', viterbi.c:55) [723]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [724]  (0.625 ns)
	'dcmp' operation ('tmp_333', viterbi.c:55) [759]  (3.02 ns)

 <State 32>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_333', viterbi.c:55) [759]  (3.02 ns)
	'and' operation ('and_ln55_21', viterbi.c:55) [760]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [761]  (0.625 ns)
	'dcmp' operation ('tmp_337', viterbi.c:55) [799]  (3.02 ns)

 <State 33>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_337', viterbi.c:55) [799]  (3.02 ns)
	'and' operation ('and_ln55_23', viterbi.c:55) [800]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [801]  (0.625 ns)
	'dcmp' operation ('tmp_340', viterbi.c:55) [842]  (3.02 ns)

 <State 34>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_340', viterbi.c:55) [842]  (3.02 ns)
	'and' operation ('and_ln55_25', viterbi.c:55) [843]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [844]  (0.625 ns)
	'dcmp' operation ('tmp_343', viterbi.c:55) [888]  (3.02 ns)

 <State 35>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_343', viterbi.c:55) [888]  (3.02 ns)
	'and' operation ('and_ln55_27', viterbi.c:55) [889]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [890]  (0.625 ns)
	'dcmp' operation ('tmp_346', viterbi.c:55) [931]  (3.02 ns)

 <State 36>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_346', viterbi.c:55) [931]  (3.02 ns)
	'and' operation ('and_ln55_29', viterbi.c:55) [932]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [933]  (0.625 ns)
	'dcmp' operation ('tmp_352', viterbi.c:55) [968]  (3.02 ns)

 <State 37>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_352', viterbi.c:55) [968]  (3.02 ns)
	'and' operation ('and_ln55_31', viterbi.c:55) [969]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [970]  (0.625 ns)
	'dcmp' operation ('tmp_356', viterbi.c:55) [1001]  (3.02 ns)

 <State 38>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_356', viterbi.c:55) [1001]  (3.02 ns)
	'and' operation ('and_ln55_33', viterbi.c:55) [1002]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1003]  (0.625 ns)
	'dcmp' operation ('tmp_361', viterbi.c:55) [1037]  (3.02 ns)

 <State 39>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_361', viterbi.c:55) [1037]  (3.02 ns)
	'and' operation ('and_ln55_35', viterbi.c:55) [1038]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1039]  (0.625 ns)
	'dcmp' operation ('tmp_366', viterbi.c:55) [1070]  (3.02 ns)

 <State 40>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_366', viterbi.c:55) [1070]  (3.02 ns)
	'and' operation ('and_ln55_37', viterbi.c:55) [1071]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1072]  (0.625 ns)
	'dcmp' operation ('tmp_370', viterbi.c:55) [1106]  (3.02 ns)

 <State 41>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_370', viterbi.c:55) [1106]  (3.02 ns)
	'and' operation ('and_ln55_39', viterbi.c:55) [1107]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1108]  (0.625 ns)
	'dcmp' operation ('tmp_376', viterbi.c:55) [1139]  (3.02 ns)

 <State 42>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_376', viterbi.c:55) [1139]  (3.02 ns)
	'and' operation ('and_ln55_41', viterbi.c:55) [1140]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1141]  (0.625 ns)
	'dcmp' operation ('tmp_380', viterbi.c:55) [1175]  (3.02 ns)

 <State 43>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_380', viterbi.c:55) [1175]  (3.02 ns)
	'and' operation ('and_ln55_43', viterbi.c:55) [1176]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1177]  (0.625 ns)
	'dcmp' operation ('tmp_385', viterbi.c:55) [1208]  (3.02 ns)

 <State 44>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_385', viterbi.c:55) [1208]  (3.02 ns)
	'and' operation ('and_ln55_45', viterbi.c:55) [1209]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1210]  (0.625 ns)
	'dcmp' operation ('tmp_389', viterbi.c:55) [1244]  (3.02 ns)

 <State 45>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_389', viterbi.c:55) [1244]  (3.02 ns)
	'and' operation ('and_ln55_47', viterbi.c:55) [1245]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1246]  (0.625 ns)
	'dcmp' operation ('tmp_392', viterbi.c:55) [1277]  (3.02 ns)

 <State 46>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_392', viterbi.c:55) [1277]  (3.02 ns)
	'and' operation ('and_ln55_49', viterbi.c:55) [1278]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1279]  (0.625 ns)
	'dcmp' operation ('tmp_396', viterbi.c:55) [1313]  (3.02 ns)

 <State 47>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_396', viterbi.c:55) [1313]  (3.02 ns)
	'and' operation ('and_ln55_51', viterbi.c:55) [1314]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1315]  (0.625 ns)
	'dcmp' operation ('tmp_399', viterbi.c:55) [1346]  (3.02 ns)

 <State 48>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_399', viterbi.c:55) [1346]  (3.02 ns)
	'and' operation ('and_ln55_53', viterbi.c:55) [1347]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1348]  (0.625 ns)
	'dcmp' operation ('tmp_403', viterbi.c:55) [1382]  (3.02 ns)

 <State 49>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_403', viterbi.c:55) [1382]  (3.02 ns)
	'and' operation ('and_ln55_55', viterbi.c:55) [1383]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1384]  (0.625 ns)
	'dcmp' operation ('tmp_407', viterbi.c:55) [1428]  (3.02 ns)

 <State 50>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_407', viterbi.c:55) [1428]  (3.02 ns)
	'and' operation ('and_ln55_57', viterbi.c:55) [1429]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1430]  (0.625 ns)
	'dcmp' operation ('tmp_410', viterbi.c:55) [1477]  (3.02 ns)

 <State 51>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_410', viterbi.c:55) [1477]  (3.02 ns)
	'and' operation ('and_ln55_59', viterbi.c:55) [1478]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1479]  (0.625 ns)
	'dcmp' operation ('tmp_413', viterbi.c:55) [1523]  (3.02 ns)

 <State 52>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_413', viterbi.c:55) [1523]  (3.02 ns)
	'and' operation ('and_ln55_61', viterbi.c:55) [1524]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1525]  (0.625 ns)
	'dcmp' operation ('tmp_417', viterbi.c:55) [1562]  (3.02 ns)

 <State 53>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_417', viterbi.c:55) [1562]  (3.02 ns)
	'and' operation ('and_ln55_63', viterbi.c:55) [1563]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1564]  (0.625 ns)
	'dcmp' operation ('tmp_420', viterbi.c:55) [1597]  (3.02 ns)

 <State 54>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_420', viterbi.c:55) [1597]  (3.02 ns)
	'and' operation ('and_ln55_65', viterbi.c:55) [1598]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1599]  (0.625 ns)
	'dcmp' operation ('tmp_423', viterbi.c:55) [1635]  (3.02 ns)

 <State 55>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_423', viterbi.c:55) [1635]  (3.02 ns)
	'and' operation ('and_ln55_67', viterbi.c:55) [1636]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1637]  (0.625 ns)
	'dcmp' operation ('tmp_427', viterbi.c:55) [1670]  (3.02 ns)

 <State 56>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_427', viterbi.c:55) [1670]  (3.02 ns)
	'and' operation ('and_ln55_69', viterbi.c:55) [1671]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1672]  (0.625 ns)
	'dcmp' operation ('tmp_431', viterbi.c:55) [1708]  (3.02 ns)

 <State 57>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_431', viterbi.c:55) [1708]  (3.02 ns)
	'and' operation ('and_ln55_71', viterbi.c:55) [1709]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1710]  (0.625 ns)
	'dcmp' operation ('tmp_435', viterbi.c:55) [1743]  (3.02 ns)

 <State 58>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_435', viterbi.c:55) [1743]  (3.02 ns)
	'and' operation ('and_ln55_73', viterbi.c:55) [1744]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1745]  (0.625 ns)
	'dcmp' operation ('tmp_439', viterbi.c:55) [1781]  (3.02 ns)

 <State 59>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_439', viterbi.c:55) [1781]  (3.02 ns)
	'and' operation ('and_ln55_75', viterbi.c:55) [1782]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1783]  (0.625 ns)
	'dcmp' operation ('tmp_443', viterbi.c:55) [1816]  (3.02 ns)

 <State 60>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_443', viterbi.c:55) [1816]  (3.02 ns)
	'and' operation ('and_ln55_77', viterbi.c:55) [1817]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1818]  (0.625 ns)
	'dcmp' operation ('tmp_447', viterbi.c:55) [1854]  (3.02 ns)

 <State 61>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_447', viterbi.c:55) [1854]  (3.02 ns)
	'and' operation ('and_ln55_79', viterbi.c:55) [1855]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1856]  (0.625 ns)
	'dcmp' operation ('tmp_451', viterbi.c:55) [1889]  (3.02 ns)

 <State 62>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_451', viterbi.c:55) [1889]  (3.02 ns)
	'and' operation ('and_ln55_81', viterbi.c:55) [1890]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1891]  (0.625 ns)
	'dcmp' operation ('tmp_455', viterbi.c:55) [1927]  (3.02 ns)

 <State 63>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_455', viterbi.c:55) [1927]  (3.02 ns)
	'and' operation ('and_ln55_83', viterbi.c:55) [1928]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1929]  (0.625 ns)
	'dcmp' operation ('tmp_459', viterbi.c:55) [1962]  (3.02 ns)

 <State 64>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_459', viterbi.c:55) [1962]  (3.02 ns)
	'and' operation ('and_ln55_85', viterbi.c:55) [1963]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [1964]  (0.625 ns)
	'dcmp' operation ('tmp_463', viterbi.c:55) [2000]  (3.02 ns)

 <State 65>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_463', viterbi.c:55) [2000]  (3.02 ns)
	'and' operation ('and_ln55_87', viterbi.c:55) [2001]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2002]  (0.625 ns)
	'dcmp' operation ('tmp_467', viterbi.c:55) [2035]  (3.02 ns)

 <State 66>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_467', viterbi.c:55) [2035]  (3.02 ns)
	'and' operation ('and_ln55_89', viterbi.c:55) [2036]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2037]  (0.625 ns)
	'dcmp' operation ('tmp_471', viterbi.c:55) [2073]  (3.02 ns)

 <State 67>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_471', viterbi.c:55) [2073]  (3.02 ns)
	'and' operation ('and_ln55_91', viterbi.c:55) [2074]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2075]  (0.625 ns)
	'dcmp' operation ('tmp_475', viterbi.c:55) [2108]  (3.02 ns)

 <State 68>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_475', viterbi.c:55) [2108]  (3.02 ns)
	'and' operation ('and_ln55_93', viterbi.c:55) [2109]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2110]  (0.625 ns)
	'dcmp' operation ('tmp_481', viterbi.c:55) [2144]  (3.02 ns)

 <State 69>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_481', viterbi.c:55) [2144]  (3.02 ns)
	'and' operation ('and_ln55_95', viterbi.c:55) [2145]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2146]  (0.625 ns)
	'dcmp' operation ('tmp_486', viterbi.c:55) [2177]  (3.02 ns)

 <State 70>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_486', viterbi.c:55) [2177]  (3.02 ns)
	'and' operation ('and_ln55_97', viterbi.c:55) [2178]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2179]  (0.625 ns)
	'dcmp' operation ('tmp_491', viterbi.c:55) [2213]  (3.02 ns)

 <State 71>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_491', viterbi.c:55) [2213]  (3.02 ns)
	'and' operation ('and_ln55_99', viterbi.c:55) [2214]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2215]  (0.625 ns)
	'dcmp' operation ('tmp_497', viterbi.c:55) [2246]  (3.02 ns)

 <State 72>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_497', viterbi.c:55) [2246]  (3.02 ns)
	'and' operation ('and_ln55_101', viterbi.c:55) [2247]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2248]  (0.625 ns)
	'dcmp' operation ('tmp_502', viterbi.c:55) [2282]  (3.02 ns)

 <State 73>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_502', viterbi.c:55) [2282]  (3.02 ns)
	'and' operation ('and_ln55_103', viterbi.c:55) [2283]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2284]  (0.625 ns)
	'dcmp' operation ('tmp_507', viterbi.c:55) [2315]  (3.02 ns)

 <State 74>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_507', viterbi.c:55) [2315]  (3.02 ns)
	'and' operation ('and_ln55_105', viterbi.c:55) [2316]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2317]  (0.625 ns)
	'dcmp' operation ('tmp_513', viterbi.c:55) [2351]  (3.02 ns)

 <State 75>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_513', viterbi.c:55) [2351]  (3.02 ns)
	'and' operation ('and_ln55_107', viterbi.c:55) [2352]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2353]  (0.625 ns)
	'dcmp' operation ('tmp_518', viterbi.c:55) [2384]  (3.02 ns)

 <State 76>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_518', viterbi.c:55) [2384]  (3.02 ns)
	'and' operation ('and_ln55_109', viterbi.c:55) [2385]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2386]  (0.625 ns)
	'dcmp' operation ('tmp_523', viterbi.c:55) [2420]  (3.02 ns)

 <State 77>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_523', viterbi.c:55) [2420]  (3.02 ns)
	'and' operation ('and_ln55_111', viterbi.c:55) [2421]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2422]  (0.625 ns)
	'dcmp' operation ('tmp_528', viterbi.c:55) [2453]  (3.02 ns)

 <State 78>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_528', viterbi.c:55) [2453]  (3.02 ns)
	'and' operation ('and_ln55_113', viterbi.c:55) [2454]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2455]  (0.625 ns)
	'dcmp' operation ('tmp_533', viterbi.c:55) [2489]  (3.02 ns)

 <State 79>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_533', viterbi.c:55) [2489]  (3.02 ns)
	'and' operation ('and_ln55_115', viterbi.c:55) [2490]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2491]  (0.625 ns)
	'dcmp' operation ('tmp_538', viterbi.c:55) [2522]  (3.02 ns)

 <State 80>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_538', viterbi.c:55) [2522]  (3.02 ns)
	'and' operation ('and_ln55_117', viterbi.c:55) [2523]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2524]  (0.625 ns)
	'dcmp' operation ('tmp_542', viterbi.c:55) [2558]  (3.02 ns)

 <State 81>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_542', viterbi.c:55) [2558]  (3.02 ns)
	'and' operation ('and_ln55_119', viterbi.c:55) [2559]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2560]  (0.625 ns)
	'dcmp' operation ('tmp_545', viterbi.c:55) [2592]  (3.02 ns)

 <State 82>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_545', viterbi.c:55) [2592]  (3.02 ns)
	'and' operation ('and_ln55_121', viterbi.c:55) [2593]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2594]  (0.625 ns)
	'dcmp' operation ('tmp_548', viterbi.c:55) [2629]  (3.02 ns)

 <State 83>: 7.15ns
The critical path consists of the following:
	'dcmp' operation ('tmp_548', viterbi.c:55) [2629]  (3.02 ns)
	'and' operation ('and_ln55_123', viterbi.c:55) [2630]  (0.485 ns)
	'select' operation ('min_p', viterbi.c:55) [2631]  (0.625 ns)
	'dcmp' operation ('tmp_551', viterbi.c:55) [2663]  (3.02 ns)

 <State 84>: 6.72ns
The critical path consists of the following:
	'dcmp' operation ('tmp_551', viterbi.c:55) [2663]  (3.02 ns)
	'and' operation ('and_ln55_125', viterbi.c:55) [2664]  (0.485 ns)
	'select' operation ('select_ln55_122', viterbi.c:55) [2665]  (0 ns)
	'select' operation ('min_s', viterbi.c:55) [2667]  (0 ns)
	'shl' operation ('shl_ln60_1', viterbi.c:60) [2677]  (1.53 ns)
	'or' operation ('or_ln60', viterbi.c:60) [2678]  (1.68 ns)

 <State 85>: 2.27ns
The critical path consists of the following:
	'store' operation ('store_ln60', viterbi.c:60) of variable 'or_ln60', viterbi.c:60 on array 'path' [2679]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
