#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001997caee9a0 .scope module, "fetch_stage" "fetch_stage" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCbranch";
    .port_info 3 /INPUT 1 "branch_hit";
    .port_info 4 /INPUT 1 "wrt_en";
    .port_info 5 /INPUT 128 "instr_from_mem";
    .port_info 6 /INPUT 1 "mem_data_rdy";
    .port_info 7 /INPUT 1 "data_filled_ack";
    .port_info 8 /OUTPUT 32 "PCnext";
    .port_info 9 /OUTPUT 32 "instruction";
    .port_info 10 /OUTPUT 1 "request_inst_memory";
    .port_info 11 /OUTPUT 28 "request_inst_memory_addr";
L_000001997cbb9ed0 .functor BUFZ 32, v000001997cc1d1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001997cc1d9e0_0 .var "ADDER_MUX", 31 0;
v000001997cc1dda0_0 .net "ICACHE_INSTRUCTION", 31 0, v000001997cc1d1c0_0;  1 drivers
v000001997cc1d800_0 .net "MUX_PC", 31 0, L_000001997cc20850;  1 drivers
v000001997cc1d580_0 .net "PC_ADDER_ICACHE", 31 0, v000001997cbc6ef0_0;  1 drivers
o000001997cbcc058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001997cc1d3a0_0 .net "PCbranch", 31 0, o000001997cbcc058;  0 drivers
v000001997cc1ed40_0 .var "PCnext", 31 0;
o000001997cbcc088 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1de40_0 .net "branch_hit", 0 0, o000001997cbcc088;  0 drivers
v000001997cc1e840_0 .net "cache_hit", 0 0, v000001997cc1ea20_0;  1 drivers
o000001997cbcb938 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1ede0_0 .net "clk", 0 0, o000001997cbcb938;  0 drivers
o000001997cbcbc98 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1d300_0 .net "data_filled_ack", 0 0, o000001997cbcbc98;  0 drivers
o000001997cbcbcc8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001997cc1e660_0 .net "instr_from_mem", 127 0, o000001997cbcbcc8;  0 drivers
v000001997cc1df80_0 .net "instruction", 31 0, L_000001997cbb9ed0;  1 drivers
o000001997cbcbd58 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1e340_0 .net "mem_data_rdy", 0 0, o000001997cbcbd58;  0 drivers
v000001997cc1e3e0_0 .var "request_inst_memory", 0 0;
v000001997cc1e8e0_0 .var "request_inst_memory_addr", 27 0;
v000001997cc1d080_0 .net "request_inst_memory_addr_w", 27 0, v000001997cc1e2a0_0;  1 drivers
v000001997cc1eb60_0 .net "request_inst_memory_w", 0 0, v000001997cc1d760_0;  1 drivers
o000001997cbcb9c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1eca0_0 .net "reset", 0 0, o000001997cbcb9c8;  0 drivers
o000001997cbcb9f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1d8a0_0 .net "wrt_en", 0 0, o000001997cbcb9f8;  0 drivers
S_000001997cbaab10 .scope module, "PC" "flipflop" 2 52, 3 1 0, S_000001997caee9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "regIn";
    .port_info 4 /OUTPUT 32 "regOut";
v000001997cbc6e50_0 .net "clk", 0 0, o000001997cbcb938;  alias, 0 drivers
v000001997cbc6630_0 .net "regIn", 31 0, L_000001997cc20850;  alias, 1 drivers
v000001997cbc6ef0_0 .var "regOut", 31 0;
v000001997cbc66d0_0 .net "reset", 0 0, o000001997cbcb9c8;  alias, 0 drivers
v000001997cbc6f90_0 .net "write_enable", 0 0, o000001997cbcb9f8;  alias, 0 drivers
E_000001997cbc3280 .event posedge, v000001997cbc6e50_0;
S_000001997cba5960 .scope module, "instr_cache" "iCache" 2 35, 4 3 0, S_000001997caee9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 128 "data_to_fill";
    .port_info 5 /INPUT 1 "mem_data_rdy";
    .port_info 6 /INPUT 1 "data_filled_ack";
    .port_info 7 /OUTPUT 32 "instr";
    .port_info 8 /OUTPUT 1 "cache_hit";
    .port_info 9 /OUTPUT 1 "reqI_mem";
    .port_info 10 /OUTPUT 28 "reqAddrI_mem";
v000001997cbc7030_0 .net *"_ivl_1", 25 0, L_000001997cc1fbd0;  1 drivers
L_000001997cc60088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001997cbc6450_0 .net *"_ivl_5", 1 0, L_000001997cc60088;  1 drivers
v000001997cbc6770_0 .net *"_ivl_9", 3 0, L_000001997cc20d50;  1 drivers
v000001997cbc68b0_0 .net "addr", 31 0, v000001997cbc6ef0_0;  alias, 1 drivers
v000001997cbc6a90_0 .net "addr_byte", 1 0, L_000001997cc202b0;  1 drivers
v000001997cbc6c70_0 .net "addr_index", 1 0, L_000001997cc20210;  1 drivers
v000001997cc1e700_0 .net "addr_tag", 27 0, L_000001997cc1fc70;  1 drivers
v000001997cc1e0c0 .array "cache_data", 0 3, 127 0;
v000001997cc1ea20_0 .var "cache_hit", 0 0;
v000001997cc1e160 .array "cache_tag", 0 3, 27 0;
v000001997cc1ee80_0 .var "cache_val_bit", 3 0;
v000001997cc1eac0_0 .net "clk", 0 0, o000001997cbcb938;  alias, 0 drivers
v000001997cc1e7a0_0 .net "data_filled_ack", 0 0, o000001997cbcbc98;  alias, 0 drivers
v000001997cc1e200_0 .net "data_to_fill", 127 0, o000001997cbcbcc8;  alias, 0 drivers
v000001997cc1d1c0_0 .var "instr", 31 0;
v000001997cc1d120_0 .var/i "line", 31 0;
v000001997cc1e020_0 .net "mem_data_rdy", 0 0, o000001997cbcbd58;  alias, 0 drivers
v000001997cc1d620_0 .var "pending_data", 0 0;
v000001997cc1e2a0_0 .var "reqAddrI_mem", 27 0;
v000001997cc1d760_0 .var "reqI_mem", 0 0;
v000001997cc1e5c0_0 .net "reset", 0 0, o000001997cbcb9c8;  alias, 0 drivers
v000001997cc1dee0_0 .net "wrt_en", 0 0, o000001997cbcb9f8;  alias, 0 drivers
E_000001997cbc3940 .event negedge, v000001997cbc6e50_0;
L_000001997cc1fbd0 .part v000001997cbc6ef0_0, 6, 26;
L_000001997cc1fc70 .concat [ 26 2 0 0], L_000001997cc1fbd0, L_000001997cc60088;
L_000001997cc20210 .part v000001997cbc6ef0_0, 4, 2;
L_000001997cc20d50 .part v000001997cbc6ef0_0, 0, 4;
L_000001997cc202b0 .part L_000001997cc20d50, 0, 2;
S_000001997cba6680 .scope module, "muxSelectPC" "mux2Data" 2 26, 5 2 0, S_000001997caee9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
v000001997cc1ec00_0 .net "a", 31 0, v000001997cc1d9e0_0;  1 drivers
v000001997cc1e520_0 .net "b", 31 0, o000001997cbcc058;  alias, 0 drivers
v000001997cc1d260_0 .net "select", 0 0, o000001997cbcc088;  alias, 0 drivers
v000001997cc1ef20_0 .net "y", 31 0, L_000001997cc20850;  alias, 1 drivers
L_000001997cc20850 .functor MUXZ 32, v000001997cc1d9e0_0, o000001997cbcc058, o000001997cbcc088, C4<>;
S_000001997caeeb30 .scope module, "mux2Logic" "mux2Logic" 5 25;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 4 "y";
o000001997cbcc478 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001997cc1d440_0 .net "a", 3 0, o000001997cbcc478;  0 drivers
o000001997cbcc4a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001997cc1e480_0 .net "b", 3 0, o000001997cbcc4a8;  0 drivers
o000001997cbcc4d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1e980_0 .net "select", 0 0, o000001997cbcc4d8;  0 drivers
v000001997cc1d6c0_0 .net "y", 3 0, L_000001997cc20350;  1 drivers
L_000001997cc20350 .functor MUXZ 4, o000001997cbcc478, o000001997cbcc4a8, o000001997cbcc4d8, C4<>;
S_000001997caeecc0 .scope module, "mux2RegD" "mux2RegD" 5 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 5 "a";
    .port_info 2 /INPUT 5 "b";
    .port_info 3 /OUTPUT 5 "y";
o000001997cbcc5f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001997cc1dc60_0 .net "a", 4 0, o000001997cbcc5f8;  0 drivers
o000001997cbcc628 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001997cc1d4e0_0 .net "b", 4 0, o000001997cbcc628;  0 drivers
o000001997cbcc658 .functor BUFZ 1, C4<z>; HiZ drive
v000001997cc1d940_0 .net "select", 0 0, o000001997cbcc658;  0 drivers
v000001997cc1da80_0 .net "y", 4 0, L_000001997cc1fef0;  1 drivers
L_000001997cc1fef0 .functor MUXZ 5, o000001997cbcc5f8, o000001997cbcc628, o000001997cbcc658, C4<>;
S_000001997cbaa7f0 .scope module, "mux4Data" "mux4Data" 5 48;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "y";
v000001997cc1db20_0 .net *"_ivl_1", 0 0, L_000001997cc20ad0;  1 drivers
v000001997cc1dbc0_0 .net *"_ivl_3", 0 0, L_000001997cc20710;  1 drivers
v000001997cc1dd00_0 .net *"_ivl_4", 31 0, L_000001997cc1f3b0;  1 drivers
v000001997cc207b0_0 .net *"_ivl_7", 0 0, L_000001997cc1fa90;  1 drivers
v000001997cc205d0_0 .net *"_ivl_8", 31 0, L_000001997cc1f1d0;  1 drivers
o000001997cbcc868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001997cc20c10_0 .net "a", 31 0, o000001997cbcc868;  0 drivers
o000001997cbcc898 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001997cc20b70_0 .net "b", 31 0, o000001997cbcc898;  0 drivers
o000001997cbcc8c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001997cc20a30_0 .net "c", 31 0, o000001997cbcc8c8;  0 drivers
o000001997cbcc8f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001997cc20df0_0 .net "d", 31 0, o000001997cbcc8f8;  0 drivers
o000001997cbcc928 .functor BUFZ 2, C4<zz>; HiZ drive
v000001997cc20f30_0 .net "select", 1 0, o000001997cbcc928;  0 drivers
v000001997cc20490_0 .net "y", 31 0, L_000001997cc1f270;  1 drivers
L_000001997cc20ad0 .part o000001997cbcc928, 1, 1;
L_000001997cc20710 .part o000001997cbcc928, 0, 1;
L_000001997cc1f3b0 .functor MUXZ 32, o000001997cbcc8c8, o000001997cbcc8f8, L_000001997cc20710, C4<>;
L_000001997cc1fa90 .part o000001997cbcc928, 0, 1;
L_000001997cc1f1d0 .functor MUXZ 32, o000001997cbcc868, o000001997cbcc898, L_000001997cc1fa90, C4<>;
L_000001997cc1f270 .functor MUXZ 32, L_000001997cc1f1d0, L_000001997cc1f3b0, L_000001997cc20ad0, C4<>;
S_000001997cbaa980 .scope module, "mux4Logic" "mux4Logic" 5 36;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 4 "c";
    .port_info 4 /INPUT 4 "d";
    .port_info 5 /OUTPUT 4 "y";
v000001997cc20670_0 .net *"_ivl_1", 0 0, L_000001997cc1f450;  1 drivers
v000001997cc20cb0_0 .net *"_ivl_3", 0 0, L_000001997cc1f8b0;  1 drivers
v000001997cc20e90_0 .net *"_ivl_4", 3 0, L_000001997cc1f630;  1 drivers
v000001997cc1fe50_0 .net *"_ivl_7", 0 0, L_000001997cc20030;  1 drivers
v000001997cc20990_0 .net *"_ivl_8", 3 0, L_000001997cc1f950;  1 drivers
o000001997cbccb98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001997cc20170_0 .net "a", 3 0, o000001997cbccb98;  0 drivers
o000001997cbccbc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001997cc20530_0 .net "b", 3 0, o000001997cbccbc8;  0 drivers
o000001997cbccbf8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001997cc1f090_0 .net "c", 3 0, o000001997cbccbf8;  0 drivers
o000001997cbccc28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001997cc1f130_0 .net "d", 3 0, o000001997cbccc28;  0 drivers
o000001997cbccc58 .functor BUFZ 2, C4<zz>; HiZ drive
v000001997cc1f810_0 .net "select", 1 0, o000001997cbccc58;  0 drivers
v000001997cc203f0_0 .net "y", 3 0, L_000001997cc1f4f0;  1 drivers
L_000001997cc1f450 .part o000001997cbccc58, 1, 1;
L_000001997cc1f8b0 .part o000001997cbccc58, 0, 1;
L_000001997cc1f630 .functor MUXZ 4, o000001997cbccbf8, o000001997cbccc28, L_000001997cc1f8b0, C4<>;
L_000001997cc20030 .part o000001997cbccc58, 0, 1;
L_000001997cc1f950 .functor MUXZ 4, o000001997cbccb98, o000001997cbccbc8, L_000001997cc20030, C4<>;
L_000001997cc1f4f0 .functor MUXZ 4, L_000001997cc1f950, L_000001997cc1f630, L_000001997cc1f450, C4<>;
    .scope S_000001997cba5960;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1d620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001997cc1d120_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001997cc1d120_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001997cc1d120_0;
    %store/vec4 v000001997cc1ee80_0, 4, 1;
    %load/vec4 v000001997cc1d120_0;
    %addi 1, 0, 32;
    %store/vec4 v000001997cc1d120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 3149642683, 0, 32;
    %concati/vec4 3435973836, 0, 32;
    %concati/vec4 3722304989, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001997cc1e0c0, 4, 0;
    %pushi/vec4 1, 0, 28;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001997cc1e160, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001997cc1ee80_0, 4, 1;
    %end;
    .thread T_0;
    .scope S_000001997cba5960;
T_1 ;
    %wait E_000001997cbc3940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1ea20_0, 0, 1;
    %load/vec4 v000001997cc1e5c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1ea20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001997cc1ee80_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001997cc1d1c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1d760_0, 0, 1;
T_1.0 ;
    %load/vec4 v000001997cbc6c70_0;
    %pad/u 32;
    %store/vec4 v000001997cc1d120_0, 0, 32;
    %load/vec4 v000001997cc1d620_0;
    %load/vec4 v000001997cc1e020_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001997cc1e200_0;
    %ix/getv/s 4, v000001997cc1d120_0;
    %store/vec4a v000001997cc1e0c0, 4, 0;
    %load/vec4 v000001997cc1e700_0;
    %ix/getv/s 4, v000001997cc1d120_0;
    %store/vec4a v000001997cc1e160, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001997cc1d120_0;
    %store/vec4 v000001997cc1ee80_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1d620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1d760_0, 0, 1;
T_1.2 ;
    %load/vec4 v000001997cc1d620_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001997cc1e7a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1d620_0, 0, 1;
T_1.4 ;
    %load/vec4 v000001997cc1d620_0;
    %nor/r;
    %load/vec4 v000001997cc1dee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001997cc1e700_0;
    %ix/getv/s 4, v000001997cc1d120_0;
    %load/vec4a v000001997cc1e160, 4;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001997cc1ee80_0;
    %load/vec4 v000001997cc1d120_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001997cc1ea20_0, 0, 1;
    %load/vec4 v000001997cbc6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %jmp T_1.16;
T_1.12 ;
    %ix/getv/s 4, v000001997cc1d120_0;
    %load/vec4a v000001997cc1e0c0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v000001997cc1d1c0_0, 0, 32;
    %jmp T_1.16;
T_1.13 ;
    %ix/getv/s 4, v000001997cc1d120_0;
    %load/vec4a v000001997cc1e0c0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v000001997cc1d1c0_0, 0, 32;
    %jmp T_1.16;
T_1.14 ;
    %ix/getv/s 4, v000001997cc1d120_0;
    %load/vec4a v000001997cc1e0c0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v000001997cc1d1c0_0, 0, 32;
    %jmp T_1.16;
T_1.15 ;
    %ix/getv/s 4, v000001997cc1d120_0;
    %load/vec4a v000001997cc1e0c0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v000001997cc1d1c0_0, 0, 32;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
T_1.10 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001997cc1ea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001997cc1d620_0, 0, 1;
    %load/vec4 v000001997cbc68b0_0;
    %parti/s 28, 4, 4;
    %store/vec4 v000001997cc1e2a0_0, 0, 28;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001997cc1d760_0, 0, 1;
T_1.9 ;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001997cbaab10;
T_2 ;
    %wait E_000001997cbc3280;
    %load/vec4 v000001997cbc66d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001997cbc6ef0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001997cbc6f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001997cbc6630_0;
    %assign/vec4 v000001997cbc6ef0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001997caee9a0;
T_3 ;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v000001997cc1d9e0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000001997caee9a0;
T_4 ;
    %wait E_000001997cbc3280;
    %load/vec4 v000001997cc1eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001997cc1ed40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001997cc1d9e0_0;
    %addi 4, 0, 32;
    %store/vec4 v000001997cc1d9e0_0, 0, 32;
    %load/vec4 v000001997cc1d800_0;
    %assign/vec4 v000001997cc1ed40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fetch_stage.v";
    "./Electric_Components/flipflop.v";
    "./Monocycle/iCache.v";
    "./Electric_Components/MUX_2_4_8.v";
