Is there a way to use the integrated logic analyser for debugging verilog code. If yes, how can you add the registers you want to look at?
