Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/ --output-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/ --file-set=SIM_VERILOG --report-file=html:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.html --report-file=sopcinfo:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.sopcinfo --report-file=csv:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.csv --report-file=spd:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.spd --report-file=sip:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/audio_nios.sip --report-file=cmp:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.qsys
Progress: Loading SoCKit_Audio/audio_nios.qsys
Progress: Reading input file
Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module cpu_peripheral_bridge
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding c0 [altera_clock_bridge 13.1]
Progress: Parameterizing module c0
Progress: Adding c0_001 [altera_clock_bridge 13.1]
Progress: Parameterizing module c0_001
Progress: Adding c2 [altera_clock_bridge 13.1]
Progress: Parameterizing module c2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Adding sw [altera_avalon_pio 13.1]
Progress: Parameterizing module sw
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding altpll_audio [altera_pll 13.1]
Progress: Parameterizing module altpll_audio
Progress: Adding altpll [altera_pll 13.1]
Progress: Parameterizing module altpll
Progress: Adding DDR3 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module DDR3
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding spi_temperature [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_temperature
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_nios.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..650.0 MHz
Info: audio_nios.altpll_audio: Able to implement PLL with user settings
Info: audio_nios.altpll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: audio_nios.altpll: Able to implement PLL with user settings
Info: audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: audio_nios: Generating audio_nios "audio_nios" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 73 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 12 modules, 34 connections
Info: merlin_translator_transform: After transform: 23 modules, 76 connections
Info: merlin_domain_transform: After transform: 49 modules, 231 connections
Info: merlin_router_transform: After transform: 60 modules, 273 connections
Info: merlin_traffic_limiter_transform: After transform: 62 modules, 283 connections
Info: merlin_network_to_switch_transform: After transform: 83 modules, 336 connections
Info: merlin_width_transform: After transform: 85 modules, 342 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 95 modules, 410 connections
Info: limiter_update_transform: After transform: 95 modules, 412 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 104 modules, 522 connections
Info: merlin_hierarchy_transform: After transform: 21 modules, 85 connections
Info: merlin_initial_interconnect_transform: After transform: 9 modules, 22 connections
Info: merlin_translator_transform: After transform: 15 modules, 45 connections
Info: merlin_domain_transform: After transform: 27 modules, 122 connections
Info: merlin_router_transform: After transform: 33 modules, 145 connections
Info: merlin_traffic_limiter_transform: After transform: 34 modules, 149 connections
Info: merlin_network_to_switch_transform: After transform: 45 modules, 176 connections
Info: limiter_update_transform: After transform: 45 modules, 177 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 48 modules, 222 connections
Info: merlin_hierarchy_transform: After transform: 22 modules, 90 connections
Info: merlin_mm_transform: After transform: 22 modules, 90 connections
Info: merlin_interrupt_mapper_transform: After transform: 23 modules, 94 connections
Info: merlin_interrupt_sync_transform: After transform: 27 modules, 122 connections
Info: reset_adaptation_transform: After transform: 38 modules, 127 connections
Info: cpu_peripheral_bridge: "audio_nios" instantiated altera_avalon_mm_clock_crossing_bridge "cpu_peripheral_bridge"
Info: cpu: Starting RTL generation for module 'audio_nios_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=audio_nios_cpu --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0065_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0065_cpu_gen//audio_nios_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0065_cpu_gen/  ]
Info: cpu: # 2013.12.13 14:48:28 (*) Starting Nios II generation
Info: cpu: # 2013.12.13 14:48:28 (*)   Checking for plaintext license.
Info: cpu: # 2013.12.13 14:48:29 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2013.12.13 14:48:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.13 14:48:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2013.12.13 14:48:29 (*)   Plaintext license not found.
Info: cpu: # 2013.12.13 14:48:29 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.12.13 14:48:31 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2013.12.13 14:48:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.13 14:48:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2013.12.13 14:48:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2013.12.13 14:48:31 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.12.13 14:48:31 (*)   Creating all objects for CPU
Info: cpu: # 2013.12.13 14:48:31 (*)     Testbench
Info: cpu: # 2013.12.13 14:48:31 (*)     Instruction decoding
Info: cpu: # 2013.12.13 14:48:31 (*)       Instruction fields
Info: cpu: # 2013.12.13 14:48:32 (*)       Instruction decodes
Info: cpu: # 2013.12.13 14:48:33 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2013.12.13 14:48:33 (*)       Instruction controls
Info: cpu: # 2013.12.13 14:48:33 (*)     Pipeline frontend
Info: cpu: # 2013.12.13 14:48:33 (*)     Pipeline backend
Info: cpu: # 2013.12.13 14:48:37 (*)   Creating 'C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0065_cpu_gen//audio_nios_cpu_nios2_waves.do'
Info: cpu: # 2013.12.13 14:48:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.12.13 14:48:41 (*)   Creating encrypted RTL
Info: cpu: # 2013.12.13 14:48:43 (*)   Creating IP functional simulation model
Info: cpu: # 2013.12.13 14:48:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'audio_nios_cpu'
Info: cpu: "audio_nios" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0066_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0066_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0066_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'
Info: jtag_uart: "audio_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'audio_nios_key'
Info: key:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_key --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0067_key_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0067_key_gen//audio_nios_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0067_key_gen/  ]
Info: key: Done RTL generation for module 'audio_nios_key'
Info: key: "audio_nios" instantiated altera_avalon_pio "key"
Info: pio_led: Starting RTL generation for module 'audio_nios_pio_led'
Info: pio_led:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_led --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0068_pio_led_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0068_pio_led_gen//audio_nios_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0068_pio_led_gen/  ]
Info: pio_led: Done RTL generation for module 'audio_nios_pio_led'
Info: pio_led: "audio_nios" instantiated altera_avalon_pio "pio_led"
Info: i2c_scl: Starting RTL generation for module 'audio_nios_i2c_scl'
Info: i2c_scl:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_scl --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0069_i2c_scl_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0069_i2c_scl_gen//audio_nios_i2c_scl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0069_i2c_scl_gen/  ]
Info: i2c_scl: Done RTL generation for module 'audio_nios_i2c_scl'
Info: i2c_scl: "audio_nios" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'audio_nios_i2c_sda'
Info: i2c_sda:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_sda --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0070_i2c_sda_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0070_i2c_sda_gen//audio_nios_i2c_sda_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0070_i2c_sda_gen/  ]
Info: i2c_sda: Done RTL generation for module 'audio_nios_i2c_sda'
Info: i2c_sda: "audio_nios" instantiated altera_avalon_pio "i2c_sda"
Error: audio: AUDIO_IF does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 24 or more modules remaining
Info: audio_nios: Done "audio_nios" with 21 modules, 37 files, 916468 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.spd --output-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.spd --output-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	7 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/ --output-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/ --report-file=bsf:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.qsys
Progress: Loading SoCKit_Audio/audio_nios.qsys
Progress: Reading input file
Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module cpu_peripheral_bridge
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding c0 [altera_clock_bridge 13.1]
Progress: Parameterizing module c0
Progress: Adding c0_001 [altera_clock_bridge 13.1]
Progress: Parameterizing module c0_001
Progress: Adding c2 [altera_clock_bridge 13.1]
Progress: Parameterizing module c2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Adding sw [altera_avalon_pio 13.1]
Progress: Parameterizing module sw
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding altpll_audio [altera_pll 13.1]
Progress: Parameterizing module altpll_audio
Progress: Adding altpll [altera_pll 13.1]
Progress: Parameterizing module altpll
Progress: Adding DDR3 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module DDR3
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding spi_temperature [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_temperature
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_nios.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..650.0 MHz
Info: audio_nios.altpll_audio: Able to implement PLL with user settings
Info: audio_nios.altpll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: audio_nios.altpll: Able to implement PLL with user settings
Info: audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/ --output-directory=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.html --report-file=sopcinfo:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.sopcinfo --report-file=cmp:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.cmp --report-file=qip:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/audio_nios.qip --report-file=svd --report-file=regmap:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/audio_nios.regmap --report-file=debuginfo:C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/audio_nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios.qsys --language=VERILOG
Progress: Loading SoCKit_Audio/audio_nios.qsys
Progress: Reading input file
Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 13.1]
Progress: Parameterizing module cpu_peripheral_bridge
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding c0 [altera_clock_bridge 13.1]
Progress: Parameterizing module c0
Progress: Adding c0_001 [altera_clock_bridge 13.1]
Progress: Parameterizing module c0_001
Progress: Adding c2 [altera_clock_bridge 13.1]
Progress: Parameterizing module c2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 13.1]
Progress: Parameterizing module key
Progress: Adding pio_led [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_led
Progress: Adding sw [altera_avalon_pio 13.1]
Progress: Parameterizing module sw
Progress: Adding i2c_scl [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 13.1]
Progress: Parameterizing module i2c_sda
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 13.1]
Progress: Parameterizing module clk_50
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding altpll_audio [altera_pll 13.1]
Progress: Parameterizing module altpll_audio
Progress: Adding altpll [altera_pll 13.1]
Progress: Parameterizing module altpll
Progress: Adding DDR3 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module DDR3
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding spi_temperature [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_temperature
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_nios.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..650.0 MHz
Info: audio_nios.altpll_audio: Able to implement PLL with user settings
Info: audio_nios.altpll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: audio_nios.altpll: Able to implement PLL with user settings
Info: audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: audio_nios: Generating audio_nios "audio_nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 73 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 12 modules, 34 connections
Info: merlin_translator_transform: After transform: 23 modules, 76 connections
Info: merlin_domain_transform: After transform: 49 modules, 231 connections
Info: merlin_router_transform: After transform: 60 modules, 273 connections
Info: merlin_traffic_limiter_transform: After transform: 62 modules, 283 connections
Info: merlin_network_to_switch_transform: After transform: 83 modules, 336 connections
Info: merlin_width_transform: After transform: 85 modules, 342 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 95 modules, 410 connections
Info: limiter_update_transform: After transform: 95 modules, 412 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 104 modules, 522 connections
Info: merlin_hierarchy_transform: After transform: 21 modules, 85 connections
Info: merlin_initial_interconnect_transform: After transform: 9 modules, 22 connections
Info: merlin_translator_transform: After transform: 15 modules, 45 connections
Info: merlin_domain_transform: After transform: 27 modules, 122 connections
Info: merlin_router_transform: After transform: 33 modules, 145 connections
Info: merlin_traffic_limiter_transform: After transform: 34 modules, 149 connections
Info: merlin_network_to_switch_transform: After transform: 45 modules, 176 connections
Info: limiter_update_transform: After transform: 45 modules, 177 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 48 modules, 222 connections
Info: merlin_hierarchy_transform: After transform: 22 modules, 90 connections
Info: merlin_mm_transform: After transform: 22 modules, 90 connections
Info: merlin_interrupt_mapper_transform: After transform: 23 modules, 94 connections
Info: merlin_interrupt_sync_transform: After transform: 27 modules, 122 connections
Info: reset_adaptation_transform: After transform: 38 modules, 127 connections
Info: cpu_peripheral_bridge: "audio_nios" instantiated altera_avalon_mm_clock_crossing_bridge "cpu_peripheral_bridge"
Info: cpu: Starting RTL generation for module 'audio_nios_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=audio_nios_cpu --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0072_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0072_cpu_gen//audio_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2013.12.13 14:49:32 (*) Starting Nios II generation
Info: cpu: # 2013.12.13 14:49:32 (*)   Checking for plaintext license.
Info: cpu: # 2013.12.13 14:49:34 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2013.12.13 14:49:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.13 14:49:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2013.12.13 14:49:34 (*)   Plaintext license not found.
Info: cpu: # 2013.12.13 14:49:34 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2013.12.13 14:49:36 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: cpu: # 2013.12.13 14:49:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2013.12.13 14:49:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2013.12.13 14:49:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2013.12.13 14:49:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2013.12.13 14:49:36 (*)   Creating all objects for CPU
Info: cpu: # 2013.12.13 14:49:36 (*)     Testbench
Info: cpu: # 2013.12.13 14:49:36 (*)     Instruction decoding
Info: cpu: # 2013.12.13 14:49:36 (*)       Instruction fields
Info: cpu: # 2013.12.13 14:49:36 (*)       Instruction decodes
Info: cpu: # 2013.12.13 14:49:37 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2013.12.13 14:49:37 (*)       Instruction controls
Info: cpu: # 2013.12.13 14:49:37 (*)     Pipeline frontend
Info: cpu: # 2013.12.13 14:49:38 (*)     Pipeline backend
Info: cpu: # 2013.12.13 14:49:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2013.12.13 14:49:46 (*)   Creating encrypted RTL
Info: cpu: # 2013.12.13 14:49:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'audio_nios_cpu'
Info: cpu: "audio_nios" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0073_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0073_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'
Info: jtag_uart: "audio_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'audio_nios_key'
Info: key:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_key --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0074_key_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0074_key_gen//audio_nios_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'audio_nios_key'
Info: key: "audio_nios" instantiated altera_avalon_pio "key"
Info: pio_led: Starting RTL generation for module 'audio_nios_pio_led'
Info: pio_led:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_led --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0075_pio_led_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0075_pio_led_gen//audio_nios_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'audio_nios_pio_led'
Info: pio_led: "audio_nios" instantiated altera_avalon_pio "pio_led"
Info: i2c_scl: Starting RTL generation for module 'audio_nios_i2c_scl'
Info: i2c_scl:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_scl --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0076_i2c_scl_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0076_i2c_scl_gen//audio_nios_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_scl: Done RTL generation for module 'audio_nios_i2c_scl'
Info: i2c_scl: "audio_nios" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'audio_nios_i2c_sda'
Info: i2c_sda:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_sda --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0077_i2c_sda_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0077_i2c_sda_gen//audio_nios_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'audio_nios_i2c_sda'
Info: i2c_sda: "audio_nios" instantiated altera_avalon_pio "i2c_sda"
Info: audio: "audio_nios" instantiated AUDIO_IF "audio"
Info: onchip_memory2_1: Starting RTL generation for module 'audio_nios_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2_1 --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0079_onchip_memory2_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0079_onchip_memory2_1_gen//audio_nios_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'audio_nios_onchip_memory2_1'
Info: onchip_memory2_1: "audio_nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: altpll_audio: "audio_nios" instantiated altera_pll "altpll_audio"
Info: altpll: "audio_nios" instantiated altera_pll "altpll"
Info: pipeline_bridge_swap_transform: After transform: 16 modules, 35 connections
Info: No custom instruction connections, skipping transform 
Info: DDR3: "audio_nios" instantiated altera_mem_if_ddr3_emif "DDR3"
Info: timer: Starting RTL generation for module 'audio_nios_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audio_nios_timer --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0082_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0082_timer_gen//audio_nios_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'audio_nios_timer'
Info: timer: "audio_nios" instantiated altera_avalon_timer "timer"
Info: sysid_qsys: "audio_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: spi_temperature: Starting RTL generation for module 'audio_nios_spi_temperature'
Info: spi_temperature:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=audio_nios_spi_temperature --dir=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0084_spi_temperature_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/kevin/AppData/Local/Temp/alt6052_7509322457520539783.dir/0084_spi_temperature_gen//audio_nios_spi_temperature_component_configuration.pl  --do_build_sim=0  ]
Info: spi_temperature: Done RTL generation for module 'audio_nios_spi_temperature'
Info: spi_temperature: "audio_nios" instantiated altera_avalon_spi "spi_temperature"
Info: pipeline_bridge_swap_transform: After transform: 92 modules, 307 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 92 modules, 307 connections
Info: mm_interconnect_0: "audio_nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 39 modules, 126 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 39 modules, 126 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 39 modules, 126 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 39 modules, 126 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 39 modules, 126 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 39 modules, 126 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 39 modules, 126 connections
Info: mm_interconnect_1: "audio_nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "audio_nios" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "audio_nios" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "audio_nios" instantiated altera_reset_controller "rst_controller"
Info: pll0: "DDR3" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating audio_nios_DDR3_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the audio_nios_DDR3_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "DDR3" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "DDR3" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "DDR3" instantiated altera_mem_if_ddr3_qseq "s0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: c0: "DDR3" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: oct0: "DDR3" instantiated altera_mem_if_oct "oct0"
Info: dll0: "DDR3" instantiated altera_mem_if_dll "dll0"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_master_translator.sv
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_translator.sv
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_master_agent.sv
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_004: "mm_interconnect_0" instantiated altera_merlin_router "id_router_004"
Info: id_router_005: "mm_interconnect_0" instantiated altera_merlin_router "id_router_005"
Info: id_router_006: "mm_interconnect_0" instantiated altera_merlin_router "id_router_006"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_004"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_006"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/kevin/Desktop/Final/SoCKit_Audio/audio_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: audio_nios: Done "audio_nios" with 65 modules, 213 files, 6655451 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
