|Flappy-Grades
horiz_sync_out <= VGA_SYNC:inst4.horiz_sync_out
clk => altpll0:inst2.inclk0
mouse_data <> MOUSE:inst3.mouse_data
mouse_clk <> MOUSE:inst3.mouse_clk
sw2 => FSM_test:inst.reset
pb0 => inst78.IN0
pb1 => inst47.IN0
vert_sync_out <= VGA_SYNC:inst4.vert_sync_out
train <= FSM_test:inst.trainingM
seg0_dec <= topSel.DB_MAX_OUTPUT_PORT_TYPE
seg1_dec <= bottomSel.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= VGA_SYNC:inst4.blue_out[0]
blue_out[1] <= VGA_SYNC:inst4.blue_out[1]
blue_out[2] <= VGA_SYNC:inst4.blue_out[2]
blue_out[3] <= VGA_SYNC:inst4.blue_out[3]
green_out[0] <= VGA_SYNC:inst4.green_out[0]
green_out[1] <= VGA_SYNC:inst4.green_out[1]
green_out[2] <= VGA_SYNC:inst4.green_out[2]
green_out[3] <= VGA_SYNC:inst4.green_out[3]
light[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
light[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
light[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
red_out[0] <= VGA_SYNC:inst4.red_out[0]
red_out[1] <= VGA_SYNC:inst4.red_out[1]
red_out[2] <= VGA_SYNC:inst4.red_out[2]
red_out[3] <= VGA_SYNC:inst4.red_out[3]
seg0[0] <= seven_segment_decoder_hex:inst31.LED_out[0]
seg0[1] <= seven_segment_decoder_hex:inst31.LED_out[1]
seg0[2] <= seven_segment_decoder_hex:inst31.LED_out[2]
seg0[3] <= seven_segment_decoder_hex:inst31.LED_out[3]
seg0[4] <= seven_segment_decoder_hex:inst31.LED_out[4]
seg0[5] <= seven_segment_decoder_hex:inst31.LED_out[5]
seg0[6] <= seven_segment_decoder_hex:inst31.LED_out[6]
seg0[7] <= seven_segment_decoder_hex:inst31.LED_out[7]
seg1[0] <= seven_segment_decoder_Lives:inst32.LED_out[0]
seg1[1] <= seven_segment_decoder_Lives:inst32.LED_out[1]
seg1[2] <= seven_segment_decoder_Lives:inst32.LED_out[2]
seg1[3] <= seven_segment_decoder_Lives:inst32.LED_out[3]
seg1[4] <= seven_segment_decoder_Lives:inst32.LED_out[4]
seg1[5] <= seven_segment_decoder_Lives:inst32.LED_out[5]
seg1[6] <= seven_segment_decoder_Lives:inst32.LED_out[6]
seg1[7] <= seven_segment_decoder_Lives:inst32.LED_out[7]


|Flappy-Grades|VGA_SYNC:inst4
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.DATAB
red[1] => red_out.DATAB
red[2] => red_out.DATAB
red[3] => red_out.DATAB
green[0] => green_out.DATAB
green[1] => green_out.DATAB
green[2] => green_out.DATAB
green[3] => green_out.DATAB
blue[0] => blue_out.DATAB
blue[1] => blue_out.DATAB
blue[2] => blue_out.DATAB
blue[3] => blue_out.DATAB
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|altpll0:inst2
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|Flappy-Grades|altpll0:inst2|altpll:altpll_component
inclk[0] => altpll0_altpll:auto_generated.inclk[0]
inclk[1] => altpll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Flappy-Grades|altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|spriteController:inst64
clk25Hz => edge.CLK
clk25Hz => dirt.CLK
clk25Hz => grass.CLK
clk25Hz => \backAndFore:colour[0].CLK
clk25Hz => \backAndFore:colour[1].CLK
clk25Hz => \backAndFore:colour[2].CLK
clk25Hz => \backAndFore:currInt[0].CLK
clk25Hz => \backAndFore:currInt[1].CLK
clk25Hz => \backAndFore:currInt[2].CLK
clk25Hz => \backAndFore:currInt[3].CLK
clk25Hz => \backAndFore:currInt[4].CLK
clk25Hz => \backAndFore:currInt[5].CLK
clk25Hz => \backAndFore:currInt[6].CLK
clk25Hz => \backAndFore:currInt[7].CLK
clk25Hz => \backAndFore:currInt[8].CLK
clk25Hz => \backAndFore:prevInt[0].CLK
clk25Hz => \backAndFore:prevInt[1].CLK
clk25Hz => \backAndFore:prevInt[2].CLK
clk25Hz => \backAndFore:prevInt[3].CLK
clk25Hz => \backAndFore:prevInt[4].CLK
clk25Hz => \backAndFore:prevInt[5].CLK
clk25Hz => \backAndFore:prevInt[6].CLK
clk25Hz => \backAndFore:prevInt[7].CLK
clk25Hz => \backAndFore:prevInt[8].CLK
state[0] => Equal0.IN5
state[0] => Equal1.IN5
state[0] => Equal2.IN5
state[0] => Equal3.IN5
state[0] => Equal4.IN5
state[0] => Equal5.IN5
state[1] => Equal0.IN4
state[1] => Equal1.IN4
state[1] => Equal2.IN4
state[1] => Equal3.IN4
state[1] => Equal4.IN4
state[1] => Equal5.IN4
state[2] => Equal0.IN3
state[2] => Equal1.IN3
state[2] => Equal2.IN3
state[2] => Equal3.IN3
state[2] => Equal4.IN3
state[2] => Equal5.IN3
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Equal6.IN19
pixel_row[0] => LessThan4.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Equal6.IN18
pixel_row[1] => LessThan4.IN19
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Equal6.IN17
pixel_row[2] => LessThan4.IN18
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Equal6.IN16
pixel_row[3] => LessThan4.IN17
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Equal6.IN15
pixel_row[4] => LessThan4.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Equal6.IN14
pixel_row[5] => LessThan4.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Equal6.IN13
pixel_row[6] => LessThan4.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Equal6.IN12
pixel_row[7] => LessThan4.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Equal6.IN11
pixel_row[8] => LessThan4.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Equal6.IN10
pixel_row[9] => LessThan4.IN11
pixel_col[0] => ~NO_FANOUT~
pixel_col[1] => ~NO_FANOUT~
pixel_col[2] => ~NO_FANOUT~
pixel_col[3] => ~NO_FANOUT~
pixel_col[4] => ~NO_FANOUT~
pixel_col[5] => ~NO_FANOUT~
pixel_col[6] => ~NO_FANOUT~
pixel_col[7] => ~NO_FANOUT~
pixel_col[8] => ~NO_FANOUT~
pixel_col[9] => ~NO_FANOUT~
R0[0] => R.DATAB
R0[1] => R.DATAB
R0[2] => R.DATAB
R0[3] => R.DATAB
G0[0] => G.DATAB
G0[1] => G.DATAB
G0[2] => G.DATAB
G0[3] => G.DATAB
B0[0] => B.DATAB
B0[1] => B.DATAB
B0[2] => B.DATAB
B0[3] => B.DATAB
A0 => R.IN1
R1[0] => R.DATAB
R1[1] => R.DATAB
R1[2] => R.DATAB
R1[3] => R.DATAB
G1[0] => G.DATAB
G1[1] => G.DATAB
G1[2] => G.DATAB
G1[3] => G.DATAB
B1[0] => B.DATAB
B1[1] => B.DATAB
B1[2] => B.DATAB
B1[3] => B.DATAB
A1 => R.IN1
R2[0] => R.DATAB
R2[1] => R.DATAB
R2[2] => R.DATAB
R2[3] => R.DATAB
G2[0] => G.DATAB
G2[1] => G.DATAB
G2[2] => G.DATAB
G2[3] => G.DATAB
B2[0] => B.DATAB
B2[1] => B.DATAB
B2[2] => B.DATAB
B2[3] => B.DATAB
A2 => R.IN1
R3[0] => R.DATAB
R3[1] => R.DATAB
R3[2] => R.DATAB
R3[3] => R.DATAB
G3[0] => G.DATAB
G3[1] => G.DATAB
G3[2] => G.DATAB
G3[3] => G.DATAB
B3[0] => B.DATAB
B3[1] => B.DATAB
B3[2] => B.DATAB
B3[3] => B.DATAB
A3 => R.IN1
Rmenu[0] => R.DATAB
Rmenu[0] => G.DATAB
Rmenu[1] => R.DATAB
Rmenu[1] => G.DATAB
Rmenu[2] => R.DATAB
Rmenu[2] => G.DATAB
Rmenu[3] => R.DATAB
Rmenu[3] => G.DATAB
Gmenu[0] => ~NO_FANOUT~
Gmenu[1] => ~NO_FANOUT~
Gmenu[2] => ~NO_FANOUT~
Gmenu[3] => ~NO_FANOUT~
Bmenu[0] => B.DATAB
Bmenu[1] => B.DATAB
Bmenu[2] => B.DATAB
Bmenu[3] => B.DATAB
Amenu => R.IN1
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|pipeDrawer:inst7
clk25MHz => prevPipeY[0].CLK
clk25MHz => prevPipeY[1].CLK
clk25MHz => prevPipeY[2].CLK
clk25MHz => prevPipeY[3].CLK
clk25MHz => prevPipeY[4].CLK
clk25MHz => prevPipeY[5].CLK
clk25MHz => prevPipeY[6].CLK
clk25MHz => prevPipeY[7].CLK
clk25MHz => prevPipeY[8].CLK
clk25MHz => prevPipeY[9].CLK
clk25MHz => prevPipeY[10].CLK
clk25MHz => prevPipeX[0].CLK
clk25MHz => prevPipeX[1].CLK
clk25MHz => prevPipeX[2].CLK
clk25MHz => prevPipeX[3].CLK
clk25MHz => prevPipeX[4].CLK
clk25MHz => prevPipeX[5].CLK
clk25MHz => prevPipeX[6].CLK
clk25MHz => prevPipeX[7].CLK
clk25MHz => prevPipeX[8].CLK
clk25MHz => prevPipeX[9].CLK
clk25MHz => prevPipeX[10].CLK
clk25MHz => \vert:prevVert.CLK
vertSync => vert.IN1
vertSync => \vert:prevVert.DATAIN
pipeY[0] => prevPipeY[0].DATAIN
pipeY[1] => prevPipeY[1].DATAIN
pipeY[2] => prevPipeY[2].DATAIN
pipeY[3] => prevPipeY[3].DATAIN
pipeY[4] => prevPipeY[4].DATAIN
pipeY[5] => prevPipeY[5].DATAIN
pipeY[6] => prevPipeY[6].DATAIN
pipeY[7] => prevPipeY[7].DATAIN
pipeY[8] => prevPipeY[8].DATAIN
pipeY[9] => prevPipeY[9].DATAIN
pipeY[10] => prevPipeY[10].DATAIN
pipeX[0] => prevPipeX[0].DATAIN
pipeX[1] => prevPipeX[1].DATAIN
pipeX[2] => prevPipeX[2].DATAIN
pipeX[3] => prevPipeX[3].DATAIN
pipeX[4] => prevPipeX[4].DATAIN
pipeX[5] => prevPipeX[5].DATAIN
pipeX[6] => prevPipeX[6].DATAIN
pipeX[7] => prevPipeX[7].DATAIN
pipeX[8] => prevPipeX[8].DATAIN
pipeX[9] => prevPipeX[9].DATAIN
pipeX[10] => prevPipeX[10].DATAIN
pixel_row[0] => LessThan0.IN21
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN11
pixel_row[0] => LessThan3.IN21
pixel_row[0] => LessThan4.IN21
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan12.IN19
pixel_row[0] => LessThan13.IN21
pixel_row[1] => LessThan0.IN20
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN10
pixel_row[1] => LessThan3.IN20
pixel_row[1] => LessThan4.IN20
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan12.IN18
pixel_row[1] => LessThan13.IN20
pixel_row[2] => LessThan0.IN19
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN9
pixel_row[2] => LessThan3.IN19
pixel_row[2] => LessThan4.IN19
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan12.IN17
pixel_row[2] => LessThan13.IN19
pixel_row[3] => LessThan0.IN18
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN8
pixel_row[3] => LessThan3.IN18
pixel_row[3] => LessThan4.IN18
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan12.IN16
pixel_row[3] => LessThan13.IN18
pixel_row[4] => LessThan0.IN17
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN7
pixel_row[4] => LessThan3.IN17
pixel_row[4] => LessThan4.IN17
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan12.IN15
pixel_row[4] => LessThan13.IN17
pixel_row[5] => LessThan0.IN16
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN6
pixel_row[5] => LessThan3.IN16
pixel_row[5] => LessThan4.IN16
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan12.IN14
pixel_row[5] => LessThan13.IN16
pixel_row[6] => LessThan0.IN15
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN5
pixel_row[6] => LessThan3.IN15
pixel_row[6] => LessThan4.IN15
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan12.IN13
pixel_row[6] => LessThan13.IN15
pixel_row[7] => LessThan0.IN14
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN4
pixel_row[7] => LessThan3.IN14
pixel_row[7] => LessThan4.IN14
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan12.IN12
pixel_row[7] => LessThan13.IN14
pixel_row[8] => LessThan0.IN13
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN3
pixel_row[8] => LessThan3.IN13
pixel_row[8] => LessThan4.IN13
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan12.IN11
pixel_row[8] => LessThan13.IN13
pixel_row[9] => LessThan0.IN12
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN2
pixel_row[9] => LessThan3.IN12
pixel_row[9] => LessThan4.IN12
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan12.IN10
pixel_row[9] => LessThan13.IN12
pixel_col[0] => LessThan6.IN18
pixel_col[0] => LessThan7.IN22
pixel_col[0] => LessThan8.IN19
pixel_col[0] => LessThan9.IN19
pixel_col[0] => LessThan10.IN21
pixel_col[0] => LessThan11.IN21
pixel_col[0] => LessThan14.IN11
pixel_col[0] => LessThan15.IN20
pixel_col[0] => LessThan16.IN20
pixel_col[0] => LessThan17.IN22
pixel_col[0] => LessThan18.IN20
pixel_col[0] => LessThan19.IN20
pixel_col[0] => LessThan20.IN21
pixel_col[0] => LessThan21.IN21
pixel_col[0] => LessThan22.IN20
pixel_col[0] => LessThan23.IN19
pixel_col[1] => LessThan6.IN17
pixel_col[1] => LessThan7.IN21
pixel_col[1] => LessThan8.IN18
pixel_col[1] => LessThan9.IN18
pixel_col[1] => LessThan10.IN20
pixel_col[1] => LessThan11.IN20
pixel_col[1] => LessThan14.IN10
pixel_col[1] => LessThan15.IN19
pixel_col[1] => LessThan16.IN19
pixel_col[1] => LessThan17.IN21
pixel_col[1] => LessThan18.IN19
pixel_col[1] => LessThan19.IN19
pixel_col[1] => LessThan20.IN20
pixel_col[1] => LessThan21.IN20
pixel_col[1] => LessThan22.IN19
pixel_col[1] => LessThan23.IN18
pixel_col[2] => LessThan6.IN16
pixel_col[2] => LessThan7.IN20
pixel_col[2] => LessThan8.IN17
pixel_col[2] => LessThan9.IN17
pixel_col[2] => LessThan10.IN19
pixel_col[2] => LessThan11.IN19
pixel_col[2] => LessThan14.IN9
pixel_col[2] => LessThan15.IN18
pixel_col[2] => LessThan16.IN18
pixel_col[2] => LessThan17.IN20
pixel_col[2] => LessThan18.IN18
pixel_col[2] => LessThan19.IN18
pixel_col[2] => LessThan20.IN19
pixel_col[2] => LessThan21.IN19
pixel_col[2] => LessThan22.IN18
pixel_col[2] => LessThan23.IN17
pixel_col[3] => LessThan6.IN15
pixel_col[3] => LessThan7.IN19
pixel_col[3] => LessThan8.IN16
pixel_col[3] => LessThan9.IN16
pixel_col[3] => LessThan10.IN18
pixel_col[3] => LessThan11.IN18
pixel_col[3] => LessThan14.IN8
pixel_col[3] => LessThan15.IN17
pixel_col[3] => LessThan16.IN17
pixel_col[3] => LessThan17.IN19
pixel_col[3] => LessThan18.IN17
pixel_col[3] => LessThan19.IN17
pixel_col[3] => LessThan20.IN18
pixel_col[3] => LessThan21.IN18
pixel_col[3] => LessThan22.IN17
pixel_col[3] => LessThan23.IN16
pixel_col[4] => LessThan6.IN14
pixel_col[4] => LessThan7.IN18
pixel_col[4] => LessThan8.IN15
pixel_col[4] => LessThan9.IN15
pixel_col[4] => LessThan10.IN17
pixel_col[4] => LessThan11.IN17
pixel_col[4] => LessThan14.IN7
pixel_col[4] => LessThan15.IN16
pixel_col[4] => LessThan16.IN16
pixel_col[4] => LessThan17.IN18
pixel_col[4] => LessThan18.IN16
pixel_col[4] => LessThan19.IN16
pixel_col[4] => LessThan20.IN17
pixel_col[4] => LessThan21.IN17
pixel_col[4] => LessThan22.IN16
pixel_col[4] => LessThan23.IN15
pixel_col[5] => LessThan6.IN13
pixel_col[5] => LessThan7.IN17
pixel_col[5] => LessThan8.IN14
pixel_col[5] => LessThan9.IN14
pixel_col[5] => LessThan10.IN16
pixel_col[5] => LessThan11.IN16
pixel_col[5] => LessThan14.IN6
pixel_col[5] => LessThan15.IN15
pixel_col[5] => LessThan16.IN15
pixel_col[5] => LessThan17.IN17
pixel_col[5] => LessThan18.IN15
pixel_col[5] => LessThan19.IN15
pixel_col[5] => LessThan20.IN16
pixel_col[5] => LessThan21.IN16
pixel_col[5] => LessThan22.IN15
pixel_col[5] => LessThan23.IN14
pixel_col[6] => LessThan6.IN12
pixel_col[6] => LessThan7.IN16
pixel_col[6] => LessThan8.IN13
pixel_col[6] => LessThan9.IN13
pixel_col[6] => LessThan10.IN15
pixel_col[6] => LessThan11.IN15
pixel_col[6] => LessThan14.IN5
pixel_col[6] => LessThan15.IN14
pixel_col[6] => LessThan16.IN14
pixel_col[6] => LessThan17.IN16
pixel_col[6] => LessThan18.IN14
pixel_col[6] => LessThan19.IN14
pixel_col[6] => LessThan20.IN15
pixel_col[6] => LessThan21.IN15
pixel_col[6] => LessThan22.IN14
pixel_col[6] => LessThan23.IN13
pixel_col[7] => LessThan6.IN11
pixel_col[7] => LessThan7.IN15
pixel_col[7] => LessThan8.IN12
pixel_col[7] => LessThan9.IN12
pixel_col[7] => LessThan10.IN14
pixel_col[7] => LessThan11.IN14
pixel_col[7] => LessThan14.IN4
pixel_col[7] => LessThan15.IN13
pixel_col[7] => LessThan16.IN13
pixel_col[7] => LessThan17.IN15
pixel_col[7] => LessThan18.IN13
pixel_col[7] => LessThan19.IN13
pixel_col[7] => LessThan20.IN14
pixel_col[7] => LessThan21.IN14
pixel_col[7] => LessThan22.IN13
pixel_col[7] => LessThan23.IN12
pixel_col[8] => LessThan6.IN10
pixel_col[8] => LessThan7.IN14
pixel_col[8] => LessThan8.IN11
pixel_col[8] => LessThan9.IN11
pixel_col[8] => LessThan10.IN13
pixel_col[8] => LessThan11.IN13
pixel_col[8] => LessThan14.IN3
pixel_col[8] => LessThan15.IN12
pixel_col[8] => LessThan16.IN12
pixel_col[8] => LessThan17.IN14
pixel_col[8] => LessThan18.IN12
pixel_col[8] => LessThan19.IN12
pixel_col[8] => LessThan20.IN13
pixel_col[8] => LessThan21.IN13
pixel_col[8] => LessThan22.IN12
pixel_col[8] => LessThan23.IN11
pixel_col[9] => LessThan6.IN9
pixel_col[9] => LessThan7.IN13
pixel_col[9] => LessThan8.IN10
pixel_col[9] => LessThan9.IN10
pixel_col[9] => LessThan10.IN12
pixel_col[9] => LessThan11.IN12
pixel_col[9] => LessThan14.IN2
pixel_col[9] => LessThan15.IN11
pixel_col[9] => LessThan16.IN11
pixel_col[9] => LessThan17.IN13
pixel_col[9] => LessThan18.IN11
pixel_col[9] => LessThan19.IN11
pixel_col[9] => LessThan20.IN12
pixel_col[9] => LessThan21.IN12
pixel_col[9] => LessThan22.IN11
pixel_col[9] => LessThan23.IN10
R[0] <= <GND>
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= <GND>
R[3] <= <GND>
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= <GND>
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= <GND>
B[3] <= <GND>
A <= pipeOn.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|pipePhysics:inst13
v_sync => col[0].CLK
v_sync => col[1].CLK
v_sync => col[2].CLK
v_sync => col[3].CLK
v_sync => col[4].CLK
v_sync => col[5].CLK
v_sync => col[6].CLK
v_sync => col[7].CLK
v_sync => col[8].CLK
v_sync => col[9].CLK
v_sync => col[10].CLK
v_sync => row[0].CLK
v_sync => row[1].CLK
v_sync => row[2].CLK
v_sync => row[3].CLK
v_sync => row[4].CLK
v_sync => row[5].CLK
v_sync => row[6].CLK
v_sync => row[7].CLK
v_sync => row[8].CLK
v_sync => row[9].CLK
v_sync => row[10].CLK
v_sync => lfsr[1].CLK
v_sync => lfsr[2].CLK
v_sync => lfsr[3].CLK
v_sync => lfsr[4].CLK
v_sync => lfsr[5].CLK
v_sync => down.CLK
v_sync => moveActive.CLK
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => process_0.IN1
Reset => process_0.IN1
FSM[0] => Equal0.IN5
FSM[0] => Equal1.IN5
FSM[0] => Equal2.IN5
FSM[1] => Equal0.IN4
FSM[1] => Equal1.IN4
FSM[1] => Equal2.IN4
FSM[2] => Equal0.IN3
FSM[2] => Equal1.IN3
FSM[2] => Equal2.IN3
speed[0] => Add2.IN11
speed[1] => Add2.IN10
speed[2] => Add2.IN9
speed[3] => Add2.IN8
rowOut[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
rowOut[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
rowOut[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
rowOut[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
rowOut[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
rowOut[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
rowOut[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
rowOut[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
rowOut[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
rowOut[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
rowOut[10] <= row[10].DB_MAX_OUTPUT_PORT_TYPE
colOut[0] <= col[0].DB_MAX_OUTPUT_PORT_TYPE
colOut[1] <= col[1].DB_MAX_OUTPUT_PORT_TYPE
colOut[2] <= col[2].DB_MAX_OUTPUT_PORT_TYPE
colOut[3] <= col[3].DB_MAX_OUTPUT_PORT_TYPE
colOut[4] <= col[4].DB_MAX_OUTPUT_PORT_TYPE
colOut[5] <= col[5].DB_MAX_OUTPUT_PORT_TYPE
colOut[6] <= col[6].DB_MAX_OUTPUT_PORT_TYPE
colOut[7] <= col[7].DB_MAX_OUTPUT_PORT_TYPE
colOut[8] <= col[8].DB_MAX_OUTPUT_PORT_TYPE
colOut[9] <= col[9].DB_MAX_OUTPUT_PORT_TYPE
colOut[10] <= col[10].DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|collisionDetect:inst65
v_sync => ~NO_FANOUT~
pipeCol[0] => LessThan2.IN22
pipeCol[0] => LessThan3.IN22
pipeCol[1] => LessThan2.IN21
pipeCol[1] => LessThan3.IN21
pipeCol[2] => Add0.IN18
pipeCol[2] => LessThan3.IN20
pipeCol[3] => Add0.IN17
pipeCol[3] => LessThan3.IN19
pipeCol[4] => Add0.IN16
pipeCol[4] => LessThan3.IN18
pipeCol[5] => Add0.IN15
pipeCol[5] => LessThan3.IN17
pipeCol[6] => Add0.IN14
pipeCol[6] => LessThan3.IN16
pipeCol[7] => Add0.IN13
pipeCol[7] => LessThan3.IN15
pipeCol[8] => Add0.IN12
pipeCol[8] => LessThan3.IN14
pipeCol[9] => Add0.IN11
pipeCol[9] => LessThan3.IN13
pipeCol[10] => Add0.IN10
pipeCol[10] => LessThan3.IN12
pipeRow[0] => LessThan4.IN11
pipeRow[0] => LessThan5.IN17
pipeRow[1] => Add1.IN20
pipeRow[1] => LessThan5.IN16
pipeRow[2] => Add1.IN19
pipeRow[2] => LessThan5.IN15
pipeRow[3] => Add1.IN18
pipeRow[3] => LessThan5.IN14
pipeRow[4] => Add1.IN17
pipeRow[4] => LessThan5.IN13
pipeRow[5] => Add1.IN16
pipeRow[5] => LessThan5.IN12
pipeRow[6] => Add1.IN15
pipeRow[6] => LessThan5.IN11
pipeRow[7] => Add1.IN14
pipeRow[7] => LessThan5.IN10
pipeRow[8] => Add1.IN13
pipeRow[8] => LessThan5.IN9
pipeRow[9] => Add1.IN12
pipeRow[9] => LessThan5.IN8
pipeRow[10] => Add1.IN11
pipeRow[10] => LessThan5.IN7
pipeCol2[0] => LessThan6.IN22
pipeCol2[0] => LessThan7.IN22
pipeCol2[1] => LessThan6.IN21
pipeCol2[1] => LessThan7.IN21
pipeCol2[2] => Add3.IN18
pipeCol2[2] => LessThan7.IN20
pipeCol2[3] => Add3.IN17
pipeCol2[3] => LessThan7.IN19
pipeCol2[4] => Add3.IN16
pipeCol2[4] => LessThan7.IN18
pipeCol2[5] => Add3.IN15
pipeCol2[5] => LessThan7.IN17
pipeCol2[6] => Add3.IN14
pipeCol2[6] => LessThan7.IN16
pipeCol2[7] => Add3.IN13
pipeCol2[7] => LessThan7.IN15
pipeCol2[8] => Add3.IN12
pipeCol2[8] => LessThan7.IN14
pipeCol2[9] => Add3.IN11
pipeCol2[9] => LessThan7.IN13
pipeCol2[10] => Add3.IN10
pipeCol2[10] => LessThan7.IN12
pipeRow2[0] => LessThan8.IN11
pipeRow2[0] => LessThan9.IN17
pipeRow2[1] => Add4.IN20
pipeRow2[1] => LessThan9.IN16
pipeRow2[2] => Add4.IN19
pipeRow2[2] => LessThan9.IN15
pipeRow2[3] => Add4.IN18
pipeRow2[3] => LessThan9.IN14
pipeRow2[4] => Add4.IN17
pipeRow2[4] => LessThan9.IN13
pipeRow2[5] => Add4.IN16
pipeRow2[5] => LessThan9.IN12
pipeRow2[6] => Add4.IN15
pipeRow2[6] => LessThan9.IN11
pipeRow2[7] => Add4.IN14
pipeRow2[7] => LessThan9.IN10
pipeRow2[8] => Add4.IN13
pipeRow2[8] => LessThan9.IN9
pipeRow2[9] => Add4.IN12
pipeRow2[9] => LessThan9.IN8
pipeRow2[10] => Add4.IN11
pipeRow2[10] => LessThan9.IN7
pipeCol3[0] => LessThan10.IN22
pipeCol3[0] => LessThan11.IN22
pipeCol3[1] => LessThan10.IN21
pipeCol3[1] => LessThan11.IN21
pipeCol3[2] => Add5.IN18
pipeCol3[2] => LessThan11.IN20
pipeCol3[3] => Add5.IN17
pipeCol3[3] => LessThan11.IN19
pipeCol3[4] => Add5.IN16
pipeCol3[4] => LessThan11.IN18
pipeCol3[5] => Add5.IN15
pipeCol3[5] => LessThan11.IN17
pipeCol3[6] => Add5.IN14
pipeCol3[6] => LessThan11.IN16
pipeCol3[7] => Add5.IN13
pipeCol3[7] => LessThan11.IN15
pipeCol3[8] => Add5.IN12
pipeCol3[8] => LessThan11.IN14
pipeCol3[9] => Add5.IN11
pipeCol3[9] => LessThan11.IN13
pipeCol3[10] => Add5.IN10
pipeCol3[10] => LessThan11.IN12
pipeRow3[0] => LessThan12.IN11
pipeRow3[0] => LessThan13.IN17
pipeRow3[1] => Add6.IN20
pipeRow3[1] => LessThan13.IN16
pipeRow3[2] => Add6.IN19
pipeRow3[2] => LessThan13.IN15
pipeRow3[3] => Add6.IN18
pipeRow3[3] => LessThan13.IN14
pipeRow3[4] => Add6.IN17
pipeRow3[4] => LessThan13.IN13
pipeRow3[5] => Add6.IN16
pipeRow3[5] => LessThan13.IN12
pipeRow3[6] => Add6.IN15
pipeRow3[6] => LessThan13.IN11
pipeRow3[7] => Add6.IN14
pipeRow3[7] => LessThan13.IN10
pipeRow3[8] => Add6.IN13
pipeRow3[8] => LessThan13.IN9
pipeRow3[9] => Add6.IN12
pipeRow3[9] => LessThan13.IN8
pipeRow3[10] => Add6.IN11
pipeRow3[10] => LessThan13.IN7
birdRow[0] => LessThan0.IN22
birdRow[0] => LessThan1.IN22
birdRow[0] => LessThan4.IN22
birdRow[0] => LessThan5.IN22
birdRow[0] => LessThan8.IN22
birdRow[0] => LessThan9.IN22
birdRow[0] => LessThan12.IN22
birdRow[0] => LessThan13.IN22
birdRow[1] => LessThan0.IN21
birdRow[1] => LessThan1.IN21
birdRow[1] => LessThan4.IN21
birdRow[1] => LessThan5.IN21
birdRow[1] => LessThan8.IN21
birdRow[1] => LessThan9.IN21
birdRow[1] => LessThan12.IN21
birdRow[1] => LessThan13.IN21
birdRow[2] => LessThan0.IN20
birdRow[2] => LessThan1.IN20
birdRow[2] => LessThan4.IN20
birdRow[2] => LessThan5.IN20
birdRow[2] => LessThan8.IN20
birdRow[2] => LessThan9.IN20
birdRow[2] => LessThan12.IN20
birdRow[2] => LessThan13.IN20
birdRow[3] => LessThan0.IN19
birdRow[3] => LessThan1.IN19
birdRow[3] => LessThan4.IN19
birdRow[3] => LessThan5.IN19
birdRow[3] => LessThan8.IN19
birdRow[3] => LessThan9.IN19
birdRow[3] => LessThan12.IN19
birdRow[3] => LessThan13.IN19
birdRow[4] => LessThan0.IN18
birdRow[4] => LessThan1.IN18
birdRow[4] => LessThan4.IN18
birdRow[4] => LessThan5.IN18
birdRow[4] => LessThan8.IN18
birdRow[4] => LessThan9.IN18
birdRow[4] => LessThan12.IN18
birdRow[4] => LessThan13.IN18
birdRow[5] => LessThan0.IN17
birdRow[5] => LessThan1.IN17
birdRow[5] => LessThan4.IN17
birdRow[5] => Add2.IN12
birdRow[5] => LessThan8.IN17
birdRow[5] => LessThan12.IN17
birdRow[6] => LessThan0.IN16
birdRow[6] => LessThan1.IN16
birdRow[6] => LessThan4.IN16
birdRow[6] => Add2.IN11
birdRow[6] => LessThan8.IN16
birdRow[6] => LessThan12.IN16
birdRow[7] => LessThan0.IN15
birdRow[7] => LessThan1.IN15
birdRow[7] => LessThan4.IN15
birdRow[7] => Add2.IN10
birdRow[7] => LessThan8.IN15
birdRow[7] => LessThan12.IN15
birdRow[8] => LessThan0.IN14
birdRow[8] => LessThan1.IN14
birdRow[8] => LessThan4.IN14
birdRow[8] => Add2.IN9
birdRow[8] => LessThan8.IN14
birdRow[8] => LessThan12.IN14
birdRow[9] => LessThan0.IN13
birdRow[9] => LessThan1.IN13
birdRow[9] => LessThan4.IN13
birdRow[9] => Add2.IN8
birdRow[9] => LessThan8.IN13
birdRow[9] => LessThan12.IN13
birdRow[10] => LessThan0.IN12
birdRow[10] => LessThan1.IN12
birdRow[10] => LessThan4.IN12
birdRow[10] => Add2.IN7
birdRow[10] => LessThan8.IN12
birdRow[10] => LessThan12.IN12
collision <= collision.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|birdPhysics:inst5
v_sync => prevCntrl.CLK
v_sync => row[0].CLK
v_sync => row[1].CLK
v_sync => row[2].CLK
v_sync => row[3].CLK
v_sync => row[4].CLK
v_sync => row[5].CLK
v_sync => row[6].CLK
v_sync => row[7].CLK
v_sync => row[8].CLK
v_sync => jumpNum[0].CLK
v_sync => jumpNum[1].CLK
v_sync => jumpNum[2].CLK
v_sync => jumpNum[3].CLK
v_sync => jumpNum[4].CLK
v_sync => jumpNum[5].CLK
v_sync => jumpNum[6].CLK
v_sync => jumpNum[7].CLK
v_sync => jumpNum[8].CLK
v_sync => jumpNum[9].CLK
v_sync => jumpNum[10].CLK
v_sync => jumpNum[11].CLK
v_sync => jumpNum[12].CLK
v_sync => jumpNum[13].CLK
v_sync => jumpNum[14].CLK
v_sync => jumpNum[15].CLK
v_sync => jumpNum[16].CLK
v_sync => jumpNum[17].CLK
v_sync => jumpNum[18].CLK
v_sync => jumpNum[19].CLK
v_sync => jumpNum[20].CLK
v_sync => jumpNum[21].CLK
v_sync => jumpNum[22].CLK
v_sync => jumpNum[23].CLK
v_sync => jumpNum[24].CLK
v_sync => jumpNum[25].CLK
v_sync => jumpNum[26].CLK
v_sync => jumpNum[27].CLK
v_sync => jumpNum[28].CLK
v_sync => jumpNum[29].CLK
v_sync => jumpNum[30].CLK
v_sync => jumpNum[31].CLK
v_sync => start.CLK
v_sync => edgeDetect.CLK
controlSig => process_0.IN1
controlSig => prevCntrl.DATAIN
Reset => start.OUTPUTSELECT
FSM[0] => Equal0.IN5
FSM[0] => Equal1.IN5
FSM[0] => Equal2.IN5
FSM[1] => Equal0.IN4
FSM[1] => Equal1.IN4
FSM[1] => Equal2.IN4
FSM[2] => Equal0.IN3
FSM[2] => Equal1.IN3
FSM[2] => Equal2.IN3
rowOut[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
rowOut[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
rowOut[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
rowOut[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
rowOut[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
rowOut[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
rowOut[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
rowOut[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
rowOut[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
rowOut[9] <= <GND>
rowOut[10] <= <GND>


|Flappy-Grades|MOUSE:inst3
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|FSM_test:inst
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
gameSel => NEXT_STATE_DECODE.IN0
gameSel => NEXT_STATE_DECODE.IN0
trainSel => NEXT_STATE_DECODE.IN1
trainSel => NEXT_STATE_DECODE.IN1
pauseSel => NEXT_STATE_DECODE.IN0
pauseSel => Selector2.IN4
pauseSel => Selector6.IN2
winState => NEXT_STATE_DECODE.IN0
winState => NEXT_STATE_DECODE.IN1
winState => NEXT_STATE_DECODE.IN0
loseState => NEXT_STATE_DECODE.IN1
loseState => NEXT_STATE_DECODE.IN1
loseState => NEXT_STATE_DECODE.IN1
menuSel => next_state.DATAA
menuSel => NEXT_STATE_DECODE.IN0
menuSel => next_state.DATAA
menuSel => NEXT_STATE_DECODE.IN0
replaySel => NEXT_STATE_DECODE.IN1
replaySel => NEXT_STATE_DECODE.IN1
trainingM <= comb.DB_MAX_OUTPUT_PORT_TYPE
output[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|start:inst44
clk => ~NO_FANOUT~
pixel_row[0] => Add3.IN20
pixel_row[0] => LessThan3.IN20
pixel_row[0] => Add9.IN20
pixel_row[0] => LessThan9.IN20
pixel_row[0] => LessThan11.IN20
pixel_row[1] => Add3.IN19
pixel_row[1] => LessThan3.IN19
pixel_row[1] => Add9.IN19
pixel_row[1] => LessThan9.IN19
pixel_row[1] => LessThan11.IN19
pixel_row[2] => Add3.IN18
pixel_row[2] => LessThan3.IN18
pixel_row[2] => Add9.IN18
pixel_row[2] => LessThan9.IN18
pixel_row[2] => LessThan11.IN18
pixel_row[3] => Add3.IN17
pixel_row[3] => LessThan3.IN17
pixel_row[3] => Add9.IN17
pixel_row[3] => LessThan9.IN17
pixel_row[3] => LessThan11.IN17
pixel_row[4] => Add3.IN16
pixel_row[4] => LessThan3.IN16
pixel_row[4] => Add9.IN16
pixel_row[4] => LessThan9.IN16
pixel_row[4] => LessThan11.IN16
pixel_row[5] => Add3.IN15
pixel_row[5] => LessThan3.IN15
pixel_row[5] => Add9.IN15
pixel_row[5] => LessThan9.IN15
pixel_row[5] => LessThan11.IN15
pixel_row[6] => Add3.IN14
pixel_row[6] => LessThan3.IN14
pixel_row[6] => Add9.IN14
pixel_row[6] => LessThan9.IN14
pixel_row[6] => LessThan11.IN14
pixel_row[7] => Add3.IN13
pixel_row[7] => LessThan3.IN13
pixel_row[7] => Add9.IN13
pixel_row[7] => LessThan9.IN13
pixel_row[7] => LessThan11.IN13
pixel_row[8] => Add3.IN12
pixel_row[8] => LessThan3.IN12
pixel_row[8] => Add9.IN12
pixel_row[8] => LessThan9.IN12
pixel_row[8] => LessThan11.IN12
pixel_row[9] => Add3.IN11
pixel_row[9] => LessThan3.IN11
pixel_row[9] => Add9.IN11
pixel_row[9] => LessThan9.IN11
pixel_row[9] => LessThan11.IN11
pixel_column[0] => Add1.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan4.IN22
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN22
pixel_column[0] => LessThan7.IN20
pixel_column[1] => Add1.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan4.IN21
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN21
pixel_column[1] => LessThan7.IN19
pixel_column[2] => Add1.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan4.IN20
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN20
pixel_column[2] => LessThan7.IN18
pixel_column[3] => Add1.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan4.IN19
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN19
pixel_column[3] => LessThan7.IN17
pixel_column[4] => Add1.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan4.IN18
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN18
pixel_column[4] => LessThan7.IN16
pixel_column[5] => Add1.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan4.IN17
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN17
pixel_column[5] => LessThan7.IN15
pixel_column[6] => Add1.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan4.IN16
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN16
pixel_column[6] => LessThan7.IN14
pixel_column[7] => Add1.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan4.IN15
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN15
pixel_column[7] => LessThan7.IN13
pixel_column[8] => Add1.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan4.IN14
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN14
pixel_column[8] => LessThan7.IN12
pixel_column[9] => Add1.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan4.IN13
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN13
pixel_column[9] => LessThan7.IN11
ball_y_pos[0] => LessThan2.IN20
ball_y_pos[0] => Add4.IN20
ball_y_pos[0] => LessThan14.IN20
ball_y_pos[0] => Add13.IN20
ball_y_pos[0] => LessThan16.IN20
ball_y_pos[1] => LessThan2.IN19
ball_y_pos[1] => Add4.IN19
ball_y_pos[1] => LessThan14.IN19
ball_y_pos[1] => Add13.IN19
ball_y_pos[1] => LessThan16.IN19
ball_y_pos[2] => LessThan2.IN18
ball_y_pos[2] => Add4.IN18
ball_y_pos[2] => LessThan14.IN18
ball_y_pos[2] => Add13.IN18
ball_y_pos[2] => LessThan16.IN18
ball_y_pos[3] => LessThan2.IN17
ball_y_pos[3] => Add4.IN17
ball_y_pos[3] => LessThan14.IN17
ball_y_pos[3] => Add13.IN17
ball_y_pos[3] => LessThan16.IN17
ball_y_pos[4] => LessThan2.IN16
ball_y_pos[4] => Add4.IN16
ball_y_pos[4] => LessThan14.IN16
ball_y_pos[4] => Add13.IN16
ball_y_pos[4] => LessThan16.IN16
ball_y_pos[5] => LessThan2.IN15
ball_y_pos[5] => Add4.IN15
ball_y_pos[5] => LessThan14.IN15
ball_y_pos[5] => Add13.IN15
ball_y_pos[5] => LessThan16.IN15
ball_y_pos[6] => LessThan2.IN14
ball_y_pos[6] => Add4.IN14
ball_y_pos[6] => LessThan14.IN14
ball_y_pos[6] => Add13.IN14
ball_y_pos[6] => LessThan16.IN14
ball_y_pos[7] => LessThan2.IN13
ball_y_pos[7] => Add4.IN13
ball_y_pos[7] => LessThan14.IN13
ball_y_pos[7] => Add13.IN13
ball_y_pos[7] => LessThan16.IN13
ball_y_pos[8] => LessThan2.IN12
ball_y_pos[8] => Add4.IN12
ball_y_pos[8] => LessThan14.IN12
ball_y_pos[8] => Add13.IN12
ball_y_pos[8] => LessThan16.IN12
ball_y_pos[9] => LessThan2.IN11
ball_y_pos[9] => Add4.IN11
ball_y_pos[9] => LessThan14.IN11
ball_y_pos[9] => Add13.IN11
ball_y_pos[9] => LessThan16.IN11
ball_x_pos[0] => LessThan0.IN20
ball_x_pos[0] => Add2.IN20
ball_x_pos[0] => LessThan12.IN20
ball_x_pos[0] => Add12.IN20
ball_x_pos[1] => LessThan0.IN19
ball_x_pos[1] => Add2.IN19
ball_x_pos[1] => LessThan12.IN19
ball_x_pos[1] => Add12.IN19
ball_x_pos[2] => LessThan0.IN18
ball_x_pos[2] => Add2.IN18
ball_x_pos[2] => LessThan12.IN18
ball_x_pos[2] => Add12.IN18
ball_x_pos[3] => LessThan0.IN17
ball_x_pos[3] => Add2.IN17
ball_x_pos[3] => LessThan12.IN17
ball_x_pos[3] => Add12.IN17
ball_x_pos[4] => LessThan0.IN16
ball_x_pos[4] => Add2.IN16
ball_x_pos[4] => LessThan12.IN16
ball_x_pos[4] => Add12.IN16
ball_x_pos[5] => LessThan0.IN15
ball_x_pos[5] => Add2.IN15
ball_x_pos[5] => LessThan12.IN15
ball_x_pos[5] => Add12.IN15
ball_x_pos[6] => LessThan0.IN14
ball_x_pos[6] => Add2.IN14
ball_x_pos[6] => LessThan12.IN14
ball_x_pos[6] => Add12.IN14
ball_x_pos[7] => LessThan0.IN13
ball_x_pos[7] => Add2.IN13
ball_x_pos[7] => LessThan12.IN13
ball_x_pos[7] => Add12.IN13
ball_x_pos[8] => LessThan0.IN12
ball_x_pos[8] => Add2.IN12
ball_x_pos[8] => LessThan12.IN12
ball_x_pos[8] => Add12.IN12
ball_x_pos[9] => LessThan0.IN11
ball_x_pos[9] => Add2.IN11
ball_x_pos[9] => LessThan12.IN11
ball_x_pos[9] => Add12.IN11
left_button => Equal0.IN13
left_button => Equal1.IN13
left_button => Equal2.IN13
left_button => Equal3.IN13
left_button => Equal4.IN13
left_button => Equal5.IN13
left_button => Equal6.IN13
left_button => Equal7.IN13
left_button => Equal8.IN13
left_button => Equal9.IN13
left_button => Equal10.IN13
left_button => Equal11.IN13
left_button => Equal12.IN13
left_button => Equal13.IN13
left_button => Equal14.IN13
left_button => Equal15.IN13
left_button => Equal16.IN13
left_button => Equal17.IN13
left_button => Equal18.IN13
left_button => Equal19.IN13
right_button => ~NO_FANOUT~
title => Equal0.IN14
title => Equal1.IN14
title => Equal2.IN14
title => Equal3.IN14
title => Equal4.IN14
title => Equal5.IN14
title => Equal6.IN14
title => Equal7.IN14
title => Equal8.IN14
title => Equal9.IN14
title => Equal10.IN14
title => Equal11.IN14
title => Equal12.IN14
title => Equal13.IN14
title => Equal14.IN14
title => Equal15.IN14
title => Equal16.IN14
title => Equal17.IN14
title => Equal18.IN14
title => Equal19.IN14
options => Equal0.IN15
options => Equal1.IN15
options => Equal2.IN15
options => Equal3.IN15
options => Equal4.IN15
options => Equal5.IN15
options => Equal6.IN15
options => Equal7.IN15
options => Equal8.IN15
options => Equal9.IN15
options => Equal10.IN15
options => Equal11.IN15
options => Equal12.IN15
options => Equal13.IN15
options => Equal14.IN15
options => Equal15.IN15
options => Equal16.IN15
options => Equal17.IN15
options => Equal18.IN15
options => Equal19.IN15
red_out[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
topBttn <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
bottomBttn <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
white <= white.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|menuSelect:inst46
selected[0] => Equal0.IN5
selected[0] => Equal1.IN5
selected[0] => Equal2.IN5
selected[0] => Equal3.IN5
selected[1] => Equal0.IN4
selected[1] => Equal1.IN4
selected[1] => Equal2.IN4
selected[1] => Equal3.IN4
selected[2] => Equal0.IN3
selected[2] => Equal1.IN3
selected[2] => Equal2.IN3
selected[2] => Equal3.IN3
title_1 => title.DATAB
title_2 => title.DATAB
title_3 => title.DATAB
title_4 => title.DATAB
options_1 => option.DATAB
options_2 => option.DATAB
options_3 => option.DATAB
options_4 => option.DATAB
title <= title.DB_MAX_OUTPUT_PORT_TYPE
option <= option.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst18
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst18|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst18|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|title:inst28
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => text_column.DATAB
pixel_column[6] => Equal0.IN7
pixel_column[6] => Equal2.IN7
pixel_column[6] => Equal3.IN7
pixel_column[6] => Equal4.IN7
pixel_column[6] => Equal5.IN7
pixel_column[6] => Equal6.IN7
pixel_column[7] => Equal0.IN6
pixel_column[7] => Equal2.IN6
pixel_column[7] => Equal3.IN6
pixel_column[7] => Equal4.IN6
pixel_column[7] => Equal5.IN6
pixel_column[7] => Equal6.IN6
pixel_column[8] => Equal0.IN5
pixel_column[8] => Equal2.IN5
pixel_column[8] => Equal3.IN5
pixel_column[8] => Equal4.IN5
pixel_column[8] => Equal5.IN5
pixel_column[8] => Equal6.IN5
pixel_column[9] => Equal0.IN4
pixel_column[9] => Equal2.IN4
pixel_column[9] => Equal3.IN4
pixel_column[9] => Equal4.IN4
pixel_column[9] => Equal5.IN4
pixel_column[9] => Equal6.IN4
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => text_row.DATAB
pixel_row[6] => Equal1.IN7
pixel_row[6] => Equal7.IN7
pixel_row[7] => Equal1.IN6
pixel_row[7] => Equal7.IN6
pixel_row[8] => Equal1.IN5
pixel_row[8] => Equal7.IN5
pixel_row[9] => Equal1.IN4
pixel_row[9] => Equal7.IN4
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst19
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst19|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst19|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|paused_title:inst29
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => text_column.DATAB
pixel_column[6] => Equal0.IN7
pixel_column[6] => Equal1.IN7
pixel_column[6] => Equal2.IN7
pixel_column[6] => Equal4.IN7
pixel_column[6] => Equal5.IN7
pixel_column[6] => Equal6.IN7
pixel_column[7] => Equal0.IN6
pixel_column[7] => Equal1.IN6
pixel_column[7] => Equal2.IN6
pixel_column[7] => Equal4.IN6
pixel_column[7] => Equal5.IN6
pixel_column[7] => Equal6.IN6
pixel_column[8] => Equal0.IN5
pixel_column[8] => Equal1.IN5
pixel_column[8] => Equal2.IN5
pixel_column[8] => Equal4.IN5
pixel_column[8] => Equal5.IN5
pixel_column[8] => Equal6.IN5
pixel_column[9] => Equal0.IN4
pixel_column[9] => Equal1.IN4
pixel_column[9] => Equal2.IN4
pixel_column[9] => Equal4.IN4
pixel_column[9] => Equal5.IN4
pixel_column[9] => Equal6.IN4
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => text_row.DATAB
pixel_row[6] => Equal3.IN7
pixel_row[7] => Equal3.IN6
pixel_row[8] => Equal3.IN5
pixel_row[9] => Equal3.IN4
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= <GND>
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst23
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst23|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst23|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|gameover_title:inst52
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => text_column.DATAB
pixel_column[6] => Equal0.IN7
pixel_column[6] => Equal2.IN7
pixel_column[6] => Equal3.IN7
pixel_column[6] => Equal4.IN7
pixel_column[7] => Equal0.IN6
pixel_column[7] => Equal2.IN6
pixel_column[7] => Equal3.IN6
pixel_column[7] => Equal4.IN6
pixel_column[8] => Equal0.IN5
pixel_column[8] => Equal2.IN5
pixel_column[8] => Equal3.IN5
pixel_column[8] => Equal4.IN5
pixel_column[9] => Equal0.IN4
pixel_column[9] => Equal2.IN4
pixel_column[9] => Equal3.IN4
pixel_column[9] => Equal4.IN4
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => text_row.DATAB
pixel_row[6] => Equal1.IN7
pixel_row[6] => Equal5.IN7
pixel_row[7] => Equal1.IN6
pixel_row[7] => Equal5.IN6
pixel_row[8] => Equal1.IN5
pixel_row[8] => Equal5.IN5
pixel_row[9] => Equal1.IN4
pixel_row[9] => Equal5.IN4
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst20
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst20|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst20|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|win_title:inst53
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => text_column.DATAB
pixel_column[6] => Equal0.IN7
pixel_column[6] => Equal2.IN7
pixel_column[6] => Equal3.IN7
pixel_column[6] => Equal4.IN7
pixel_column[7] => Equal0.IN6
pixel_column[7] => Equal2.IN6
pixel_column[7] => Equal3.IN6
pixel_column[7] => Equal4.IN6
pixel_column[8] => Equal0.IN5
pixel_column[8] => Equal2.IN5
pixel_column[8] => Equal3.IN5
pixel_column[8] => Equal4.IN5
pixel_column[9] => Equal0.IN4
pixel_column[9] => Equal2.IN4
pixel_column[9] => Equal3.IN4
pixel_column[9] => Equal4.IN4
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => text_row.DATAB
pixel_row[6] => Equal1.IN7
pixel_row[7] => Equal1.IN6
pixel_row[8] => Equal1.IN5
pixel_row[9] => Equal1.IN4
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst24
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst24|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst24|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|options:inst33
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => text_column.DATAB
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => Equal0.IN19
pixel_column[5] => Equal2.IN19
pixel_column[5] => Equal3.IN19
pixel_column[5] => Equal5.IN19
pixel_column[5] => Equal6.IN19
pixel_column[5] => Equal7.IN19
pixel_column[5] => Equal8.IN19
pixel_column[5] => Equal9.IN19
pixel_column[6] => Equal0.IN18
pixel_column[6] => Equal2.IN18
pixel_column[6] => Equal3.IN18
pixel_column[6] => Equal5.IN18
pixel_column[6] => Equal6.IN18
pixel_column[6] => Equal7.IN18
pixel_column[6] => Equal8.IN18
pixel_column[6] => Equal9.IN18
pixel_column[7] => Equal0.IN17
pixel_column[7] => Equal2.IN17
pixel_column[7] => Equal3.IN17
pixel_column[7] => Equal5.IN17
pixel_column[7] => Equal6.IN17
pixel_column[7] => Equal7.IN17
pixel_column[7] => Equal8.IN17
pixel_column[7] => Equal9.IN17
pixel_column[8] => Equal0.IN16
pixel_column[8] => Equal2.IN16
pixel_column[8] => Equal3.IN16
pixel_column[8] => Equal5.IN16
pixel_column[8] => Equal6.IN16
pixel_column[8] => Equal7.IN16
pixel_column[8] => Equal8.IN16
pixel_column[8] => Equal9.IN16
pixel_column[9] => Equal0.IN10
pixel_column[9] => Equal2.IN10
pixel_column[9] => Equal3.IN10
pixel_column[9] => Equal5.IN10
pixel_column[9] => Equal6.IN10
pixel_column[9] => Equal7.IN10
pixel_column[9] => Equal8.IN10
pixel_column[9] => Equal9.IN10
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => text_row.DATAB
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => Equal1.IN19
pixel_row[5] => Equal4.IN19
pixel_row[6] => Equal1.IN18
pixel_row[6] => Equal4.IN18
pixel_row[7] => Equal1.IN17
pixel_row[7] => Equal4.IN17
pixel_row[8] => Equal1.IN16
pixel_row[8] => Equal4.IN16
pixel_row[9] => Equal1.IN10
pixel_row[9] => Equal4.IN10
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst25
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst25|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst25|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|paused_options:inst34
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => text_column.DATAB
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => Equal0.IN19
pixel_column[5] => Equal2.IN19
pixel_column[5] => Equal3.IN19
pixel_column[5] => Equal4.IN19
pixel_column[5] => Equal5.IN19
pixel_column[5] => Equal7.IN19
pixel_column[5] => Equal8.IN19
pixel_column[5] => Equal9.IN19
pixel_column[5] => Equal10.IN19
pixel_column[6] => Equal0.IN18
pixel_column[6] => Equal2.IN18
pixel_column[6] => Equal3.IN18
pixel_column[6] => Equal4.IN18
pixel_column[6] => Equal5.IN18
pixel_column[6] => Equal7.IN18
pixel_column[6] => Equal8.IN18
pixel_column[6] => Equal9.IN18
pixel_column[6] => Equal10.IN18
pixel_column[7] => Equal0.IN17
pixel_column[7] => Equal2.IN17
pixel_column[7] => Equal3.IN17
pixel_column[7] => Equal4.IN17
pixel_column[7] => Equal5.IN17
pixel_column[7] => Equal7.IN17
pixel_column[7] => Equal8.IN17
pixel_column[7] => Equal9.IN17
pixel_column[7] => Equal10.IN17
pixel_column[8] => Equal0.IN16
pixel_column[8] => Equal2.IN16
pixel_column[8] => Equal3.IN16
pixel_column[8] => Equal4.IN16
pixel_column[8] => Equal5.IN16
pixel_column[8] => Equal7.IN16
pixel_column[8] => Equal8.IN16
pixel_column[8] => Equal9.IN16
pixel_column[8] => Equal10.IN16
pixel_column[9] => Equal0.IN10
pixel_column[9] => Equal0.IN15
pixel_column[9] => Equal2.IN10
pixel_column[9] => Equal2.IN15
pixel_column[9] => Equal3.IN10
pixel_column[9] => Equal3.IN15
pixel_column[9] => Equal4.IN10
pixel_column[9] => Equal5.IN10
pixel_column[9] => Equal7.IN10
pixel_column[9] => Equal8.IN10
pixel_column[9] => Equal9.IN10
pixel_column[9] => Equal10.IN10
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => text_row.DATAB
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => Equal1.IN19
pixel_row[5] => Equal6.IN19
pixel_row[6] => Equal1.IN18
pixel_row[6] => Equal6.IN18
pixel_row[7] => Equal1.IN17
pixel_row[7] => Equal6.IN17
pixel_row[8] => Equal1.IN16
pixel_row[8] => Equal6.IN16
pixel_row[9] => Equal1.IN10
pixel_row[9] => Equal6.IN10
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst27
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst27|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst27|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|gameover_options:inst50
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => text_column.DATAB
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => Equal0.IN19
pixel_column[5] => Equal2.IN19
pixel_column[5] => Equal3.IN19
pixel_column[5] => Equal4.IN19
pixel_column[5] => Equal5.IN19
pixel_column[5] => Equal6.IN19
pixel_column[5] => Equal7.IN19
pixel_column[5] => Equal9.IN19
pixel_column[5] => Equal10.IN19
pixel_column[5] => Equal11.IN19
pixel_column[6] => Equal0.IN18
pixel_column[6] => Equal2.IN18
pixel_column[6] => Equal3.IN18
pixel_column[6] => Equal4.IN18
pixel_column[6] => Equal5.IN18
pixel_column[6] => Equal6.IN18
pixel_column[6] => Equal7.IN18
pixel_column[6] => Equal9.IN18
pixel_column[6] => Equal10.IN18
pixel_column[6] => Equal11.IN18
pixel_column[7] => Equal0.IN17
pixel_column[7] => Equal2.IN17
pixel_column[7] => Equal3.IN17
pixel_column[7] => Equal4.IN17
pixel_column[7] => Equal5.IN17
pixel_column[7] => Equal6.IN17
pixel_column[7] => Equal7.IN17
pixel_column[7] => Equal9.IN17
pixel_column[7] => Equal10.IN17
pixel_column[7] => Equal11.IN17
pixel_column[8] => Equal0.IN16
pixel_column[8] => Equal2.IN16
pixel_column[8] => Equal3.IN16
pixel_column[8] => Equal4.IN16
pixel_column[8] => Equal5.IN16
pixel_column[8] => Equal6.IN16
pixel_column[8] => Equal7.IN16
pixel_column[8] => Equal9.IN16
pixel_column[8] => Equal10.IN16
pixel_column[8] => Equal11.IN16
pixel_column[9] => Equal0.IN10
pixel_column[9] => Equal0.IN15
pixel_column[9] => Equal2.IN10
pixel_column[9] => Equal2.IN15
pixel_column[9] => Equal3.IN10
pixel_column[9] => Equal3.IN15
pixel_column[9] => Equal4.IN10
pixel_column[9] => Equal4.IN15
pixel_column[9] => Equal5.IN10
pixel_column[9] => Equal5.IN15
pixel_column[9] => Equal6.IN10
pixel_column[9] => Equal7.IN10
pixel_column[9] => Equal9.IN10
pixel_column[9] => Equal10.IN10
pixel_column[9] => Equal11.IN10
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => text_row.DATAB
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => Equal1.IN19
pixel_row[5] => Equal8.IN19
pixel_row[6] => Equal1.IN18
pixel_row[6] => Equal8.IN18
pixel_row[7] => Equal1.IN17
pixel_row[7] => Equal8.IN17
pixel_row[8] => Equal1.IN16
pixel_row[8] => Equal8.IN16
pixel_row[9] => Equal1.IN10
pixel_row[9] => Equal8.IN10
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst26
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|char_rom:inst26|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|char_rom:inst26|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|Flappy-Grades|gameover_options:inst51
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => text_column.DATAB
pixel_column[3] => text_column.DATAB
pixel_column[4] => text_column.DATAB
pixel_column[5] => Equal0.IN19
pixel_column[5] => Equal2.IN19
pixel_column[5] => Equal3.IN19
pixel_column[5] => Equal4.IN19
pixel_column[5] => Equal5.IN19
pixel_column[5] => Equal6.IN19
pixel_column[5] => Equal7.IN19
pixel_column[5] => Equal9.IN19
pixel_column[5] => Equal10.IN19
pixel_column[5] => Equal11.IN19
pixel_column[6] => Equal0.IN18
pixel_column[6] => Equal2.IN18
pixel_column[6] => Equal3.IN18
pixel_column[6] => Equal4.IN18
pixel_column[6] => Equal5.IN18
pixel_column[6] => Equal6.IN18
pixel_column[6] => Equal7.IN18
pixel_column[6] => Equal9.IN18
pixel_column[6] => Equal10.IN18
pixel_column[6] => Equal11.IN18
pixel_column[7] => Equal0.IN17
pixel_column[7] => Equal2.IN17
pixel_column[7] => Equal3.IN17
pixel_column[7] => Equal4.IN17
pixel_column[7] => Equal5.IN17
pixel_column[7] => Equal6.IN17
pixel_column[7] => Equal7.IN17
pixel_column[7] => Equal9.IN17
pixel_column[7] => Equal10.IN17
pixel_column[7] => Equal11.IN17
pixel_column[8] => Equal0.IN16
pixel_column[8] => Equal2.IN16
pixel_column[8] => Equal3.IN16
pixel_column[8] => Equal4.IN16
pixel_column[8] => Equal5.IN16
pixel_column[8] => Equal6.IN16
pixel_column[8] => Equal7.IN16
pixel_column[8] => Equal9.IN16
pixel_column[8] => Equal10.IN16
pixel_column[8] => Equal11.IN16
pixel_column[9] => Equal0.IN10
pixel_column[9] => Equal0.IN15
pixel_column[9] => Equal2.IN10
pixel_column[9] => Equal2.IN15
pixel_column[9] => Equal3.IN10
pixel_column[9] => Equal3.IN15
pixel_column[9] => Equal4.IN10
pixel_column[9] => Equal4.IN15
pixel_column[9] => Equal5.IN10
pixel_column[9] => Equal5.IN15
pixel_column[9] => Equal6.IN10
pixel_column[9] => Equal7.IN10
pixel_column[9] => Equal9.IN10
pixel_column[9] => Equal10.IN10
pixel_column[9] => Equal11.IN10
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => text_row.DATAB
pixel_row[3] => text_row.DATAB
pixel_row[4] => text_row.DATAB
pixel_row[5] => Equal1.IN19
pixel_row[5] => Equal8.IN19
pixel_row[6] => Equal1.IN18
pixel_row[6] => Equal8.IN18
pixel_row[7] => Equal1.IN17
pixel_row[7] => Equal8.IN17
pixel_row[8] => Equal1.IN16
pixel_row[8] => Equal8.IN16
pixel_row[9] => Equal1.IN10
pixel_row[9] => Equal8.IN10
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= <GND>
text_row[0] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[1] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_row[2] <= text_row.DB_MAX_OUTPUT_PORT_TYPE
text_column[0] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[1] <= text_column.DB_MAX_OUTPUT_PORT_TYPE
text_column[2] <= text_column.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|livesLevel:inst36
vsync => lose~reg0.CLK
vsync => win~reg0.CLK
vsync => level[0]~reg0.CLK
vsync => level[1]~reg0.CLK
vsync => level[2]~reg0.CLK
vsync => level[3]~reg0.CLK
vsync => lives[0]~reg0.CLK
vsync => lives[1]~reg0.CLK
vsync => lives[2]~reg0.CLK
vsync => lives[3]~reg0.CLK
vsync => speedVal[0]~reg0.CLK
vsync => speedVal[1]~reg0.CLK
vsync => speedVal[2]~reg0.CLK
vsync => speedVal[3]~reg0.CLK
vsync => \vert:count[0].CLK
vsync => \vert:count[1].CLK
vsync => \vert:count[2].CLK
vsync => \vert:count[3].CLK
vsync => \vert:count[4].CLK
vsync => \vert:count[5].CLK
vsync => \vert:count[6].CLK
vsync => \vert:count[7].CLK
vsync => \vert:count[8].CLK
vsync => \vert:count[9].CLK
vsync => \vert:vLose.CLK
vsync => \vert:vWin.CLK
vsync => \vert:vLevel[0].CLK
vsync => \vert:vLevel[1].CLK
vsync => \vert:vLevel[2].CLK
vsync => \vert:vLevel[3].CLK
vsync => \vert:vLives[0].CLK
vsync => \vert:vLives[1].CLK
vsync => \vert:vLives[2].CLK
vsync => \vert:vLives[3].CLK
vsync => \vert:vSpeed[0].CLK
vsync => \vert:vSpeed[1].CLK
vsync => \vert:vSpeed[2].CLK
vsync => \vert:vSpeed[3].CLK
collision => vLives.OUTPUTSELECT
collision => vLives.OUTPUTSELECT
collision => vLives.OUTPUTSELECT
collision => vLives.OUTPUTSELECT
state[0] => Equal0.IN5
state[0] => Equal1.IN5
state[0] => Equal2.IN5
state[0] => Equal3.IN5
state[1] => Equal0.IN4
state[1] => Equal1.IN4
state[1] => Equal2.IN4
state[1] => Equal3.IN4
state[2] => Equal0.IN3
state[2] => Equal1.IN3
state[2] => Equal2.IN3
state[2] => Equal3.IN3
speedVal[0] <= speedVal[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedVal[1] <= speedVal[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedVal[2] <= speedVal[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speedVal[3] <= speedVal[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lives[0] <= lives[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lives[1] <= lives[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lives[2] <= lives[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lives[3] <= lives[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[0] <= level[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[1] <= level[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[2] <= level[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[3] <= level[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
win <= win~reg0.DB_MAX_OUTPUT_PORT_TYPE
lose <= lose~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|pipePhysics:inst16
v_sync => col[0].CLK
v_sync => col[1].CLK
v_sync => col[2].CLK
v_sync => col[3].CLK
v_sync => col[4].CLK
v_sync => col[5].CLK
v_sync => col[6].CLK
v_sync => col[7].CLK
v_sync => col[8].CLK
v_sync => col[9].CLK
v_sync => col[10].CLK
v_sync => row[0].CLK
v_sync => row[1].CLK
v_sync => row[2].CLK
v_sync => row[3].CLK
v_sync => row[4].CLK
v_sync => row[5].CLK
v_sync => row[6].CLK
v_sync => row[7].CLK
v_sync => row[8].CLK
v_sync => row[9].CLK
v_sync => row[10].CLK
v_sync => lfsr[1].CLK
v_sync => lfsr[2].CLK
v_sync => lfsr[3].CLK
v_sync => lfsr[4].CLK
v_sync => lfsr[5].CLK
v_sync => down.CLK
v_sync => moveActive.CLK
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => process_0.IN1
Reset => process_0.IN1
FSM[0] => Equal0.IN5
FSM[0] => Equal1.IN5
FSM[0] => Equal2.IN5
FSM[1] => Equal0.IN4
FSM[1] => Equal1.IN4
FSM[1] => Equal2.IN4
FSM[2] => Equal0.IN3
FSM[2] => Equal1.IN3
FSM[2] => Equal2.IN3
speed[0] => Add2.IN11
speed[1] => Add2.IN10
speed[2] => Add2.IN9
speed[3] => Add2.IN8
rowOut[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
rowOut[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
rowOut[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
rowOut[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
rowOut[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
rowOut[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
rowOut[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
rowOut[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
rowOut[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
rowOut[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
rowOut[10] <= row[10].DB_MAX_OUTPUT_PORT_TYPE
colOut[0] <= col[0].DB_MAX_OUTPUT_PORT_TYPE
colOut[1] <= col[1].DB_MAX_OUTPUT_PORT_TYPE
colOut[2] <= col[2].DB_MAX_OUTPUT_PORT_TYPE
colOut[3] <= col[3].DB_MAX_OUTPUT_PORT_TYPE
colOut[4] <= col[4].DB_MAX_OUTPUT_PORT_TYPE
colOut[5] <= col[5].DB_MAX_OUTPUT_PORT_TYPE
colOut[6] <= col[6].DB_MAX_OUTPUT_PORT_TYPE
colOut[7] <= col[7].DB_MAX_OUTPUT_PORT_TYPE
colOut[8] <= col[8].DB_MAX_OUTPUT_PORT_TYPE
colOut[9] <= col[9].DB_MAX_OUTPUT_PORT_TYPE
colOut[10] <= col[10].DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|pipePhysics:inst17
v_sync => col[0].CLK
v_sync => col[1].CLK
v_sync => col[2].CLK
v_sync => col[3].CLK
v_sync => col[4].CLK
v_sync => col[5].CLK
v_sync => col[6].CLK
v_sync => col[7].CLK
v_sync => col[8].CLK
v_sync => col[9].CLK
v_sync => col[10].CLK
v_sync => row[0].CLK
v_sync => row[1].CLK
v_sync => row[2].CLK
v_sync => row[3].CLK
v_sync => row[4].CLK
v_sync => row[5].CLK
v_sync => row[6].CLK
v_sync => row[7].CLK
v_sync => row[8].CLK
v_sync => row[9].CLK
v_sync => row[10].CLK
v_sync => lfsr[1].CLK
v_sync => lfsr[2].CLK
v_sync => lfsr[3].CLK
v_sync => lfsr[4].CLK
v_sync => lfsr[5].CLK
v_sync => down.CLK
v_sync => moveActive.CLK
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => col.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => row.OUTPUTSELECT
Reset => process_0.IN1
Reset => process_0.IN1
FSM[0] => Equal0.IN5
FSM[0] => Equal1.IN5
FSM[0] => Equal2.IN5
FSM[1] => Equal0.IN4
FSM[1] => Equal1.IN4
FSM[1] => Equal2.IN4
FSM[2] => Equal0.IN3
FSM[2] => Equal1.IN3
FSM[2] => Equal2.IN3
speed[0] => Add2.IN11
speed[1] => Add2.IN10
speed[2] => Add2.IN9
speed[3] => Add2.IN8
rowOut[0] <= row[0].DB_MAX_OUTPUT_PORT_TYPE
rowOut[1] <= row[1].DB_MAX_OUTPUT_PORT_TYPE
rowOut[2] <= row[2].DB_MAX_OUTPUT_PORT_TYPE
rowOut[3] <= row[3].DB_MAX_OUTPUT_PORT_TYPE
rowOut[4] <= row[4].DB_MAX_OUTPUT_PORT_TYPE
rowOut[5] <= row[5].DB_MAX_OUTPUT_PORT_TYPE
rowOut[6] <= row[6].DB_MAX_OUTPUT_PORT_TYPE
rowOut[7] <= row[7].DB_MAX_OUTPUT_PORT_TYPE
rowOut[8] <= row[8].DB_MAX_OUTPUT_PORT_TYPE
rowOut[9] <= row[9].DB_MAX_OUTPUT_PORT_TYPE
rowOut[10] <= row[10].DB_MAX_OUTPUT_PORT_TYPE
colOut[0] <= col[0].DB_MAX_OUTPUT_PORT_TYPE
colOut[1] <= col[1].DB_MAX_OUTPUT_PORT_TYPE
colOut[2] <= col[2].DB_MAX_OUTPUT_PORT_TYPE
colOut[3] <= col[3].DB_MAX_OUTPUT_PORT_TYPE
colOut[4] <= col[4].DB_MAX_OUTPUT_PORT_TYPE
colOut[5] <= col[5].DB_MAX_OUTPUT_PORT_TYPE
colOut[6] <= col[6].DB_MAX_OUTPUT_PORT_TYPE
colOut[7] <= col[7].DB_MAX_OUTPUT_PORT_TYPE
colOut[8] <= col[8].DB_MAX_OUTPUT_PORT_TYPE
colOut[9] <= col[9].DB_MAX_OUTPUT_PORT_TYPE
colOut[10] <= col[10].DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|pipeDrawer:inst8
clk25MHz => prevPipeY[0].CLK
clk25MHz => prevPipeY[1].CLK
clk25MHz => prevPipeY[2].CLK
clk25MHz => prevPipeY[3].CLK
clk25MHz => prevPipeY[4].CLK
clk25MHz => prevPipeY[5].CLK
clk25MHz => prevPipeY[6].CLK
clk25MHz => prevPipeY[7].CLK
clk25MHz => prevPipeY[8].CLK
clk25MHz => prevPipeY[9].CLK
clk25MHz => prevPipeY[10].CLK
clk25MHz => prevPipeX[0].CLK
clk25MHz => prevPipeX[1].CLK
clk25MHz => prevPipeX[2].CLK
clk25MHz => prevPipeX[3].CLK
clk25MHz => prevPipeX[4].CLK
clk25MHz => prevPipeX[5].CLK
clk25MHz => prevPipeX[6].CLK
clk25MHz => prevPipeX[7].CLK
clk25MHz => prevPipeX[8].CLK
clk25MHz => prevPipeX[9].CLK
clk25MHz => prevPipeX[10].CLK
clk25MHz => \vert:prevVert.CLK
vertSync => vert.IN1
vertSync => \vert:prevVert.DATAIN
pipeY[0] => prevPipeY[0].DATAIN
pipeY[1] => prevPipeY[1].DATAIN
pipeY[2] => prevPipeY[2].DATAIN
pipeY[3] => prevPipeY[3].DATAIN
pipeY[4] => prevPipeY[4].DATAIN
pipeY[5] => prevPipeY[5].DATAIN
pipeY[6] => prevPipeY[6].DATAIN
pipeY[7] => prevPipeY[7].DATAIN
pipeY[8] => prevPipeY[8].DATAIN
pipeY[9] => prevPipeY[9].DATAIN
pipeY[10] => prevPipeY[10].DATAIN
pipeX[0] => prevPipeX[0].DATAIN
pipeX[1] => prevPipeX[1].DATAIN
pipeX[2] => prevPipeX[2].DATAIN
pipeX[3] => prevPipeX[3].DATAIN
pipeX[4] => prevPipeX[4].DATAIN
pipeX[5] => prevPipeX[5].DATAIN
pipeX[6] => prevPipeX[6].DATAIN
pipeX[7] => prevPipeX[7].DATAIN
pipeX[8] => prevPipeX[8].DATAIN
pipeX[9] => prevPipeX[9].DATAIN
pipeX[10] => prevPipeX[10].DATAIN
pixel_row[0] => LessThan0.IN21
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN11
pixel_row[0] => LessThan3.IN21
pixel_row[0] => LessThan4.IN21
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan12.IN19
pixel_row[0] => LessThan13.IN21
pixel_row[1] => LessThan0.IN20
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN10
pixel_row[1] => LessThan3.IN20
pixel_row[1] => LessThan4.IN20
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan12.IN18
pixel_row[1] => LessThan13.IN20
pixel_row[2] => LessThan0.IN19
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN9
pixel_row[2] => LessThan3.IN19
pixel_row[2] => LessThan4.IN19
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan12.IN17
pixel_row[2] => LessThan13.IN19
pixel_row[3] => LessThan0.IN18
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN8
pixel_row[3] => LessThan3.IN18
pixel_row[3] => LessThan4.IN18
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan12.IN16
pixel_row[3] => LessThan13.IN18
pixel_row[4] => LessThan0.IN17
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN7
pixel_row[4] => LessThan3.IN17
pixel_row[4] => LessThan4.IN17
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan12.IN15
pixel_row[4] => LessThan13.IN17
pixel_row[5] => LessThan0.IN16
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN6
pixel_row[5] => LessThan3.IN16
pixel_row[5] => LessThan4.IN16
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan12.IN14
pixel_row[5] => LessThan13.IN16
pixel_row[6] => LessThan0.IN15
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN5
pixel_row[6] => LessThan3.IN15
pixel_row[6] => LessThan4.IN15
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan12.IN13
pixel_row[6] => LessThan13.IN15
pixel_row[7] => LessThan0.IN14
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN4
pixel_row[7] => LessThan3.IN14
pixel_row[7] => LessThan4.IN14
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan12.IN12
pixel_row[7] => LessThan13.IN14
pixel_row[8] => LessThan0.IN13
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN3
pixel_row[8] => LessThan3.IN13
pixel_row[8] => LessThan4.IN13
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan12.IN11
pixel_row[8] => LessThan13.IN13
pixel_row[9] => LessThan0.IN12
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN2
pixel_row[9] => LessThan3.IN12
pixel_row[9] => LessThan4.IN12
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan12.IN10
pixel_row[9] => LessThan13.IN12
pixel_col[0] => LessThan6.IN18
pixel_col[0] => LessThan7.IN22
pixel_col[0] => LessThan8.IN19
pixel_col[0] => LessThan9.IN19
pixel_col[0] => LessThan10.IN21
pixel_col[0] => LessThan11.IN21
pixel_col[0] => LessThan14.IN11
pixel_col[0] => LessThan15.IN20
pixel_col[0] => LessThan16.IN20
pixel_col[0] => LessThan17.IN22
pixel_col[0] => LessThan18.IN20
pixel_col[0] => LessThan19.IN20
pixel_col[0] => LessThan20.IN21
pixel_col[0] => LessThan21.IN21
pixel_col[0] => LessThan22.IN20
pixel_col[0] => LessThan23.IN19
pixel_col[1] => LessThan6.IN17
pixel_col[1] => LessThan7.IN21
pixel_col[1] => LessThan8.IN18
pixel_col[1] => LessThan9.IN18
pixel_col[1] => LessThan10.IN20
pixel_col[1] => LessThan11.IN20
pixel_col[1] => LessThan14.IN10
pixel_col[1] => LessThan15.IN19
pixel_col[1] => LessThan16.IN19
pixel_col[1] => LessThan17.IN21
pixel_col[1] => LessThan18.IN19
pixel_col[1] => LessThan19.IN19
pixel_col[1] => LessThan20.IN20
pixel_col[1] => LessThan21.IN20
pixel_col[1] => LessThan22.IN19
pixel_col[1] => LessThan23.IN18
pixel_col[2] => LessThan6.IN16
pixel_col[2] => LessThan7.IN20
pixel_col[2] => LessThan8.IN17
pixel_col[2] => LessThan9.IN17
pixel_col[2] => LessThan10.IN19
pixel_col[2] => LessThan11.IN19
pixel_col[2] => LessThan14.IN9
pixel_col[2] => LessThan15.IN18
pixel_col[2] => LessThan16.IN18
pixel_col[2] => LessThan17.IN20
pixel_col[2] => LessThan18.IN18
pixel_col[2] => LessThan19.IN18
pixel_col[2] => LessThan20.IN19
pixel_col[2] => LessThan21.IN19
pixel_col[2] => LessThan22.IN18
pixel_col[2] => LessThan23.IN17
pixel_col[3] => LessThan6.IN15
pixel_col[3] => LessThan7.IN19
pixel_col[3] => LessThan8.IN16
pixel_col[3] => LessThan9.IN16
pixel_col[3] => LessThan10.IN18
pixel_col[3] => LessThan11.IN18
pixel_col[3] => LessThan14.IN8
pixel_col[3] => LessThan15.IN17
pixel_col[3] => LessThan16.IN17
pixel_col[3] => LessThan17.IN19
pixel_col[3] => LessThan18.IN17
pixel_col[3] => LessThan19.IN17
pixel_col[3] => LessThan20.IN18
pixel_col[3] => LessThan21.IN18
pixel_col[3] => LessThan22.IN17
pixel_col[3] => LessThan23.IN16
pixel_col[4] => LessThan6.IN14
pixel_col[4] => LessThan7.IN18
pixel_col[4] => LessThan8.IN15
pixel_col[4] => LessThan9.IN15
pixel_col[4] => LessThan10.IN17
pixel_col[4] => LessThan11.IN17
pixel_col[4] => LessThan14.IN7
pixel_col[4] => LessThan15.IN16
pixel_col[4] => LessThan16.IN16
pixel_col[4] => LessThan17.IN18
pixel_col[4] => LessThan18.IN16
pixel_col[4] => LessThan19.IN16
pixel_col[4] => LessThan20.IN17
pixel_col[4] => LessThan21.IN17
pixel_col[4] => LessThan22.IN16
pixel_col[4] => LessThan23.IN15
pixel_col[5] => LessThan6.IN13
pixel_col[5] => LessThan7.IN17
pixel_col[5] => LessThan8.IN14
pixel_col[5] => LessThan9.IN14
pixel_col[5] => LessThan10.IN16
pixel_col[5] => LessThan11.IN16
pixel_col[5] => LessThan14.IN6
pixel_col[5] => LessThan15.IN15
pixel_col[5] => LessThan16.IN15
pixel_col[5] => LessThan17.IN17
pixel_col[5] => LessThan18.IN15
pixel_col[5] => LessThan19.IN15
pixel_col[5] => LessThan20.IN16
pixel_col[5] => LessThan21.IN16
pixel_col[5] => LessThan22.IN15
pixel_col[5] => LessThan23.IN14
pixel_col[6] => LessThan6.IN12
pixel_col[6] => LessThan7.IN16
pixel_col[6] => LessThan8.IN13
pixel_col[6] => LessThan9.IN13
pixel_col[6] => LessThan10.IN15
pixel_col[6] => LessThan11.IN15
pixel_col[6] => LessThan14.IN5
pixel_col[6] => LessThan15.IN14
pixel_col[6] => LessThan16.IN14
pixel_col[6] => LessThan17.IN16
pixel_col[6] => LessThan18.IN14
pixel_col[6] => LessThan19.IN14
pixel_col[6] => LessThan20.IN15
pixel_col[6] => LessThan21.IN15
pixel_col[6] => LessThan22.IN14
pixel_col[6] => LessThan23.IN13
pixel_col[7] => LessThan6.IN11
pixel_col[7] => LessThan7.IN15
pixel_col[7] => LessThan8.IN12
pixel_col[7] => LessThan9.IN12
pixel_col[7] => LessThan10.IN14
pixel_col[7] => LessThan11.IN14
pixel_col[7] => LessThan14.IN4
pixel_col[7] => LessThan15.IN13
pixel_col[7] => LessThan16.IN13
pixel_col[7] => LessThan17.IN15
pixel_col[7] => LessThan18.IN13
pixel_col[7] => LessThan19.IN13
pixel_col[7] => LessThan20.IN14
pixel_col[7] => LessThan21.IN14
pixel_col[7] => LessThan22.IN13
pixel_col[7] => LessThan23.IN12
pixel_col[8] => LessThan6.IN10
pixel_col[8] => LessThan7.IN14
pixel_col[8] => LessThan8.IN11
pixel_col[8] => LessThan9.IN11
pixel_col[8] => LessThan10.IN13
pixel_col[8] => LessThan11.IN13
pixel_col[8] => LessThan14.IN3
pixel_col[8] => LessThan15.IN12
pixel_col[8] => LessThan16.IN12
pixel_col[8] => LessThan17.IN14
pixel_col[8] => LessThan18.IN12
pixel_col[8] => LessThan19.IN12
pixel_col[8] => LessThan20.IN13
pixel_col[8] => LessThan21.IN13
pixel_col[8] => LessThan22.IN12
pixel_col[8] => LessThan23.IN11
pixel_col[9] => LessThan6.IN9
pixel_col[9] => LessThan7.IN13
pixel_col[9] => LessThan8.IN10
pixel_col[9] => LessThan9.IN10
pixel_col[9] => LessThan10.IN12
pixel_col[9] => LessThan11.IN12
pixel_col[9] => LessThan14.IN2
pixel_col[9] => LessThan15.IN11
pixel_col[9] => LessThan16.IN11
pixel_col[9] => LessThan17.IN13
pixel_col[9] => LessThan18.IN11
pixel_col[9] => LessThan19.IN11
pixel_col[9] => LessThan20.IN12
pixel_col[9] => LessThan21.IN12
pixel_col[9] => LessThan22.IN11
pixel_col[9] => LessThan23.IN10
R[0] <= <GND>
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= <GND>
R[3] <= <GND>
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= <GND>
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= <GND>
B[3] <= <GND>
A <= pipeOn.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|pipeDrawer:inst9
clk25MHz => prevPipeY[0].CLK
clk25MHz => prevPipeY[1].CLK
clk25MHz => prevPipeY[2].CLK
clk25MHz => prevPipeY[3].CLK
clk25MHz => prevPipeY[4].CLK
clk25MHz => prevPipeY[5].CLK
clk25MHz => prevPipeY[6].CLK
clk25MHz => prevPipeY[7].CLK
clk25MHz => prevPipeY[8].CLK
clk25MHz => prevPipeY[9].CLK
clk25MHz => prevPipeY[10].CLK
clk25MHz => prevPipeX[0].CLK
clk25MHz => prevPipeX[1].CLK
clk25MHz => prevPipeX[2].CLK
clk25MHz => prevPipeX[3].CLK
clk25MHz => prevPipeX[4].CLK
clk25MHz => prevPipeX[5].CLK
clk25MHz => prevPipeX[6].CLK
clk25MHz => prevPipeX[7].CLK
clk25MHz => prevPipeX[8].CLK
clk25MHz => prevPipeX[9].CLK
clk25MHz => prevPipeX[10].CLK
clk25MHz => \vert:prevVert.CLK
vertSync => vert.IN1
vertSync => \vert:prevVert.DATAIN
pipeY[0] => prevPipeY[0].DATAIN
pipeY[1] => prevPipeY[1].DATAIN
pipeY[2] => prevPipeY[2].DATAIN
pipeY[3] => prevPipeY[3].DATAIN
pipeY[4] => prevPipeY[4].DATAIN
pipeY[5] => prevPipeY[5].DATAIN
pipeY[6] => prevPipeY[6].DATAIN
pipeY[7] => prevPipeY[7].DATAIN
pipeY[8] => prevPipeY[8].DATAIN
pipeY[9] => prevPipeY[9].DATAIN
pipeY[10] => prevPipeY[10].DATAIN
pipeX[0] => prevPipeX[0].DATAIN
pipeX[1] => prevPipeX[1].DATAIN
pipeX[2] => prevPipeX[2].DATAIN
pipeX[3] => prevPipeX[3].DATAIN
pipeX[4] => prevPipeX[4].DATAIN
pipeX[5] => prevPipeX[5].DATAIN
pipeX[6] => prevPipeX[6].DATAIN
pipeX[7] => prevPipeX[7].DATAIN
pipeX[8] => prevPipeX[8].DATAIN
pipeX[9] => prevPipeX[9].DATAIN
pipeX[10] => prevPipeX[10].DATAIN
pixel_row[0] => LessThan0.IN21
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan2.IN11
pixel_row[0] => LessThan3.IN21
pixel_row[0] => LessThan4.IN21
pixel_row[0] => LessThan5.IN20
pixel_row[0] => LessThan12.IN19
pixel_row[0] => LessThan13.IN21
pixel_row[1] => LessThan0.IN20
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan2.IN10
pixel_row[1] => LessThan3.IN20
pixel_row[1] => LessThan4.IN20
pixel_row[1] => LessThan5.IN19
pixel_row[1] => LessThan12.IN18
pixel_row[1] => LessThan13.IN20
pixel_row[2] => LessThan0.IN19
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan2.IN9
pixel_row[2] => LessThan3.IN19
pixel_row[2] => LessThan4.IN19
pixel_row[2] => LessThan5.IN18
pixel_row[2] => LessThan12.IN17
pixel_row[2] => LessThan13.IN19
pixel_row[3] => LessThan0.IN18
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan2.IN8
pixel_row[3] => LessThan3.IN18
pixel_row[3] => LessThan4.IN18
pixel_row[3] => LessThan5.IN17
pixel_row[3] => LessThan12.IN16
pixel_row[3] => LessThan13.IN18
pixel_row[4] => LessThan0.IN17
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan2.IN7
pixel_row[4] => LessThan3.IN17
pixel_row[4] => LessThan4.IN17
pixel_row[4] => LessThan5.IN16
pixel_row[4] => LessThan12.IN15
pixel_row[4] => LessThan13.IN17
pixel_row[5] => LessThan0.IN16
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan2.IN6
pixel_row[5] => LessThan3.IN16
pixel_row[5] => LessThan4.IN16
pixel_row[5] => LessThan5.IN15
pixel_row[5] => LessThan12.IN14
pixel_row[5] => LessThan13.IN16
pixel_row[6] => LessThan0.IN15
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan2.IN5
pixel_row[6] => LessThan3.IN15
pixel_row[6] => LessThan4.IN15
pixel_row[6] => LessThan5.IN14
pixel_row[6] => LessThan12.IN13
pixel_row[6] => LessThan13.IN15
pixel_row[7] => LessThan0.IN14
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan2.IN4
pixel_row[7] => LessThan3.IN14
pixel_row[7] => LessThan4.IN14
pixel_row[7] => LessThan5.IN13
pixel_row[7] => LessThan12.IN12
pixel_row[7] => LessThan13.IN14
pixel_row[8] => LessThan0.IN13
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan2.IN3
pixel_row[8] => LessThan3.IN13
pixel_row[8] => LessThan4.IN13
pixel_row[8] => LessThan5.IN12
pixel_row[8] => LessThan12.IN11
pixel_row[8] => LessThan13.IN13
pixel_row[9] => LessThan0.IN12
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan2.IN2
pixel_row[9] => LessThan3.IN12
pixel_row[9] => LessThan4.IN12
pixel_row[9] => LessThan5.IN11
pixel_row[9] => LessThan12.IN10
pixel_row[9] => LessThan13.IN12
pixel_col[0] => LessThan6.IN18
pixel_col[0] => LessThan7.IN22
pixel_col[0] => LessThan8.IN19
pixel_col[0] => LessThan9.IN19
pixel_col[0] => LessThan10.IN21
pixel_col[0] => LessThan11.IN21
pixel_col[0] => LessThan14.IN11
pixel_col[0] => LessThan15.IN20
pixel_col[0] => LessThan16.IN20
pixel_col[0] => LessThan17.IN22
pixel_col[0] => LessThan18.IN20
pixel_col[0] => LessThan19.IN20
pixel_col[0] => LessThan20.IN21
pixel_col[0] => LessThan21.IN21
pixel_col[0] => LessThan22.IN20
pixel_col[0] => LessThan23.IN19
pixel_col[1] => LessThan6.IN17
pixel_col[1] => LessThan7.IN21
pixel_col[1] => LessThan8.IN18
pixel_col[1] => LessThan9.IN18
pixel_col[1] => LessThan10.IN20
pixel_col[1] => LessThan11.IN20
pixel_col[1] => LessThan14.IN10
pixel_col[1] => LessThan15.IN19
pixel_col[1] => LessThan16.IN19
pixel_col[1] => LessThan17.IN21
pixel_col[1] => LessThan18.IN19
pixel_col[1] => LessThan19.IN19
pixel_col[1] => LessThan20.IN20
pixel_col[1] => LessThan21.IN20
pixel_col[1] => LessThan22.IN19
pixel_col[1] => LessThan23.IN18
pixel_col[2] => LessThan6.IN16
pixel_col[2] => LessThan7.IN20
pixel_col[2] => LessThan8.IN17
pixel_col[2] => LessThan9.IN17
pixel_col[2] => LessThan10.IN19
pixel_col[2] => LessThan11.IN19
pixel_col[2] => LessThan14.IN9
pixel_col[2] => LessThan15.IN18
pixel_col[2] => LessThan16.IN18
pixel_col[2] => LessThan17.IN20
pixel_col[2] => LessThan18.IN18
pixel_col[2] => LessThan19.IN18
pixel_col[2] => LessThan20.IN19
pixel_col[2] => LessThan21.IN19
pixel_col[2] => LessThan22.IN18
pixel_col[2] => LessThan23.IN17
pixel_col[3] => LessThan6.IN15
pixel_col[3] => LessThan7.IN19
pixel_col[3] => LessThan8.IN16
pixel_col[3] => LessThan9.IN16
pixel_col[3] => LessThan10.IN18
pixel_col[3] => LessThan11.IN18
pixel_col[3] => LessThan14.IN8
pixel_col[3] => LessThan15.IN17
pixel_col[3] => LessThan16.IN17
pixel_col[3] => LessThan17.IN19
pixel_col[3] => LessThan18.IN17
pixel_col[3] => LessThan19.IN17
pixel_col[3] => LessThan20.IN18
pixel_col[3] => LessThan21.IN18
pixel_col[3] => LessThan22.IN17
pixel_col[3] => LessThan23.IN16
pixel_col[4] => LessThan6.IN14
pixel_col[4] => LessThan7.IN18
pixel_col[4] => LessThan8.IN15
pixel_col[4] => LessThan9.IN15
pixel_col[4] => LessThan10.IN17
pixel_col[4] => LessThan11.IN17
pixel_col[4] => LessThan14.IN7
pixel_col[4] => LessThan15.IN16
pixel_col[4] => LessThan16.IN16
pixel_col[4] => LessThan17.IN18
pixel_col[4] => LessThan18.IN16
pixel_col[4] => LessThan19.IN16
pixel_col[4] => LessThan20.IN17
pixel_col[4] => LessThan21.IN17
pixel_col[4] => LessThan22.IN16
pixel_col[4] => LessThan23.IN15
pixel_col[5] => LessThan6.IN13
pixel_col[5] => LessThan7.IN17
pixel_col[5] => LessThan8.IN14
pixel_col[5] => LessThan9.IN14
pixel_col[5] => LessThan10.IN16
pixel_col[5] => LessThan11.IN16
pixel_col[5] => LessThan14.IN6
pixel_col[5] => LessThan15.IN15
pixel_col[5] => LessThan16.IN15
pixel_col[5] => LessThan17.IN17
pixel_col[5] => LessThan18.IN15
pixel_col[5] => LessThan19.IN15
pixel_col[5] => LessThan20.IN16
pixel_col[5] => LessThan21.IN16
pixel_col[5] => LessThan22.IN15
pixel_col[5] => LessThan23.IN14
pixel_col[6] => LessThan6.IN12
pixel_col[6] => LessThan7.IN16
pixel_col[6] => LessThan8.IN13
pixel_col[6] => LessThan9.IN13
pixel_col[6] => LessThan10.IN15
pixel_col[6] => LessThan11.IN15
pixel_col[6] => LessThan14.IN5
pixel_col[6] => LessThan15.IN14
pixel_col[6] => LessThan16.IN14
pixel_col[6] => LessThan17.IN16
pixel_col[6] => LessThan18.IN14
pixel_col[6] => LessThan19.IN14
pixel_col[6] => LessThan20.IN15
pixel_col[6] => LessThan21.IN15
pixel_col[6] => LessThan22.IN14
pixel_col[6] => LessThan23.IN13
pixel_col[7] => LessThan6.IN11
pixel_col[7] => LessThan7.IN15
pixel_col[7] => LessThan8.IN12
pixel_col[7] => LessThan9.IN12
pixel_col[7] => LessThan10.IN14
pixel_col[7] => LessThan11.IN14
pixel_col[7] => LessThan14.IN4
pixel_col[7] => LessThan15.IN13
pixel_col[7] => LessThan16.IN13
pixel_col[7] => LessThan17.IN15
pixel_col[7] => LessThan18.IN13
pixel_col[7] => LessThan19.IN13
pixel_col[7] => LessThan20.IN14
pixel_col[7] => LessThan21.IN14
pixel_col[7] => LessThan22.IN13
pixel_col[7] => LessThan23.IN12
pixel_col[8] => LessThan6.IN10
pixel_col[8] => LessThan7.IN14
pixel_col[8] => LessThan8.IN11
pixel_col[8] => LessThan9.IN11
pixel_col[8] => LessThan10.IN13
pixel_col[8] => LessThan11.IN13
pixel_col[8] => LessThan14.IN3
pixel_col[8] => LessThan15.IN12
pixel_col[8] => LessThan16.IN12
pixel_col[8] => LessThan17.IN14
pixel_col[8] => LessThan18.IN12
pixel_col[8] => LessThan19.IN12
pixel_col[8] => LessThan20.IN13
pixel_col[8] => LessThan21.IN13
pixel_col[8] => LessThan22.IN12
pixel_col[8] => LessThan23.IN11
pixel_col[9] => LessThan6.IN9
pixel_col[9] => LessThan7.IN13
pixel_col[9] => LessThan8.IN10
pixel_col[9] => LessThan9.IN10
pixel_col[9] => LessThan10.IN12
pixel_col[9] => LessThan11.IN12
pixel_col[9] => LessThan14.IN2
pixel_col[9] => LessThan15.IN11
pixel_col[9] => LessThan16.IN11
pixel_col[9] => LessThan17.IN13
pixel_col[9] => LessThan18.IN11
pixel_col[9] => LessThan19.IN11
pixel_col[9] => LessThan20.IN12
pixel_col[9] => LessThan21.IN12
pixel_col[9] => LessThan22.IN11
pixel_col[9] => LessThan23.IN10
R[0] <= <GND>
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= <GND>
R[3] <= <GND>
G[0] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= <GND>
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= <GND>
B[3] <= <GND>
A <= pipeOn.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|birdDrawer:inst10
clk => altsyncram:altsyncram_component.clock0
clk => prev_bird_pos[0].CLK
clk => prev_bird_pos[1].CLK
clk => prev_bird_pos[2].CLK
clk => prev_bird_pos[3].CLK
clk => prev_bird_pos[4].CLK
clk => prev_bird_pos[5].CLK
clk => prev_bird_pos[6].CLK
clk => prev_bird_pos[7].CLK
clk => prev_bird_pos[8].CLK
clk => prev_bird_pos[9].CLK
clk => prev_bird_pos[10].CLK
clk => \vert:prevVert.CLK
clk => rom_address[0].CLK
clk => rom_address[1].CLK
clk => rom_address[2].CLK
clk => rom_address[3].CLK
clk => rom_address[4].CLK
clk => rom_address[5].CLK
clk => rom_address[6].CLK
clk => rom_address[7].CLK
clk => rom_address[8].CLK
clk => rom_address[9].CLK
clk => sA.CLK
clk => v_rom_address[0].CLK
clk => v_rom_address[1].CLK
clk => v_rom_address[2].CLK
clk => v_rom_address[3].CLK
clk => v_rom_address[4].CLK
clk => v_rom_address[5].CLK
clk => v_rom_address[6].CLK
clk => v_rom_address[7].CLK
clk => v_rom_address[8].CLK
clk => v_rom_address[9].CLK
vertSync => vert.IN1
vertSync => \vert:prevVert.DATAIN
bird_pos[0] => prev_bird_pos[0].DATAIN
bird_pos[1] => prev_bird_pos[1].DATAIN
bird_pos[2] => prev_bird_pos[2].DATAIN
bird_pos[3] => prev_bird_pos[3].DATAIN
bird_pos[4] => prev_bird_pos[4].DATAIN
bird_pos[5] => prev_bird_pos[5].DATAIN
bird_pos[6] => prev_bird_pos[6].DATAIN
bird_pos[7] => prev_bird_pos[7].DATAIN
bird_pos[8] => prev_bird_pos[8].DATAIN
bird_pos[9] => prev_bird_pos[9].DATAIN
bird_pos[10] => prev_bird_pos[10].DATAIN
pixel_row[0] => LessThan2.IN10
pixel_row[0] => LessThan3.IN15
pixel_row[1] => LessThan2.IN9
pixel_row[1] => LessThan3.IN14
pixel_row[2] => LessThan2.IN8
pixel_row[2] => LessThan3.IN13
pixel_row[3] => LessThan2.IN7
pixel_row[3] => LessThan3.IN12
pixel_row[4] => LessThan2.IN6
pixel_row[4] => LessThan3.IN11
pixel_row[5] => LessThan2.IN5
pixel_row[5] => LessThan3.IN10
pixel_row[6] => LessThan2.IN4
pixel_row[6] => LessThan3.IN9
pixel_row[7] => LessThan2.IN3
pixel_row[7] => LessThan3.IN8
pixel_row[8] => LessThan2.IN2
pixel_row[8] => LessThan3.IN7
pixel_row[9] => LessThan2.IN1
pixel_row[9] => LessThan3.IN6
pixel_col[0] => LessThan0.IN20
pixel_col[0] => LessThan1.IN20
pixel_col[1] => LessThan0.IN19
pixel_col[1] => LessThan1.IN19
pixel_col[2] => LessThan0.IN18
pixel_col[2] => LessThan1.IN18
pixel_col[3] => LessThan0.IN17
pixel_col[3] => LessThan1.IN17
pixel_col[4] => LessThan0.IN16
pixel_col[4] => LessThan1.IN16
pixel_col[5] => LessThan0.IN15
pixel_col[5] => LessThan1.IN15
pixel_col[6] => LessThan0.IN14
pixel_col[6] => LessThan1.IN14
pixel_col[7] => LessThan0.IN13
pixel_col[7] => LessThan1.IN13
pixel_col[8] => LessThan0.IN12
pixel_col[8] => LessThan1.IN12
pixel_col[9] => LessThan0.IN11
pixel_col[9] => LessThan1.IN11
R[0] <= altsyncram:altsyncram_component.q_a[0]
R[1] <= altsyncram:altsyncram_component.q_a[1]
R[2] <= altsyncram:altsyncram_component.q_a[2]
R[3] <= altsyncram:altsyncram_component.q_a[3]
G[0] <= altsyncram:altsyncram_component.q_a[4]
G[1] <= altsyncram:altsyncram_component.q_a[5]
G[2] <= altsyncram:altsyncram_component.q_a[6]
G[3] <= altsyncram:altsyncram_component.q_a[7]
B[0] <= altsyncram:altsyncram_component.q_a[8]
B[1] <= altsyncram:altsyncram_component.q_a[9]
B[2] <= altsyncram:altsyncram_component.q_a[10]
B[3] <= altsyncram:altsyncram_component.q_a[11]
A <= A.DB_MAX_OUTPUT_PORT_TYPE


|Flappy-Grades|birdDrawer:inst10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6fa1:auto_generated.address_a[0]
address_a[1] => altsyncram_6fa1:auto_generated.address_a[1]
address_a[2] => altsyncram_6fa1:auto_generated.address_a[2]
address_a[3] => altsyncram_6fa1:auto_generated.address_a[3]
address_a[4] => altsyncram_6fa1:auto_generated.address_a[4]
address_a[5] => altsyncram_6fa1:auto_generated.address_a[5]
address_a[6] => altsyncram_6fa1:auto_generated.address_a[6]
address_a[7] => altsyncram_6fa1:auto_generated.address_a[7]
address_a[8] => altsyncram_6fa1:auto_generated.address_a[8]
address_a[9] => altsyncram_6fa1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6fa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6fa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6fa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6fa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6fa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6fa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6fa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6fa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6fa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6fa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6fa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6fa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6fa1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Flappy-Grades|birdDrawer:inst10|altsyncram:altsyncram_component|altsyncram_6fa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|Flappy-Grades|seven_segment_decoder_hex:inst31
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux2.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN19
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux2.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[1] => Mux6.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN17
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN17
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN16
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN16
LED_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
LED_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
LED_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
LED_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
LED_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
LED_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
LED_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
LED_out[7] <= <VCC>


|Flappy-Grades|seven_segment_decoder_Lives:inst32
number_in[0] => Mux0.IN19
number_in[0] => Mux1.IN19
number_in[0] => Mux3.IN19
number_in[0] => Mux4.IN19
number_in[0] => Mux5.IN19
number_in[0] => Mux6.IN10
number_in[1] => Mux0.IN18
number_in[1] => Mux1.IN18
number_in[1] => Mux3.IN18
number_in[1] => Mux4.IN18
number_in[1] => Mux5.IN18
number_in[2] => Mux0.IN17
number_in[2] => Mux1.IN17
number_in[2] => Mux2.IN5
number_in[2] => Mux3.IN17
number_in[2] => Mux4.IN17
number_in[2] => Mux5.IN17
number_in[2] => Mux6.IN9
number_in[3] => Mux0.IN16
number_in[3] => Mux1.IN16
number_in[3] => Mux2.IN4
number_in[3] => Mux3.IN16
number_in[3] => Mux4.IN16
number_in[3] => Mux5.IN16
number_in[3] => Mux6.IN8
LED_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
LED_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
LED_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
LED_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
LED_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
LED_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
LED_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
LED_out[7] <= <VCC>


