Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_mem_sim_behav xil_defaultlib.pc_mem_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 32 for port b [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:48]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port MEM_WRITE2 [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port MEM_READ1 [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port MEM_READ2 [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port MEM_SIZE [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port MEM_SIGN [C:/Users/Ryan Madden/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter_Mem.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.rca_nb(n=32)
Compiling module xil_defaultlib.cntr_up_clr_nb(n=32)
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.ProgramCounter_Mem
Compiling module xil_defaultlib.pc_mem_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_mem_sim_behav
