git clone --depth 1 --no-tags https://github.com/jazzsajan/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/684375657
git clone --depth 1 --no-tags https://github.com/kevinpinto98/VSD_TCL_Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/684571157
git clone --depth 1 --no-tags https://github.com/Brijeshpate/2-to-4-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/677973982
git clone --depth 1 --no-tags https://github.com/Gallerys/Verilog-Basic-Code.git f:/verilog_sva_gh_scraper/data/full_repos/681452052
git clone --depth 1 --no-tags https://github.com/cqllysto/spi_interface.git f:/verilog_sva_gh_scraper/data/full_repos/681427483
git clone --depth 1 --no-tags https://github.com/HummockHamek/DDR2_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/681597885
git clone --depth 1 --no-tags https://github.com/Rahulprakash77/Processor-Design-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682256724
git clone --depth 1 --no-tags https://github.com/vaishnavi-parihar/Router_1x3.git f:/verilog_sva_gh_scraper/data/full_repos/682253736
git clone --depth 1 --no-tags https://github.com/drwilkes/low-power-neural-net.git f:/verilog_sva_gh_scraper/data/full_repos/682207177
git clone --depth 1 --no-tags https://github.com/m0jks/verilog-ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/682568405
git clone --depth 1 --no-tags https://github.com/dikshaiitk/Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/682658923
git clone --depth 1 --no-tags https://github.com/db2260/Data-Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/682152871
git clone --depth 1 --no-tags https://github.com/akash0758/001-sequence-detector.git f:/verilog_sva_gh_scraper/data/full_repos/681942070
git clone --depth 1 --no-tags https://github.com/ZemelZhao/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/682105227
git clone --depth 1 --no-tags https://github.com/swrjima/Implementation-of-synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/682895033
git clone --depth 1 --no-tags https://github.com/sangeeth33/data_stream_mux.git f:/verilog_sva_gh_scraper/data/full_repos/682901456
git clone --depth 1 --no-tags https://github.com/zulisses/Projetos_LAOCII.git f:/verilog_sva_gh_scraper/data/full_repos/682866209
git clone --depth 1 --no-tags https://github.com/usc-chips/ee599-hw1.git f:/verilog_sva_gh_scraper/data/full_repos/682788450
git clone --depth 1 --no-tags https://github.com/nithin1007/PWM_generator.git f:/verilog_sva_gh_scraper/data/full_repos/683000390
git clone --depth 1 --no-tags https://github.com/Rohitvgupta15/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/682660519
git clone --depth 1 --no-tags https://github.com/VipulNeharwal/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/683119271
git clone --depth 1 --no-tags https://github.com/Prit1402/spi_to_i2c.git f:/verilog_sva_gh_scraper/data/full_repos/683141145
git clone --depth 1 --no-tags https://github.com/IsaacViolette/VERILOG_PONG.git f:/verilog_sva_gh_scraper/data/full_repos/683873596
git clone --depth 1 --no-tags https://github.com/kkmlyle/s2p_8.28.git f:/verilog_sva_gh_scraper/data/full_repos/684277067
git clone --depth 1 --no-tags https://github.com/kkmlyle/master_thesis8.28.git f:/verilog_sva_gh_scraper/data/full_repos/684276326
git clone --depth 1 --no-tags https://github.com/ErfanPanahi/Digital-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/684058231
git clone --depth 1 --no-tags https://github.com/ahmedheikal173/DSB.git f:/verilog_sva_gh_scraper/data/full_repos/680283638
git clone --depth 1 --no-tags https://github.com/Daniel-Porras/Digital-1-2023-2.git f:/verilog_sva_gh_scraper/data/full_repos/684339471
git clone --depth 1 --no-tags https://github.com/Gcerpa01/COMPE470L.git f:/verilog_sva_gh_scraper/data/full_repos/684417726
git clone --depth 1 --no-tags https://github.com/chethans-25/program.git f:/verilog_sva_gh_scraper/data/full_repos/677996635
git clone --depth 1 --no-tags https://github.com/NachtSpyder04/RISC-V-Eklavya-23.git f:/verilog_sva_gh_scraper/data/full_repos/679306450
git clone --depth 1 --no-tags https://github.com/pbeltram/Enclustra.git f:/verilog_sva_gh_scraper/data/full_repos/679403262
git clone --depth 1 --no-tags https://github.com/srikar555/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/678320177
git clone --depth 1 --no-tags https://github.com/Coooolix/Hyperbus_vip.git f:/verilog_sva_gh_scraper/data/full_repos/680777071
git clone --depth 1 --no-tags https://github.com/Ultimos2020/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/680743624
git clone --depth 1 --no-tags https://github.com/Shahiraosama/SPI_Slave_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/680616255
git clone --depth 1 --no-tags https://github.com/Drashti268/Division.git f:/verilog_sva_gh_scraper/data/full_repos/680425767
git clone --depth 1 --no-tags https://github.com/1YEN-Toru/MCOC115-TD.git f:/verilog_sva_gh_scraper/data/full_repos/680355277
git clone --depth 1 --no-tags https://github.com/Ssirrikh/nexys3-tictactoe.git f:/verilog_sva_gh_scraper/data/full_repos/681327946
git clone --depth 1 --no-tags https://github.com/lildiop2/laoc2.git f:/verilog_sva_gh_scraper/data/full_repos/681404063
git clone --depth 1 --no-tags https://github.com/Saurava69/RSA-Implementation-Using-Verilog-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/681296192
git clone --depth 1 --no-tags https://github.com/0marAmr/Multi_Cyclic_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/678586323
git clone --depth 1 --no-tags https://github.com/meetbhatt2113/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/681589894
git clone --depth 1 --no-tags https://github.com/AvantikaN/Audio-Signal-Processing-using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/681755734
git clone --depth 1 --no-tags https://github.com/sagarrothe/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/682174936
git clone --depth 1 --no-tags https://github.com/anvithashirva/TCL-Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/682193954
git clone --depth 1 --no-tags https://github.com/yaminisiripuram97/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/682675084
git clone --depth 1 --no-tags https://github.com/NileshPandey22/8bit_processor_Nilesh_Pandey.git f:/verilog_sva_gh_scraper/data/full_repos/683107934
git clone --depth 1 --no-tags https://github.com/onkarsm22/Implementation-of-32-bit-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/683130225
git clone --depth 1 --no-tags https://github.com/RishithaRao14/Dsd-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/682636625
git clone --depth 1 --no-tags https://github.com/shivamverma060/16Bit_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/682632071
git clone --depth 1 --no-tags https://github.com/ShreyaVerma1303/DIGITAL-SYSTEM-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/682628791
git clone --depth 1 --no-tags https://github.com/Sushovanb22/Memory-Modelling.git f:/verilog_sva_gh_scraper/data/full_repos/682705292
git clone --depth 1 --no-tags https://github.com/usc-chips/x.git f:/verilog_sva_gh_scraper/data/full_repos/682727011
git clone --depth 1 --no-tags https://github.com/ArunSaiJaligama/Spatial-filter.git f:/verilog_sva_gh_scraper/data/full_repos/683734327
git clone --depth 1 --no-tags https://github.com/pratheekgg/SSCS_Synthoshpere.git f:/verilog_sva_gh_scraper/data/full_repos/683251462
git clone --depth 1 --no-tags https://github.com/Raftaar-98/VLSI-project-1.git f:/verilog_sva_gh_scraper/data/full_repos/683517509
git clone --depth 1 --no-tags https://github.com/Mahfuza20/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/679390516
git clone --depth 1 --no-tags https://github.com/marianabuhazi/FIR-filter.git f:/verilog_sva_gh_scraper/data/full_repos/679390177
git clone --depth 1 --no-tags https://github.com/punnavamshi/Implementation-of-vending-machine-controller-using-veriloghdl.git f:/verilog_sva_gh_scraper/data/full_repos/679559162
git clone --depth 1 --no-tags https://github.com/ziadmali59/Spartan6---DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/680055972
git clone --depth 1 --no-tags https://github.com/marc0620/NTU_CA_2022.git f:/verilog_sva_gh_scraper/data/full_repos/680051157
git clone --depth 1 --no-tags https://github.com/SimhadriVenkat1999/Design_of_16x8_Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/679289604
git clone --depth 1 --no-tags https://github.com/arta-ns/chipignite_sep2023.git f:/verilog_sva_gh_scraper/data/full_repos/679515130
git clone --depth 1 --no-tags https://github.com/aks7865/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/680000429
git clone --depth 1 --no-tags https://github.com/gunavant-s/ALU_Day-030.git f:/verilog_sva_gh_scraper/data/full_repos/679931089
git clone --depth 1 --no-tags https://github.com/Yashraj6190/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/679458730
git clone --depth 1 --no-tags https://github.com/ErfanPanahi/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/684055718
git clone --depth 1 --no-tags https://github.com/jayant31j/SIT329-ParkingPRO.git f:/verilog_sva_gh_scraper/data/full_repos/683942795
git clone --depth 1 --no-tags https://github.com/ErfanPanahi/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/684071071
git clone --depth 1 --no-tags https://github.com/catpupu/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/684050636
git clone --depth 1 --no-tags https://github.com/shiv013iitb/MIPS32-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/678106966
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_StateMachine.git f:/verilog_sva_gh_scraper/data/full_repos/678911556
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation-Group1.git f:/verilog_sva_gh_scraper/data/full_repos/679797525
git clone --depth 1 --no-tags https://github.com/skudlur/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/679984072
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e17-co502-RV32IM-Pipeline-Implementation_Group2.git f:/verilog_sva_gh_scraper/data/full_repos/684428753
git clone --depth 1 --no-tags https://github.com/NagireddychandramouliReddy/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/683673670
git clone --depth 1 --no-tags https://github.com/LuisVaca1503/Lab_DIgital_1.git f:/verilog_sva_gh_scraper/data/full_repos/681798726
git clone --depth 1 --no-tags https://github.com/chandermani209/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/683353054
git clone --depth 1 --no-tags https://github.com/aravindsai2512/Pipelined-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/681796328
git clone --depth 1 --no-tags https://github.com/Sidv005/Samsung-PD-Training.git f:/verilog_sva_gh_scraper/data/full_repos/679579347
git clone --depth 1 --no-tags https://github.com/judeurban/computer-hardware-techniques.git f:/verilog_sva_gh_scraper/data/full_repos/683833160
git clone --depth 1 --no-tags https://github.com/robertlee2014/Synthesizing-SystemVerilog-Smaple-and-Advices.git f:/verilog_sva_gh_scraper/data/full_repos/678334378
git clone --depth 1 --no-tags https://github.com/KareemElsheikh/AES.git f:/verilog_sva_gh_scraper/data/full_repos/678993111
git clone --depth 1 --no-tags https://github.com/bharatts/Physical_Design_Using_OpenLane_Sky130.git f:/verilog_sva_gh_scraper/data/full_repos/678818673
git clone --depth 1 --no-tags https://github.com/Shubham-makar/16-bit-dadda-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/678503638
git clone --depth 1 --no-tags https://github.com/DasMayur/Dual-Elevator-Control-System.git f:/verilog_sva_gh_scraper/data/full_repos/677935735
git clone --depth 1 --no-tags https://github.com/sandchick/aging_soc.git f:/verilog_sva_gh_scraper/data/full_repos/678314944
git clone --depth 1 --no-tags https://github.com/Abhinandan-Singh-Baghel/hardwaresecurity.git f:/verilog_sva_gh_scraper/data/full_repos/678341300
git clone --depth 1 --no-tags https://github.com/kapilsingla22/Mips_32_processor_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/678279623
git clone --depth 1 --no-tags https://github.com/SuperrGao/RISC_V_cpu_verification.git f:/verilog_sva_gh_scraper/data/full_repos/678036831
git clone --depth 1 --no-tags https://github.com/Dhruvithakar0913/2-to-4-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/677974943
git clone --depth 1 --no-tags https://github.com/fleathlushby/tinytapeout_TT04_SEAL.git f:/verilog_sva_gh_scraper/data/full_repos/678451777
git clone --depth 1 --no-tags https://github.com/Typas/ca-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/678907062
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/679238920
git clone --depth 1 --no-tags https://github.com/ivbakula/Gowin-SinGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/679402874
git clone --depth 1 --no-tags https://github.com/ronakr010/12HourClk.git f:/verilog_sva_gh_scraper/data/full_repos/679810148
git clone --depth 1 --no-tags https://github.com/shiv013iitb/Dadda-Wallace-Multiplier_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/679880666
git clone --depth 1 --no-tags https://github.com/NamrathaCTR/12HourClock.git f:/verilog_sva_gh_scraper/data/full_repos/679891258
git clone --depth 1 --no-tags https://github.com/udayM-design/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/680068030
