--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

E:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf counter.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 20 ns HIGH 50%;

 6220 paths analyzed, 264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.211ns.
--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_5 (SLICE_X42Y27.CE), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.Y       Tciny                 0.869   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<3>
    SLICE_X54Y85.G2      net (fanout=4)        0.449   MyInstanceName/old_rx_clk_divider_6_sub0000<3>
    SLICE_X54Y85.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<3>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000024_SW0
    SLICE_X54Y86.F3      net (fanout=3)        0.334   N51
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y27.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y27.CLK     Tceck                 0.555   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                     13.185ns (5.455ns logic, 7.730ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.Y       Tciny                 0.869   MyInstanceName/rx_clk_divider<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<5>
    SLICE_X54Y88.G3      net (fanout=2)        0.286   MyInstanceName/old_rx_clk_divider_6_sub0000<5>
    SLICE_X54Y88.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<5>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.F2      net (fanout=5)        0.362   MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y27.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y27.CLK     Tceck                 0.555   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                     13.168ns (5.573ns logic, 7.595ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<5>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<5>
    SLICE_X55Y89.Y       Tciny                 0.869   MyInstanceName/old_rx_clk_divider_6_sub0000<6>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<6>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<7>
    SLICE_X54Y88.G1      net (fanout=2)        0.143   MyInstanceName/old_rx_clk_divider_6_sub0000<7>
    SLICE_X54Y88.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<5>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.F2      net (fanout=5)        0.362   MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y27.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y27.CLK     Tceck                 0.555   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (5.691ns logic, 7.452ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_4 (SLICE_X42Y27.CE), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.Y       Tciny                 0.869   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<3>
    SLICE_X54Y85.G2      net (fanout=4)        0.449   MyInstanceName/old_rx_clk_divider_6_sub0000<3>
    SLICE_X54Y85.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<3>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000024_SW0
    SLICE_X54Y86.F3      net (fanout=3)        0.334   N51
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y27.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y27.CLK     Tceck                 0.555   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                     13.185ns (5.455ns logic, 7.730ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.Y       Tciny                 0.869   MyInstanceName/rx_clk_divider<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<5>
    SLICE_X54Y88.G3      net (fanout=2)        0.286   MyInstanceName/old_rx_clk_divider_6_sub0000<5>
    SLICE_X54Y88.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<5>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.F2      net (fanout=5)        0.362   MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y27.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y27.CLK     Tceck                 0.555   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                     13.168ns (5.573ns logic, 7.595ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<5>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<5>
    SLICE_X55Y89.Y       Tciny                 0.869   MyInstanceName/old_rx_clk_divider_6_sub0000<6>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<6>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<7>
    SLICE_X54Y88.G1      net (fanout=2)        0.143   MyInstanceName/old_rx_clk_divider_6_sub0000<7>
    SLICE_X54Y88.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<5>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.F2      net (fanout=5)        0.362   MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y27.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y27.CLK     Tceck                 0.555   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_4
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (5.691ns logic, 7.452ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_7 (SLICE_X42Y26.CE), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.185ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.Y       Tciny                 0.869   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<3>
    SLICE_X54Y85.G2      net (fanout=4)        0.449   MyInstanceName/old_rx_clk_divider_6_sub0000<3>
    SLICE_X54Y85.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<3>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000024_SW0
    SLICE_X54Y86.F3      net (fanout=3)        0.334   N51
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y26.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y26.CLK     Tceck                 0.555   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                     13.185ns (5.455ns logic, 7.730ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.168ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.Y       Tciny                 0.869   MyInstanceName/rx_clk_divider<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<5>
    SLICE_X54Y88.G3      net (fanout=2)        0.286   MyInstanceName/old_rx_clk_divider_6_sub0000<5>
    SLICE_X54Y88.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<5>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.F2      net (fanout=5)        0.362   MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y26.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y26.CLK     Tceck                 0.555   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                     13.168ns (5.573ns logic, 7.595ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MyInstanceName/rx_clk_divider_0 (FF)
  Destination:          MyInstanceName/rx_data_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.143ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.095 - 0.121)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MyInstanceName/rx_clk_divider_0 to MyInstanceName/rx_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   MyInstanceName/rx_clk_divider<0>
                                                       MyInstanceName/rx_clk_divider_0
    SLICE_X55Y86.F2      net (fanout=1)        0.461   MyInstanceName/rx_clk_divider<0>
    SLICE_X55Y86.COUT    Topcyf                1.162   MyInstanceName/rx_clk_divider<1>
                                                       MyInstanceName/rx_clk_divider<0>_rt
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<0>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<1>
    SLICE_X55Y87.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<2>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<3>
    SLICE_X55Y88.COUT    Tbyp                  0.118   MyInstanceName/rx_clk_divider<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<4>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<5>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<5>
    SLICE_X55Y89.Y       Tciny                 0.869   MyInstanceName/old_rx_clk_divider_6_sub0000<6>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_cy<6>
                                                       MyInstanceName/Msub_old_rx_clk_divider_6_sub0000_xor<7>
    SLICE_X54Y88.G1      net (fanout=2)        0.143   MyInstanceName/old_rx_clk_divider_6_sub0000<7>
    SLICE_X54Y88.Y       Tilo                  0.759   MyInstanceName/rx_clk_divider<5>
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.F2      net (fanout=5)        0.362   MyInstanceName/old_rx_countdown_9_cmp_eq000048
    SLICE_X54Y86.X       Tilo                  0.759   MyInstanceName/old_rx_countdown_9_cmp_eq0000
                                                       MyInstanceName/old_rx_countdown_9_cmp_eq000050
    SLICE_X48Y53.G3      net (fanout=18)       3.601   MyInstanceName/old_rx_countdown_9_cmp_eq0000
    SLICE_X48Y53.Y       Tilo                  0.759   MyInstanceName/recv_state_mux0000<2>50
                                                       MyInstanceName/recv_state_mux0000<2>1
    SLICE_X42Y26.CE      net (fanout=6)        2.885   MyInstanceName/rx_data_not0001
    SLICE_X42Y26.CLK     Tceck                 0.555   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_7
    -------------------------------------------------  ---------------------------
    Total                                     13.143ns (5.691ns logic, 7.452ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clkin" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_5 (SLICE_X42Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyInstanceName/rx_data_6 (FF)
  Destination:          MyInstanceName/rx_data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MyInstanceName/rx_data_6 to MyInstanceName/rx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y26.YQ      Tcko                  0.522   MyInstanceName/rx_data<7>
                                                       MyInstanceName/rx_data_6
    SLICE_X42Y27.BX      net (fanout=3)        0.407   MyInstanceName/rx_data<6>
    SLICE_X42Y27.CLK     Tckdi       (-Th)    -0.134   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.656ns logic, 0.407ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_1 (SLICE_X41Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyInstanceName/rx_data_2 (FF)
  Destination:          MyInstanceName/rx_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.033 - 0.026)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MyInstanceName/rx_data_2 to MyInstanceName/rx_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y28.YQ      Tcko                  0.522   MyInstanceName/rx_data<3>
                                                       MyInstanceName/rx_data_2
    SLICE_X41Y26.BX      net (fanout=3)        0.459   MyInstanceName/rx_data<2>
    SLICE_X41Y26.CLK     Tckdi       (-Th)    -0.093   MyInstanceName/rx_data<1>
                                                       MyInstanceName/rx_data_1
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.615ns logic, 0.459ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point MyInstanceName/rx_data_3 (SLICE_X42Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MyInstanceName/rx_data_4 (FF)
  Destination:          MyInstanceName/rx_data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MyInstanceName/rx_data_4 to MyInstanceName/rx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.YQ      Tcko                  0.522   MyInstanceName/rx_data<5>
                                                       MyInstanceName/rx_data_4
    SLICE_X42Y28.BX      net (fanout=3)        0.426   MyInstanceName/rx_data<4>
    SLICE_X42Y28.CLK     Tckdi       (-Th)    -0.134   MyInstanceName/rx_data<3>
                                                       MyInstanceName/rx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.656ns logic, 0.426ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: motor2_5/CLK
  Logical resource: motor2_5/CK
  Location pin: SLICE_X42Y24.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: motor2_5/CLK
  Logical resource: motor2_5/CK
  Location pin: SLICE_X42Y24.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: motor2_5/CLK
  Logical resource: motor2_5/CK
  Location pin: SLICE_X42Y24.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   13.211|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6220 paths, 0 nets, and 777 connections

Design statistics:
   Minimum period:  13.211ns{1}   (Maximum frequency:  75.694MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 03 04:17:54 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



