Warning (10268): Verilog HDL information at fp32_uart_rx.sv(42): always construct contains both blocking and non-blocking assignments File: D:/Quartus_Projects/RTL/Graduate_Project/fpga/Workspace/fp32_rx_mac_tx/fp32_uart_rx.sv Line: 42
