Analysis & Synthesis report for ver1
Sun Jul 06 17:36:33 2025
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jul 06 17:36:33 2025        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; ver1                                         ;
; Top-level Entity Name       ; ver1                                         ;
; Family                      ; MAX7000S                                     ;
; Total macrocells            ; 33                                           ;
; Total pins                  ; 41                                           ;
+-----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                  ;
+--------------------------------------------------------------+-----------------+---------------+
; Option                                                       ; Setting         ; Default Value ;
+--------------------------------------------------------------+-----------------+---------------+
; Device                                                       ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                        ; ver1            ; ver1          ;
; Family name                                                  ; MAX7000S        ; Stratix II    ;
; Optimization Technique                                       ; Balanced        ; Speed         ;
; Use Generated Physical Constraints File                      ; Off             ;               ;
; Use smart compilation                                        ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off             ; Off           ;
; Preserve fewer node names                                    ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off             ; Off           ;
; Verilog Version                                              ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93          ; VHDL93        ;
; State Machine Processing                                     ; Auto            ; Auto          ;
; Safe State Machine                                           ; Off             ; Off           ;
; Extract Verilog State Machines                               ; On              ; On            ;
; Extract VHDL State Machines                                  ; On              ; On            ;
; Ignore Verilog initial constructs                            ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On              ; On            ;
; Parallel Synthesis                                           ; Off             ; Off           ;
; NOT Gate Push-Back                                           ; On              ; On            ;
; Power-Up Don't Care                                          ; On              ; On            ;
; Remove Duplicate Registers                                   ; On              ; On            ;
; Ignore CARRY Buffers                                         ; Off             ; Off           ;
; Ignore CASCADE Buffers                                       ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off             ; Off           ;
; Ignore LCELL Buffers                                         ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                          ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                               ; Off             ; Off           ;
; Allow XOR Gate Usage                                         ; On              ; On            ;
; Auto Logic Cell Insertion                                    ; On              ; On            ;
; Parallel Expander Chain Length                               ; 4               ; 4             ;
; Auto Parallel Expanders                                      ; On              ; On            ;
; Auto Open-Drain Pins                                         ; On              ; On            ;
; Auto Resource Sharing                                        ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                 ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing          ; On              ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On              ; On            ;
; HDL message level                                            ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100             ; 100           ;
; Block Design Naming                                          ; Auto            ; Auto          ;
; Synthesis Effort                                             ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On              ; On            ;
; Analysis & Synthesis Message Level                           ; Medium          ; Medium        ;
+--------------------------------------------------------------+-----------------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                     ;
+----------------------------------+-----------------+------------------------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path ;
+----------------------------------+-----------------+------------------------+------------------------------+
; ver1.v                           ; yes             ; User Verilog HDL File  ; E:/ver1/ver1.v               ;
+----------------------------------+-----------------+------------------------+------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 33                   ;
; Total registers      ; 4                    ;
; I/O pins             ; 41                   ;
; Shareable expanders  ; 6                    ;
; Parallel expanders   ; 2                    ;
; Maximum fan-out node ; Q[0]                 ;
; Maximum fan-out      ; 31                   ;
; Total fan-out        ; 301                  ;
; Average fan-out      ; 3.76                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                 ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |ver1                      ; 33         ; 41   ; |ver1               ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jul 06 17:36:32 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ver1 -c ver1
Info: Found 1 design units, including 1 entities, in source file ver1.v
    Info: Found entity 1: ver1
Info: Elaborating entity "ver1" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ver1.v(62): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ver1.v(63): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ver1.v(65): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ver1.v(68): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ver1.v(72): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(73): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(74): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(76): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(79): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(80): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(82): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(83): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(84): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(85): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(86): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(87): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(88): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(90): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(91): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(92): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(93): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ver1.v(94): truncated value with size 32 to match size of target (1)
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clear signal driven by pin "CLR" to global clear signal
    Info: Promoted clock signal driven by pin "T3" to global clock signal
Info: Implemented 80 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 27 output pins
    Info: Implemented 33 macrocells
    Info: Implemented 6 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Sun Jul 06 17:36:43 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:01


