// Seed: 2682796300
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8
);
  assign id_4 = id_6 ? id_8 : id_8;
  reg id_10;
  always @* begin
    id_5 = id_1;
    id_10 <= 1;
  end
  tri0 id_11;
  assign id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    output supply1 id_5
);
  module_0(
      id_1, id_4, id_1, id_1, id_0, id_3, id_4, id_4, id_1
  );
endmodule
