read_verilog ../top.v
prep -rdff
synth -top top

