T_1 F_1 ( void )\r\n{\r\nT_1 V_1 = 0 ;\r\nT_1 V_2 ;\r\nT_1 V_3 ;\r\nT_1 V_4 ;\r\nT_1 V_5 ;\r\nint V_6 ;\r\nT_1 V_7 ;\r\nT_1 V_8 ;\r\nT_1 V_9 ;\r\nT_1 V_10 ;\r\nT_1 V_11 ;\r\nvoid T_2 * V_12 = F_2 ( V_13 , 0x200 ) ;\r\nV_4 = F_3 ( V_12 + V_14 ) ;\r\nV_5 = F_3 ( V_12 + V_15 ) ;\r\nV_7 = ( V_5 & V_16 ) ;\r\nV_8 = ( ( V_5 >> 8 ) & V_17 ) + 1 ;\r\nV_9 = ( ( V_5 >> 24 ) & V_17 ) ;\r\nV_10 = ( ( V_5 >> 16 ) & V_18 ) + 1 ;\r\nV_11 = ( ( V_4 >> 24 ) & V_17 ) ;\r\nV_2 = V_7 ? V_19 : V_20 ;\r\nV_3 = ( ( 1 << V_11 ) + 1 ) + ( 128 * ( V_11 == 7 ) ) ;\r\nif ( V_9 < 2 )\r\nV_9 = 2 ;\r\nelse if ( V_9 < 5 )\r\nV_9 = ( 1 << V_9 ) ;\r\nelse\r\nV_9 = 32 ;\r\nV_6 = ( int ) ( ( V_4 >> 12 ) & V_21 ) ;\r\nswitch ( V_6 ) {\r\ncase V_22 :\r\ncase V_23 :\r\nV_1 = V_19 / V_3 ;\r\nbreak;\r\ncase V_24 :\r\nV_1 = ( ( V_2 / V_8 ) * V_10 ) / V_9 ;\r\nbreak;\r\ncase V_25 :\r\nV_1 = V_20 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_4 ( V_12 ) ;\r\nreturn V_1 ;\r\n}\r\nT_1 F_5 ( int V_26 )\r\n{\r\nT_1 V_27 ;\r\nvoid T_2 * V_12 = F_2 ( V_13 , 0x200 ) ;\r\nT_1 V_28 = V_29 + ( ( V_26 - 1 ) * 0x10 ) ;\r\nT_1 V_30 = ( F_3 ( V_12 + V_28 ) & V_31 ) + 1 ;\r\nF_4 ( V_12 ) ;\r\nV_27 = F_1 () ;\r\nreturn V_27 / V_30 ;\r\n}
