Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 21 14:41:25 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.807        0.000                      0                 1470        0.117        0.000                      0                 1470        3.750        0.000                       0                   590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.807        0.000                      0                 1470        0.117        0.000                      0                 1470        3.750        0.000                       0                   590  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.184ns (23.877%)  route 6.963ns (76.123%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.058    13.980    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.326    14.306 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.306    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[0]
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.516    14.857    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.031    15.113    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 2.179ns (23.835%)  route 6.963ns (76.165%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          1.058    13.980    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.321    14.301 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    14.301    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[1]
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.516    14.857    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.075    15.157    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 1.462ns (16.775%)  route 7.253ns (83.225%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=30, routed)          0.940     6.516    U_Core/U_DataPath/U_PC/q_reg[31]_0[5]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.299     6.815 r  U_Core/U_DataPath/U_PC/g0_b11/O
                         net (fo=16, routed)          0.880     7.694    U_Core/U_ControlUnit/out[0]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.818 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=93, routed)          1.265     9.083    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  U_Core/U_ControlUnit/q[31]_i_21__0/O
                         net (fo=1, routed)           0.820    10.027    U_Core/U_ControlUnit/q[31]_i_21__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.151 r  U_Core/U_ControlUnit/q[31]_i_12/O
                         net (fo=64, routed)          1.352    11.503    U_Core/U_ControlUnit/q_reg[19]
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.124    11.627 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.498    12.126    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_23_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.250 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=1, routed)           0.696    12.945    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124    13.069 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.802    13.872    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIA1
    SLICE_X10Y5          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.451    14.792    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y5          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.759    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -13.872    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 2.184ns (24.222%)  route 6.833ns (75.778%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.928    13.850    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.326    14.176 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[2]_i_1__2/O
                         net (fo=1, routed)           0.000    14.176    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[2]
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.516    14.857    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.031    15.113    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 2.184ns (24.234%)  route 6.828ns (75.766%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.923    13.845    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X4Y7           LUT3 (Prop_lut3_I1_O)        0.326    14.171 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[4]_i_1__2/O
                         net (fo=1, routed)           0.000    14.171    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[4]
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.516    14.857    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.032    15.114    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 2.184ns (24.297%)  route 6.805ns (75.703%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.900    13.822    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.326    14.148 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[16]_i_1__2/O
                         net (fo=1, routed)           0.000    14.148    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[16]
    SLICE_X5Y9           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.515    14.856    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y9           FDCE (Setup_fdce_C_D)        0.031    15.112    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 2.184ns (24.144%)  route 6.862ns (75.856%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.957    13.879    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X2Y7           LUT3 (Prop_lut3_I1_O)        0.326    14.205 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[10]_i_1__2/O
                         net (fo=1, routed)           0.000    14.205    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[10]
    SLICE_X2Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.518    14.859    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDCE (Setup_fdce_C_D)        0.077    15.175    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 1.462ns (16.799%)  route 7.241ns (83.201%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.419     5.575 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=30, routed)          0.940     6.516    U_Core/U_DataPath/U_PC/q_reg[31]_0[5]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.299     6.815 r  U_Core/U_DataPath/U_PC/g0_b11/O
                         net (fo=16, routed)          0.880     7.694    U_Core/U_ControlUnit/out[0]
    SLICE_X11Y6          LUT5 (Prop_lut5_I4_O)        0.124     7.818 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=93, routed)          1.265     9.083    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  U_Core/U_ControlUnit/q[31]_i_21__0/O
                         net (fo=1, routed)           0.820    10.027    U_Core/U_ControlUnit/q[31]_i_21__0_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.124    10.151 r  U_Core/U_ControlUnit/q[31]_i_12/O
                         net (fo=64, routed)          1.348    11.499    U_Core/U_ControlUnit/q_reg[19]
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.124    11.623 r  U_Core/U_ControlUnit/q[2]_i_4/O
                         net (fo=1, routed)           0.851    12.474    U_Core/U_ControlUnit/q[2]_i_4_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I4_O)        0.124    12.598 r  U_Core/U_ControlUnit/q[2]_i_1__0/O
                         net (fo=2, routed)           0.637    13.235    U_Core/U_ControlUnit/D[0]
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.359 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.500    13.859    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB0
    SLICE_X10Y5          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.451    14.792    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y5          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.832    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 2.184ns (24.346%)  route 6.787ns (75.654%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.882    13.804    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y9           LUT3 (Prop_lut3_I1_O)        0.326    14.130 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[8]_i_1__2/O
                         net (fo=1, routed)           0.000    14.130    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[8]
    SLICE_X5Y9           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.515    14.856    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[8]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y9           FDCE (Setup_fdce_C_D)        0.031    15.112    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 2.184ns (24.354%)  route 6.784ns (75.646%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.638     5.159    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.470     7.086    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0[1]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     7.210 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=172, routed)         0.953     8.162    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X9Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.286 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.857     9.143    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_0[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.669 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.669    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.783 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.783    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.897 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.218    11.115    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0_0[0]
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.124    11.239 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6/O
                         net (fo=1, routed)           0.414    11.653    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124    11.777 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__0/O
                         net (fo=1, routed)           0.993    12.770    U_Core/U_ControlUnit/btaken
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.152    12.922 r  U_Core/U_ControlUnit/q[31]_i_2__0/O
                         net (fo=32, routed)          0.879    13.801    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X5Y12          LUT3 (Prop_lut3_I1_O)        0.326    14.127 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[20]_i_1__2/O
                         net (fo=1, routed)           0.000    14.127    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[20]
    SLICE_X5Y12          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         1.513    14.854    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.031    15.110    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.467%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  u_APB_Master/temp_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_APB_Master/temp_addr_reg[10]/Q
                         net (fo=1, routed)           0.216     1.806    u_ram/Q[8]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.877     2.005    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.690    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  u_APB_Master/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  u_APB_Master/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.217     1.807    u_ram/Q[7]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.877     2.005    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.690    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.588     1.471    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[26]/Q
                         net (fo=1, routed)           0.087     1.699    u_APB_Master/q_reg[26]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     1.744 r  u_APB_Master/q[26]_i_1__1/O
                         net (fo=1, routed)           0.000     1.744    U_Core/U_DataPath/U_MemAccReg_dataRData/D[26]
    SLICE_X2Y18          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.857     1.984    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.120     1.604    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y6           FDCE                                         r  u_APB_Master/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_APB_Master/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.218     1.831    u_ram/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.877     2.005    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.690    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.942%)  route 0.314ns (71.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  u_APB_Master/temp_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.128     1.577 r  u_APB_Master/temp_wdata_reg[11]/Q
                         net (fo=4, routed)           0.314     1.891    u_ram/mem_reg_0[11]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.877     2.005    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     1.749    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_GPOA/u_APB_SlaveIntf/PRDATA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.594     1.477    u_GPOA/u_APB_SlaveIntf/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  u_GPOA/u_APB_SlaveIntf/PRDATA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_GPOA/u_APB_SlaveIntf/PRDATA_reg[20]/Q
                         net (fo=1, routed)           0.100     1.718    u_APB_Master/q_reg[31][20]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.045     1.763 r  u_APB_Master/q[20]_i_1__1/O
                         net (fo=1, routed)           0.000     1.763    U_Core/U_DataPath/U_MemAccReg_dataRData/D[20]
    SLICE_X2Y7           FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X2Y7           FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[20]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDCE (Hold_fdce_C_D)         0.121     1.614    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.818%)  route 0.228ns (58.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  u_APB_Master/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_APB_Master/temp_addr_reg[3]/Q
                         net (fo=4, routed)           0.228     1.841    u_ram/Q[1]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.877     2.005    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.690    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.593     1.476    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[10]/Q
                         net (fo=1, routed)           0.102     1.719    u_APB_Master/q_reg[10]
    SLICE_X6Y5           LUT5 (Prop_lut5_I2_O)        0.045     1.764 r  u_APB_Master/q[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.764    U_Core/U_DataPath/U_MemAccReg_dataRData/D[10]
    SLICE_X6Y5           FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.864     1.991    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[10]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.120     1.612    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.584     1.467    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.116     1.724    u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0__0[27]
    SLICE_X3Y20          FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.855     1.982    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[27]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.066     1.570    u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.593     1.476    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X7Y6           FDCE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[13]/Q
                         net (fo=1, routed)           0.099     1.716    u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0__0[13]
    SLICE_X5Y7           FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=589, routed)         0.863     1.990    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[13]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y7           FDRE (Hold_fdre_C_D)         0.070     1.561    u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y5     U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y5     U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y5     U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y5     U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y3     U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y17    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y16    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[31]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y5    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[3]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y8     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y8     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y10    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y9     U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y9     U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y9     U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y6    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y5    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y5    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y5    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y5    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y5    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK



