# do mux_entradas_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/julio/intelFPGA_lite/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mux_entradas/mux_entradas.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Nov 22,2019
# vcom -reportprogress 300 -93 -work work /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mux_entradas/mux_entradas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_entradas
# -- Compiling architecture bh of mux_entradas
# End time: 15:36:26 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mux_entradas/../../../../Escritorio/FPGA_Proyectos/Laboratorio_5/mux_entradas/sim/tbmux_entradas.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:26 on Nov 22,2019
# vcom -reportprogress 300 -93 -work work /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/mux_entradas/../../../../Escritorio/FPGA_Proyectos/Laboratorio_5/mux_entradas/sim/tbmux_entradas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tbmux_entradas
# -- Compiling architecture bh of tbmux_entradas
# End time: 15:36:26 on Nov 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tbmux_entradas
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tbmux_entradas 
# Start time: 15:36:26 on Nov 22,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbmux_entradas(bh)
# Loading work.mux_entradas(bh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
run
# End time: 15:37:07 on Nov 22,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
