# Pipeline_ByPassing
In this project I was given a working MIPS Processor except for the fact that it was not pipelined and it did not have any forwarding logic. In Verilog, we had to incorporate a forwarding unit to make it run. It takes in binary instructions and runs them on the processor.
