module plan:
input SOURCE, a0_complete
output SINK, a0_dispatch
signal e0, e0 in
run action0
 || action0
end
end module

module action0:
output e0;
  emit a0_dispatch;
  await a0_complete;
emit e0;
end module

