[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS54622RHLR production of TEXAS INSTRUMENTS from the text:TPS54622\nEN PH\nVSENSEPWRGD\nRT/CLK\nCOMPVOUTBOOT VINVIN\nSS\nGND\nPowerPad\nCSSRRTR3\nC1\nC2LOCBOOT\nR1\nR2\nCopyright © 2016, Texas Instruments Incorporated\n50556065707580859095100\n1 2 3 4 5 6 0\nOutput Current - AEfficiency - %\nVIN = 8 V\nVIN = 12 V\nVIN = 17 V\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nTPS54622 4.5-Vto17-VInput, 6-ASynchronous Step-Down SWIFT ™Converter With\nHiccup Protection\n11Features\n1•Integrated 26-mΩand19-mΩMOSFETs\n•Split Power Rail: 1.6Vto17VonPVIN\n•200-kHz to1.6-MHz Switching Frequency\n•Synchronizes toExternal Clock\n•0.6V ±1%Voltage Reference Overtemperature\n•Hiccup Current Limit\n•Monotonic Start-Up IntoPrebiased Outputs\n•–40°Cto150°COperating Junction Temperature\nRange\n•Adjustable Slow Start andPower Sequencing\n•Power Good Output Monitor forUndervoltage and\nOvervoltage\n•Adjustable Input Undervoltage Lockout\n•ForSWIFT ™Documentation, visit\nhttp://www.ti.com/swift\n•Create aCustom Design Using theTPS54622\nWith theWEBENCH®Power Designer\n2Applications\n•High-Density Distributed Power Systems\n•High-Performance Point-of-Load Regulation\n•Broadband, Networking, andOptical\nCommunications Infrastructure3Description\nThe TPS54622 device inthermally enhanced 3.5-mm\n×3.5-mm VQFN package isafull-featured 17-V, 6-A\nsynchronous step-down converter optimized forsmall\ndesigns through high efficiency and integrating the\nhigh-side and low-side MOSFETs. Further space\nsavings areachieved through current mode control,\nwhich reduces component count, and byselecting a\nhigh switching frequency, reducing thefootprint ofthe\ninductor.\nThe output voltage start-up ramp iscontrolled bythe\nSS/TR pin,which allows operation aseither astand-\nalone power supply orintracking situations. Power\nsequencing isalso possible bycorrectly configuring\ntheenable andtheopen-drain power good pins.\nCycle-by-cycle current limiting onthehigh-side FET\nprotects the device inoverload situations and is\nenhanced byalow-side sourcing current limit that\nprevents current runaway. There isalso alow-side\nsinking current limit that turns offthe low-side\nMOSFET toprevent excessive reverse current.\nHiccup protection istriggered ifthe overcurrent\ncondition has persisted forlonger than thepreset\ntime. Thermal hiccup protection disables thedevice\nwhen the die temperature exceeds the thermal\nshutdown temperature and enables thepart again\nafter thebuilt-in thermal shutdown hiccup time.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS54622 VQFN (14) 3.50 mm×3.50 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\nEfficiency vsLoad Current\n2TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfigurations andFunctions ....................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ..................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 208Application andImplementation ........................ 23\n8.1 Application Information ............................................ 23\n8.2 Typical Application ................................................. 23\n9Power Supply Recommendations ...................... 32\n10Layout ................................................................... 32\n10.1 Layout Guidelines ................................................. 32\n10.2 Layout Examples ................................................... 33\n10.3 Estimated Circuit Area .......................................... 34\n11Device andDocumentation Support ................. 35\n11.1 Device Support ...................................................... 35\n11.2 Documentation Support ........................................ 35\n11.3 Receiving Notification ofDocumentation Updates 35\n11.4 Community Resources .......................................... 35\n11.5 Trademarks ........................................................... 35\n11.6 Electrostatic Discharge Caution ............................ 36\n11.7 Glossary ................................................................ 36\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 36\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(December 2016) toRevision F Page\n•Added topnavicon forTIDesign .......................................................................................................................................... 1\n•Added links forWEBENCH onpage 1andinApplication andImplementation andDevice andDocumentation\nSupport sections .................................................................................................................................................................... 1\n•Changed RθJAvalue from "47.2"to"40.1"............................................................................................................................. 6\n•Changed RθJCtopvalue from "64.8"to"34.4".......................................................................................................................... 6\n•Changed RθJBvalue from "14.4"to"11.4"............................................................................................................................. 6\n•Changed ψJBvalue from "14.7"to"11.4"............................................................................................................................... 6\n•Changed RθJCbotvalue from "3.2"to"1.8".............................................................................................................................. 6\n•Added new paragraph toendofSequencing (SS/TR) ......................................................................................................... 22\nChanges from Revision D(August 2016) toRevision E Page\n•Changed Error amplifier dcgain Test Condition From: VSENSE =0.8VTo:VSENSE =0.6VintheElectrical\nCharacteristics table ............................................................................................................................................................... 6\n•Changed From: (Vref) is0.8VTo:(Vref) is0.6Vinsection Slow Start (SS/TR) ................................................................ 15\n•Changed textFrom: "voltage reference of0.8V.Above 0.8V,.."To:"voltage reference of0.6V.Above 0.6V,.."in\ntheMinimum Output Voltage section.................................................................................................................................... 27\nChanges from Revision C(August 2015) toRevision D Page\n•Changed textstring from "should be0.1μF"to"should bebetween 0.1μFand1.0μFinsection Bootstrap Voltage\n(BOOT) andLow Dropout Operation ."................................................................................................................................. 21\n•Changed textstring from "A0.1μFceramic capacitor "to"A0.1μFto1μFceramic capacitor "insection Bootstrap\nCapacitor Selection ............................................................................................................................................................... 26\n3TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedChanges from Revision B(January 2014) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\n•Changed From separate RHL andRGY packages Toacombined RHL andRGY package ................................................ 4\nChanges from Revision A(March 2013) toRevision B Page\n•Changed FEATURE From: Low 2µAShutdown Quiescent Current To:Hiccup Current Limit ............................................. 1\nChanges from Original (March 2010) toRevision A Page\n•Added PH5nsTransient totheABSOLUTE MAXIMUM RATINGS table .............................................................................. 5\n13 BOOT\n12 PH\n11 PH\n10 EN\n9 SS/TRGND 2\nGND 3\nPVIN 4\nPVIN 5\nVIN 6\n7 81 14RT/CLK PWRGD\nVSENSE COMP(15)Exposed\nThermal Pad\n4TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated(1) I=input, O=output, G=GND, P=Power5PinConfigurations andFunctions\nRHL Package\n14-Pin VQFN With Exposed Thermal Pad\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTION\nNAME NO.\nBOOT 13 IAbootstrap capisrequired between BOOT andPH.Thevoltage onthiscapcarries thegate drive\nvoltage forthehigh-side MOSFET.\nCOMP 8 OError amplifier output, andinput totheoutput switch current comparator. Connect frequency\ncompensation tothispin.\nEN 10 I Enable pin.Float toenable. Adjust theinput undervoltage lockout with tworesistors.\nGND 2,3 G Return forcontrol circuitry andlow-side power MOSFET.\nPH 11,12 O Theswitch node.\nPVIN 4,5 P Power input. Supplies thepower switches ofthepower converter.\nPWRGD 14 GPower Good fault pin.Asserts lowifoutput voltage islowduetothermal shutdown, dropout, over-\nvoltage, ENshutdown orduring slow start.\nRT/CLK 1 IAutomatically selects between RTmode andCLK mode. Anexternal timing resistor adjusts the\nswitching frequency ofthedevice; InCLK mode, thedevice synchronizes toanexternal clock.\nSS/TR 9 OSlow start andtracking. Anexternal capacitor connected tothispinsets theinternal voltage reference\nrisetime. Thevoltage onthispinoverrides theinternal reference. Itcanbeused fortracking and\nsequencing.\nVIN 6 P Supplies thecontrol circuitry ofthepower converter.\nVSENSE 7 I Inverting input ofthegmerror amplifier.\nExposed\nThermal\nPAD15 G Thermal padofthepackage andsignal ground anditmust besoldered down forproper operation.\n5TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nMIN MAX UNIT\nInput voltageVIN –0.3 20\nVPVIN –0.3 20\nEN –0.3 6\nBOOT –0.3 27\nVSENSE –0.3 3\nCOMP –0.3 3\nPWRGD –0.3 6\nSS/TR –0.3 3\nRT/CLK –0.3 6\nOutput voltageBOOT-PH 0 7.5\nVPH –1 20\nPH10-ns transient –3 20\nPH5-ns transient –4 20\nVdiff (GND toexposed thermal pad) –0.2 0.2 V\nSource currentRT/CLK ±100 µA\nPH Current Limit A\nSink currentPH Current Limit A\nPVIN Current Limit A\nCOMP ±200 µA\nPWRGD –0.1 5 mA\nOperating junction temperature –40 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nInput voltage VIN 4.5 17 V\nPower stage input voltage PVIN 1.6 17 V\nOutput current 0 6 A\nOperating junction temperature, TJ –40 150 °C\n6TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) Power rating ataspecific ambient temperature TAshould bedetermined with ajunction temperature of150°C.This isthepoint where\ndistortion starts tosubstantially increase. Thermal management ofthePCB should strive tokeep thejunction temperature atorbelow\n150°Cforbest performance andlong-term reliability. See thepower dissipation estimate intheapplication section ofthisdatasheet for\nmore information.\n(3) Test Board Conditions:\n(a)2.5inches ×2.5inches, 4layers, thickness: 0.062 inch\n(b)2oz.copper traces located onthetopofthePCB\n(c)2oz.copper ground planes onthe2internal layers ofandthebottom layer\n(d)40.010 inch thermal vias located under thedevice package6.4 Thermal Information\nTHERMAL METRIC(1)(2)TPS54622\nUNIT RHL (VQFN)\n14PINS\nRθJA Junction-to-ambient thermal resistance 40.1 °C/W\nRθJA Junction-to-ambient thermal resistance(3)32 °C/W\nRθJCtop Junction-to-case (top) thermal resistance 34.4 °C/W\nRθJB Junction-to-board thermal resistance 11.4 °C/W\nψJT Junction-to-top characterization parameter 0.5 °C/W\nψJB Junction-to-board characterization parameter 11.4 °C/W\nRθJCbot Junction-to-case (bottom) thermal resistance 1.8 °C/W\n(1) Measured atpins.6.5 Electrical Characteristics\nTJ=–40°Cto150°C,VIN=4.5Vto17V,PVIN =1.6Vto17V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nSUPPLY VOLTAGE (VIN AND PVIN PINS)\nPVIN operating input voltage 1.6 17 V\nVINoperating input voltage 4.5 17 V\nVINinternal UVLO threshold VINrising 4 4.5 V\nVINinternal UVLO hysteresis 150 mV\nVINshutdown supply Current EN=0V 2 5μA\nVINoperating –nonswitching supply current VSENSE =810mV 600 800 μA\nENABLE AND UVLO (ENPIN)\nEnable threshold Rising 1.21 1.26 V\nEnable threshold Falling 1.1 1.17\nInput current EN=1.1V 1.15 μA\nHysteresis current EN=1.3V 3.3 μA\nVOLTAGE REFERENCE\nVoltage reference 0A≤IOUT≤6A 0.594 0.6 0.606 V\nMOSFET\nHigh-side switch resistance BOOT-PH =3V 32 60 mΩ\nHigh-side switch resistance(1)BOOT-PH =6V 26 40 mΩ\nLow-side switch resistance(1)VIN=12V 19 30 mΩ\nERROR AMPLIFIER\nError amplifier transconductance (gm) –2μA<ICOMP <2μA,V(COMP) =1V 1300 μMhos\nError amplifier dcgain VSENSE =0.6V 1000 3100 V/V\nError amplifier source/sinkV(COMP) =1V,100mVinput\noverdrive±110 μA\nStart switching threshold 0.25 V\nCOMP toIswitch gm 16 A/V\n7TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto150°C,VIN=4.5Vto17V,PVIN =1.6Vto17V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT LIMIT\nHigh-side switch current limit threshold 8 11 14 A\nLow-side switch sourcing current limit 6.5 10 15 A\nLow-side switch sinking current limit 2 3 4 A\nHiccup wait time 512 Cycles\nHiccup time before re-start 16384 Cycles\nTHERMAL SHUTDOWN\nThermal shutdown 160 175 °C\nThermal shutdown hysteresis 10 °C\nThermal shutdown hiccup time 16384 Cycles\nTIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)\nMinimum switching frequency Rrt=240kΩ(1%) 160 200 240 kHz\nSwitching frequency Rrt=100kΩ(1%) 400 480 560 kHz\nMaximum switching frequency Rrt=29kΩ(1%) 1440 1600 1760 kHz\nMinimum pulse width 20 ns\nRT/CLK high threshold 2 V\nRT/CLK lowthreshold 0.8 V\nRT/CLK falling edge toPHrising edge delayMeasure at500kHzwith RTresistor\ninseries66 ns\nSwitching frequency range (RTmode setpoint\nandPLL mode)200 1600 kHz\nPH(PHPIN)\nMinimum on-timeMeasured at90% to90% ofVIN,\n25°C,IPH=2A94 145 ns\nMinimum off-time BOOT-PH ≥3V 0 ns\nBOOT (BOOT PIN)\nBOOT-PH UVLO 2.1 3 V\nSLOW START AND TRACKING (SS/TR PIN)\nSScharge current 2.3 μA\nSS/TR toVSENSE matching V(SS/TR) =0.4V 20 60 mV\nPOWER GOOD (PWRGD PIN)\nVSENSE threshold VSENSE falling (Fault) 92 %Vref\nVSENSE rising (Good) 94 %Vref\nVSENSE rising (Fault) 106 %Vref\nVSENSE falling (Good) 104 %Vref\nOutput high leakage VSENSE =Vref, V(PWRGD) =5.5V 30 100 nA\nOutput low I(PWRGD) =2mA 0.3 V\nMinimum VINforvalid output V(PWRGD) <0.5Vat100μA 0.6 1 V\nMinimum SS/TR voltage forPWRGD 1.4 V\nI – Shutdown□Quiescent□Current – Asd/c109\nNμ\nTJ− Junction T emperature − °C0.5940.5980.6020.606\n−50 −25 0 25 50 75 100 125 150Vref− Voltage Reference − V\n0.5960.6000.604\nTJ− Junction T emperature − °C465470475480485\n−50 −25 0 25 50 75 100 125 150fO− Oscillator Frequency − kHz\nRT = 100 kΩ\nTJ− Junction Temperature − /c176C2025303540\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nRDS(on)− On Resistance − m/c87\nTJ− Junction Temperature - C °151821242730\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nRDS(on)− On Resistance − m/c87\n8TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.High-Side RDS(on) vsTemperature Figure 2.Low-Side RDS(on) vsTemperature\nFigure 3.Voltage Reference vsTemperature Figure 4.Oscillator Frequency vsTemperature\nFigure 5.Shutdown Quiescent Current vsInput Voltage Figure 6.ENPinHysteresis Current vsTemperature\nTJ− Junction T emperature − °C0.0100.0200.0300.040\n−50 −25 0 25 50 75 100 125 150Voff− SS/TR to Vsense Offset − V\nTJ− Junction T emperature − °C8090100120\n−50 −25 0 25 50 75 100 125 150ISS− SS Charge Current − A μVin = 12 V\nVSENSE Rising\nVSENSE Falling\nVSENSE Rising\nVSENSE Falling110\nVI− Input Voltage − V400500600700800\n3 6 9 12 15TJ= −40 /c176C\nNon-Switching Operating Quiescent Current −/c109A\nTJ= −25 /c176C\nTJ= 150 /c176C\nTJ− Junction Temperature − /c176C2.12.22.32.42.5\n−50 −25 0 25 50 75 100 125 150ISS− Slow Start Charge Current −/c109A\n°Cμ\nTJ− Junction Temperature − /c176C1.2001.2051.2101.2151.220\n−50 −25 0 25 50 75 100 125 150VIN = 12 V\nEn Pin UVLO Threshold − V\n9TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.PinPullup Current vsTemperature Figure 8.PinUVLO Threshold vsTemperature\nFigure 9.Non-Switching Operating Quiescent Current (VIN)\nvsInput VoltageFigure 10.Slow Start Charge Current vsTemperature\nFigure 11.(SS/TR -VSENSE) Offset vsTemperature Figure 12.PWRGD Threshold vsTemperature\nBOOT-PH□UVLO Threshold – V\n°C4.0RT = 100 k\nVIN = 12 VΩ5.06.07.0\nTJ− Junction T emperature − °C8090100110120130\n−50 −25 0 25 50 75 100 125 150Minimum Controllable On T ime − ns VIN = 12 V140\nVI− Input Voltage − V5678910111213\n1 5 9 13 17TJ= 150 /c176C\nIcI − Current Limit Threshold − ATJ= 25 /c176CTJ= −40 /c176C\n10TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.High-Side Current Limit Threshold vsInput\nVoltageFigure 14.Minimum Controllable On-Time vsTemperature\nFigure 15.Minimum Controllable Duty Ratio vsJunction\nTemperatureFigure 16.BOOT-PH UVLO Threshold vsTemperature\n11TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS54622 device isa17-V, 6-A, synchronous step-down (buck) converter with twointegrated N-channel\nMOSFETs. Toimprove performance during lineandload transients thedevice implements aconstant frequency,\npeak current mode control which also simplifies external frequency compensation. Thewide switching frequency\nof200kHz to1600 kHz allows forefficiency andsize optimization when selecting theoutput filter components.\nThe switching frequency isadjusted using aresistor toground ontheRT/CLK pin. The device also has an\ninternal phase lock loop (PLL) controlled bytheRT/CLK pinthatcanbeused tosynchronize theswitching cycle\ntothefalling edge ofanexternal system clock.\nThedevice hasbeen designed forsafe monotonic start-up intoprebiased loads. Thedefault start-up iswhen VIN\nistypically 4V.The ENpinhasaninternal pullup current source that canbeused toadjust theinput voltage\nundervoltage lockout (UVLO) with twoexternal resistors. Inaddition, theENpincanbefloating forthedevice to\noperate with theinternal pullup current. The total operating current forthedevice isapproximately 600μAwhen\nnotswitching andunder noload. When thedevice isdisabled, thesupply current istypically less than 2μA.\nThe integrated MOSFETs allow forhigh-efficiency power supply designs with continuous output currents upto6\namperes. TheMOSFETs have been sized tooptimize efficiency forlower duty cycle applications.\nThe device reduces theexternal component count byintegrating theboot recharge circuit. The bias voltage for\ntheintegrated high-side MOSFET issupplied byacapacitor between theBOOT andPHpins. Theboot capacitor\nvoltage ismonitored byaBOOT toPHUVLO (BOOT-PH UVLO) circuit allowing PHpintobepulled lowto\nrecharge theboot capacitor. Thedevice canoperate at100% duty cycle aslong astheboot capacitor voltage is\nhigher than thepreset BOOT-PH UVLO threshold which istypically 2.1V.The output voltage canbestepped\ndown toaslowasthe0.6-V voltage reference (Vref).\nThe device hasapower good comparator (PWRGD) with hysteresis which monitors theoutput voltage through\ntheVSENSE pin.ThePWRGD pinisanopen-drain MOSFET which ispulled lowwhen theVSENSE pinvoltage\nisless than 92% orgreater than 106% ofthereference voltage Vref and asserts high when theVSENSE pin\nvoltage is94% to104% oftheVref.\nThe SS/TR (slow start/tracking) pinisused tominimize inrush currents orprovide power supply sequencing\nduring power up.Asmall value capacitor orresistor divider should becoupled tothepinforslow start orcritical\npower supply sequencing requirements.\nThe device isprotected from output overvoltage, overload, and thermal fault conditions. The device minimizes\nexcessive output overvoltage transients bytaking advantage oftheovervoltage circuit power good comparator.\nWhen theovervoltage comparator isactivated, thehigh-side MOSFET isturned offandprevented from turning\nonuntil theVSENSE pinvoltage islower than 104% oftheVref. Thedevice implements both high-side MOSFET\noverload protection and bidirectional low-side MOSFET overload protections which help control theinductor\ncurrent andavoid current runaway. Thedevice also shuts down ifthejunction temperature ishigher than thermal\nshutdown trippoint. The device isrestarted under control oftheslow start circuit automatically after thebuilt-in\nthermal shutdown hiccup time.\nBOOT\nPH\nGNDPWRGD\nCOMPSSVSENSELogic\nVoltage \nReference\n++EN\ni1 iHYS\nEnable\nThresholdEnable\nComparator\nMinimum\nCOMP ClampShutdown\nLogicThermal \nShutdownUVLOPVIN\nBoot\nCharge\nBoot\nUVLO\nDead Time \nLogic and\nPWM Latch\nSlope \nCompensation\nOverload \nRecoveryMaximum \nClampLogic\nOSC with\nPLL\nRT/CLKShutdownVIN\nHiccup\nShutdownUV\nOV\nHiccup\nShutdown\nRegulatorVIN\nLS FET\nCurrent\nLimitHS FET\nCurrent \nComparatorOV\nCopyright © 2016, Texas Instruments Incorporated\n12TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Fixed-Frequency PWM Control\nThe device uses aadjustable fixed-frequency, peak current mode control. The output voltage iscompared\nthrough external resistors ontheVSENSE pintoaninternal voltage reference byanerror amplifier which drives\ntheCOMP pin.Aninternal oscillator initiates theturnon ofthehigh-side power switch. The error amplifier output\nisconverted intoacurrent reference which compares tothehigh-side power switch current. When thepower\nswitch current reaches current reference generated bytheCOMP voltage level thehigh-side power switch is\nturned offandthelow-side power switch isturned on.\n7.3.2 Continuous Current Mode Operation (CCM)\nAsasynchronous buck converter, thedevice normally works incontinuous conduction mode (CCM) under all\nload conditions.\n7.3.3 VINandPower VINPins (VIN andPVIN)\nThe device allows foravariety ofapplications byusing theVINandPVIN pins together orseparately. The VIN\npinvoltage supplies theinternal control circuits ofthedevice. ThePVIN pinvoltage provides theinput voltage to\nthepower converter system.\nIftiedtogether, theinput voltage forVINandPVIN canrange from 4.5Vto17V.Ifusing theVINseparately from\nPVIN, theVIN pinmust befrom 4.5Vto17V,and thePVIN pincanrange from aslowas1.6Vto17V.A\nvoltage divider connected totheENpincanadjust theeither input voltage UVLO appropriately. Adjusting the\ninput voltage UVLO onthePVIN pinhelps toprovide consistent power-up behavior.\n/c45/c61Vo VrefR5 R6Vref\n13TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.4 Voltage Reference\nThe voltage reference system produces aprecise ±1%voltage reference overtemperature byscaling theoutput\nofatemperature stable bandgap circuit.\n7.3.5 Adjusting theOutput Voltage\nThe output voltage issetwith aresistor-divider from theoutput (VOUT) totheVSENSE pin.TIrecommends\nusing 1%tolerance orbetter divider resistors. Referring totheapplication schematic ofFigure 29,start with a10\nkΩforR6anduseEquation 1tocalculate R5.Toimprove efficiency atlight loads, consider using larger value\nresistors. Ifthevalues aretoohigh, theregulator ismore susceptible tonoise and voltage errors from the\nVSENSE input current andarenoticeable.\nwhere\n•Vref =0.6V (1)\nThe minimum output voltage and maximum output voltage canbelimited bytheminimum on-time ofthehigh-\nside MOSFET andbootstrap voltage (BOOT-PH voltage) respectively. More discussions arelocated inMinimum\nOutput Voltage andBootstrap Voltage (BOOT) andLow Dropout Operation .\n7.3.6 Safe Start-Up IntoPrebiased Outputs\nThe device hasbeen designed toprevent thelow-side MOSFET from discharging aprebiased output. During\nmonotonic prebiased startup, thelow-side MOSFET isnotallowed tosink current until theSS/TR pinvoltage is\nhigher than 1.4V.\n7.3.7 Error Amplifier\nThedevice uses atransconductance error amplifier. Theerror amplifier compares theVSENSE pinvoltage tothe\nlower oftheSS/TR pinvoltage ortheinternal 0.6-V voltage reference. The transconductance oftheerror\namplifier is1300μA/Vduring normal operation. The frequency compensation network isconnected between the\nCOMP pinandground.\n7.3.8 Slope Compensation\nThe device adds acompensating ramp totheswitch current signal. This slope compensation prevents sub-\nharmonic oscillations. Theavailable peak inductor current remains constant over thefullduty cycle range.\n7.3.9 Enable andAdjusting Undervoltage Lockout\nThe ENpinprovides electrical on/off control ofthedevice. Once theENpinvoltage exceeds thethreshold\nvoltage, thedevice starts operation. IftheENpinvoltage ispulled below thethreshold voltage, theregulator\nstops switching andenters lowIqstate.\nTheENpinhasaninternal pullup current source, allowing theuser tofloat theENpinforenabling thedevice. If\nanapplication requires controlling theENpin,useopen-drain oropen collector output logic tointerface with the\npin.\nThe device implements internal UVLO circuitry ontheVINpin.The device isdisabled when theVINpinvoltage\nfalls below theinternal VINUVLO threshold. Theinternal VINUVLO threshold hasahysteresis of150mV.\nIfanapplication requires either ahigher UVLO threshold ontheVINpinorasecondary UVLO onthePVIN, in\nsplit railapplications, then theENpincanbeconfigured asshown inFigure 17,Figure 18,andFigure 19.When\nusing theexternal UVLO function, TIrecommends setting thehysteresis tobegreater than 500mV.\nThe ENpinhasasmall pullup current Ipwhich sets thedefault state ofthepintoenable when noexternal\ncomponents areconnected. The pullup current isalso used tocontrol thevoltage hysteresis fortheUVLO\nfunction since itincreases byIhonce theENpincrosses theenable threshold. The UVLO thresholds canbe\ncalculated using Equation 2andEquation 3.\nPVIN\nENR1\nR2IH\n+IP\nCopyright © 2016, Texas Instruments Incorporated\nVIN\nENR1\nR2IH\n+IP\nCopyright © 2016, Texas Instruments Incorporated\n14TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 17.Adjustable VINUndervoltage Lockout\nFigure 18.Adjustable PVIN Undervoltage Lockout, VIN≥4.5V\nSSCss (nF) Vref (V)t (ms) =Iss (µA)/c180\n( )/c180\n/c45 /c43 /c43ENFALLING\nSTOP ENFALLING p hR1 VR2 =V V R1 I I\n1/c230 /c246/c45 /c231 /c247\n/c232 /c248\n/c230 /c246/c45 /c43/c231 /c247\n/c232 /c248ENFALLING\nSTART STOP\nENRISING\nENFALLING\np h\nENRISINGVV VVR1 =\nVI IV\nVIN\nENR1\nR2IH\n+IP\nCopyright © 2016, Texas Instruments Incorporated\n15TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 19.Adjustable VINandPVIN Undervoltage Lockout\n(2)\nwhere\n•Ih=3.4μA\n•Ip=1.15μA\n•VENRISING =1.21 V\n•VENFALLING =1.17 V (3)\n7.3.10 Adjustable Switching Frequency andSynchronization (RT/CLK)\nTheRT/CLK pincanbeused tosettheswitching frequency ofthedevice intwomodes.\nInRTmode, aresistor (RTresistor) isconnected between theRT/CLK pinandGND. Theswitching frequency of\nthedevice isadjustable from 200 kHz to1600 kHz byplacing amaximum of240 kΩand minimum of29kΩ\nrespectively. InCLK mode, anexternal clock isconnected directly totheRT/CLK pin.Thedevice issynchronized\ntotheexternal clock frequency with PLL.\nThe CLK mode overrides theRTmode. The device isable todetect theproper mode automatically andswitch\nfrom theRTmode toCLK mode.\n7.3.11 Slow Start (SS/TR)\nThe device uses thelower voltage oftheinternal voltage reference ortheSS/TR pinvoltage asthereference\nvoltage and regulates theoutput accordingly. Acapacitor ontheSS/TR pintoground implements aslow start\ntime. The device hasaninternal pullup current source of2.3μAthatcharges theexternal slow-start capacitor.\nThecalculations fortheslow start time (tSS,10% to90%) andslow-start capacitor (Css) areshown inEquation 4.\nThevoltage reference (Vref) is0.6Vandtheslow start charge current (Iss) is2.3μA.\n(4)\n16TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\nWhen theinput UVLO istriggered, theENpinispulled below 1.21 V,orathermal shutdown event occurs the\ndevice stops switching and enters lowcurrent operation. Atthesubsequent power up,when theshutdown\ncondition isremoved, thedevice does notstart switching until ithasdischarged itsSS/TR pintoground ensuring\nproper softstart behavior.\n7.3.12 Power Good (PWRGD)\nThe PWRGD pinisanopen-drain output. Once theVSENSE pinisbetween 94% and 104% oftheinternal\nvoltage reference thePWRGD pinpulldown isdeasserted and thepinfloats. TIrecommends using apullup\nresistor from thevalues of10kΩto100kΩtoavoltage source thatis5.5Vorless. ThePWRGD isinadefined\nstate once theVIN input voltage isgreater than 1Vbutwith reduced current sinking capability. The PWRGD\nachieves fullcurrent sinking capability once theVINinput voltage isabove 4.5V.\nThe PWRGD pinispulled lowwhen VSENSE islower than 92% orgreater than 106% ofthenominal internal\nreference voltage. Also, thePWRGD ispulled low, iftheinput UVLO orthermal shutdown areasserted, theEN\npinispulled lowortheSS/TR pinisbelow 1.4V.\n7.3.13 Output Overvoltage Protection (OVP)\nThedevice incorporates anoutput overvoltage protection (OVP) circuit tominimize output voltage overshoot. For\nexample, when thepower supply output isoverloaded theerror amplifier compares theactual output voltage to\ntheinternal reference voltage. IftheVSENSE pinvoltage islower than theinternal reference voltage fora\nconsiderable time, theoutput oftheerror amplifier demands maximum output current. Once thecondition is\nremoved, theregulator output rises andtheerror amplifier output transitions tothesteady state voltage. Insome\napplications with small output capacitance, thepower supply output voltage canrespond faster than theerror\namplifier. This leads tothepossibility ofanoutput overshoot. The OVP feature minimizes theovershoot by\ncomparing theVSENSE pinvoltage totheOVP threshold. IftheVSENSE pinvoltage isgreater than theOVP\nthreshold thehigh-side MOSFET isturned offpreventing current from flowing totheoutput andminimizing output\novershoot. When theVSENSE voltage drops lower than theOVP threshold, thehigh-side MOSFET isallowed to\nturnonatthenext clock cycle.\n7.3.14 Overcurrent Protection\nThe device isprotected from overcurrent conditions bycycle-by-cycle current limiting onboth thehigh-side\nMOSFET andthelow-side MOSFET.\n7.3.14.1 High-Side MOSFET Overcurrent Protection\nThedevice implements current mode control which uses theCOMP pinvoltage tocontrol theturnoff ofthehigh-\nside MOSFET andtheturnon ofthelow-side MOSFET onacycle-by-cycle basis. Each cycle theswitch current\nand thecurrent reference generated bytheCOMP pinvoltage arecompared, when thepeak switch current\nintersects thecurrent reference thehigh-side switch isturned off.\n7.3.14.2 Low-Side MOSFET Overcurrent Protection\nWhile thelow-side MOSFET isturned onitsconduction current ismonitored bytheinternal circuitry. During\nnormal operation thelow-side MOSFET sources current totheload. Attheendofevery clock cycle, thelow-side\nMOSFET sourcing current iscompared totheinternally setlow-side sourcing current limit. Ifthelow-side\nsourcing current isexceeded thehigh-side MOSFET isnotturned onandthelow-side MOSFET stays onforthe\nnext cycle. The high-side MOSFET isturned onagain when thelow-side current isbelow thelow-side sourcing\ncurrent limit atthestart ofacycle.\nThe low-side MOSFET may also sink current from theload. Ifthelow-side sinking current limit isexceeded the\nlow-side MOSFET isturned offimmediately fortherestofthatclock cycle. Inthisscenario both MOSFETs are\noffuntil thestart ofthenext cycle.\nFurthermore, ifanoutput overload condition (asmeasured bytheCOMP pinvoltage) haslasted formore than\nthehiccup wait time which isprogrammed for512switching cycles, thedevice willshut down itself andrestart\nafter thehiccup time of16384 cycles. The hiccup mode helps toreduce thedevice power dissipation under\nsevere overcurrent conditions.\nVSENSE\nCOMP\nR30.6 VPH\nC1C2COUT(ea)+Power Stage\n16 A/V\nROUT(ea)gM\n1300 µA/VR1\nR2RESR\nCOUTRLOADVOUT\na\nb\nc\nCopyright © 2016, Texas Instruments Incorporated\n17TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.15 Thermal Shutdown\nThe internal thermal shutdown circuitry forces thedevice tostop switching ifthejunction temperature exceeds\n175°Ctypically. Once thejunction temperature drops below 165°Ctypically, theinternal thermal hiccup timer will\nstart tocount. The device reinitiates thepower-up sequence after thebuilt-in thermal shutdown hiccup time\n(16384 cycles) isover.\n7.3.16 Small Signal Model forLoop Response\nFigure 20shows anequivalent model forthedevice control loop which canbemodeled inacircuit simulation\nprogram tocheck frequency response and transient responses. The error amplifier isatransconductance\namplifier with agmof1300μA/V. The error amplifier canbemodeled using anideal voltage controlled current\nsource. Theresistor ROUT(ea) (2.38 MΩ)andcapacitor COUT(ea) (20.7 pF)model theopen loop gain andfrequency\nresponse oftheerror amplifier. The 1-mV ACvoltage source between thenodes aandbeffectively breaks the\ncontrol loop forthefrequency response measurements. Plotting a/candc/bshow thesmall signal responses of\nthepower stage andfrequency compensation respectively. Plotting a/bshows thesmall signal response ofthe\noverall loop. The dynamic loop response can bechecked byreplacing theRLwith acurrent source with the\nappropriate load step amplitude andstep rateinatime domain analysis.\nFigure 20.Small Signal Model forLoop Response\n7.3.17 Simple Small Signal Model forPeak Current Mode Control\nFigure 21isasimple small signal model that can beused tounderstand how todesign thefrequency\ncompensation. The device power stage canbeapproximated toavoltage controlled current source (duty cycle\nmodulator) supplying current totheoutput capacitor andload resistor. The control tooutput transfer function is\nshown inEquation 5and consists ofaDCgain, one dominant pole and one ESR zero. The quotient ofthe\nchange inswitch current and thechange inCOMP pinvoltage (node cinFigure 20)isthepower stage\ntransconductance (gm ps)which is16A/Vforthedevice. The DCgain ofthepower stage istheproduct ofgmps\nandtheload resistance ®L)asshown inEquation 6with resistive loads. Astheload current increases, theDC\ngain decreases. This variation with load may seem problematic atfirstglance, butfortunately thedominant pole\nmoves with load current (see Equation 7).Thecombined effect ishighlighted bythedashed lineinFigure 22.As\ntheload current decreases, thegain increases and thepole frequency lowers, keeping the0-dB crossover\nfrequency thesame forthevarying load conditions which makes iteasier todesign thefrequency compensation.\nO ESR1z =\nC R 2/c166\n/c180 /c180 /c112\nO L1p =\nC R 2/c166\n/c180 /c180 /c112\nps L Adc = gm R /c180\ns1+\n2 z VOUT= Adc\nVC s1+\n2 p/c230 /c246\n/c231 /c247/c180 /c166 /c232 /c248/c180\n/c230 /c246\n/c231 /c247/c180 /c166 /c232 /c248/c112\n/c112\nfPAdc\nfZ\nFrequencyGain\nRESR\nCOUTRLOADVC\ngm(ps)\nCopyright © 2016, Texas Instruments Incorporated\n18TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 21.Simplified Small Signal Model forPeak Current Mode Control\nFigure 22.Simplified Frequency Response forPeak Current Mode Control\n(5)\n(6)\n(7)\n(8)\nwhere\ngmpsisthepower stage gain (16A/V).\nRListheload resistance.\nCOistheoutput capacitance.\nRESRistheequivalent series resistance oftheoutput capacitor.\n7.3.18 Small Signal Model forFrequency Compensation\nThe device uses atransconductance amplifier fortheerror amplifier andreadily supports twoofthecommonly\nused Type IIcompensation circuits and aType IIIfrequency compensation circuit, asshown inFigure 23.In\nType 2A,one additional high-frequency pole, C6,isadded toattenuate high frequency noise. InType III,one\nadditional capacitor, C11, isadded toprovide aphase boost atthecrossover frequency. See Designing Type III\nCompensation forCurrent Mode Step-Down Converters foracomplete explanation ofType IIIcompensation.\n/c40 /c411C112 R8 fc/c61/c215 /c215 /c215/c112\nESRR CoC6 =R4/c180\nLR CoC4 =R4/c180\nO L1p =\nC R 2/c230 /c246/c166/c231 /c247/c180 /c180 /c232 /c248 /c112\nea ps2 c VOUT CoR4 =gm Vref gm/c180 /c166 /c180 /c180\n/c180 /c180/c112\nVSENSE\nCOMP\nR4VREF\nC4C6\nCOUT(ea)+\nROUT(ea)gM(ea)R8\nR9VOUT\nType IIAR4\nC4\nType IIBC11\nType III\nCopyright © 2016, Texas Instruments Incorporated\n19TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFeature Description (continued)\nThe design guidelines below areprovided foradvanced users who prefer tocompensate using thegeneral\nmethod. The following equations only apply todesigns whose ESR zero isabove thebandwidth ofthecontrol\nloop. This isusually true with ceramic output capacitors. See Application andImplementation forastep-by-step\ndesign procedure using higher ESR output capacitors with lower ESR zero frequencies.\nFigure 23.Types ofFrequency Compensation\nThegeneral design guidelines fordevice loop compensation areasfollows:\n1.Determine thecrossover frequency, fc.Agood starting point is1/10thoftheswitching frequency, fsw.\n2.R4canbedetermined by:\nwhere\n•gmeaistheGMamplifier gain (1300μA/V).\n•gmpsisthepower stage gain (16A/V).\n•Vref isthereference voltage (0.6V). (9)\n3.Place acompensation zero atthedominant pole:\nC4canbedetermined by:\n(10)\n4.C6isoptional. Itcanbeused tocancel thezero from theequivalent series resistance (ESR) oftheoutput\ncapacitor CO.\n(11)\n5.Type IIIcompensation canbeimplemented with theaddition ofone capacitor, C11. This allows forslightly\nhigher loop bandwidths andhigher phase margins. Ifused, C11 iscalculated from Equation 12.\n(12)\nRT/CLK\nRRTRT/CLK Mode Select\nCopyright © 2016, Texas Instruments Incorporated\nFsw − Oscillator Frequency − kHz050100150200250\n200 400 600 800 1000 1200 1400 1600RT − Resistance − k/c87\n/c40 /c410.9972/c45/c87 /c215 /c45 Rrt(k ) = 48000 Fsw kHz\n20TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Adjustable Switching Frequency (RTMode)\nTodetermine theRTresistance foragiven switching frequency, useEquation 13orthecurve inFigure 24.To\nreduce thesolution size onewould settheswitching frequency ashigh aspossible, buttradeoffs ofthesupply\nefficiency andminimum controllable on-time should beconsidered.\n(13)\nFigure 24.RTSetResistor vsSwitching Frequency\n7.4.2 Synchronization (CLK Mode)\nAninternal phase locked loop (PLL) hasbeen implemented toallow synchronization from 200kHz to1600 kHz,\nandtoeasily switch from RTmode toCLK mode.\nToimplement thesynchronization feature, connect asquare wave clock signal totheRT/CLK pinwith aduty\ncycle from 20% to80%. The clock signal amplitude must transition lower than 0.8Vand higher than 2V.The\nstart oftheswitching cycle issynchronized tothefalling edge ofRT/CLK pin.\nInapplications where both RTmode and CLK mode areneeded, thedevice can beconfigured asshown in\nFigure 25.Before theexternal clock ispresent, thedevice works inRTmode andtheswitching frequency isset\nbyRTresistor. When theexternal clock ispresent, theCLK mode overrides theRTmode. The firsttime the\nSYNC pinispulled above theRT/CLK high threshold (2V),thedevice switches from theRTmode totheCLK\nmode andtheRT/CLK pinbecomes high impedance asthePLL starts tolock onto thefrequency oftheexternal\nclock. TIdoes notrecommended switching from theCLK mode back totheRTmode because theinternal\nswitching frequency drops to100kHzfirstbefore returning totheswitching frequency setbyRTresistor.\nFigure 25.Works With Both RTMode andCLK Mode\nENTPS54622\nSS\nCSSPWRGDENTPS54622\nSS\nPWRGD\nCopyright © 2016, Texas Instruments Incorporated\nENTPS54622\nSS/TRPWRGD\nENTPS54622\nSS/TRPWRGD\nCopyright © 2016, Texas Instruments Incorporated\n21TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.3 Bootstrap Voltage (BOOT) andLow Dropout Operation\nThedevice hasanintegrated boot regulator, andrequires asmall ceramic capacitor between theBOOT andPH\npins toprovide thegate drive voltage forthehigh-side MOSFET. Theboot capacitor ischarged when theBOOT\npinvoltage isless than VIN and BOOT-PH voltage isbelow regulation. The value ofthisceramic capacitor\nshould bebetween 0.1μFand 1μF.TIrecommends aceramic capacitor with anX7R orX5R grade dielectric\nwith avoltage rating of10Vorhigher because ofthestable characteristics over temperature andvoltage.\nToimprove drop out, thedevice isdesigned tooperate at100% duty cycle aslong astheBOOT toPHpin\nvoltage isgreater than theBOOT-PH UVLO threshold which istypically 2.1V.When thevoltage between BOOT\nand PHdrops below theBOOT-PH UVLO threshold thehigh-side MOSFET isturned offand thelow-side\nMOSFET isturned onallowing theboot capacitor toberecharged. Inapplications with split input voltage rails\n100% duty cycle operation canbeachieved aslong as(VIN –PVIN) >4V.\n7.4.4 Sequencing (SS/TR)\nMany ofthecommon power supply sequencing methods canbeimplemented using theSS/TR, ENandPWRGD\npins.\nThe sequential method isillustrated inFigure 26using twoTPS54622 devices. The power good ofthefirst\ndevice iscoupled totheENpinofthesecond device which enables thesecond power supply once theprimary\nsupply reaches regulation.\nFigure 26.Sequential Start-Up Sequence\nFigure 27shows themethod implementing ratiometric sequencing byconnecting theSS/TR pins oftwodevices\ntogether. The regulator outputs ramp upandreach regulation atthesame time. When calculating theslow start\ntime thepullup current source must bedoubled inEquation 4.\nFigure 27.Ratiometric Start-Up Sequence\nRatiometric andsimultaneous power supply sequencing canbeimplemented byconnecting theresistor network\nofR1andR2shown inFigure 28totheoutput ofthepower supply thatneeds tobetracked oranother voltage\nreference source. Using Equation 14and Equation 15,thetracking resistors can becalculated toinitiate the\nVout2 slightly before, after oratthesame time asVout1. Equation 16isthevoltage difference between Vout1\nandVout2.\nENTPS54622\nSS\nCSSPWRGD\nENTPS54622\nSS\nPWRGDR1\nR2R3\nR4VOUT(1)\nVOUT(2)\nCopyright © 2016, Texas Instruments Incorporated\n/c62 /c180 /c45 /c180 /c68R1 2800 Vout1 180 V\nV = Vout1 Vout2/c68 /c45\n/c180\n/c68 /c45Vref R1R2 =Vout2 + V Vref\n/c68/c180Vout2 + V VssoffsetR1 =Vref Iss\n22TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedDevice Functional Modes (continued)\nTodesign aratiometric start-up inwhich theVout2 voltage isslightly greater than theVout1 voltage when Vout2\nreaches regulation, useanegative number inEquation 14andEquation 15fordeltaV. Equation 16results ina\npositive number forapplications where theVout2 isslightly lower than Vout1 when Vout2 regulation is\nachieved. .\nThe deltaV variable iszero voltforsimultaneous sequencing. Tominimize theeffect oftheinherent SS/TR to\nVSENSE offset (Vssoffset, 29mV) intheslow start circuit and theoffset created bythepullup current source\n(Iss, 2.3μA)andtracking resistors, theVssoffset andIssareincluded asvariables intheequations.\nToensure proper operation ofthedevice, thecalculated R1value from Equation 14must begreater than the\nvalue calculated inEquation 17.\n(14)\n(15)\n(16)\n(17)\nFigure 28.Ratiometric andSimultaneous Start-Up Sequence\nThere aretwofinal considerations when using aresistor divider totheSS/TR pinforsimultaneous start-up. First,\nasdescribed inPower Good (PWRGD) ,forthePWRGD output tobeactive theSS/TR voltage must beabove\n1.4V.Theexternal divider may prevent theSS/TR voltage from charging above thethreshold. FortheSS/TR pin\ntocharge above thethreshold, anexternal MOSFET may beneeded todisconnect theresistor divider ormodify\ntheresistor divider ratio after start-up iscomplete. ThePWRGD pinoftheVOUT(1) converter could beused toturn\nonorturn offtheexternal MOSFET. Second, apre-bias onVOUT(1) may prevent VOUT(2) from turning on.When\ntheTPS54622 isenabled, aninternal 700-ΩMOSFET attheSS/TR pinturns ontodischarge theSS/TR voltage\nasdescribed inSlow Start (SS/TR) .The SS/TR pinvoltage must discharge below 20mVbefore theTPS54622\nstarts up.Iftheupper resistor attheSS/TR pinistoosmall, theSS/TR pindoes notdischarge below the\nthreshold, andVOUT(2) does notramp up.The upper resistor intheSS/TR divider may need tobeincreased to\nallow theSS/TR pintodischarge below thethreshold.\nU1\nTPS54622RHL\nPWPDRT/CLK\nGND\nGND\nPVIN\nPVIN\nVIN\nVSNSPWRGD\nBOOT\nPH\nPH\nEN\nSS/TR\nCOMPC1\n10 PFL1\n3.3 \x1dH\nC7\n100 PFR5\n10k\nR7\n2.21kC3\n0.1 PF\nVOUT = 3.3V, 6A14\n2\n3\n4\n5\n6\n713\n12\n11\n10\n9\n81\n15EN\nC5\n47pFR3\n3.74k\nC4\n0.01 PFC6\n0.022 PFC8\nOptional\nVSNSVOUT\nVSNS\nR1\n35.7k\nR2\n8.06kC2\n4.7 PFENR3\n100k\nVIN = 8-17V\nCopyright © 2016, Texas Instruments Incorporated\n23TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS54622 device isahighly integrated synchronous step-down DC-DC converter. This device isused to\nconvert ahigher DCinput voltage toalower DCoutput voltage, with amaximum output current of6A.\n8.2 Typical Application\nThe application schematic ofFigure 29was developed tomeet therequirements above. This circuit isavailable\nastheTPS54622EVM-012 evaluation module. The design procedure isgiven inthis section. For more\ninformation about Type IIandType IIIfrequency compensation circuits, seeDesigning Type IIICompensation for\nCurrent Mode Step-Down Converters anddesign calculator (SLVC219 ).\nFigure 29.Typical Application Circuit\n8.2.1 Design Requirements\nThis example details thedesign ofahigh-frequency switching regulator design using ceramic output capacitors.\nAfewparameters must beknown tostart thedesign process. These parameters aretypically determined atthe\nsystem level. Forthisexample, begin with theknown parameters listed inTable 1.\nTable 1.Design Parameters\nDESIGN PARAMETER EXAMPLE VALUE\nOutput voltage 3.3V\nOutput current 6A\nTransient response 1-Aload step ΔVOUT=5%\nInput voltage 12Vnominal, 8Vto17V\nOutput voltage ripple 33mVp-p\nStart input voltage (rising VIN) 6.528 V\nStop input voltage (falling VIN) 6.190 V\nSwitching frequency 480kHz\n2/c61 /c43IrippleILpeak Iout\n/c40 /c412\n21\n12 f/c230 /c246 /c215 /c45/c61 /c43 /c215 /c231 /c247/c231 /c247 /c215 /c215/c232 /c248oV Vinmax VoILrms IoVinmax L1 sw\nf/c45/c61 /c215/c215Vinmax Vout VoutIrippleL1 Vinmax sw\nf/c45/c61 /c215/c215 /c215Vinmax Vout VoutL1Io Kind Vinmax sw\n24TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated8.2.2 Detailed Design Procedures\n8.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54622 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.2.2 Operating Frequency\nThe firststep istodecide onaswitching frequency fortheregulator. There isatrade offbetween higher and\nlower switching frequencies. Higher switching frequencies may produce smaller asolution size using lower\nvalued inductors andsmaller output capacitors compared toapower supply thatswitches atalower frequency.\nHowever, thehigher switching frequency causes extra switching losses, which hurttheconverter ’sefficiency and\nthermal performance. Inthisdesign, amoderate switching frequency of480 kHz isselected toachieve both a\nsmall solution size andahigh-efficiency operation.\n8.2.2.3 Output Inductor Selection\nTocalculate thevalue oftheoutput inductor, useEquation 18.KIND isacoefficient thatrepresents theamount\nofinductor ripple current relative tothemaximum output current. The inductor ripple current isfiltered bythe\noutput capacitor. Therefore, choosing high inductor ripple currents impact theselection oftheoutput capacitor\nsince theoutput capacitor must have aripple current rating equal toorgreater than theinductor ripple current. In\ngeneral, theinductor ripple value isatthediscretion ofthedesigner; however, KIND isnormally from 0.1to0.3\nforthemajority ofapplications.\n(18)\nForthisdesign example, useKIND =0.3andtheinductor value iscalculated tobe3.08 µH.Forthisdesign, a\nnearest standard value was chosen: 3.3µH.Fortheoutput filter inductor, itisimportant that theRMS current\nand saturation current ratings notbeexceeded. The RMS and peak inductor current can befound from\nEquation 20andEquation 21.\n(19)\n(20)\n(21)\nForthisdesign, theRMS inductor current is6.02 Aandthepeak inductor current is6.84 A.Thechosen inductor\nisaCoilcraft MSS1048 series 3.3µH.Ithasasaturation current rating of7.38 Aand aRMS current rating of\n7.22 A.\n/c40 /c41\n12 f/c215 /c45/c61\n/c215 /c215 /c215Vout Vinmax VoutIcorms\nVinmax L1 sw\n/c60VorippleResrIripple\n1 1\n8f/c62 /c215/c215CoVoripple sw\nIripple\n2\nf/c215 /c68/c62/c215 /c68IoutCosw Vout\n25TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedThe current flowing through theinductor istheinductor ripple current plus theoutput current. During power-up,\nfaults ortransient load conditions, theinductor current canincrease above thecalculated peak inductor current\nlevel calculated above. Intransient conditions, theinductor current canincrease uptotheswitch current limit of\nthedevice. Forthisreason, themost conservative approach istospecify aninductor with asaturation current\nrating equal toorgreater than theswitch current limit rather than thepeak inductor current.\n8.2.2.4 Output Capacitor Selection\nThere arethree primary considerations forselecting thevalue oftheoutput capacitor. The output capacitor\ndetermines themodulator pole, theoutput voltage ripple, and how theregulator responds toalarge change in\nload current. Theoutput capacitance needs tobeselected based onthemore stringent ofthese three criteria.\nThe desired response toalarge change intheload current isthefirstcriteria. The output capacitor needs to\nsupply theload with current when theregulator cannot.This situation would occur ifthere aredesired hold-up\ntimes fortheregulator where theoutput capacitor must hold theoutput voltage above acertain level fora\nspecified amount oftime after theinput power isremoved. The regulator isalso temporarily notable tosupply\nsufficient output current ifthere isalarge, fastincrease inthecurrent needs oftheload such asatransition from\nnoload tofullload. The regulator usually needs twoormore clock cycles forthecontrol loop toseethechange\ninload current andoutput voltage andadjust theduty cycle toreact tothechange. Theoutput capacitor must be\nsized tosupply theextra current totheload until thecontrol loop responds totheload change. The output\ncapacitance must belarge enough tosupply thedifference incurrent for2clock cycles while only allowing a\ntolerable amount ofdroop intheoutput voltage. Equation 22shows theminimum output capacitance necessary\ntoaccomplish this.\nwhere\n•ΔIoutisthechange inoutput current.\n•fSWistheregulators switching frequency.\n•ΔVout istheallowable change intheoutput voltage. (22)\nForthisexample, thetransient load response isspecified asa5%change inVout foraload step of1A.Forthis\nexample, ΔIout=3AandΔVout =0.05 ×3.3=0.165 V.Using these numbers gives aminimum capacitance of\n75.8μF.This value does nottake theESR oftheoutput capacitor intoaccount intheoutput voltage change. For\nceramic capacitors, theESR isusually small enough toignore inthiscalculation.\nEquation 23calculates theminimum output capacitance needed tomeet theoutput voltage ripple specification.\nWhere fswistheswitching frequency, Vripple isthemaximum allowable output voltage ripple, andIripple isthe\ninductor ripple current. Inthis case, themaximum output voltage ripple is33mV. Under this requirement,\nEquation 23yields 13.2 µF.\n(23)\nEquation 24calculates themaximum ESR anoutput capacitor can have tomeet theoutput voltage ripple\nspecification. Equation 24indicates theESR should beless than 19.7 mΩ.Inthiscase, theESR oftheceramic\ncapacitors ismuch smaller than 19.7 mΩ.\n(24)\nAdditional capacitance deratings foraging, temperature andDCbias should befactored inwhich increases this\nminimum value. Forthis example, a100-μF,6.3-V X5R ceramic capacitor with 3mΩofESR isbeused.\nCapacitors generally have limits totheamount ofripple current they can handle without failing orproducing\nexcess heat. Anoutput capacitor thatcansupport theinductor ripple current must bespecified. Some capacitor\ndata sheets specify theRMS (Root Mean Square) value ofthemaximum ripple current. Equation 25canbeused\ntocalculate theRMS ripple current theoutput capacitor needs tosupport. Forthisapplication, Equation 25yields\n485mA.\n(25)\n( ) ( )\n( )/c109 /c215/c61Tss ms Iss AC6(nF)Vref V\n0.25\nf/c215/c68 /c61/c215IoutmaxVinCin sw\n/c40 /c41 /c45/c61 /c215 /c215Vinmin Vout VoutIcirms IoutVinmin Vinmin\n26TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated8.2.2.5 Input Capacitor Selection\nTheTPS54622 requires ahigh-quality ceramic, type X5R orX7R, input decoupling capacitor ofatleast 4.7µFof\neffective capacitance onthePVIN input voltage pins and 4.7µFontheVininput voltage pin. Insome\napplications, additional bulk capacitance may also berequired forthePVIN input. The effective capacitance\nincludes anyDCbias effects. The voltage rating oftheinput capacitor must begreater than themaximum input\nvoltage. Thecapacitor must also have aripple current rating greater than themaximum input current ripple ofthe\nTPS54622. Theinput ripple current canbecalculated using Equation 26.\n(26)\nThe value ofaceramic capacitor varies significantly over temperature andtheamount ofDCbias applied tothe\ncapacitor. Thecapacitance variations duetotemperature canbeminimized byselecting adielectric material that\nisstable over temperature. X5R andX7R ceramic dielectrics areusually selected forpower regulator capacitors\nbecause they have ahigh capacitance tovolume ratio and arefairly stable over temperature. The output\ncapacitor must also beselected with theDCbias taken into account. The capacitance value ofacapacitor\ndecreases astheDCbias across acapacitor increases. Forthisexample design, aceramic capacitor with at\nleast a25Vvoltage rating isrequired tosupport themaximum input voltage. Forthisexample, one10μFand\none4.7µF25-V capacitors inparallel have been selected astheVINandPVIN inputs aretiedtogether sothe\nTPS54622 may operate from asingle supply. Theinput capacitance value determines theinput ripple voltage of\ntheregulator. The input voltage ripple canbecalculated using Equation 27.Using thedesign example values,\nIoutmax =6A,Cin=14.7μF,Fsw =480kHz, yields aninput voltage ripple of213mVandaRMS input ripple\ncurrent of2.95 A.\n(27)\n8.2.2.6 Slow-Start Capacitor Selection\nThe slow-start capacitor determines theminimum amount oftime ittakes fortheoutput voltage toreach its\nnominal programmed value during power up.This isuseful ifaload requires acontrolled voltage slew rate. This\nisalso used iftheoutput capacitance isvery large andwould require large amounts ofcurrent toquickly charge\nthecapacitor totheoutput voltage level. The large currents necessary tocharge thecapacitor may make the\nTPS54622 reach thecurrent limit orexcessive current draw from theinput power supply may cause theinput\nvoltage railtosag. Limiting theoutput voltage slew rate solves both ofthese problems. The soft-start capacitor\nvalue canbecalculated using Equation 28.Fortheexample circuit, thesoft-start time isnottoocritical since the\noutput capacitor value is100μFwhich does notrequire much current tocharge to3.3V.Theexample circuit has\nthesoft-start time settoanarbitrary value of6mswhich requires a22-nF capacitor. InTPS54622, Issis2.3uA\nandVref is0.6V.\n(28)\n8.2.2.7 Bootstrap Capacitor Selection\nA0.1-µFto1-μFceramic capacitor must beconnected between theBOOT toPHpinforproper operation. TI\nrecommends using aceramic capacitor with X5R orbetter grade dielectric. The capacitor should have 10-V or\nhigher voltage rating.\n8.2.2.8 Undervoltage Lockout Setpoint\nTheundervoltage lockout (UVLO) canbeadjusted using theexternal voltage divider network ofR3andR4.R3is\nconnected between VIN and theENpinoftheTPS54622 and R4isconnected between ENand GND .The\nUVLO has two thresholds, one forpower upwhen theinput voltage isrising and one forpower down or\nbrownouts when theinput voltage isfalling. Fortheexample design, thesupply should turn onand start\nswitching once theinput voltage increases above 6.528 V(UVLO start orenable). After theregulator starts\nswitching, itshould continue todosountil theinput voltage falls below 6.19 V(UVLO stop ordisable). Equation 2\nandEquation 3canbeused tocalculate thevalues fortheupper andlower resistor values. Forthestop voltages\nspecified, thenearest standard resistor value forR3is35.7 kΩandforR4is8.06 kΩ.\n/c215/c61/c45R5 VrefR6Vo Vref\n27TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated8.2.2.9 Output Voltage Feedback Resistor Selection\nThe resistor-divider network R5and R6isused tosettheoutput voltage. Fortheexample design, 10kΩwas\nselected forR5.Using Equation 29,R6iscalculated as2.22 kΩ.Thenearest standard 1%resistor is2.21 kΩ.\n(29)\n8.2.2.9.1 Minimum Output Voltage\nDue totheinternal design oftheTPS54622, there isaminimum output voltage limit foranygiven input voltage.\nThe output voltage cannever belower than theinternal voltage reference of0.6V.Above 0.6V,theoutput\nvoltage may belimited bytheminimum controllable on-time. Theminimum output voltage inthiscase isgiven by\nEquation 30:\n/c215/c61RESR CoutC5R4\n/c215/c61/c215Vout CoutC4Iout R4\n2f/c112 /c215 /c215 /c215/c61/c215 /c215ea psc Vout CoutR4gm Vref gm\n2ff f/c61 /c215swco pmod\nf f f/c61 /c215co pmod zmod\n1\n2f/c112/c61/c215 /c215 /c215zmodRESR Cout\n2f/c112/c61/c215 /c215 /c215IoutpmodVout Cout\n/c40 /c41 /c40 /c41 /c40 /c41 Voutmin Ontimemin Fsmax Vinmax Ioutmin RDS2min RDS1min Iou tmin RL RDS2min /c61 /c215 /c43 /c45 /c45 /c43\n28TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporatedwhere\n•Voutmin =minimum achievable output voltage\n•Ontimemin =minimum controllable on-time (135 nsmaximum)\n•Fsmax =maximum switching frequency including tolerance\n•Vinmax =maximum input voltage\n•Ioutmin =minimum load current\n•RDS1min =minimum high-side MOSFET ON-resistance (36-32 mΩtypical)\n•RDS2min =minimum low-side MOSFET ON-resistance (19mΩtypical)\n•RL=series resistance ofoutput inductor (30)\n8.2.2.10 Compensation Component Selection\nThere areseveral industry techniques used tocompensate DC-DC regulators. The method presented here is\neasy tocalculate andyields high phase margins. Formost conditions, theregulator hasaphase margin from 60\nto90degrees. The method presented here ignores theeffects oftheslope compensation thatisinternal tothe\nTPS54622. Since theslope compensation isignored, theactual crossover frequency isusually lower than the\ncrossover frequency used inthecalculations.\nFirst, themodulator pole, fpmod, and theESR zero, fzmod, must becalculated using Equation 31and\nEquation 32.ForCout, useaderated value of75µF.Use Equation 33and Equation 34toestimate astarting\npoint fortheclosed loop crossover frequency, fco.Then therequired compensation components may bederived.\nForthisdesign example, fpmod is3.86 kHz andfzmod is707.4 kHz. Equation 33isthegeometric mean ofthe\nmodulator pole andtheESR zero andEquation 34isthegeometric mean ofthemodulator pole andonehalfthe\nswitching frequency. Use afrequency near thelower ofthese twovalues astheintended crossover frequency,\nfco.Inthiscase Equation 33yields 52.2 kHz andEquation 34yields 30.4 kHz. The lower value is30.4 kHz. A\nslightly higher frequency of30kHzischosen astheintended crossover frequency.\n(31)\n(32)\n(33)\n(34)\nNow thecompensation components canbecalculated. First calculate thevalue forR2which sets thegain ofthe\ncompensated network atthecrossover frequency. Use Equation 35todetermine thevalue ofR2.\n(35)\nNext calculate thevalue ofC3. Together with R2, C3places acompensation zero atthemodulator pole\nfrequency. Equation 36todetermine thevalue ofC3.\n(36)\nUsing Equation 35andEquation 36thestandard values forR4andC4are3.74 kΩand0.01 µF.\nAnadditional high-frequency pole can beused ifnecessary byadding acapacitor inparallel with theseries\ncombination ofR4andC4.Thepole frequency canbeplaced attheESR zero frequency oftheoutput capacitor\nasgiven byEquation 8.Use Equation 37tocalculate therequired capacitor value forC5.\n(37)\nV = 5 V / divIN\nEN = 2 V / div\nV = 2 V / divOUT\nTime = 2 msec / div\nV = 10 V / divIN\nV = 2 V / divOUT\nPH = 10 V / div\nTime = 2 msec / div\nV = 5 V / divIN\nV = 1 V / divOUT\nTime = 2 msec / div\nV = 100 mV / div (dc coupled, -3.13 V offset)OUT\nI = 2 A / divOUT\nLoad step = 1.5 A to 4.5 A Slew rate = 100 mA / µsec\nTime = 200 µsec / div\n29TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated8.2.2.11 Fast Transient Considerations\nInapplications where fasttransient responses arevery important, Type IIIfrequency compensation canbeused\ninstead ofthetraditional Type IIfrequency compensation.\nFor more information about Type IIand Type IIIfrequency compensation circuits, see Designing Type III\nCompensation forCurrent Mode Step-Down Converters anddesign calculator (SLVC219 ).\n8.2.3 Application Curves\nFigure 30.Load Transient Figure 31.Start-Up With VIN\nFigure 32.Start-Up With EN Figure 33.Start-Up With PRE-BIAS\n-0.4-0.3-0.2-0.100.10.20.30.4\nOutput Voltage Deviation - %\n0 1 2 3 4 5 6\nOutput Current - A\nV = 12 VIN\n0.000010.00010.0010.010.1110\n0.001 0.01 0.1 1 10\nTrack□In□Voltage□-□VOutput□Voltage□-□V\n0.000010.00010.0010.010.1110\nVsense□Voltage□-□VVout\nIdeal□Vsense Vsense\n-0.4-0.3-0.2-0.100.10.20.30.4\nOutput Voltage Deviation - %\n8 9 10 11 12 13 14 15 16 17\nInput Voltage - V\nIOUT = 3 A\nFrequency - HzGain - dB\nPhase - Degrees\n-180-150-120-90-60-300306090120150180\n-60-50-40-30-20-100102030405060\n100 1000 10000 100000 1000000\nGain\nPhase\nV = 20 mV / div (ac coupled)OUT\nPH = 5 V / div\nTime = 1 µsec / div\nV = 500 mV / divIN\nPH = 5 V / div\nTime = 1 µsec / div\n30TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFigure 34.Output Voltage Ripple With NoLoad Figure 35.Input Voltage Ripple With FullLoad\nFigure 36.Closed Loop Response Figure 37.Line Regulation\nFigure 38.Load Regulation Figure 39.Tracking Performance\nOutput Current - AEfficiency - %\nVIN = 8 V\nVIN = 12 V\n0102030405060708090100\n1.0 10.0 0.01 0.1VIN = 17 V\nV = 2 V / divOUT\nPH = 10 V / div\nInductor Current = 5 A / div\nTime = 20 msec / div\n50556065707580859095100\n1 2 3 4 5 6 0\nOutput Current - AEfficiency - %\nVIN = 8 V\nVIN = 12 V\nVIN = 17 V\nT =□room□temperature,\nno□air□flowA\n255075100125150\n0 0.5 1 1.5 2 2.5 3 3.5 4\nPic□-□IC□Power□Dissipation□-□WT -□Junction□Temperature□-□°CJ\nTjmax□=□150□°C,\nno□air□flow\n255075100125150\n0 0.5 1 1.5 2 2.5 3 3.5 4\nP -□IC□Power□Dissipation□-□WDT -□Maximum Ambient□Temperature□-□°CA\nV =□12□V,\nV =□3.3□V,\nFsw□=□480□kHz,\nroom□temp,□no□air□flowIN\nOUT\n255075100125150\n0 1 2 3 4 5 6\nLoad□Current□- AT -□Maximum Ambient□Temperature□-□°CA\n31TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedFigure 40.Maximum Ambient Temperature vsLoad\nCurrentFigure 41.Maximum Ambient Temperature vsICPower\nDissipation\nFigure 42.Junction Temperature vsICPower Dissipation Figure 43.Efficiency vsLoad Current\nFigure 44.Efficiency vsLoad Current Figure 45.Hiccup Mode Current Limit\n32TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nTheTPS54622 isdesigned tooperate from aninput voltage supply range from 4.5Vto17V.This supply voltage\nmust bewellregulated. Power supplies must bewellbypassed forproper electrical performance. This includes a\nminimum ofone4.7-µF(after derating) ceramic capacitor, type X5R orbetter from PVIN toGND, andfrom VINto\nGND. Additional local ceramic bypass capacitance may berequired insystems with small input ripple\nspecifications, inaddition tobulk capacitance iftheTPS54622 device islocated more than afewinches away\nfrom itsinput power supply. Insystems with anauxiliary power railavailable, thepower stage input, PVIN, and\ntheanalog power input, VIN, may operate from separate input supplies. See Figure 46forrecommended bypass\ncapacitor placement.\n10Layout\n10.1 Layout Guidelines\n•Layout isacritical portion ofgood power supply design. See Figure 46foraPCB layout example.\n•The toplayer contains themain power traces forVIN, VOUT, and VPHASE. Also onthetoplayer are\nconnections fortheremaining pins oftheTPS54622 andalarge top-side area filled with ground.\n•Connect thetoplayer ground area totheinternal ground layers using vias attheinput bypass capacitor, the\noutput filter capacitor, and directly under theTPS54622 device toprovide athermal path from theexposed\nthermal padland toground\n•TietheGND pindirectly tothepower padunder theICandthepower pad.\n•Foroperation atfullrated load, thetopside ground area together with theinternal ground plane, must provide\nadequate heat dissipating area.\n•There areseveral signals paths that conduct fastchanging currents orvoltages that caninteract with stray\ninductance orparasitic capacitance togenerate noise ordegrade thepower supplies performance.\n•Tohelp eliminate these problems, thePVIN pinshould bebypassed toground with alowESR ceramic\nbypass capacitor with X5R orX7R dielectric.\n•Care should betaken tominimize theloop area formed bythebypass capacitor connections, thePVIN pins,\nandtheground connections.\n•TheVINpinmust also bebypassed toground using alowESR ceramic capacitor with X5R orX7R dielectric.\n•Make sure toconnect thiscapacitor tothequite analog ground trace rather than thepower ground trace of\nthePVIn bypass capacitor.\n•Since thePHconnection istheswitching node, theoutput inductor should belocated close tothePHpins,\nandthearea ofthePCB conductor minimized toprevent excessive capacitive coupling.\n•The output filter capacitor ground should use thesame power ground trace asthePVIN input bypass\ncapacitor.\n•Trytominimize thisconductor length while maintaining adequate width.\n•Thesmall signal components should begrounded totheanalog ground path asshown.\n•The RT/CLK pinissensitive tonoise sotheRTresistor must belocated asclose aspossible totheICand\nrouted with minimal lengths oftrace.\n•Theadditional external components canbeplaced approximately asshown.\n•Itmay bepossible toobtain acceptable performance with alternate PCB layouts, however, thislayout has\nbeen shown toproduce good results andismeant asaguideline.\n•Land pattern andstencil information isprovided inthedata sheet addendum.\n•Thedimension andoutline information isforthestandard RHL (S-PVQFN-N14) package.\n•There may beslight differences between theprovided data andactual lead frame used ontheTPS54622RHL\npackage.\nRT/CLK\nGND\nPVIN\nVIN\nVSENSE COMPSS/TRENPHBOOTPWRGD\nGND\nPVIN PHPHEXPOSED THERMAL\nPAD AREA\nCOMPENSATION\nNETWORKBOOT\nCAPACITORPVIN\nINPUT\nBYPASS\nCAPACITOR\nVOUTTOPSIDE\nGROUND\nAREA\nVIA to□Ground□PlaneOUTPUT\nINDUCTOROUTPUT\nFILTER\nCAPACITORFREQUENCY SET RESISTOR\nSLOW□START\nCAPACITOR\nANALOG□GROUND TRACEVIN\nINPUT\nBYPASS\nCAPACITORVINPVIN\nUVLO□SET\nRESISTORS\nFEEDBACK\nRESISTORS\nEtch□Under□Component0.010□in.□Diameter\nThermal□VIA to□Ground□Plane\n33TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated10.2 Layout Examples\nFigure 46.PCB Layout\n34TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments IncorporatedLayout Examples (continued)\nFigure 47.Ultra-Small PCB Layout Using TPS54622 (PMP4854-2)\n10.3 Estimated Circuit Area\nThe estimated printed-circuit-board area forthecomponents used inthedesign ofFigure 29is0.58 in2\n(374mm2).This area does notinclude testpoints orconnectors.\n35TPS54622\nwww.ti.com SLVSA70F –MARCH 2011 –REVISED OCTOBER 2017\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFortheDesign Calculator, seeSLVC219 .\n11.1.3 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS54622 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\nDesigning Type IIICompensation forCurrent Mode Step-Down Converters ,SLVA352\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\n36TPS54622\nSLVSA70F –MARCH 2011 –REVISED OCTOBER 2017 www.ti.com\nProduct Folder Links: TPS54622Submit Documentation Feedback Copyright ©2011 –2017, Texas Instruments Incorporated11.5 Trademarks (continued)\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS54622RHLR ACTIVE VQFN RHL 143000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54622\nTPS54622RHLT ACTIVE VQFN RHL 14250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 54622\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS54622RHLR VQFN RHL143000 330.0 12.4 3.83.81.18.012.0 Q2\nTPS54622RHLR VQFN RHL143000 330.0 12.43.753.751.158.012.0 Q2\nTPS54622RHLT VQFN RHL14250 180.0 12.43.753.751.158.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 23-Mar-2020\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS54622RHLR VQFN RHL 143000 338.0 355.0 50.0\nTPS54622RHLR VQFN RHL 143000 367.0 367.0 35.0\nTPS54622RHLT VQFN RHL 14250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 23-Mar-2020\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\n3.65\n3.35\n3.653.35\n1.00.8\n0.050.00\n2X 2\n8X 0.52X 1.5 2.05 0.1\n14X 0.50.3\n2X 0.5514X 0.300.18\n4X 0.2(0.2) TYP\n2X (0.325)\n4228405/A   01/2022VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n0.08 C\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nSYMM\nSYMM\nPIN 1 ID\n(45X 0.3)0.1 C A B\n0.05 C167 8\n9\n13\n14215AB\nC\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(3.3)(3.3)14X (0.6)\n14X (0.24)\n8X (0.5)\n(R0.05) TYP(0.2) TYP\nVIA(2.05)(2.05)\n(0.845)(0.845)\n(1.5)(0.55)4X (0.2)\n2X (0.525)4X\n(R0.12)VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n4228405/A   01/2022\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25XSYMM\nSYMMMETAL UNDERSOLDER MASK\nSOLDER MASK OPENING1\n2\n6\n7 891314\n15\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)METAL UNDERSOLDER MASK\nSOLDER MASKOPENINGEXPOSED\nMETAL\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n14X (0.6)\n14X (0.24)\n8X (0.5)\n(R0.05) TYP\n(3.3)(1.5)(0.55)(3.3)(0.56)(0.56)\n4X (0.92)\n4X (0.92)4X (0.2)\n2X (0.73)\n2X (0.205)\n4X (R0.12)VQFN - 1 mm max height RHL0014A\nPLASTIC QUAD FLATPACK - NO LEAD\n4228405/A   01/2022\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n79% PRINTED COVERAGE BY AREA\nSCALE: 25XSYMM\nSYMM1\n2\n6\n7 891314\n15\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS54622RHLR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Input Voltage (VIN): 4.5V to 17V
  - Power Stage Input Voltage (PVIN): 1.6V to 17V

- **Current Ratings:**
  - Maximum Output Current: 6A
  - High-Side Switch Current Limit: 8A to 14A
  - Low-Side Switch Sourcing Current Limit: 6.5A to 15A
  - Low-Side Switch Sinking Current Limit: 2A to 4A

- **Power Consumption:**
  - Operating Supply Current (non-switching): 600µA to 800µA
  - Shutdown Supply Current: 2µA to 5µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C

- **Package Type:**
  - VQFN (14 pins), dimensions: 3.5mm x 3.5mm

- **Special Features:**
  - Integrated high-side and low-side MOSFETs
  - Hiccup current limit and thermal shutdown protection
  - Adjustable slow start and power sequencing
  - Power good output monitor
  - Adjustable input undervoltage lockout
  - Synchronization to external clock
  - Monotonic start-up into pre-biased outputs

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

**Description:**
The TPS54622 is a synchronous step-down (buck) converter designed for high-efficiency power supply applications. It integrates both high-side and low-side MOSFETs, allowing for compact designs while delivering up to 6A of output current. The device operates over a wide input voltage range and features a fixed-frequency PWM control scheme, which simplifies external frequency compensation. The TPS54622 is optimized for high-density distributed power systems and point-of-load regulation.

**Typical Applications:**
- High-Density Distributed Power Systems
- High-Performance Point-of-Load Regulation
- Broadband, Networking, and Optical Communications Infrastructure
- General DC-DC conversion applications where efficiency and compactness are critical

This component is particularly suitable for applications requiring precise voltage regulation and efficient power management, making it ideal for modern electronic devices and systems.