{"Source Block": ["hdl/projects/ad7768evb/common/ad7768_if.v@133:143@HdlIdDef", "  reg               adc_crc_enable = 'd0;\n  reg               adc_crc_4_or_16_n_m1 = 'd0;\n  reg               adc_crc_4_or_16_n = 'd0;\n  reg     [ 35:0]   adc_status_clr_m1 = 'd0;\n  reg     [ 35:0]   adc_status_clr = 'd0;\n  reg     [ 35:0]   adc_status_clr_d = 'd0;\n\n  // internal signals\n\n  wire    [  7:0]   adc_crc_in_s;\n  wire    [  7:0]   adc_crc_s;\n"], "Clone Blocks": [["hdl/projects/ad7768evb/common/ad7768_if.v@131:141", "  reg     [  1:0]   adc_format = 'd0;\n  reg               adc_crc_enable_m1 = 'd0;\n  reg               adc_crc_enable = 'd0;\n  reg               adc_crc_4_or_16_n_m1 = 'd0;\n  reg               adc_crc_4_or_16_n = 'd0;\n  reg     [ 35:0]   adc_status_clr_m1 = 'd0;\n  reg     [ 35:0]   adc_status_clr = 'd0;\n  reg     [ 35:0]   adc_status_clr_d = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/ad7768evb/common/ad7768_if.v@129:139", "  reg               adc_sshot = 'd0;\n  reg     [  1:0]   adc_format_m1 = 'd0;\n  reg     [  1:0]   adc_format = 'd0;\n  reg               adc_crc_enable_m1 = 'd0;\n  reg               adc_crc_enable = 'd0;\n  reg               adc_crc_4_or_16_n_m1 = 'd0;\n  reg               adc_crc_4_or_16_n = 'd0;\n  reg     [ 35:0]   adc_status_clr_m1 = 'd0;\n  reg     [ 35:0]   adc_status_clr = 'd0;\n  reg     [ 35:0]   adc_status_clr_d = 'd0;\n\n"], ["hdl/projects/ad7768evb/common/ad7768_if.v@130:140", "  reg     [  1:0]   adc_format_m1 = 'd0;\n  reg     [  1:0]   adc_format = 'd0;\n  reg               adc_crc_enable_m1 = 'd0;\n  reg               adc_crc_enable = 'd0;\n  reg               adc_crc_4_or_16_n_m1 = 'd0;\n  reg               adc_crc_4_or_16_n = 'd0;\n  reg     [ 35:0]   adc_status_clr_m1 = 'd0;\n  reg     [ 35:0]   adc_status_clr = 'd0;\n  reg     [ 35:0]   adc_status_clr_d = 'd0;\n\n  // internal signals\n"], ["hdl/projects/ad7768evb/common/ad7768_if.v@137:147", "  reg     [ 35:0]   adc_status_clr = 'd0;\n  reg     [ 35:0]   adc_status_clr_d = 'd0;\n\n  // internal signals\n\n  wire    [  7:0]   adc_crc_in_s;\n  wire    [  7:0]   adc_crc_s;\n  wire              adc_crc_mismatch_s;\n  wire              adc_seq_fmatch_s;\n  wire              adc_seq_fupdate_s;\n  wire    [  7:0]   adc_enable_8_s;\n"], ["hdl/projects/ad7768evb/common/ad7768_if.v@132:142", "  reg               adc_crc_enable_m1 = 'd0;\n  reg               adc_crc_enable = 'd0;\n  reg               adc_crc_4_or_16_n_m1 = 'd0;\n  reg               adc_crc_4_or_16_n = 'd0;\n  reg     [ 35:0]   adc_status_clr_m1 = 'd0;\n  reg     [ 35:0]   adc_status_clr = 'd0;\n  reg     [ 35:0]   adc_status_clr_d = 'd0;\n\n  // internal signals\n\n  wire    [  7:0]   adc_crc_in_s;\n"]], "Diff Content": {"Delete": [], "Add": [[138, "  reg               adc_valid_d = 'd0;\n"]]}}