// Seed: 2667471069
module module_0 (
    input  tri  module_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri  id_3
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd97,
    parameter id_7  = 32'd5
) (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply0 _id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    output wire id_13,
    output supply0 id_14,
    input wor id_15,
    input tri0 _id_16,
    input supply1 id_17,
    input wire id_18,
    output supply1 id_19
);
  assign id_13 = id_17;
  logic [7:0] id_21;
  logic id_22;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_13,
      id_3
  );
  assign modCall_1.id_3 = 0;
  localparam id_23 = 1 - -1'b0;
  wire id_24 = id_10;
  assign id_21[(id_7==id_16)] = 1;
endmodule
