<document id="10.1.1.1.1600"><clusterid>1938</clusterid><title src="INFERENCE">Low Overhead Encodings for Reduced Activity in Data and Address Buses</title><abstract src="SVM HeaderParse 0.1">This work describes and evaluates two bus encoding methods that aim at reducing the number of transitions observed in data and address buses. Unlike existing proposals, these methods have the characteristic that they require no extra bus lines and only a small amount of encoding logic. The experimental results, obtained in traces from the SPEC95 benchmark, show that transition coding is effective in reducing the number of transitions in data buses, while bit prediction methods can be applied with success to address buses. I.</abstract><year src="INFERENCE">1999</year><venue src="INFERENCE">In IEEE International Symposium on Signals, Circuits and Systems</venue><venType src="INFERENCE">CONFERENCE</venType><pages src="INFERENCE">21--24</pages><keywords></keywords><authors><author id="4314102"><clusterid>0</clusterid><name src="SVM HeaderParse 0.1">Paulo J. Ramos</name><affil src="SVM HeaderParse 0.2">IST-INESC IST-INESC/CEL</affil><address src="SVM HeaderParse 0.1">Rua Alves Redol, 9 Rua Alves Redol, 9; 1000 Lisboa, Portugal 1000 Lisboa, Portugal</address><email src="SVM HeaderParse 0.1">pjjr@algos.inesc.pt</email><order src="null">1</order></author><author id="4314103"><clusterid>0</clusterid><name src="SVM HeaderParse 0.1">Arlindo L. Oliveira</name><affil src="SVM HeaderParse 0.2">IST-INESC IST-INESC/CEL</affil><address src="SVM HeaderParse 0.1">Rua Alves Redol, 9 Rua Alves Redol, 9; 1000 Lisboa, Portugal 1000 Lisboa, Portugal</address><email src="SVM HeaderParse 0.1">aml@inesc.pt</email><order src="null">2</order></author></authors><citations src="ParsCit 1.0"><citation id="30029"><clusterid>1939</clusterid><authors>D Burger,T M Austin</authors><title>The simplescalar tool set, version 2.0</title><venue>University of Wisconsin-Madison Computer Sciences Department</venue><venType>TECHREPORT</venType><year>1997</year><pages>24--29</pages><volume>98</volume><tech>Technical Report 1342</tech><raw>D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report 1342, University of Wisconsin-Madison Computer Sciences Department, 1997. [BMM ¡ 98] L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano. System-level power optimization of special purpose applications: The Beach solution. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 24– 29, 1998.</raw><paperid>10.1.1.1.1600</paperid></citation><citation id="30030"><clusterid>1940</clusterid><authors>T Lang E Mussol,J Cortadella</authors><title>Exploiting the locality of memory references to reduce the address bus energy</title><venue>In Proceedings of the 1997 International Symposium on Low Power Electronics and Design</venue><venType>CONFERENCE</venType><year>1997</year><pages>202--207</pages><pubAddress>Montrey, CA</pubAddress><raw>T. Lang E. Mussol and J. Cortadella. Exploiting the locality of memory references to reduce the address bus energy. In Proceedings of the 1997 International Symposium on Low Power Electronics and Design, pages 202–207, Montrey, CA, 1997.</raw><paperid>10.1.1.1.1600</paperid></citation><citation id="30031"><clusterid>1941</clusterid><authors>R Murgai,M Fujita,A L Oliveira</authors><title>Using complementation and resequencing to minimize transitions</title><venue>In Proc. of the ACM/IEEE Design Automation Conference</venue><venType>CONFERENCE</venType><year>1998</year><pages>694--697</pages><publisher>ACM Press</publisher><pubAddress>Los Angeles, CA</pubAddress><raw>R. Murgai, M. Fujita, and A. L. Oliveira. Using complementation and resequencing to minimize transitions. In Proc. of the ACM/IEEE Design Automation Conference, pages 694–697, Los Angeles, CA, June 1998. ACM Press.</raw><paperid>10.1.1.1.1600</paperid></citation><citation id="30032"><clusterid>1942</clusterid><authors>M R Stan,W P Burleson</authors><title>Limited-weight codes for lowpower i/o</title><venue>In Proceedings of the 1994 International Workshop on Low Power Design</venue><venType>CONFERENCE</venType><year>1994</year><pages>209--214</pages><raw>M. R. Stan and W. P. Burleson. Limited-weight codes for lowpower i/o. In Proceedings of the 1994 International Workshop on Low Power Design, pages 209–214, 1994.</raw><paperid>10.1.1.1.1600</paperid></citation><citation id="30033"><clusterid>1943</clusterid><authors>M R Stan,W P Burleson</authors><title>Bus-invert coding for low</title><raw>M. R. Stan and W. P. Burleson. Bus-invert coding for low</raw><paperid>10.1.1.1.1600</paperid></citation><citation id="30034"><clusterid>1944</clusterid><authors>power io</authors><title>Saving power in the control path of embedded processors</title><venue>IEEE Design and Test of Computers</venue><venType>CONFERENCE</venType><year>1995</year><pages>24--30</pages><volume>1</volume><raw> power i/o. IEEE Transactions on VLSI Systems, 1(1):49–58, 1995. C. L. Su, C. Y. Tsui, and A. M. Despain. Saving power in the control path of embedded processors. IEEE Design and Test of Computers, pages 24–30, 1994.</raw><paperid>10.1.1.1.1600</paperid></citation></citations><fileInfo><crawldate>Nov 19, 2007</crawldate><repID>rep1</repID><conversionTrace>PDFLib TET</conversionTrace><urls><url>http://tahoe.inesc-id.pt/pt/Ficheiros/961.pdf</url></urls></fileInfo></document>