{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719240702213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719240702213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 11:51:42 2024 " "Processing started: Mon Jun 24 11:51:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719240702213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240702213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEProjetoFinalSingle -c SEProjetoFinalSingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEProjetoFinalSingle -c SEProjetoFinalSingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240702214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719240702539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719240702539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle " "Found entity 1: SEProjetoFinalSingle" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_irq_mapper " "Found entity 1: SEProjetoFinalSingle_irq_mapper" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_irq_mapper.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0 " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711612 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_rsp_mux " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_rsp_mux" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001 " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_rsp_demux " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_rsp_demux" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001 " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_cmd_mux " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_cmd_mux" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_cmd_demux " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_cmd_demux" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711626 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SEProjetoFinalSingle_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SEProjetoFinalSingle_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_router_003_default_decode " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_router_003_default_decode" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711633 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEProjetoFinalSingle_mm_interconnect_0_router_003 " "Found entity 2: SEProjetoFinalSingle_mm_interconnect_0_router_003" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SEProjetoFinalSingle_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SEProjetoFinalSingle_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_router_002_default_decode " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_router_002_default_decode" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711635 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEProjetoFinalSingle_mm_interconnect_0_router_002 " "Found entity 2: SEProjetoFinalSingle_mm_interconnect_0_router_002" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SEProjetoFinalSingle_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SEProjetoFinalSingle_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_router_001_default_decode " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_router_001_default_decode" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711637 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEProjetoFinalSingle_mm_interconnect_0_router_001 " "Found entity 2: SEProjetoFinalSingle_mm_interconnect_0_router_001" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SEProjetoFinalSingle_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SEProjetoFinalSingle_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SEProjetoFinalSingle_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719240711638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_mm_interconnect_0_router_default_decode " "Found entity 1: SEProjetoFinalSingle_mm_interconnect_0_router_default_decode" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711639 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEProjetoFinalSingle_mm_interconnect_0_router " "Found entity 2: SEProjetoFinalSingle_mm_interconnect_0_router" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v 5 5 " "Found 5 design units, including 5 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_UART0_sim_scfifo_w " "Found entity 1: SEProjetoFinalSingle_UART0_sim_scfifo_w" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711652 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEProjetoFinalSingle_UART0_scfifo_w " "Found entity 2: SEProjetoFinalSingle_UART0_scfifo_w" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711652 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEProjetoFinalSingle_UART0_sim_scfifo_r " "Found entity 3: SEProjetoFinalSingle_UART0_sim_scfifo_r" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711652 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEProjetoFinalSingle_UART0_scfifo_r " "Found entity 4: SEProjetoFinalSingle_UART0_scfifo_r" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711652 ""} { "Info" "ISGN_ENTITY_NAME" "5 SEProjetoFinalSingle_UART0 " "Found entity 5: SEProjetoFinalSingle_UART0" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_SDRAM " "Found entity 1: SEProjetoFinalSingle_SDRAM" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0 " "Found entity 1: SEProjetoFinalSingle_CPU0" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0_cpu_test_bench " "Found entity 1: SEProjetoFinalSingle_CPU0_cpu_test_bench" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_test_bench.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0_cpu_mult_cell " "Found entity 1: SEProjetoFinalSingle_CPU0_cpu_mult_cell" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck " "Found entity 1: SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk " "Found entity 1: SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper " "Found entity 1: SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEProjetoFinalSingle_CPU0_cpu_ic_data_module " "Found entity 1: SEProjetoFinalSingle_CPU0_cpu_ic_data_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEProjetoFinalSingle_CPU0_cpu_ic_tag_module " "Found entity 2: SEProjetoFinalSingle_CPU0_cpu_ic_tag_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEProjetoFinalSingle_CPU0_cpu_bht_module " "Found entity 3: SEProjetoFinalSingle_CPU0_cpu_bht_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "4 SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module " "Found entity 4: SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "5 SEProjetoFinalSingle_CPU0_cpu_register_bank_b_module " "Found entity 5: SEProjetoFinalSingle_CPU0_cpu_register_bank_b_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "6 SEProjetoFinalSingle_CPU0_cpu_dc_tag_module " "Found entity 6: SEProjetoFinalSingle_CPU0_cpu_dc_tag_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "7 SEProjetoFinalSingle_CPU0_cpu_dc_data_module " "Found entity 7: SEProjetoFinalSingle_CPU0_cpu_dc_data_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "8 SEProjetoFinalSingle_CPU0_cpu_dc_victim_module " "Found entity 8: SEProjetoFinalSingle_CPU0_cpu_dc_victim_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "9 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug " "Found entity 9: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "10 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break " "Found entity 10: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "11 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk " "Found entity 11: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1014 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "12 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk " "Found entity 12: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "13 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace " "Found entity 13: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "14 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_td_mode " "Found entity 14: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_td_mode" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1647 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "15 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace " "Found entity 15: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "16 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "17 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "18 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "19 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo " "Found entity 19: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "20 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib " "Found entity 20: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "21 SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im " "Found entity 21: SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "22 SEProjetoFinalSingle_CPU0_cpu_nios2_performance_monitors " "Found entity 22: SEProjetoFinalSingle_CPU0_cpu_nios2_performance_monitors" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "23 SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg " "Found entity 23: SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "24 SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module " "Found entity 24: SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "25 SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem " "Found entity 25: SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "26 SEProjetoFinalSingle_CPU0_cpu_nios2_oci " "Found entity 26: SEProjetoFinalSingle_CPU0_cpu_nios2_oci" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2894 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""} { "Info" "ISGN_ENTITY_NAME" "27 SEProjetoFinalSingle_CPU0_cpu " "Found entity 27: SEProjetoFinalSingle_CPU0_cpu" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEProjetoFinalSingle/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file SEProjetoFinalSingle/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240711883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240711883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEProjetoFinalSingle " "Elaborating entity \"SEProjetoFinalSingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719240711969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0 SEProjetoFinalSingle_CPU0:cpu0 " "Elaborating entity \"SEProjetoFinalSingle_CPU0\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\"" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "cpu0" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240711989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0.v" "cpu" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_test_bench SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_test_bench:the_SEProjetoFinalSingle_CPU0_cpu_test_bench " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_test_bench\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_test_bench:the_SEProjetoFinalSingle_CPU0_cpu_test_bench\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_test_bench" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 5949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_ic_data_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_ic_data_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_ic_data" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 6951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712591 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240712591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240712662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240712662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_data_module:SEProjetoFinalSingle_CPU0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_ic_tag_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_ic_tag_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_ic_tag" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 7017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712776 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240712776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240712907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240712907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_ic_tag_module:SEProjetoFinalSingle_CPU0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_bht_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_bht_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_bht" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 7215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240712970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240712970 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240712970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240713014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240713014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_bht_module:SEProjetoFinalSingle_CPU0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_register_bank_a" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 8156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713061 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240713061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240713110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240713110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_a_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_register_bank_b_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_b_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_b " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_register_bank_b_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_register_bank_b_module:SEProjetoFinalSingle_CPU0_cpu_register_bank_b\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_register_bank_b" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 8174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_mult_cell SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_mult_cell\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_mult_cell" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 8631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713165 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240713165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240713209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240713209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240713304 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240713304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713331 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713426 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713437 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240713604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_dc_tag_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_dc_tag_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_dc_tag" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 9053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714029 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240714029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240714075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240714075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_tag_module:SEProjetoFinalSingle_CPU0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_dc_data_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_dc_data_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_dc_data" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 9119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714132 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240714132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240714175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240714175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_data_module:SEProjetoFinalSingle_CPU0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_dc_victim_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_dc_victim_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_dc_victim" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714241 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240714241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240714313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240714313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_dc_victim_module:SEProjetoFinalSingle_CPU0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_nios2_rtl" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 9810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 10041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altera_std_synchronizer" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240714701 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240714701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_break" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_xbrk" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dbrk" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_itrace" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_td_mode SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_td_mode:SEProjetoFinalSingle_CPU0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_td_mode\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_dtrace\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_td_mode:SEProjetoFinalSingle_CPU0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_pib" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci_im" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg:the_SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg:the_SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_avalon_reg" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240714994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2688 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715032 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2688 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240715032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240715082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240715082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem:the_SEProjetoFinalSingle_CPU0_cpu_nios2_ocimem\|SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram_module:SEProjetoFinalSingle_CPU0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_tck" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk " "Elaborating entity \"SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_sysclk" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240715241 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240715241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240715245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240716382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_nios2_oci:the_SEProjetoFinalSingle_CPU0_cpu_nios2_oci\|SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper:the_SEProjetoFinalSingle_CPU0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SEProjetoFinalSingle_CPU0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240716570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_SDRAM SEProjetoFinalSingle_SDRAM:sdram " "Elaborating entity \"SEProjetoFinalSingle_SDRAM\" for hierarchy \"SEProjetoFinalSingle_SDRAM:sdram\"" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "sdram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240716626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" "the_altsyncram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240716836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240716846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SEProjetoFinalSingle_SDRAM.hex " "Parameter \"init_file\" = \"SEProjetoFinalSingle_SDRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240716846 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_SDRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240716846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjh1 " "Found entity 1: altsyncram_kjh1" {  } { { "db/altsyncram_kjh1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_kjh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240716931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240716931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjh1 SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\|altsyncram_kjh1:auto_generated " "Elaborating entity \"altsyncram_kjh1\" for hierarchy \"SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\|altsyncram_kjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240716932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240718943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240718943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\|altsyncram_kjh1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\|altsyncram_kjh1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_kjh1.tdf" "decode3" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_kjh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240718944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240718991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240718991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\|altsyncram_kjh1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"SEProjetoFinalSingle_SDRAM:sdram\|altsyncram:the_altsyncram\|altsyncram_kjh1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_kjh1.tdf" "mux2" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_kjh1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240718992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_UART0 SEProjetoFinalSingle_UART0:uart0 " "Elaborating entity \"SEProjetoFinalSingle_UART0\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\"" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "uart0" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_UART0_scfifo_w SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w " "Elaborating entity \"SEProjetoFinalSingle_UART0_scfifo_w\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "the_SEProjetoFinalSingle_UART0_scfifo_w" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "wfifo" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240719393 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240719393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240719457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240719457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240719466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240719466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240719475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240719475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240719543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240719543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240719619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240719619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240719670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240719670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_w:the_SEProjetoFinalSingle_UART0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_UART0_scfifo_r SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_r:the_SEProjetoFinalSingle_UART0_scfifo_r " "Elaborating entity \"SEProjetoFinalSingle_UART0_scfifo_r\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|SEProjetoFinalSingle_UART0_scfifo_r:the_SEProjetoFinalSingle_UART0_scfifo_r\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "the_SEProjetoFinalSingle_UART0_scfifo_r" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240719678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "SEProjetoFinalSingle_UART0_alt_jtag_atlantic" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic " "Instantiated megafunction \"SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240720037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240720037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240720037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240720037 ""}  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240720037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SEProjetoFinalSingle_UART0:uart0\|alt_jtag_atlantic:SEProjetoFinalSingle_UART0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "mm_interconnect_0" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_data_master_translator\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cpu0_data_master_translator" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu0_instruction_master_translator\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cpu0_instruction_master_translator" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart0_avalon_jtag_slave_translator\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "uart0_avalon_jtag_slave_translator" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu0_debug_mem_slave_translator\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cpu0_debug_mem_slave_translator" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_data_master_agent\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cpu0_data_master_agent" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu0_instruction_master_agent\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cpu0_instruction_master_agent" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart0_avalon_jtag_slave_agent\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "uart0_avalon_jtag_slave_agent" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "uart0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router:router " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router:router\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "router" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_default_decode SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router:router\|SEProjetoFinalSingle_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_default_decode\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router:router\|SEProjetoFinalSingle_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_001 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_001\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_001:router_001\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "router_001" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_001_default_decode SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_001:router_001\|SEProjetoFinalSingle_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_001:router_001\|SEProjetoFinalSingle_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_002 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_002\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_002:router_002\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "router_002" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_002_default_decode SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_002:router_002\|SEProjetoFinalSingle_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_002:router_002\|SEProjetoFinalSingle_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_003 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_003\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_003:router_003\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "router_003" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_router_003_default_decode SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_003:router_003\|SEProjetoFinalSingle_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_router_003:router_003\|SEProjetoFinalSingle_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu0_data_master_limiter\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cpu0_data_master_limiter" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_cmd_demux SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_cmd_demux\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cmd_demux" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_cmd_mux SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_cmd_mux\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cmd_mux" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_rsp_demux SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_rsp_demux\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "rsp_demux" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_rsp_mux SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_rsp_mux\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "rsp_mux" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SEProjetoFinalSingle_mm_interconnect_0:mm_interconnect_0\|SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEProjetoFinalSingle_irq_mapper SEProjetoFinalSingle_irq_mapper:irq_mapper " "Elaborating entity \"SEProjetoFinalSingle_irq_mapper\" for hierarchy \"SEProjetoFinalSingle_irq_mapper:irq_mapper\"" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "irq_mapper" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" "rst_controller" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/SEProjetoFinalSingle.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240720644 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719240722943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.24.11:52:06 Progress: Loading slded2427fc/alt_sld_fab_wrapper_hw.tcl " "2024.06.24.11:52:06 Progress: Loading slded2427fc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240726629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240728496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240728605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240729823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240730076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240730269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240730520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240730526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240730526 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719240731265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded2427fc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded2427fc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded2427fc/alt_sld_fab.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240731742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240731742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240731911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240731911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240731912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240731912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240732015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240732015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240732145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240732145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240732145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/ip/slded2427fc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240732258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240732258 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719240738224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719240738224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719240738224 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719240738224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240738286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738286 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240738286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240738332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240738332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240738348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SEProjetoFinalSingle_CPU0:cpu0\|SEProjetoFinalSingle_CPU0_cpu:cpu\|SEProjetoFinalSingle_CPU0_cpu_mult_cell:the_SEProjetoFinalSingle_CPU0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719240738349 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719240738349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719240738399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240738399 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1719240740493 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1719240740493 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1719240740558 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1719240740558 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1719240740558 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1719240740558 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719240740580 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 5792 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_UART0.v" 352 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 7621 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 2631 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 5873 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 7630 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/SEProjetoFinalSingle_CPU0_cpu.v" 4045 -1 0 } } { "SEProjetoFinalSingle/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/SEProjetoFinalSingle/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719240740816 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719240740817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240743663 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719240748453 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240748978 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/allan/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719240749454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719240749454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240749659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/output_files/SEProjetoFinalSingle.map.smsg " "Generated suppressed messages file /home/allan/Documents/USP/Disciplinas/SE/SEProjetoFinalSingle/output_files/SEProjetoFinalSingle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240750795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719240754663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719240754663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4421 " "Implemented 4421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719240755364 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719240755364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3916 " "Implemented 3916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719240755364 ""} { "Info" "ICUT_CUT_TM_RAMS" "493 " "Implemented 493 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1719240755364 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1719240755364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719240755364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719240755562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 11:52:35 2024 " "Processing ended: Mon Jun 24 11:52:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719240755562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719240755562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719240755562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719240755562 ""}
