[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=99999999

[system]
type=ArmSystem
children=clk_domain cpu_cluster dvfs_handler iobridge iobus iocache mem_ctrls membus pci_devices realview release terminal vncserver voltage_domain workload
auto_reset_addr=true
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
gic_cpu_addr=0
have_large_asid_64=false
highest_el_is_64=true
init_param=0
m5ops_base=268500992
mem_mode=timing
mem_ranges=2147483648:6442450944
memories=system.mem_ctrls.dram system.realview.bootmem system.realview.flash0 system.realview.flash1 system.realview.non_trusted_sram system.realview.trusted_dram system.realview.trusted_sram system.realview.vram
mmap_using_noreserve=false
multi_proc=true
multi_thread=false
num_work_ids=16
phys_addr_range_64=40
readfile=deploy-benchmarks.sh
redirect_paths=
release=system.release
reset_addr=0
semihosting=Null
shadow_rom_ranges=
shared_backstore=
sme_vl=1
sve_vl=1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[2]

[system.clk_domain]
type=SrcClockDomain
clock=666
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu_cluster]
type=CpuCluster
children=clk_domain cpus0 cpus1 cpus2 cpus3 l2 toL2Bus voltage_domain
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
thermal_domain=Null
voltage_domain=system.cpu_cluster.voltage_domain

[system.cpu_cluster.clk_domain]
type=SrcClockDomain
clock=666
domain_id=0
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_cluster.voltage_domain

[system.cpu_cluster.cpus0]
type=BaseO3CPU
children=branchPred dcache decoder fuPool icache interrupts isa mmu power_model power_state tracer
LFSTSize=1024
LQEntries=16
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=16
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu_cluster.cpus0.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_cluster.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=3
decoder=system.cpu_cluster.cpus0.decoder
dispatchWidth=2
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=16
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=5
forwardComSize=5
fuPool=system.cpu_cluster.cpus0.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu_cluster.cpus0.interrupts
isa=system.cpu_cluster.cpus0.isa
issueToExecuteDelay=1
issueWidth=1
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu_cluster.cpus0.mmu
needsTSO=false
numIQEntries=32
numPhysCCRegs=640
numPhysFloatRegs=192
numPhysIntRegs=128
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=48
numROBEntries=40
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=system.cpu_cluster.cpus0.power_model
power_state=system.cpu_cluster.cpus0.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=3
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu_cluster.cpus0.tracer
trapLatency=13
wbWidth=2
workload=
dcache_port=system.cpu_cluster.cpus0.dcache.cpu_side
icache_port=system.cpu_cluster.cpus0.icache.cpu_side

[system.cpu_cluster.cpus0.branchPred]
type=BiModeBP
children=indirectBranchPred
BTBEntries=2048
BTBTagSize=18
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu_cluster.cpus0.branchPred.indirectBranchPred
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus0.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus0.dcache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=6
power_model=system.cpu_cluster.cpus0.dcache.power_model
power_state=system.cpu_cluster.cpus0.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus0.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu_cluster.cpus0.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=system.cpu_cluster.cpus0.dcache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[1]

[system.cpu_cluster.cpus0.dcache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus0.dcache.power_model.pm0 system.cpu_cluster.cpus0.dcache.power_model.pm1 system.cpu_cluster.cpus0.dcache.power_model.pm2 system.cpu_cluster.cpus0.dcache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus0.dcache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus0.dcache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus0.dcache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.dcache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.dcache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus0.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus0.dcache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus0.dcache.tags.power_state
replacement_policy=system.cpu_cluster.cpus0.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu_cluster.cpus0.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu_cluster.cpus0.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu_cluster.cpus0.isa

[system.cpu_cluster.cpus0.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4
FUList=system.cpu_cluster.cpus0.fuPool.FUList0 system.cpu_cluster.cpus0.fuPool.FUList1 system.cpu_cluster.cpus0.fuPool.FUList2 system.cpu_cluster.cpus0.fuPool.FUList3 system.cpu_cluster.cpus0.fuPool.FUList4
eventq_index=0

[system.cpu_cluster.cpus0.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.cpu_cluster.cpus0.fuPool.FUList0.opList

[system.cpu_cluster.cpus0.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=1
eventq_index=0
opList=system.cpu_cluster.cpus0.fuPool.FUList1.opList0 system.cpu_cluster.cpus0.fuPool.FUList1.opList1 system.cpu_cluster.cpus0.fuPool.FUList1.opList2

[system.cpu_cluster.cpus0.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=12
pipelined=false

[system.cpu_cluster.cpus0.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList2]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus0.fuPool.FUList2.opList0 system.cpu_cluster.cpus0.fuPool.FUList2.opList1

[system.cpu_cluster.cpus0.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList3]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus0.fuPool.FUList3.opList0 system.cpu_cluster.cpus0.fuPool.FUList3.opList1

[system.cpu_cluster.cpus0.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=2
eventq_index=0
opList=system.cpu_cluster.cpus0.fuPool.FUList4.opList00 system.cpu_cluster.cpus0.fuPool.FUList4.opList01 system.cpu_cluster.cpus0.fuPool.FUList4.opList02 system.cpu_cluster.cpus0.fuPool.FUList4.opList03 system.cpu_cluster.cpus0.fuPool.FUList4.opList04 system.cpu_cluster.cpus0.fuPool.FUList4.opList05 system.cpu_cluster.cpus0.fuPool.FUList4.opList06 system.cpu_cluster.cpus0.fuPool.FUList4.opList07 system.cpu_cluster.cpus0.fuPool.FUList4.opList08 system.cpu_cluster.cpus0.fuPool.FUList4.opList09 system.cpu_cluster.cpus0.fuPool.FUList4.opList10 system.cpu_cluster.cpus0.fuPool.FUList4.opList11 system.cpu_cluster.cpus0.fuPool.FUList4.opList12 system.cpu_cluster.cpus0.fuPool.FUList4.opList13 system.cpu_cluster.cpus0.fuPool.FUList4.opList14 system.cpu_cluster.cpus0.fuPool.FUList4.opList15 system.cpu_cluster.cpus0.fuPool.FUList4.opList16 system.cpu_cluster.cpus0.fuPool.FUList4.opList17 system.cpu_cluster.cpus0.fuPool.FUList4.opList18 system.cpu_cluster.cpus0.fuPool.FUList4.opList19 system.cpu_cluster.cpus0.fuPool.FUList4.opList20 system.cpu_cluster.cpus0.fuPool.FUList4.opList21 system.cpu_cluster.cpus0.fuPool.FUList4.opList22 system.cpu_cluster.cpus0.fuPool.FUList4.opList23 system.cpu_cluster.cpus0.fuPool.FUList4.opList24 system.cpu_cluster.cpus0.fuPool.FUList4.opList25 system.cpu_cluster.cpus0.fuPool.FUList4.opList26 system.cpu_cluster.cpus0.fuPool.FUList4.opList27

[system.cpu_cluster.cpus0.fuPool.FUList4.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=4
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=4
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=4
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=4
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList20]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList21]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList22]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList23]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=9
pipelined=false

[system.cpu_cluster.cpus0.fuPool.FUList4.opList24]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=33
pipelined=false

[system.cpu_cluster.cpus0.fuPool.FUList4.opList25]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList26]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus0.fuPool.FUList4.opList27]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus0.icache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=2
power_model=system.cpu_cluster.cpus0.icache.power_model
power_state=system.cpu_cluster.cpus0.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus0.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=system
tag_latency=1
tags=system.cpu_cluster.cpus0.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu_cluster.cpus0.icache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[0]

[system.cpu_cluster.cpus0.icache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus0.icache.power_model.pm0 system.cpu_cluster.cpus0.icache.power_model.pm1 system.cpu_cluster.cpus0.icache.power_model.pm2 system.cpu_cluster.cpus0.icache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus0.icache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus0.icache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus0.icache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.icache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.icache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus0.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus0.icache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus0.icache.tags.power_state
replacement_policy=system.cpu_cluster.cpus0.icache.replacement_policy
sequential_access=false
size=49152
system=system
tag_latency=1
warmup_percentage=0

[system.cpu_cluster.cpus0.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[system.cpu_cluster.cpus0.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu_cluster.cpus0.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu_cluster.cpus0.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu_cluster.cpus0.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu_cluster.cpus0.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu_cluster.cpus0.mmu.dtb
dtb_walker=system.cpu_cluster.cpus0.mmu.dtb_walker
eventq_index=0
itb=system.cpu_cluster.cpus0.mmu.itb
itb_walker=system.cpu_cluster.cpus0.mmu.itb_walker
release_se=system.cpu_cluster.cpus0.isa.release_se
stage2_dtb=system.cpu_cluster.cpus0.mmu.stage2_dtb
stage2_dtb_walker=system.cpu_cluster.cpus0.mmu.stage2_dtb_walker
stage2_itb=system.cpu_cluster.cpus0.mmu.stage2_itb
stage2_itb_walker=system.cpu_cluster.cpus0.mmu.stage2_itb_walker
sys=system

[system.cpu_cluster.cpus0.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus0.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus0.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus0.mmu.dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[3]

[system.cpu_cluster.cpus0.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus0.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus0.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus0.mmu.itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[2]

[system.cpu_cluster.cpus0.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu_cluster.cpus0.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus0.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[5]

[system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus0.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[4]

[system.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus0.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus0.power_model.pm0 system.cpu_cluster.cpus0.power_model.pm1 system.cpu_cluster.cpus0.power_model.pm2 system.cpu_cluster.cpus0.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus0.power_model.pm0]
type=MathExprPowerModel
dyn=((((system.cpu_cluster.cpus0.numCycles/simSeconds)/(1/(system.clk_domain.clock/1000000000000))/1000000) *((1/(system.clk_domain.clock/1000000000000))/1000000) * (system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.000000000606992538845)*1000000000000)
eventq_index=0
st=((1 * (-681.604059986)) + ((1/(1500000000/1500000000)) * 0.117551170367) + (system.voltage_domain.voltage * 2277.16890778) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage) * (-0.491846201277)) + ((system.voltage_domain.voltage * system.voltage_domain.voltage) * (-2528.1574686)) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.645456768269) + ((system.voltage_domain.voltage * system.voltage_domain.voltage * system.voltage_domain.voltage) * 932.937276293) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage*system.voltage_domain.voltage) * (-0.271180478671)))

[system.cpu_cluster.cpus0.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu_cluster.cpus0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_cluster.cpus1]
type=BaseO3CPU
children=branchPred dcache decoder fuPool icache interrupts isa mmu power_model power_state tracer
LFSTSize=1024
LQEntries=16
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=16
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu_cluster.cpus1.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_cluster.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=3
decoder=system.cpu_cluster.cpus1.decoder
dispatchWidth=2
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=16
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=5
forwardComSize=5
fuPool=system.cpu_cluster.cpus1.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu_cluster.cpus1.interrupts
isa=system.cpu_cluster.cpus1.isa
issueToExecuteDelay=1
issueWidth=1
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu_cluster.cpus1.mmu
needsTSO=false
numIQEntries=32
numPhysCCRegs=640
numPhysFloatRegs=192
numPhysIntRegs=128
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=48
numROBEntries=40
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=system.cpu_cluster.cpus1.power_model
power_state=system.cpu_cluster.cpus1.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=3
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu_cluster.cpus1.tracer
trapLatency=13
wbWidth=2
workload=
dcache_port=system.cpu_cluster.cpus1.dcache.cpu_side
icache_port=system.cpu_cluster.cpus1.icache.cpu_side

[system.cpu_cluster.cpus1.branchPred]
type=BiModeBP
children=indirectBranchPred
BTBEntries=2048
BTBTagSize=18
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu_cluster.cpus1.branchPred.indirectBranchPred
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus1.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus1.dcache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=6
power_model=system.cpu_cluster.cpus1.dcache.power_model
power_state=system.cpu_cluster.cpus1.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus1.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu_cluster.cpus1.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=system.cpu_cluster.cpus1.dcache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[7]

[system.cpu_cluster.cpus1.dcache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus1.dcache.power_model.pm0 system.cpu_cluster.cpus1.dcache.power_model.pm1 system.cpu_cluster.cpus1.dcache.power_model.pm2 system.cpu_cluster.cpus1.dcache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus1.dcache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus1.dcache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus1.dcache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.dcache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.dcache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus1.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus1.dcache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus1.dcache.tags.power_state
replacement_policy=system.cpu_cluster.cpus1.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu_cluster.cpus1.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu_cluster.cpus1.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu_cluster.cpus1.isa

[system.cpu_cluster.cpus1.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4
FUList=system.cpu_cluster.cpus1.fuPool.FUList0 system.cpu_cluster.cpus1.fuPool.FUList1 system.cpu_cluster.cpus1.fuPool.FUList2 system.cpu_cluster.cpus1.fuPool.FUList3 system.cpu_cluster.cpus1.fuPool.FUList4
eventq_index=0

[system.cpu_cluster.cpus1.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.cpu_cluster.cpus1.fuPool.FUList0.opList

[system.cpu_cluster.cpus1.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=1
eventq_index=0
opList=system.cpu_cluster.cpus1.fuPool.FUList1.opList0 system.cpu_cluster.cpus1.fuPool.FUList1.opList1 system.cpu_cluster.cpus1.fuPool.FUList1.opList2

[system.cpu_cluster.cpus1.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=12
pipelined=false

[system.cpu_cluster.cpus1.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList2]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus1.fuPool.FUList2.opList0 system.cpu_cluster.cpus1.fuPool.FUList2.opList1

[system.cpu_cluster.cpus1.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList3]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus1.fuPool.FUList3.opList0 system.cpu_cluster.cpus1.fuPool.FUList3.opList1

[system.cpu_cluster.cpus1.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=2
eventq_index=0
opList=system.cpu_cluster.cpus1.fuPool.FUList4.opList00 system.cpu_cluster.cpus1.fuPool.FUList4.opList01 system.cpu_cluster.cpus1.fuPool.FUList4.opList02 system.cpu_cluster.cpus1.fuPool.FUList4.opList03 system.cpu_cluster.cpus1.fuPool.FUList4.opList04 system.cpu_cluster.cpus1.fuPool.FUList4.opList05 system.cpu_cluster.cpus1.fuPool.FUList4.opList06 system.cpu_cluster.cpus1.fuPool.FUList4.opList07 system.cpu_cluster.cpus1.fuPool.FUList4.opList08 system.cpu_cluster.cpus1.fuPool.FUList4.opList09 system.cpu_cluster.cpus1.fuPool.FUList4.opList10 system.cpu_cluster.cpus1.fuPool.FUList4.opList11 system.cpu_cluster.cpus1.fuPool.FUList4.opList12 system.cpu_cluster.cpus1.fuPool.FUList4.opList13 system.cpu_cluster.cpus1.fuPool.FUList4.opList14 system.cpu_cluster.cpus1.fuPool.FUList4.opList15 system.cpu_cluster.cpus1.fuPool.FUList4.opList16 system.cpu_cluster.cpus1.fuPool.FUList4.opList17 system.cpu_cluster.cpus1.fuPool.FUList4.opList18 system.cpu_cluster.cpus1.fuPool.FUList4.opList19 system.cpu_cluster.cpus1.fuPool.FUList4.opList20 system.cpu_cluster.cpus1.fuPool.FUList4.opList21 system.cpu_cluster.cpus1.fuPool.FUList4.opList22 system.cpu_cluster.cpus1.fuPool.FUList4.opList23 system.cpu_cluster.cpus1.fuPool.FUList4.opList24 system.cpu_cluster.cpus1.fuPool.FUList4.opList25 system.cpu_cluster.cpus1.fuPool.FUList4.opList26 system.cpu_cluster.cpus1.fuPool.FUList4.opList27

[system.cpu_cluster.cpus1.fuPool.FUList4.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=4
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=4
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=4
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=4
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList20]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList21]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList22]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList23]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=9
pipelined=false

[system.cpu_cluster.cpus1.fuPool.FUList4.opList24]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=33
pipelined=false

[system.cpu_cluster.cpus1.fuPool.FUList4.opList25]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList26]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus1.fuPool.FUList4.opList27]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus1.icache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=2
power_model=system.cpu_cluster.cpus1.icache.power_model
power_state=system.cpu_cluster.cpus1.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus1.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=system
tag_latency=1
tags=system.cpu_cluster.cpus1.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu_cluster.cpus1.icache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[6]

[system.cpu_cluster.cpus1.icache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus1.icache.power_model.pm0 system.cpu_cluster.cpus1.icache.power_model.pm1 system.cpu_cluster.cpus1.icache.power_model.pm2 system.cpu_cluster.cpus1.icache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus1.icache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus1.icache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus1.icache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.icache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.icache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus1.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus1.icache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus1.icache.tags.power_state
replacement_policy=system.cpu_cluster.cpus1.icache.replacement_policy
sequential_access=false
size=49152
system=system
tag_latency=1
warmup_percentage=0

[system.cpu_cluster.cpus1.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[system.cpu_cluster.cpus1.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu_cluster.cpus1.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu_cluster.cpus1.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu_cluster.cpus1.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu_cluster.cpus1.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu_cluster.cpus1.mmu.dtb
dtb_walker=system.cpu_cluster.cpus1.mmu.dtb_walker
eventq_index=0
itb=system.cpu_cluster.cpus1.mmu.itb
itb_walker=system.cpu_cluster.cpus1.mmu.itb_walker
release_se=system.cpu_cluster.cpus1.isa.release_se
stage2_dtb=system.cpu_cluster.cpus1.mmu.stage2_dtb
stage2_dtb_walker=system.cpu_cluster.cpus1.mmu.stage2_dtb_walker
stage2_itb=system.cpu_cluster.cpus1.mmu.stage2_itb
stage2_itb_walker=system.cpu_cluster.cpus1.mmu.stage2_itb_walker
sys=system

[system.cpu_cluster.cpus1.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus1.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus1.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus1.mmu.dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[9]

[system.cpu_cluster.cpus1.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus1.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus1.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus1.mmu.itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[8]

[system.cpu_cluster.cpus1.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu_cluster.cpus1.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus1.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[11]

[system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus1.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[10]

[system.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus1.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus1.power_model.pm0 system.cpu_cluster.cpus1.power_model.pm1 system.cpu_cluster.cpus1.power_model.pm2 system.cpu_cluster.cpus1.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus1.power_model.pm0]
type=MathExprPowerModel
dyn=((((system.cpu_cluster.cpus1.numCycles/simSeconds)/(1/(system.clk_domain.clock/1000000000000))/1000000) *((1/(system.clk_domain.clock/1000000000000))/1000000) * (system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.000000000606992538845)*1000000000000)
eventq_index=0
st=((1 * (-681.604059986)) + ((1/(1500000000/1500000000)) * 0.117551170367) + (system.voltage_domain.voltage * 2277.16890778) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage) * (-0.491846201277)) + ((system.voltage_domain.voltage * system.voltage_domain.voltage) * (-2528.1574686)) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.645456768269) + ((system.voltage_domain.voltage * system.voltage_domain.voltage * system.voltage_domain.voltage) * 932.937276293) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage*system.voltage_domain.voltage) * (-0.271180478671)))

[system.cpu_cluster.cpus1.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu_cluster.cpus1.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_cluster.cpus2]
type=BaseO3CPU
children=branchPred dcache decoder fuPool icache interrupts isa mmu power_model power_state tracer
LFSTSize=1024
LQEntries=16
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=16
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu_cluster.cpus2.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_cluster.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=3
decoder=system.cpu_cluster.cpus2.decoder
dispatchWidth=2
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=16
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=5
forwardComSize=5
fuPool=system.cpu_cluster.cpus2.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu_cluster.cpus2.interrupts
isa=system.cpu_cluster.cpus2.isa
issueToExecuteDelay=1
issueWidth=1
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu_cluster.cpus2.mmu
needsTSO=false
numIQEntries=32
numPhysCCRegs=640
numPhysFloatRegs=192
numPhysIntRegs=128
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=48
numROBEntries=40
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=system.cpu_cluster.cpus2.power_model
power_state=system.cpu_cluster.cpus2.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=3
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu_cluster.cpus2.tracer
trapLatency=13
wbWidth=2
workload=
dcache_port=system.cpu_cluster.cpus2.dcache.cpu_side
icache_port=system.cpu_cluster.cpus2.icache.cpu_side

[system.cpu_cluster.cpus2.branchPred]
type=BiModeBP
children=indirectBranchPred
BTBEntries=2048
BTBTagSize=18
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu_cluster.cpus2.branchPred.indirectBranchPred
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus2.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus2.dcache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=6
power_model=system.cpu_cluster.cpus2.dcache.power_model
power_state=system.cpu_cluster.cpus2.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus2.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu_cluster.cpus2.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=system.cpu_cluster.cpus2.dcache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[13]

[system.cpu_cluster.cpus2.dcache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus2.dcache.power_model.pm0 system.cpu_cluster.cpus2.dcache.power_model.pm1 system.cpu_cluster.cpus2.dcache.power_model.pm2 system.cpu_cluster.cpus2.dcache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus2.dcache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus2.dcache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus2.dcache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.dcache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.dcache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus2.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus2.dcache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus2.dcache.tags.power_state
replacement_policy=system.cpu_cluster.cpus2.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu_cluster.cpus2.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu_cluster.cpus2.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu_cluster.cpus2.isa

[system.cpu_cluster.cpus2.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4
FUList=system.cpu_cluster.cpus2.fuPool.FUList0 system.cpu_cluster.cpus2.fuPool.FUList1 system.cpu_cluster.cpus2.fuPool.FUList2 system.cpu_cluster.cpus2.fuPool.FUList3 system.cpu_cluster.cpus2.fuPool.FUList4
eventq_index=0

[system.cpu_cluster.cpus2.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.cpu_cluster.cpus2.fuPool.FUList0.opList

[system.cpu_cluster.cpus2.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=1
eventq_index=0
opList=system.cpu_cluster.cpus2.fuPool.FUList1.opList0 system.cpu_cluster.cpus2.fuPool.FUList1.opList1 system.cpu_cluster.cpus2.fuPool.FUList1.opList2

[system.cpu_cluster.cpus2.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=12
pipelined=false

[system.cpu_cluster.cpus2.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList2]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus2.fuPool.FUList2.opList0 system.cpu_cluster.cpus2.fuPool.FUList2.opList1

[system.cpu_cluster.cpus2.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList3]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus2.fuPool.FUList3.opList0 system.cpu_cluster.cpus2.fuPool.FUList3.opList1

[system.cpu_cluster.cpus2.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=2
eventq_index=0
opList=system.cpu_cluster.cpus2.fuPool.FUList4.opList00 system.cpu_cluster.cpus2.fuPool.FUList4.opList01 system.cpu_cluster.cpus2.fuPool.FUList4.opList02 system.cpu_cluster.cpus2.fuPool.FUList4.opList03 system.cpu_cluster.cpus2.fuPool.FUList4.opList04 system.cpu_cluster.cpus2.fuPool.FUList4.opList05 system.cpu_cluster.cpus2.fuPool.FUList4.opList06 system.cpu_cluster.cpus2.fuPool.FUList4.opList07 system.cpu_cluster.cpus2.fuPool.FUList4.opList08 system.cpu_cluster.cpus2.fuPool.FUList4.opList09 system.cpu_cluster.cpus2.fuPool.FUList4.opList10 system.cpu_cluster.cpus2.fuPool.FUList4.opList11 system.cpu_cluster.cpus2.fuPool.FUList4.opList12 system.cpu_cluster.cpus2.fuPool.FUList4.opList13 system.cpu_cluster.cpus2.fuPool.FUList4.opList14 system.cpu_cluster.cpus2.fuPool.FUList4.opList15 system.cpu_cluster.cpus2.fuPool.FUList4.opList16 system.cpu_cluster.cpus2.fuPool.FUList4.opList17 system.cpu_cluster.cpus2.fuPool.FUList4.opList18 system.cpu_cluster.cpus2.fuPool.FUList4.opList19 system.cpu_cluster.cpus2.fuPool.FUList4.opList20 system.cpu_cluster.cpus2.fuPool.FUList4.opList21 system.cpu_cluster.cpus2.fuPool.FUList4.opList22 system.cpu_cluster.cpus2.fuPool.FUList4.opList23 system.cpu_cluster.cpus2.fuPool.FUList4.opList24 system.cpu_cluster.cpus2.fuPool.FUList4.opList25 system.cpu_cluster.cpus2.fuPool.FUList4.opList26 system.cpu_cluster.cpus2.fuPool.FUList4.opList27

[system.cpu_cluster.cpus2.fuPool.FUList4.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=4
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=4
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=4
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=4
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList20]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList21]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList22]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList23]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=9
pipelined=false

[system.cpu_cluster.cpus2.fuPool.FUList4.opList24]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=33
pipelined=false

[system.cpu_cluster.cpus2.fuPool.FUList4.opList25]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList26]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus2.fuPool.FUList4.opList27]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus2.icache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=2
power_model=system.cpu_cluster.cpus2.icache.power_model
power_state=system.cpu_cluster.cpus2.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus2.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=system
tag_latency=1
tags=system.cpu_cluster.cpus2.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu_cluster.cpus2.icache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[12]

[system.cpu_cluster.cpus2.icache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus2.icache.power_model.pm0 system.cpu_cluster.cpus2.icache.power_model.pm1 system.cpu_cluster.cpus2.icache.power_model.pm2 system.cpu_cluster.cpus2.icache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus2.icache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus2.icache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus2.icache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.icache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.icache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus2.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus2.icache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus2.icache.tags.power_state
replacement_policy=system.cpu_cluster.cpus2.icache.replacement_policy
sequential_access=false
size=49152
system=system
tag_latency=1
warmup_percentage=0

[system.cpu_cluster.cpus2.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[system.cpu_cluster.cpus2.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu_cluster.cpus2.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu_cluster.cpus2.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu_cluster.cpus2.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu_cluster.cpus2.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu_cluster.cpus2.mmu.dtb
dtb_walker=system.cpu_cluster.cpus2.mmu.dtb_walker
eventq_index=0
itb=system.cpu_cluster.cpus2.mmu.itb
itb_walker=system.cpu_cluster.cpus2.mmu.itb_walker
release_se=system.cpu_cluster.cpus2.isa.release_se
stage2_dtb=system.cpu_cluster.cpus2.mmu.stage2_dtb
stage2_dtb_walker=system.cpu_cluster.cpus2.mmu.stage2_dtb_walker
stage2_itb=system.cpu_cluster.cpus2.mmu.stage2_itb
stage2_itb_walker=system.cpu_cluster.cpus2.mmu.stage2_itb_walker
sys=system

[system.cpu_cluster.cpus2.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus2.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus2.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus2.mmu.dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[15]

[system.cpu_cluster.cpus2.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus2.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus2.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus2.mmu.itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[14]

[system.cpu_cluster.cpus2.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu_cluster.cpus2.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus2.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[17]

[system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus2.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[16]

[system.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus2.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus2.power_model.pm0 system.cpu_cluster.cpus2.power_model.pm1 system.cpu_cluster.cpus2.power_model.pm2 system.cpu_cluster.cpus2.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus2.power_model.pm0]
type=MathExprPowerModel
dyn=((((system.cpu_cluster.cpus2.numCycles/simSeconds)/(1/(system.clk_domain.clock/1000000000000))/1000000) *((1/(system.clk_domain.clock/1000000000000))/1000000) * (system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.000000000606992538845)*1000000000000)
eventq_index=0
st=((1 * (-681.604059986)) + ((1/(1500000000/1500000000)) * 0.117551170367) + (system.voltage_domain.voltage * 2277.16890778) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage) * (-0.491846201277)) + ((system.voltage_domain.voltage * system.voltage_domain.voltage) * (-2528.1574686)) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.645456768269) + ((system.voltage_domain.voltage * system.voltage_domain.voltage * system.voltage_domain.voltage) * 932.937276293) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage*system.voltage_domain.voltage) * (-0.271180478671)))

[system.cpu_cluster.cpus2.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu_cluster.cpus2.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_cluster.cpus3]
type=BaseO3CPU
children=branchPred dcache decoder fuPool icache interrupts isa mmu power_model power_state tracer
LFSTSize=1024
LQEntries=16
LSQCheckLoads=true
LSQDepCheckShift=0
SQEntries=16
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu_cluster.cpus3.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_cluster.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=3
decoder=system.cpu_cluster.cpus3.decoder
dispatchWidth=2
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=16
fetchQueueSize=32
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=5
forwardComSize=5
fuPool=system.cpu_cluster.cpus3.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu_cluster.cpus3.interrupts
isa=system.cpu_cluster.cpus3.isa
issueToExecuteDelay=1
issueWidth=1
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu_cluster.cpus3.mmu
needsTSO=false
numIQEntries=32
numPhysCCRegs=640
numPhysFloatRegs=192
numPhysIntRegs=128
numPhysMatRegs=2
numPhysVecPredRegs=32
numPhysVecRegs=48
numROBEntries=40
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=system.cpu_cluster.cpus3.power_model
power_state=system.cpu_cluster.cpus3.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=1
renameToROBDelay=1
renameWidth=3
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu_cluster.cpus3.tracer
trapLatency=13
wbWidth=2
workload=
dcache_port=system.cpu_cluster.cpus3.dcache.cpu_side
icache_port=system.cpu_cluster.cpus3.icache.cpu_side

[system.cpu_cluster.cpus3.branchPred]
type=BiModeBP
children=indirectBranchPred
BTBEntries=2048
BTBTagSize=18
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu_cluster.cpus3.branchPred.indirectBranchPred
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus3.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu_cluster.cpus3.dcache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=6
power_model=system.cpu_cluster.cpus3.dcache.power_model
power_state=system.cpu_cluster.cpus3.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus3.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu_cluster.cpus3.dcache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=system.cpu_cluster.cpus3.dcache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[19]

[system.cpu_cluster.cpus3.dcache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus3.dcache.power_model.pm0 system.cpu_cluster.cpus3.dcache.power_model.pm1 system.cpu_cluster.cpus3.dcache.power_model.pm2 system.cpu_cluster.cpus3.dcache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus3.dcache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus3.dcache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus3.dcache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.dcache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.dcache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus3.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus3.dcache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus3.dcache.tags.power_state
replacement_policy=system.cpu_cluster.cpus3.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu_cluster.cpus3.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu_cluster.cpus3.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.decoder]
type=ArmDecoder
dvm_enabled=false
eventq_index=0
isa=system.cpu_cluster.cpus3.isa

[system.cpu_cluster.cpus3.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4
FUList=system.cpu_cluster.cpus3.fuPool.FUList0 system.cpu_cluster.cpus3.fuPool.FUList1 system.cpu_cluster.cpus3.fuPool.FUList2 system.cpu_cluster.cpus3.fuPool.FUList3 system.cpu_cluster.cpus3.fuPool.FUList4
eventq_index=0

[system.cpu_cluster.cpus3.fuPool.FUList0]
type=FUDesc
children=opList
count=2
eventq_index=0
opList=system.cpu_cluster.cpus3.fuPool.FUList0.opList

[system.cpu_cluster.cpus3.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList1]
type=FUDesc
children=opList0 opList1 opList2
count=1
eventq_index=0
opList=system.cpu_cluster.cpus3.fuPool.FUList1.opList0 system.cpu_cluster.cpus3.fuPool.FUList1.opList1 system.cpu_cluster.cpus3.fuPool.FUList1.opList2

[system.cpu_cluster.cpus3.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=12
pipelined=false

[system.cpu_cluster.cpus3.fuPool.FUList1.opList2]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList2]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus3.fuPool.FUList2.opList0 system.cpu_cluster.cpus3.fuPool.FUList2.opList1

[system.cpu_cluster.cpus3.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=2
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList3]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
opList=system.cpu_cluster.cpus3.fuPool.FUList3.opList0 system.cpu_cluster.cpus3.fuPool.FUList3.opList1

[system.cpu_cluster.cpus3.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=2
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=2
eventq_index=0
opList=system.cpu_cluster.cpus3.fuPool.FUList4.opList00 system.cpu_cluster.cpus3.fuPool.FUList4.opList01 system.cpu_cluster.cpus3.fuPool.FUList4.opList02 system.cpu_cluster.cpus3.fuPool.FUList4.opList03 system.cpu_cluster.cpus3.fuPool.FUList4.opList04 system.cpu_cluster.cpus3.fuPool.FUList4.opList05 system.cpu_cluster.cpus3.fuPool.FUList4.opList06 system.cpu_cluster.cpus3.fuPool.FUList4.opList07 system.cpu_cluster.cpus3.fuPool.FUList4.opList08 system.cpu_cluster.cpus3.fuPool.FUList4.opList09 system.cpu_cluster.cpus3.fuPool.FUList4.opList10 system.cpu_cluster.cpus3.fuPool.FUList4.opList11 system.cpu_cluster.cpus3.fuPool.FUList4.opList12 system.cpu_cluster.cpus3.fuPool.FUList4.opList13 system.cpu_cluster.cpus3.fuPool.FUList4.opList14 system.cpu_cluster.cpus3.fuPool.FUList4.opList15 system.cpu_cluster.cpus3.fuPool.FUList4.opList16 system.cpu_cluster.cpus3.fuPool.FUList4.opList17 system.cpu_cluster.cpus3.fuPool.FUList4.opList18 system.cpu_cluster.cpus3.fuPool.FUList4.opList19 system.cpu_cluster.cpus3.fuPool.FUList4.opList20 system.cpu_cluster.cpus3.fuPool.FUList4.opList21 system.cpu_cluster.cpus3.fuPool.FUList4.opList22 system.cpu_cluster.cpus3.fuPool.FUList4.opList23 system.cpu_cluster.cpus3.fuPool.FUList4.opList24 system.cpu_cluster.cpus3.fuPool.FUList4.opList25 system.cpu_cluster.cpus3.fuPool.FUList4.opList26 system.cpu_cluster.cpus3.fuPool.FUList4.opList27

[system.cpu_cluster.cpus3.fuPool.FUList4.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=4
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=4
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=4
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=4
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=9
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList20]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList21]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList22]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList23]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=9
pipelined=false

[system.cpu_cluster.cpus3.fuPool.FUList4.opList24]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=33
pipelined=false

[system.cpu_cluster.cpus3.fuPool.FUList4.opList25]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList26]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu_cluster.cpus3.fuPool.FUList4.opList27]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu_cluster.cpus3.icache]
type=Cache
children=power_model power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=2
power_model=system.cpu_cluster.cpus3.icache.power_model
power_state=system.cpu_cluster.cpus3.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu_cluster.cpus3.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=system
tag_latency=1
tags=system.cpu_cluster.cpus3.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu_cluster.cpus3.icache_port
mem_side=system.cpu_cluster.toL2Bus.cpu_side_ports[18]

[system.cpu_cluster.cpus3.icache.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus3.icache.power_model.pm0 system.cpu_cluster.cpus3.icache.power_model.pm1 system.cpu_cluster.cpus3.icache.power_model.pm2 system.cpu_cluster.cpus3.icache.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus3.icache.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.cpus3.icache.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.cpus3.icache.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.icache.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.icache.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu_cluster.cpus3.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.cpus3.icache.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.cpus3.icache.tags.power_state
replacement_policy=system.cpu_cluster.cpus3.icache.replacement_policy
sequential_access=false
size=49152
system=system
tag_latency=1
warmup_percentage=0

[system.cpu_cluster.cpus3.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[system.cpu_cluster.cpus3.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu_cluster.cpus3.isa]
type=ArmISA
children=release_se
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65552
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
release_se=system.cpu_cluster.cpus3.isa.release_se
sme_vl_se=1
sve_vl_se=1
system=system

[system.cpu_cluster.cpus3.isa.release_se]
type=ArmRelease
eventq_index=0
extensions=CRYPTO FEAT_LSE FEAT_RDM FEAT_F32MM FEAT_F64MM FEAT_SVE FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_FLAGM FEAT_FLAGM2 FEAT_SME TME

[system.cpu_cluster.cpus3.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker l2_shared stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu_cluster.cpus3.mmu.dtb
dtb_walker=system.cpu_cluster.cpus3.mmu.dtb_walker
eventq_index=0
itb=system.cpu_cluster.cpus3.mmu.itb
itb_walker=system.cpu_cluster.cpus3.mmu.itb_walker
release_se=system.cpu_cluster.cpus3.isa.release_se
stage2_dtb=system.cpu_cluster.cpus3.mmu.stage2_dtb
stage2_dtb_walker=system.cpu_cluster.cpus3.mmu.stage2_dtb_walker
stage2_itb=system.cpu_cluster.cpus3.mmu.stage2_itb
stage2_itb_walker=system.cpu_cluster.cpus3.mmu.stage2_itb_walker
sys=system

[system.cpu_cluster.cpus3.mmu.dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus3.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus3.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus3.mmu.dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[21]

[system.cpu_cluster.cpus3.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.mmu.itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=false
next_level=system.cpu_cluster.cpus3.mmu.l2_shared
partial_levels=
size=64
sys=system

[system.cpu_cluster.cpus3.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus3.mmu.itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[20]

[system.cpu_cluster.cpus3.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.mmu.l2_shared]
type=ArmTLB
entry_type=unified
eventq_index=0
is_stage2=false
next_level=Null
partial_levels=L2
size=1280
sys=system

[system.cpu_cluster.cpus3.mmu.stage2_dtb]
type=ArmTLB
entry_type=data
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus3.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[23]

[system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.mmu.stage2_itb]
type=ArmTLB
entry_type=instruction
eventq_index=0
is_stage2=true
next_level=Null
partial_levels=
size=32
sys=system

[system.cpu_cluster.cpus3.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state
sys=system
port=system.cpu_cluster.toL2Bus.cpu_side_ports[22]

[system.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.cpus3.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.cpus3.power_model.pm0 system.cpu_cluster.cpus3.power_model.pm1 system.cpu_cluster.cpus3.power_model.pm2 system.cpu_cluster.cpus3.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.cpus3.power_model.pm0]
type=MathExprPowerModel
dyn=((((system.cpu_cluster.cpus3.numCycles/simSeconds)/(1/(system.clk_domain.clock/1000000000000))/1000000) *((1/(system.clk_domain.clock/1000000000000))/1000000) * (system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.000000000606992538845)*1000000000000)
eventq_index=0
st=((1 * (-681.604059986)) + ((1/(1500000000/1500000000)) * 0.117551170367) + (system.voltage_domain.voltage * 2277.16890778) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage) * (-0.491846201277)) + ((system.voltage_domain.voltage * system.voltage_domain.voltage) * (-2528.1574686)) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage) * 0.645456768269) + ((system.voltage_domain.voltage * system.voltage_domain.voltage * system.voltage_domain.voltage) * 932.937276293) + (((1/(1500000000/1500000000)) * system.voltage_domain.voltage*system.voltage_domain.voltage*system.voltage_domain.voltage) * (-0.271180478671)))

[system.cpu_cluster.cpus3.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.cpus3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu_cluster.cpus3.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_cluster.l2]
type=Cache
children=power_model power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_cluster.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=12
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=system.cpu_cluster.l2.power_model
power_state=system.cpu_cluster.l2.power_state
prefetch_on_access=true
prefetch_on_pf_hit=false
prefetcher=system.cpu_cluster.l2.prefetcher
replace_expansions=true
replacement_policy=system.cpu_cluster.l2.replacement_policy
response_latency=12
sequential_access=false
size=1048576
system=system
tag_latency=12
tags=system.cpu_cluster.l2.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu_cluster.toL2Bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[3]

[system.cpu_cluster.l2.power_model]
type=PowerModel
children=pm0 pm1 pm2 pm3
ambient_temp=298.15
eventq_index=0
pm=system.cpu_cluster.l2.power_model.pm0 system.cpu_cluster.l2.power_model.pm1 system.cpu_cluster.l2.power_model.pm2 system.cpu_cluster.l2.power_model.pm3
pm_type=All
subsystem=system.cpu_cluster

[system.cpu_cluster.l2.power_model.pm0]
type=MathExprPowerModel
dyn=system.cpu_cluster.l2.overallAccesses * 0.000018000
eventq_index=0
st=(voltage * 3)/10

[system.cpu_cluster.l2.power_model.pm1]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.l2.power_model.pm2]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.l2.power_model.pm3]
type=MathExprPowerModel
dyn=0
eventq_index=0
st=0

[system.cpu_cluster.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=ON
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.l2.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.cpu_cluster.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=8
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
page_bytes=4096
power_model=
power_state=system.cpu_cluster.l2.prefetcher.power_state
prefetch_on_access=true
prefetch_on_pf_hit=false
queue_filter=true
queue_size=32
queue_squash=true
sys=system
table_assoc=4
table_entries=64
table_indexing_policy=system.cpu_cluster.l2.prefetcher.table_indexing_policy
table_replacement_policy=system.cpu_cluster.l2.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[system.cpu_cluster.l2.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.l2.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[system.cpu_cluster.l2.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[system.cpu_cluster.l2.replacement_policy]
type=RandomRP
eventq_index=0

[system.cpu_cluster.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu_cluster.l2.tags.indexing_policy
power_model=
power_state=system.cpu_cluster.l2.tags.power_state
replacement_policy=system.cpu_cluster.l2.replacement_policy
sequential_access=false
size=1048576
system=system
tag_latency=12
warmup_percentage=0

[system.cpu_cluster.l2.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=1048576

[system.cpu_cluster.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.toL2Bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_cluster.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu_cluster.toL2Bus.power_state
response_latency=1
snoop_filter=system.cpu_cluster.toL2Bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.cpu_cluster.cpus0.icache.mem_side system.cpu_cluster.cpus0.dcache.mem_side system.cpu_cluster.cpus0.mmu.itb_walker.port system.cpu_cluster.cpus0.mmu.dtb_walker.port system.cpu_cluster.cpus0.mmu.stage2_itb_walker.port system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.port system.cpu_cluster.cpus1.icache.mem_side system.cpu_cluster.cpus1.dcache.mem_side system.cpu_cluster.cpus1.mmu.itb_walker.port system.cpu_cluster.cpus1.mmu.dtb_walker.port system.cpu_cluster.cpus1.mmu.stage2_itb_walker.port system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.port system.cpu_cluster.cpus2.icache.mem_side system.cpu_cluster.cpus2.dcache.mem_side system.cpu_cluster.cpus2.mmu.itb_walker.port system.cpu_cluster.cpus2.mmu.dtb_walker.port system.cpu_cluster.cpus2.mmu.stage2_itb_walker.port system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.port system.cpu_cluster.cpus3.icache.mem_side system.cpu_cluster.cpus3.dcache.mem_side system.cpu_cluster.cpus3.mmu.itb_walker.port system.cpu_cluster.cpus3.mmu.dtb_walker.port system.cpu_cluster.cpus3.mmu.stage2_itb_walker.port system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.port
mem_side_ports=system.cpu_cluster.l2.cpu_side

[system.cpu_cluster.toL2Bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu_cluster.toL2Bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu_cluster.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=0.8201

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=99999999

[system.iobridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.iobridge.power_state
ranges=201326592:536870912 788529152:2147483648
req_size=16
resp_size=16
cpu_side_port=system.membus.mem_side_ports[1]
mem_side_port=system.iobus.cpu_side_ports[1]

[system.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.pci_devices.dma system.iobridge.mem_side_port
mem_side_ports=system.pci_devices.pio system.iocache.cpu_side system.realview.flash1.port system.realview.vram.port system.realview.realview_io.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.watchdog.pio system.realview.rtc.pio system.realview.pci_host.pio system.realview.energy_ctrl.pio system.realview.pwr_ctrl.pio system.realview.vio0.pio system.realview.vio1.pio system.realview.uart0.pio system.realview.uart1.pio system.realview.uart2.pio system.realview.uart3.pio

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=2147483648:6442450944
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.iocache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.iocache.replacement_policy
response_latency=50
sequential_access=false
size=1024
system=system
tag_latency=50
tags=system.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.iobus.mem_side_ports[1]
mem_side=system.membus.cpu_side_ports[0]

[system.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache.replacement_policy]
type=LRURP
eventq_index=0

[system.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.iocache.tags.indexing_policy
power_model=
power_state=system.iocache.tags.power_state
replacement_policy=system.iocache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=50
warmup_percentage=0

[system.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[0]

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=2147483648:6442450944
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tCWL=14160
tPPD=0
tRAS=32000
tRCD=14160
tRCD_WR=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128
writeable=true

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.iocache.mem_side system.realview.gic.its.dma system.system_port system.cpu_cluster.l2.mem_side
default=system.membus.badaddr_responder.pio
mem_side_ports=system.mem_ctrls.port system.iobridge.cpu_side_port system.realview.bootmem.port system.realview.trusted_sram.port system.realview.trusted_dram.port system.realview.non_trusted_sram.port system.realview.flash0.port system.realview.generic_timer_mem.pio system.realview.el2_watchdog.pio system.realview.trusted_watchdog.pio system.realview.system_watchdog.pio system.realview.generic_timer_mem.frames0.pio system.realview.generic_timer_mem.frames1.pio system.realview.gic.pio system.realview.gic.its.pio

[system.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=warn
pio=system.membus.default

[system.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.pci_devices]
type=PciVirtIO
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state vio
BAR0=system.pci_devices.BAR0
BAR1=system.pci_devices.BAR1
BAR2=system.pci_devices.BAR2
BAR3=system.pci_devices.BAR3
BAR4=system.pci_devices.BAR4
BAR5=system.pci_devices.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=255
Command=0
DeviceID=4096
ExpansionROM=0
HeaderType=0
InterruptLine=0
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=0
SubsystemVendorID=6900
VendorID=6900
clk_domain=system.clk_domain
config_latency=20000
eventq_index=0
host=system.realview.pci_host
pci_bus=0
pci_dev=1
pci_func=0
pio_latency=30000
power_model=
power_state=system.pci_devices.power_state
sid=0
ssid=0
system=system
vio=system.pci_devices.vio
dma=system.iobus.cpu_side_ports[0]
pio=system.iobus.mem_side_ports[0]

[system.pci_devices.BAR0]
type=PciIoBar
eventq_index=0
size=4

[system.pci_devices.BAR1]
type=PciBarNone
eventq_index=0

[system.pci_devices.BAR2]
type=PciBarNone
eventq_index=0

[system.pci_devices.BAR3]
type=PciBarNone
eventq_index=0

[system.pci_devices.BAR4]
type=PciBarNone
eventq_index=0

[system.pci_devices.BAR5]
type=PciBarNone
eventq_index=0

[system.pci_devices.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pci_devices.vio]
type=VirtIOBlock
children=image
byte_order=little
eventq_index=0
image=system.pci_devices.vio.image
queueSize=128
subsystem=0
system=system

[system.pci_devices.vio.image]
type=CowDiskImage
children=child
child=system.pci_devices.vio.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.pci_devices.vio.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/fluctlights/Pi4-Kernel/ALTERNATIVO/aarch-system-20220707/disks/ubuntu-18.04-extended.img
read_only=true

[system.realview]
type=RealView
children=bootmem clock24MHz clock32KHz dcc el2_watchdog energy_ctrl flash0 flash1 generic_timer generic_timer_mem gic io_voltage kmi0 kmi1 mcc non_trusted_sram pci_host pwr_ctrl realview_io rtc sys_counter system_watchdog trusted_dram trusted_sram trusted_watchdog uart0 uart1 uart2 uart3 vio0 vio1 vram watchdog
eventq_index=0
system=system

[system.realview.bootmem]
type=SimpleMemory
children=power_state
bandwidth=72.759576
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.bootmem.power_state
range=0:67108864
writeable=true
port=system.membus.mem_side_ports[2]

[system.realview.bootmem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.clock24MHz]
type=SrcClockDomain
clock=41666
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.io_voltage

[system.realview.clock32KHz]
type=SrcClockDomain
clock=31250000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.io_voltage

[system.realview.dcc]
type=SubSystem
children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys
eventq_index=0
thermal_domain=Null

[system.realview.dcc.osc_cpu]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=16666
max_freq=16666
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_ddr]
type=RealViewOsc
dcc=0
device=8
eventq_index=0
freq=25000
max_freq=0
min_freq=0
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_hsbm]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=25000
max_freq=25000
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_pxl]
type=RealViewOsc
dcc=0
device=5
eventq_index=0
freq=42105
max_freq=6060
min_freq=42087
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_smb]
type=RealViewOsc
dcc=0
device=6
eventq_index=0
freq=20000
max_freq=20000
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_sys]
type=RealViewOsc
dcc=0
device=7
eventq_index=0
freq=16666
max_freq=16666
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.el2_watchdog]
type=GenericWatchdog
children=power_state ws0 ws1
clk_domain=system.clk_domain
control_start=709099520
eventq_index=0
pio_latency=10000
power_model=
power_state=system.realview.el2_watchdog.power_state
refresh_start=709165056
system=system
system_counter=system.realview.sys_counter
ws0=system.realview.el2_watchdog.ws0
ws1=system.realview.el2_watchdog.ws1
pio=system.membus.mem_side_ports[8]

[system.realview.el2_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.el2_watchdog.ws0]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=59
platform=system.realview

[system.realview.el2_watchdog.ws1]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=60
platform=system.realview

[system.realview.energy_ctrl]
type=EnergyCtrl
children=power_state
clk_domain=system.clk_domain
dvfs_handler=system.dvfs_handler
eventq_index=0
pio_addr=268435456
pio_latency=100000
power_model=
power_state=system.realview.energy_ctrl.power_state
system=system
pio=system.iobus.mem_side_ports[10]

[system.realview.energy_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.flash0]
type=SimpleMemory
children=power_state
bandwidth=72.759576
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.flash0.power_state
range=134217728:201326592
writeable=true
port=system.membus.mem_side_ports[6]

[system.realview.flash0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.flash1]
type=CfiMemory
children=power_state
bandwidth=72.759576
bank_width=4
blk_size=65536
clk_domain=system.clk_domain
conf_table_reported=false
device_id=0
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.flash1.power_state
range=201326592:268435456
vendor_id=0
writeable=true
port=system.iobus.mem_side_ports[2]

[system.realview.flash1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer]
type=GenericTimer
children=int_el1_phys int_el1_virt int_el2_ns_phys int_el2_ns_virt int_el2_s_phys int_el2_s_virt int_el3_phys
cntfrq=25165824
counter=system.realview.sys_counter
eventq_index=0
int_el1_phys=system.realview.generic_timer.int_el1_phys
int_el1_virt=system.realview.generic_timer.int_el1_virt
int_el2_ns_phys=system.realview.generic_timer.int_el2_ns_phys
int_el2_ns_virt=system.realview.generic_timer.int_el2_ns_virt
int_el2_s_phys=system.realview.generic_timer.int_el2_s_phys
int_el2_s_virt=system.realview.generic_timer.int_el2_s_virt
int_el3_phys=system.realview.generic_timer.int_el3_phys
system=system

[system.realview.generic_timer.int_el1_phys]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=30
platform=system.realview

[system.realview.generic_timer.int_el1_virt]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=27
platform=system.realview

[system.realview.generic_timer.int_el2_ns_phys]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=26
platform=system.realview

[system.realview.generic_timer.int_el2_ns_virt]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=28
platform=system.realview

[system.realview.generic_timer.int_el2_s_phys]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=20
platform=system.realview

[system.realview.generic_timer.int_el2_s_virt]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=19
platform=system.realview

[system.realview.generic_timer.int_el3_phys]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=29
platform=system.realview

[system.realview.generic_timer_mem]
type=GenericTimerMem
children=frames0 frames1 power_state
clk_domain=system.clk_domain
cnt_control_base=709033984
cnt_ctl_base=713097216
cnt_read_base=713031680
counter=system.realview.sys_counter
eventq_index=0
frames=system.realview.generic_timer_mem.frames0 system.realview.generic_timer_mem.frames1
power_model=
power_state=system.realview.generic_timer_mem.power_state
system=system
pio=system.membus.mem_side_ports[7]

[system.realview.generic_timer_mem.frames0]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=system.clk_domain
cnt_base=713162752
cnt_el0_base=18446744073709551615
counter=system.realview.sys_counter
eventq_index=0
int_phys=system.realview.generic_timer_mem.frames0.int_phys
int_virt=system.realview.generic_timer_mem.frames0.int_virt
power_model=
power_state=system.realview.generic_timer_mem.frames0.power_state
system=system
pio=system.membus.mem_side_ports[11]

[system.realview.generic_timer_mem.frames0.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=57
platform=system.realview

[system.realview.generic_timer_mem.frames0.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=133
platform=system.realview

[system.realview.generic_timer_mem.frames0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer_mem.frames1]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=system.clk_domain
cnt_base=713228288
cnt_el0_base=18446744073709551615
counter=system.realview.sys_counter
eventq_index=0
int_phys=system.realview.generic_timer_mem.frames1.int_phys
int_virt=system.realview.generic_timer_mem.frames1.int_virt
power_model=
power_state=system.realview.generic_timer_mem.frames1.power_state
system=system
pio=system.membus.mem_side_ports[12]

[system.realview.generic_timer_mem.frames1.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=58
platform=system.realview

[system.realview.generic_timer_mem.frames1.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=134
platform=system.realview

[system.realview.generic_timer_mem.frames1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer_mem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.gic]
type=Gicv3
children=its maint_int power_state
clk_domain=system.clk_domain
cpu_max=128
dist_addr=738197504
dist_pio_delay=10000
eventq_index=0
gicc_iidr=0
gicd_iidr=0
gicd_pidr=0
gicv4=true
gicv_iidr=0
it_lines=1020
its=system.realview.gic.its
maint_int=system.realview.gic.maint_int
platform=system.realview
power_model=
power_state=system.realview.gic.power_state
redist_addr=738263040
redist_pio_delay=10000
system=system
pio=system.membus.mem_side_ports[13]

[system.realview.gic.its]
type=Gicv3Its
children=power_state
clk_domain=system.clk_domain
eventq_index=0
gits_typer=805453569
pio_addr=771817472
pio_latency=100000
pio_size=131072
power_model=
power_state=system.realview.gic.its.power_state
system=system
dma=system.membus.cpu_side_ports[1]
pio=system.membus.mem_side_ports[14]

[system.realview.gic.its.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.gic.maint_int]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=25
platform=system.realview

[system.realview.gic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.io_voltage]
type=VoltageDomain
eventq_index=0
voltage=3.3

[system.realview.kmi0]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.kmi0.interrupt
pio_addr=470155264
pio_latency=100000
power_model=
power_state=system.realview.kmi0.power_state
ps2=system.realview.kmi0.ps2
system=system
pio=system.iobus.mem_side_ports[5]

[system.realview.kmi0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=44
platform=system.realview

[system.realview.kmi0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.kmi0.ps2]
type=PS2Keyboard
eventq_index=0
vnc=system.vncserver

[system.realview.kmi1]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.kmi1.interrupt
pio_addr=470220800
pio_latency=100000
power_model=
power_state=system.realview.kmi1.power_state
ps2=system.realview.kmi1.ps2
system=system
pio=system.iobus.mem_side_ports[6]

[system.realview.kmi1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=45
platform=system.realview

[system.realview.kmi1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.kmi1.ps2]
type=PS2TouchKit
eventq_index=0
vnc=system.vncserver

[system.realview.mcc]
type=SubSystem
children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl
eventq_index=0
thermal_domain=Null

[system.realview.mcc.osc_clcd]
type=RealViewOsc
dcc=0
device=1
eventq_index=0
freq=42105
max_freq=15748
min_freq=42105
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_mcc]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=20000
max_freq=16666
min_freq=40000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_peripheral]
type=RealViewOsc
dcc=0
device=2
eventq_index=0
freq=41666
max_freq=0
min_freq=0
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_system_bus]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=41666
max_freq=4347
min_freq=500000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.temp_crtl]
type=RealViewTemperatureSensor
dcc=0
device=0
eventq_index=0
parent=system.realview.realview_io
position=0
site=0
system=system

[system.realview.non_trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=72.759576
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.non_trusted_sram.power_state
range=771751936:771784704
writeable=true
port=system.membus.mem_side_ports[5]

[system.realview.non_trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.pci_host]
type=GenericArmPciHost
children=power_state
clk_domain=system.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
eventq_index=0
int_base=100
int_count=4
int_policy=ARM_PCI_INT_DEV
pci_dma_base=0
pci_mem_base=1073741824
pci_pio_base=788529152
platform=system.realview
power_model=
power_state=system.realview.pci_host.power_state
system=system
pio=system.iobus.mem_side_ports[9]

[system.realview.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.pwr_ctrl]
type=FVPBasePwrCtrl
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=470810624
pio_latency=100000
power_model=
power_state=system.realview.pwr_ctrl.power_state
system=system
pio=system.iobus.mem_side_ports[11]

[system.realview.pwr_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.realview_io]
type=RealViewCtrl
children=power_state
clk_domain=system.clk_domain
eventq_index=0
idreg=806359296
pio_addr=469827584
pio_latency=100000
power_model=
power_state=system.realview.realview_io.power_state
proc_id0=335544320
proc_id1=335544320
system=system
pio=system.iobus.mem_side_ports[4]

[system.realview.realview_io.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.rtc]
type=PL031
children=interrupt power_state
amba_id=266289
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.rtc.interrupt
pio_addr=471269376
pio_latency=100000
power_model=
power_state=system.realview.rtc.power_state
system=system
time=Thu Jan  1 00:00:00 2009
pio=system.iobus.mem_side_ports[8]

[system.realview.rtc.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=36
platform=system.realview

[system.realview.rtc.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.sys_counter]
type=SystemCounter
eventq_index=0
freqs=25165824

[system.realview.system_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.realview.dcc.osc_sys
eventq_index=0
int_delay=100000
interrupt=system.realview.system_watchdog.interrupt
pio_addr=721813504
pio_latency=100000
power_model=
power_state=system.realview.system_watchdog.power_state
system=system
pio=system.membus.mem_side_ports[10]

[system.realview.system_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=130
platform=system.realview

[system.realview.system_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_dram]
type=SimpleMemory
children=power_state
bandwidth=72.759576
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.trusted_dram.power_state
range=100663296:134217728
writeable=true
port=system.membus.mem_side_ports[4]

[system.realview.trusted_dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=72.759576
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.trusted_sram.power_state
range=67108864:67371008
writeable=true
port=system.membus.mem_side_ports[3]

[system.realview.trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.trusted_watchdog.interrupt
pio_addr=709427200
pio_latency=100000
power_model=
power_state=system.realview.trusted_watchdog.power_state
system=system
pio=system.membus.mem_side_ports[9]

[system.realview.trusted_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=56
platform=system.realview

[system.realview.trusted_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart0]
type=Pl011
children=interrupt power_state
clk_domain=system.clk_domain
device=system.terminal
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart0.interrupt
pio_addr=470351872
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart0.power_state
system=system
pio=system.iobus.mem_side_ports[14]

[system.realview.uart0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=37
platform=system.realview

[system.realview.uart0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart1]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart1.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart1.interrupt
pio_addr=470417408
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart1.power_state
system=system
pio=system.iobus.mem_side_ports[15]

[system.realview.uart1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[system.realview.uart1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=38
platform=system.realview

[system.realview.uart1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart2]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart2.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart2.interrupt
pio_addr=470482944
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart2.power_state
system=system
pio=system.iobus.mem_side_ports[16]

[system.realview.uart2.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[system.realview.uart2.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=39
platform=system.realview

[system.realview.uart2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart3]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart3.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart3.interrupt
pio_addr=470548480
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart3.power_state
system=system
pio=system.iobus.mem_side_ports[17]

[system.realview.uart3.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[system.realview.uart3.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=40
platform=system.realview

[system.realview.uart3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio0]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt=system.realview.vio0.interrupt
pio_addr=471007232
pio_latency=100000
pio_size=4096
power_model=
power_state=system.realview.vio0.power_state
system=system
vio=system.realview.vio0.vio
pio=system.iobus.mem_side_ports[12]

[system.realview.vio0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=74
platform=system.realview

[system.realview.vio0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio0.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=system

[system.realview.vio1]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt=system.realview.vio1.interrupt
pio_addr=471072768
pio_latency=100000
pio_size=4096
power_model=
power_state=system.realview.vio1.power_state
system=system
vio=system.realview.vio1.vio
pio=system.iobus.mem_side_ports[13]

[system.realview.vio1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=75
platform=system.realview

[system.realview.vio1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio1.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=system

[system.realview.vram]
type=SimpleMemory
children=power_state
bandwidth=72.759576
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.vram.power_state
range=402653184:436207616
writeable=true
port=system.iobus.mem_side_ports[3]

[system.realview.vram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.realview.clock32KHz
eventq_index=0
int_delay=100000
interrupt=system.realview.watchdog.interrupt
pio_addr=470745088
pio_latency=100000
power_model=
power_state=system.realview.watchdog.power_state
system=system
pio=system.iobus.mem_side_ports[7]

[system.realview.watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=32
platform=system.realview

[system.realview.watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.release]
type=ArmRelease
eventq_index=0
extensions=LPAE VIRTUALIZATION SECURITY FEAT_LSE FEAT_PAN FEAT_HPDS FEAT_VMID16 FEAT_RDM FEAT_UAO FEAT_LVA FEAT_LPA FEAT_SVE FEAT_F32MM FEAT_F64MM FEAT_I8MM FEAT_DOTPROD FEAT_FCMA FEAT_JSCVT FEAT_PAuth FEAT_SEL2 FEAT_TLBIOS FEAT_FLAGM FEAT_IDST FEAT_FLAGM2 FEAT_EVT FEAT_HCX FEAT_SME

[system.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=#3456

[system.vncserver]
type=VncServer
eventq_index=0
frame_capture=false
img_format=Auto
number=0
port=#5900

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=0.8201

[system.workload]
type=ArmFsLinux
addr_check=true
boot_loader=/home/fluctlights/Pi4-Kernel/ALTERNATIVO/aarch-system-20220707/binaries/boot_v2.arm64
command_line=console=ttyAMA0 lpj=19988480 norandmaps root=/dev/vda1 rw mem=4GB
cpu_release_addr=2281701368
dtb_addr=2281701376
dtb_filename=/home/fluctlights/Escritorio/Repos/tfm/gem5/pruebas/system.dtb
early_kernel_symbols=false
enable_context_switch_stats_dump=false
eventq_index=0
extras=
extras_addrs=
initrd_addr=2283798528
initrd_filename=
load_addr_mask=0
load_addr_offset=2147483648
machine_type=DTOnly
object_file=/home/fluctlights/Pi4-Kernel/ALTERNATIVO/aarch-system-20220707/binaries/vmlinux.arm64
panic_on_oops=false
panic_on_panic=false
remote_gdb_port=#7000
wait_for_remote_gdb=false

