# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# ** Error: (vcom-11) Could not find work.and_n.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/join.vhd(21): (vcom-1195) Cannot find expanded name "work.and_n".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/join.vhd(21): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/join.vhd(40): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_to_bram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_to_bram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/merge_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity merge_dataless
# -- Compiling architecture arch of merge_dataless
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of merge_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/gate.vhd(3): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/gate.vhd(3): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/gate.vhd(5): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# ** Error: (vcom-11) Could not find work.or_n.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd(25): (vcom-1195) Cannot find expanded name "work.or_n".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd(25): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eager_fork_register_block.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd(35): (vcom-1195) Cannot find expanded name "work.eager_fork_register_block".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd(35): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd(49): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(4): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(6): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/elastic_fifo_inner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_fifo_inner.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mc_support.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mc_support.vhd(5): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mc_support.vhd(7): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(9): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(10): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux.vhd(5): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux.vhd(7): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/cond_br.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb.vhd(26): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb.vhd(26): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb.vhd(49): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/sink_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink_dataless
# -- Compiling architecture arch of sink_dataless
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/elastic_fifo_inner_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner_dataless
# -- Compiling architecture arch of elastic_fifo_inner_dataless
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_fifo_inner_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tfifo_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo_dataless
# -- Compiling architecture arch of tfifo_dataless
# -- Loading entity elastic_fifo_inner_dataless
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tfifo_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd(4): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd(6): VHDL Compiler exiting
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/source.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of source.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/trunci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# End time: 00:46:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of trunci.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RightShifterSticky24_by_max_26_Freq450_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq450_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(67): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(72): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(74): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq450_uid6
# -- Compiling architecture arch of IntAdder_27_Freq450_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq450_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq450_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(221): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(222): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(224): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(225): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(227): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(228): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(230): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(231): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(233): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(234): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq450_uid11
# -- Compiling architecture arch of IntAdder_34_Freq450_uid11
# -- Compiling entity FloatingPointAdder
# -- Compiling architecture arch of FloatingPointAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity DSPBlock_17x24_Freq711_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq711_uid9
# -- Compiling entity DSPBlock_7x24_Freq711_uid11
# -- Compiling architecture arch of DSPBlock_7x24_Freq711_uid11
# -- Compiling entity IntAdder_32_Freq711_uid14
# -- Compiling architecture arch of IntAdder_32_Freq711_uid14
# -- Compiling entity IntMultiplier_Freq711_uid5
# -- Compiling architecture arch of IntMultiplier_Freq711_uid5
# -- Compiling entity IntAdder_33_Freq711_uid17
# -- Compiling architecture arch of IntAdder_33_Freq711_uid17
# -- Compiling entity FloatingPointMultiplier
# -- Compiling architecture arch of FloatingPointMultiplier
# -- Compiling entity selFunction_Freq630_uid4
# -- Compiling architecture arch of selFunction_Freq630_uid4
# -- Compiling entity FloatingPointDivider
# -- Compiling architecture arch of FloatingPointDivider
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2570): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2573): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity RightShifterSticky24_by_max_26_Freq450_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq450_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2652): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2655): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2657): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2659): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2661): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2663): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq450_uid6
# -- Compiling architecture arch of IntAdder_27_Freq450_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq450_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq450_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2806): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2807): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2809): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2810): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2812): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2813): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2815): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2816): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2818): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2819): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq450_uid11
# -- Compiling architecture arch of IntAdder_34_Freq450_uid11
# -- Compiling entity IntComparator_31_010_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_010_Freq500_uid4
# -- Compiling entity FloatingPointComparatorEQ
# -- Compiling architecture arch of FloatingPointComparatorEQ
# -- Compiling entity IntComparator_31_111_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_111_Freq500_uid4
# -- Compiling entity FloatingPointComparatorGE
# -- Compiling architecture arch of FloatingPointComparatorGE
# -- Compiling entity IntComparator_31_101_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_101_Freq500_uid4
# -- Compiling entity FloatingPointComparatorGT
# -- Compiling architecture arch of FloatingPointComparatorGT
# -- Compiling entity IntComparator_31_111_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_111_Freq500_uid4
# -- Compiling entity FloatingPointComparatorLE
# -- Compiling architecture arch of FloatingPointComparatorLE
# -- Compiling entity IntComparator_31_101_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_101_Freq500_uid4
# -- Compiling entity FloatingPointComparatorLT
# -- Compiling architecture arch of FloatingPointComparatorLT
# -- Compiling entity InputIEEE_32bit
# -- Compiling architecture arch of InputIEEE_32bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3692): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3693): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3694): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity InputIEEE_64bit
# -- Compiling architecture arch of InputIEEE_64bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3758): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3759): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3760): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity OutputIEEE_32bit
# -- Compiling architecture arch of OutputIEEE_32bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3818): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity OutputIEEE_64bit
# -- Compiling architecture arch of OutputIEEE_64bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3872): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntComparator_63_111_F500_uid4
# -- Compiling architecture arch of IntComparator_63_111_F500_uid4
# -- Compiling entity FPComparator_64bit
# -- Compiling architecture arch of FPComparator_64bit
# -- Compiling entity IntComparator_31_111_F500_uid8
# -- Compiling architecture arch of IntComparator_31_111_F500_uid8
# -- Compiling entity FPComparator_32bit
# -- Compiling architecture arch of FPComparator_32bit
# -- Compiling entity RightShifterSticky53_by_max_55_F500_uid12
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_F500_uid12
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4352): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4355): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4357): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4359): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4361): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4363): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4365): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_F500_uid14
# -- Compiling architecture arch of IntAdder_56_F500_uid14
# -- Compiling entity Normalizer_Z_57_57_57_F500_uid16
# -- Compiling architecture arch of Normalizer_Z_57_57_57_F500_uid16
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4498): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4499): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4501): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4502): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4504): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4505): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4507): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4508): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4510): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4511): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4513): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4514): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_F500_uid19
# -- Compiling architecture arch of IntAdder_66_F500_uid19
# -- Compiling entity FPAdd_64bit
# -- Compiling architecture arch of FPAdd_64bit
# -- Compiling entity Compressor_23_3_F500_uid53
# -- Compiling architecture arch of Compressor_23_3_F500_uid53
# -- Compiling entity Compressor_3_2_F500_uid61
# -- Compiling architecture arch of Compressor_3_2_F500_uid61
# -- Compiling entity Compressor_14_3_F500_uid75
# -- Compiling architecture arch of Compressor_14_3_F500_uid75
# -- Compiling entity Compressor_6_3_F500_uid111
# -- Compiling architecture arch of Compressor_6_3_F500_uid111
# -- Compiling entity DSPBlock_17x24_F500_uid28
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid28
# -- Compiling entity DSPBlock_17x24_F500_uid30
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid30
# -- Compiling entity DSPBlock_17x24_F500_uid32
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid32
# -- Compiling entity DSPBlock_2x24_F500_uid34
# -- Compiling architecture arch of DSPBlock_2x24_F500_uid34
# -- Compiling entity DSPBlock_17x24_F500_uid36
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid36
# -- Compiling entity DSPBlock_17x24_F500_uid38
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid38
# -- Compiling entity DSPBlock_17x24_F500_uid40
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid40
# -- Compiling entity DSPBlock_2x24_F500_uid42
# -- Compiling architecture arch of DSPBlock_2x24_F500_uid42
# -- Compiling entity DSPBlock_17x5_F500_uid44
# -- Compiling architecture arch of DSPBlock_17x5_F500_uid44
# -- Compiling entity DSPBlock_17x5_F500_uid46
# -- Compiling architecture arch of DSPBlock_17x5_F500_uid46
# -- Compiling entity DSPBlock_17x5_F500_uid48
# -- Compiling architecture arch of DSPBlock_17x5_F500_uid48
# -- Compiling entity DSPBlock_2x5_F500_uid50
# -- Compiling architecture arch of DSPBlock_2x5_F500_uid50
# -- Compiling entity IntAdder_84_F500_uid379
# -- Compiling architecture arch of IntAdder_84_F500_uid379
# -- Compiling entity IntMultiplier_F500_uid24
# -- Compiling architecture arch of IntMultiplier_F500_uid24
# -- Compiling entity IntAdder_65_F500_uid382
# -- Compiling architecture arch of IntAdder_65_F500_uid382
# -- Compiling entity FPMult_64bit
# -- Compiling architecture arch of FPMult_64bit
# -- Compiling entity selFunction_F500_uid386
# -- Compiling architecture arch of selFunction_F500_uid386
# -- Compiling entity FPDiv_64bit
# -- Compiling architecture arch of FPDiv_64bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12306): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12309): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity RightShifterSticky24_by_max_26_Freq100_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq100_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12367): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12370): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12372): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12374): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12376): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12378): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq100_uid6
# -- Compiling architecture arch of IntAdder_27_Freq100_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq100_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq100_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12480): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12481): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12483): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12484): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12486): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12487): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12489): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12490): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12492): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12493): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq100_uid11
# -- Compiling architecture arch of IntAdder_34_Freq100_uid11
# -- Compiling entity FloatingPointAdder_32_9_068
# -- Compiling architecture arch of FloatingPointAdder_32_9_068
# -- Compiling entity RightShifterSticky24_by_max_26_Freq500_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq500_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12827): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12830): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12832): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12834): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12836): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12838): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq500_uid6
# -- Compiling architecture arch of IntAdder_27_Freq500_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq500_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq500_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12967): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12968): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12970): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12971): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12973): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12974): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12976): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12977): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12979): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12980): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq500_uid11
# -- Compiling architecture arch of IntAdder_34_Freq500_uid11
# -- Compiling entity FloatingPointAdder_32_2_705
# -- Compiling architecture arch of FloatingPointAdder_32_2_705
# -- Compiling entity RightShifterSticky53_by_max_55_Freq500_uid4
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_Freq500_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13430): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13433): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13435): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13437): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13439): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13441): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13443): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_Freq500_uid6
# -- Compiling architecture arch of IntAdder_56_Freq500_uid6
# -- Compiling entity Normalizer_Z_57_57_57_Freq500_uid8
# -- Compiling architecture arch of Normalizer_Z_57_57_57_Freq500_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13590): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13591): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13593): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13594): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13596): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13597): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13599): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13600): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13602): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13603): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13605): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13606): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_Freq500_uid11
# -- Compiling architecture arch of IntAdder_66_Freq500_uid11
# -- Compiling entity FloatingPointAdder_64_2_705000
# -- Compiling architecture arch of FloatingPointAdder_64_2_705000
# -- Compiling entity RightShifterSticky53_by_max_55_Freq300_uid4
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_Freq300_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14073): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14076): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14078): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14080): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14082): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14084): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14086): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_Freq300_uid6
# -- Compiling architecture arch of IntAdder_56_Freq300_uid6
# -- Compiling entity Normalizer_Z_57_57_57_Freq300_uid8
# -- Compiling architecture arch of Normalizer_Z_57_57_57_Freq300_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14204): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14205): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14207): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14208): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14210): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14211): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14213): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14214): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14216): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14217): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14219): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14220): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_Freq300_uid11
# -- Compiling architecture arch of IntAdder_66_Freq300_uid11
# -- Compiling entity FloatingPointAdder_64_5_091333
# -- Compiling architecture arch of FloatingPointAdder_64_5_091333
# -- Compiling entity RightShifterSticky53_by_max_55_Freq100_uid4
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_Freq100_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14602): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14605): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14607): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14609): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14611): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14613): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14615): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_Freq100_uid6
# -- Compiling architecture arch of IntAdder_56_Freq100_uid6
# -- Compiling entity Normalizer_Z_57_57_57_Freq100_uid8
# -- Compiling architecture arch of Normalizer_Z_57_57_57_Freq100_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14712): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14713): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14715): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14716): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14718): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14719): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14721): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14722): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14724): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14725): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14727): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14728): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_Freq100_uid11
# -- Compiling architecture arch of IntAdder_66_Freq100_uid11
# -- Compiling entity FloatingPointAdder_64_9_068000
# -- Compiling architecture arch of FloatingPointAdder_64_9_068000
# -- Compiling entity RightShifterSticky24_by_max_26_Freq800_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq800_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15097): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15100): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15102): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15104): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15106): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15108): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq800_uid6
# -- Compiling architecture arch of IntAdder_27_Freq800_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq800_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq800_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15585): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15586): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15588): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15589): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15591): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15592): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15594): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15595): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15597): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15598): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq800_uid11
# -- Compiling architecture arch of IntAdder_34_Freq800_uid11
# -- Compiling entity FloatingPointAdder_32_2_798000
# -- Compiling architecture arch of FloatingPointAdder_32_2_798000
# -- Compiling entity RightShifterSticky24_by_max_26_Freq500_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq500_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16917): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16920): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16922): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16924): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16926): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16928): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq500_uid6
# -- Compiling architecture arch of IntAdder_27_Freq500_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq500_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq500_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17057): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17058): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17060): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17061): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17063): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17064): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17066): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17067): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17069): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17070): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq500_uid11
# -- Compiling architecture arch of IntAdder_34_Freq500_uid11
# -- Compiling entity FloatingPointAdder_32_2_922000
# -- Compiling architecture arch of FloatingPointAdder_32_2_922000
# -- Compiling entity RightShifterSticky24_by_max_26_Freq300_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq300_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17503): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17506): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17508): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17510): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17512): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17514): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq300_uid6
# -- Compiling architecture arch of IntAdder_27_Freq300_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq300_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq300_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17637): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17638): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17640): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17641): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17643): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17644): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17646): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17647): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17649): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17650): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq300_uid11
# -- Compiling architecture arch of IntAdder_34_Freq300_uid11
# -- Compiling entity FloatingPointAdder_32_3_649333
# -- Compiling architecture arch of FloatingPointAdder_32_3_649333
# -- Compiling entity RightShifterSticky24_by_max_26_Freq100_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq100_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18016): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18019): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18021): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18023): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18025): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18027): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq100_uid6
# -- Compiling architecture arch of IntAdder_27_Freq100_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq100_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq100_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18129): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18130): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18132): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18133): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18135): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18136): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18138): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18139): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18141): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18142): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq100_uid11
# -- Compiling architecture arch of IntAdder_34_Freq100_uid11
# -- Compiling entity FloatingPointAdder_32_9_068000
# -- Compiling architecture arch of FloatingPointAdder_32_9_068000
# -- Compiling entity MultTable_Freq800_uid15
# -- Compiling architecture arch of MultTable_Freq800_uid15
# -- Compiling entity MultTable_Freq800_uid20
# -- Compiling architecture arch of MultTable_Freq800_uid20
# -- Compiling entity MultTable_Freq800_uid27
# -- Compiling architecture arch of MultTable_Freq800_uid27
# -- Compiling entity MultTable_Freq800_uid32
# -- Compiling architecture arch of MultTable_Freq800_uid32
# -- Compiling entity MultTable_Freq800_uid39
# -- Compiling architecture arch of MultTable_Freq800_uid39
# -- Compiling entity MultTable_Freq800_uid44
# -- Compiling architecture arch of MultTable_Freq800_uid44
# -- Compiling entity MultTable_Freq800_uid51
# -- Compiling architecture arch of MultTable_Freq800_uid51
# -- Compiling entity MultTable_Freq800_uid56
# -- Compiling architecture arch of MultTable_Freq800_uid56
# -- Compiling entity MultTable_Freq800_uid63
# -- Compiling architecture arch of MultTable_Freq800_uid63
# -- Compiling entity MultTable_Freq800_uid68
# -- Compiling architecture arch of MultTable_Freq800_uid68
# -- Compiling entity MultTable_Freq800_uid75
# -- Compiling architecture arch of MultTable_Freq800_uid75
# -- Compiling entity MultTable_Freq800_uid80
# -- Compiling architecture arch of MultTable_Freq800_uid80
# -- Compiling entity MultTable_Freq800_uid87
# -- Compiling architecture arch of MultTable_Freq800_uid87
# -- Compiling entity MultTable_Freq800_uid92
# -- Compiling architecture arch of MultTable_Freq800_uid92
# -- Compiling entity MultTable_Freq800_uid99
# -- Compiling architecture arch of MultTable_Freq800_uid99
# -- Compiling entity MultTable_Freq800_uid104
# -- Compiling architecture arch of MultTable_Freq800_uid104
# -- Compiling entity MultTable_Freq800_uid111
# -- Compiling architecture arch of MultTable_Freq800_uid111
# -- Compiling entity MultTable_Freq800_uid116
# -- Compiling architecture arch of MultTable_Freq800_uid116
# -- Compiling entity MultTable_Freq800_uid123
# -- Compiling architecture arch of MultTable_Freq800_uid123
# -- Compiling entity MultTable_Freq800_uid128
# -- Compiling architecture arch of MultTable_Freq800_uid128
# -- Compiling entity MultTable_Freq800_uid135
# -- Compiling architecture arch of MultTable_Freq800_uid135
# -- Compiling entity MultTable_Freq800_uid140
# -- Compiling architecture arch of MultTable_Freq800_uid140
# -- Compiling entity MultTable_Freq800_uid147
# -- Compiling architecture arch of MultTable_Freq800_uid147
# -- Compiling entity MultTable_Freq800_uid152
# -- Compiling architecture arch of MultTable_Freq800_uid152
# -- Compiling entity Compressor_23_3_Freq800_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq800_uid156
# -- Compiling entity Compressor_3_2_Freq800_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq800_uid160
# -- Compiling entity Compressor_14_3_Freq800_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq800_uid164
# -- Compiling entity Compressor_6_3_Freq800_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq800_uid170
# -- Compiling entity DSPBlock_17x24_Freq800_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid150
# -- Compiling entity IntAdder_30_Freq800_uid352
# -- Compiling architecture arch of IntAdder_30_Freq800_uid352
# -- Compiling entity IntMultiplier_24x24_48_Freq800_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq800_uid5
# -- Compiling entity IntAdder_33_Freq800_uid355
# -- Compiling architecture arch of IntAdder_33_Freq800_uid355
# -- Compiling entity FloatingPointMultiplier_32_2_034000
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_034000
# -- Compiling entity MultTable_Freq500_uid15
# -- Compiling architecture arch of MultTable_Freq500_uid15
# -- Compiling entity MultTable_Freq500_uid20
# -- Compiling architecture arch of MultTable_Freq500_uid20
# -- Compiling entity MultTable_Freq500_uid27
# -- Compiling architecture arch of MultTable_Freq500_uid27
# -- Compiling entity MultTable_Freq500_uid32
# -- Compiling architecture arch of MultTable_Freq500_uid32
# -- Compiling entity MultTable_Freq500_uid39
# -- Compiling architecture arch of MultTable_Freq500_uid39
# -- Compiling entity MultTable_Freq500_uid44
# -- Compiling architecture arch of MultTable_Freq500_uid44
# -- Compiling entity MultTable_Freq500_uid51
# -- Compiling architecture arch of MultTable_Freq500_uid51
# -- Compiling entity MultTable_Freq500_uid56
# -- Compiling architecture arch of MultTable_Freq500_uid56
# -- Compiling entity MultTable_Freq500_uid63
# -- Compiling architecture arch of MultTable_Freq500_uid63
# -- Compiling entity MultTable_Freq500_uid68
# -- Compiling architecture arch of MultTable_Freq500_uid68
# -- Compiling entity MultTable_Freq500_uid75
# -- Compiling architecture arch of MultTable_Freq500_uid75
# -- Compiling entity MultTable_Freq500_uid80
# -- Compiling architecture arch of MultTable_Freq500_uid80
# -- Compiling entity MultTable_Freq500_uid87
# -- Compiling architecture arch of MultTable_Freq500_uid87
# -- Compiling entity MultTable_Freq500_uid92
# -- Compiling architecture arch of MultTable_Freq500_uid92
# -- Compiling entity MultTable_Freq500_uid99
# -- Compiling architecture arch of MultTable_Freq500_uid99
# -- Compiling entity MultTable_Freq500_uid104
# -- Compiling architecture arch of MultTable_Freq500_uid104
# -- Compiling entity MultTable_Freq500_uid111
# -- Compiling architecture arch of MultTable_Freq500_uid111
# -- Compiling entity MultTable_Freq500_uid116
# -- Compiling architecture arch of MultTable_Freq500_uid116
# -- Compiling entity MultTable_Freq500_uid123
# -- Compiling architecture arch of MultTable_Freq500_uid123
# -- Compiling entity MultTable_Freq500_uid128
# -- Compiling architecture arch of MultTable_Freq500_uid128
# -- Compiling entity MultTable_Freq500_uid135
# -- Compiling architecture arch of MultTable_Freq500_uid135
# -- Compiling entity MultTable_Freq500_uid140
# -- Compiling architecture arch of MultTable_Freq500_uid140
# -- Compiling entity MultTable_Freq500_uid147
# -- Compiling architecture arch of MultTable_Freq500_uid147
# -- Compiling entity MultTable_Freq500_uid152
# -- Compiling architecture arch of MultTable_Freq500_uid152
# -- Compiling entity Compressor_23_3_Freq500_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq500_uid156
# -- Compiling entity Compressor_3_2_Freq500_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq500_uid160
# -- Compiling entity Compressor_14_3_Freq500_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq500_uid164
# -- Compiling entity Compressor_6_3_Freq500_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq500_uid170
# -- Compiling entity DSPBlock_17x24_Freq500_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid150
# -- Compiling entity IntAdder_30_Freq500_uid330
# -- Compiling architecture arch of IntAdder_30_Freq500_uid330
# -- Compiling entity IntMultiplier_24x24_48_Freq500_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq500_uid5
# -- Compiling entity IntAdder_33_Freq500_uid333
# -- Compiling architecture arch of IntAdder_33_Freq500_uid333
# -- Compiling entity FloatingPointMultiplier_32_2_783000
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_783000
# -- Compiling entity MultTable_Freq300_uid15
# -- Compiling architecture arch of MultTable_Freq300_uid15
# -- Compiling entity MultTable_Freq300_uid20
# -- Compiling architecture arch of MultTable_Freq300_uid20
# -- Compiling entity MultTable_Freq300_uid27
# -- Compiling architecture arch of MultTable_Freq300_uid27
# -- Compiling entity MultTable_Freq300_uid32
# -- Compiling architecture arch of MultTable_Freq300_uid32
# -- Compiling entity MultTable_Freq300_uid39
# -- Compiling architecture arch of MultTable_Freq300_uid39
# -- Compiling entity MultTable_Freq300_uid44
# -- Compiling architecture arch of MultTable_Freq300_uid44
# -- Compiling entity MultTable_Freq300_uid51
# -- Compiling architecture arch of MultTable_Freq300_uid51
# -- Compiling entity MultTable_Freq300_uid56
# -- Compiling architecture arch of MultTable_Freq300_uid56
# -- Compiling entity MultTable_Freq300_uid63
# -- Compiling architecture arch of MultTable_Freq300_uid63
# -- Compiling entity MultTable_Freq300_uid68
# -- Compiling architecture arch of MultTable_Freq300_uid68
# -- Compiling entity MultTable_Freq300_uid75
# -- Compiling architecture arch of MultTable_Freq300_uid75
# -- Compiling entity MultTable_Freq300_uid80
# -- Compiling architecture arch of MultTable_Freq300_uid80
# -- Compiling entity MultTable_Freq300_uid87
# -- Compiling architecture arch of MultTable_Freq300_uid87
# -- Compiling entity MultTable_Freq300_uid92
# -- Compiling architecture arch of MultTable_Freq300_uid92
# -- Compiling entity MultTable_Freq300_uid99
# -- Compiling architecture arch of MultTable_Freq300_uid99
# -- Compiling entity MultTable_Freq300_uid104
# -- Compiling architecture arch of MultTable_Freq300_uid104
# -- Compiling entity MultTable_Freq300_uid111
# -- Compiling architecture arch of MultTable_Freq300_uid111
# -- Compiling entity MultTable_Freq300_uid116
# -- Compiling architecture arch of MultTable_Freq300_uid116
# -- Compiling entity MultTable_Freq300_uid123
# -- Compiling architecture arch of MultTable_Freq300_uid123
# -- Compiling entity MultTable_Freq300_uid128
# -- Compiling architecture arch of MultTable_Freq300_uid128
# -- Compiling entity MultTable_Freq300_uid135
# -- Compiling architecture arch of MultTable_Freq300_uid135
# -- Compiling entity MultTable_Freq300_uid140
# -- Compiling architecture arch of MultTable_Freq300_uid140
# -- Compiling entity MultTable_Freq300_uid147
# -- Compiling architecture arch of MultTable_Freq300_uid147
# -- Compiling entity MultTable_Freq300_uid152
# -- Compiling architecture arch of MultTable_Freq300_uid152
# -- Compiling entity Compressor_23_3_Freq300_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq300_uid156
# -- Compiling entity Compressor_3_2_Freq300_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq300_uid160
# -- Compiling entity Compressor_14_3_Freq300_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq300_uid164
# -- Compiling entity Compressor_6_3_Freq300_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq300_uid170
# -- Compiling entity DSPBlock_17x24_Freq300_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid150
# -- Compiling entity IntAdder_30_Freq300_uid352
# -- Compiling architecture arch of IntAdder_30_Freq300_uid352
# -- Compiling entity IntMultiplier_24x24_48_Freq300_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq300_uid5
# -- Compiling entity IntAdder_33_Freq300_uid355
# -- Compiling architecture arch of IntAdder_33_Freq300_uid355
# -- Compiling entity FloatingPointMultiplier_32_2_875333X
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_875333X
# -- Compiling entity MultTable_Freq800_uid17
# -- Compiling architecture arch of MultTable_Freq800_uid17
# -- Compiling entity MultTable_Freq800_uid22
# -- Compiling architecture arch of MultTable_Freq800_uid22
# -- Compiling entity MultTable_Freq800_uid27
# -- Compiling architecture arch of MultTable_Freq800_uid27
# -- Compiling entity MultTable_Freq800_uid32
# -- Compiling architecture arch of MultTable_Freq800_uid32
# -- Compiling entity MultTable_Freq800_uid37
# -- Compiling architecture arch of MultTable_Freq800_uid37
# -- Compiling entity MultTable_Freq800_uid42
# -- Compiling architecture arch of MultTable_Freq800_uid42
# -- Compiling entity MultTable_Freq800_uid47
# -- Compiling architecture arch of MultTable_Freq800_uid47
# -- Compiling entity MultTable_Freq800_uid52
# -- Compiling architecture arch of MultTable_Freq800_uid52
# -- Compiling entity MultTable_Freq800_uid63
# -- Compiling architecture arch of MultTable_Freq800_uid63
# -- Compiling entity MultTable_Freq800_uid68
# -- Compiling architecture arch of MultTable_Freq800_uid68
# -- Compiling entity MultTable_Freq800_uid73
# -- Compiling architecture arch of MultTable_Freq800_uid73
# -- Compiling entity MultTable_Freq800_uid78
# -- Compiling architecture arch of MultTable_Freq800_uid78
# -- Compiling entity MultTable_Freq800_uid83
# -- Compiling architecture arch of MultTable_Freq800_uid83
# -- Compiling entity MultTable_Freq800_uid88
# -- Compiling architecture arch of MultTable_Freq800_uid88
# -- Compiling entity MultTable_Freq800_uid93
# -- Compiling architecture arch of MultTable_Freq800_uid93
# -- Compiling entity MultTable_Freq800_uid98
# -- Compiling architecture arch of MultTable_Freq800_uid98
# -- Compiling entity MultTable_Freq800_uid113
# -- Compiling architecture arch of MultTable_Freq800_uid113
# -- Compiling entity MultTable_Freq800_uid118
# -- Compiling architecture arch of MultTable_Freq800_uid118
# -- Compiling entity MultTable_Freq800_uid123
# -- Compiling architecture arch of MultTable_Freq800_uid123
# -- Compiling entity MultTable_Freq800_uid128
# -- Compiling architecture arch of MultTable_Freq800_uid128
# -- Compiling entity MultTable_Freq800_uid133
# -- Compiling architecture arch of MultTable_Freq800_uid133
# -- Compiling entity MultTable_Freq800_uid138
# -- Compiling architecture arch of MultTable_Freq800_uid138
# -- Compiling entity MultTable_Freq800_uid143
# -- Compiling architecture arch of MultTable_Freq800_uid143
# -- Compiling entity MultTable_Freq800_uid148
# -- Compiling architecture arch of MultTable_Freq800_uid148
# -- Compiling entity MultTable_Freq800_uid153
# -- Compiling architecture arch of MultTable_Freq800_uid153
# -- Compiling entity MultTable_Freq800_uid158
# -- Compiling architecture arch of MultTable_Freq800_uid158
# -- Compiling entity MultTable_Freq800_uid163
# -- Compiling architecture arch of MultTable_Freq800_uid163
# -- Compiling entity MultTable_Freq800_uid168
# -- Compiling architecture arch of MultTable_Freq800_uid168
# -- Compiling entity MultTable_Freq800_uid183
# -- Compiling architecture arch of MultTable_Freq800_uid183
# -- Compiling entity MultTable_Freq800_uid188
# -- Compiling architecture arch of MultTable_Freq800_uid188
# -- Compiling entity MultTable_Freq800_uid193
# -- Compiling architecture arch of MultTable_Freq800_uid193
# -- Compiling entity MultTable_Freq800_uid198
# -- Compiling architecture arch of MultTable_Freq800_uid198
# -- Compiling entity MultTable_Freq800_uid203
# -- Compiling architecture arch of MultTable_Freq800_uid203
# -- Compiling entity MultTable_Freq800_uid208
# -- Compiling architecture arch of MultTable_Freq800_uid208
# -- Compiling entity MultTable_Freq800_uid213
# -- Compiling architecture arch of MultTable_Freq800_uid213
# -- Compiling entity MultTable_Freq800_uid218
# -- Compiling architecture arch of MultTable_Freq800_uid218
# -- Compiling entity MultTable_Freq800_uid223
# -- Compiling architecture arch of MultTable_Freq800_uid223
# -- Compiling entity MultTable_Freq800_uid228
# -- Compiling architecture arch of MultTable_Freq800_uid228
# -- Compiling entity MultTable_Freq800_uid233
# -- Compiling architecture arch of MultTable_Freq800_uid233
# -- Compiling entity MultTable_Freq800_uid238
# -- Compiling architecture arch of MultTable_Freq800_uid238
# -- Compiling entity MultTable_Freq800_uid253
# -- Compiling architecture arch of MultTable_Freq800_uid253
# -- Compiling entity MultTable_Freq800_uid258
# -- Compiling architecture arch of MultTable_Freq800_uid258
# -- Compiling entity MultTable_Freq800_uid263
# -- Compiling architecture arch of MultTable_Freq800_uid263
# -- Compiling entity MultTable_Freq800_uid268
# -- Compiling architecture arch of MultTable_Freq800_uid268
# -- Compiling entity MultTable_Freq800_uid273
# -- Compiling architecture arch of MultTable_Freq800_uid273
# -- Compiling entity MultTable_Freq800_uid278
# -- Compiling architecture arch of MultTable_Freq800_uid278
# -- Compiling entity MultTable_Freq800_uid283
# -- Compiling architecture arch of MultTable_Freq800_uid283
# -- Compiling entity MultTable_Freq800_uid288
# -- Compiling architecture arch of MultTable_Freq800_uid288
# -- Compiling entity MultTable_Freq800_uid293
# -- Compiling architecture arch of MultTable_Freq800_uid293
# -- Compiling entity MultTable_Freq800_uid298
# -- Compiling architecture arch of MultTable_Freq800_uid298
# -- Compiling entity MultTable_Freq800_uid303
# -- Compiling architecture arch of MultTable_Freq800_uid303
# -- Compiling entity MultTable_Freq800_uid308
# -- Compiling architecture arch of MultTable_Freq800_uid308
# -- Compiling entity MultTable_Freq800_uid313
# -- Compiling architecture arch of MultTable_Freq800_uid313
# -- Compiling entity MultTable_Freq800_uid318
# -- Compiling architecture arch of MultTable_Freq800_uid318
# -- Compiling entity Compressor_23_3_Freq800_uid322
# -- Compiling architecture arch of Compressor_23_3_Freq800_uid322
# -- Compiling entity Compressor_14_3_Freq800_uid326
# -- Compiling architecture arch of Compressor_14_3_Freq800_uid326
# -- Compiling entity Compressor_6_3_Freq800_uid334
# -- Compiling architecture arch of Compressor_6_3_Freq800_uid334
# -- Compiling entity Compressor_5_3_Freq800_uid400
# -- Compiling architecture arch of Compressor_5_3_Freq800_uid400
# -- Compiling entity Compressor_3_2_Freq800_uid432
# -- Compiling architecture arch of Compressor_3_2_Freq800_uid432
# -- Compiling entity DSPBlock_17x24_Freq800_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid9
# -- Compiling entity DSPBlock_17x24_Freq800_uid11
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid11
# -- Compiling entity DSPBlock_17x24_Freq800_uid13
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid13
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid15
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid15
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid20
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid20
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid25
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid25
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid30
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid30
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid35
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid35
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid40
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid40
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid45
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid45
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid50
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid50
# -- Compiling entity DSPBlock_17x24_Freq800_uid55
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid55
# -- Compiling entity DSPBlock_17x24_Freq800_uid57
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid57
# -- Compiling entity DSPBlock_17x24_Freq800_uid59
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid59
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid61
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid61
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid66
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid66
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid71
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid71
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid76
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid76
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid81
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid81
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid86
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid86
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid91
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid91
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid96
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid96
# -- Compiling entity IntMultiplierLUT_1x1_Freq800_uid101
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq800_uid101
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid103
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid103
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid105
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid105
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid107
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid107
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid109
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid109
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid111
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid111
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid116
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid116
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid131
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid136
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid136
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid141
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid141
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid146
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid146
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid151
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid151
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid156
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid156
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid161
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid161
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid166
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid166
# -- Compiling entity IntMultiplierLUT_1x1_Freq800_uid171
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq800_uid171
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid173
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid173
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid175
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid175
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid177
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid177
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid179
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid179
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid181
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid181
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid186
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid186
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid191
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid191
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid196
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid196
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid201
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid201
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid206
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid206
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid211
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid211
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid216
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid216
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid221
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid221
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid226
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid226
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid231
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid231
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid236
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid236
# -- Compiling entity IntMultiplierLUT_1x1_Freq800_uid241
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq800_uid241
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid243
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid243
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid245
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid245
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid247
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid247
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid249
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid249
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid251
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid251
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid256
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid256
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid261
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid261
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid266
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid266
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid271
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid271
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid276
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid276
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid281
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid281
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid286
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid286
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid291
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid291
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid296
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid296
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid301
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid301
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid306
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid306
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid311
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid311
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid316
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid316
# -- Compiling entity IntAdder_84_Freq800_uid972
# -- Compiling architecture arch of IntAdder_84_Freq800_uid972
# -- Compiling entity IntMultiplier_53x53_106_Freq800_uid5
# -- Compiling architecture arch of IntMultiplier_53x53_106_Freq800_uid5
# -- Compiling entity IntAdder_65_Freq800_uid975
# -- Compiling architecture arch of IntAdder_65_Freq800_uid975
# -- Compiling entity FloatingPointMultiplier_64_2_046000
# -- Compiling architecture arch of FloatingPointMultiplier_64_2_046000
# -- Compiling entity MultTable_Freq500_uid17
# -- Compiling architecture arch of MultTable_Freq500_uid17
# -- Compiling entity MultTable_Freq500_uid22
# -- Compiling architecture arch of MultTable_Freq500_uid22
# -- Compiling entity MultTable_Freq500_uid27
# -- Compiling architecture arch of MultTable_Freq500_uid27
# -- Compiling entity MultTable_Freq500_uid32
# -- Compiling architecture arch of MultTable_Freq500_uid32
# -- Compiling entity MultTable_Freq500_uid37
# -- Compiling architecture arch of MultTable_Freq500_uid37
# -- Compiling entity MultTable_Freq500_uid42
# -- Compiling architecture arch of MultTable_Freq500_uid42
# -- Compiling entity MultTable_Freq500_uid47
# -- Compiling architecture arch of MultTable_Freq500_uid47
# -- Compiling entity MultTable_Freq500_uid52
# -- Compiling architecture arch of MultTable_Freq500_uid52
# -- Compiling entity MultTable_Freq500_uid63
# -- Compiling architecture arch of MultTable_Freq500_uid63
# -- Compiling entity MultTable_Freq500_uid68
# -- Compiling architecture arch of MultTable_Freq500_uid68
# -- Compiling entity MultTable_Freq500_uid73
# -- Compiling architecture arch of MultTable_Freq500_uid73
# -- Compiling entity MultTable_Freq500_uid78
# -- Compiling architecture arch of MultTable_Freq500_uid78
# -- Compiling entity MultTable_Freq500_uid83
# -- Compiling architecture arch of MultTable_Freq500_uid83
# -- Compiling entity MultTable_Freq500_uid88
# -- Compiling architecture arch of MultTable_Freq500_uid88
# -- Compiling entity MultTable_Freq500_uid93
# -- Compiling architecture arch of MultTable_Freq500_uid93
# -- Compiling entity MultTable_Freq500_uid98
# -- Compiling architecture arch of MultTable_Freq500_uid98
# -- Compiling entity MultTable_Freq500_uid113
# -- Compiling architecture arch of MultTable_Freq500_uid113
# -- Compiling entity MultTable_Freq500_uid118
# -- Compiling architecture arch of MultTable_Freq500_uid118
# -- Compiling entity MultTable_Freq500_uid123
# -- Compiling architecture arch of MultTable_Freq500_uid123
# -- Compiling entity MultTable_Freq500_uid128
# -- Compiling architecture arch of MultTable_Freq500_uid128
# -- Compiling entity MultTable_Freq500_uid133
# -- Compiling architecture arch of MultTable_Freq500_uid133
# -- Compiling entity MultTable_Freq500_uid138
# -- Compiling architecture arch of MultTable_Freq500_uid138
# -- Compiling entity MultTable_Freq500_uid143
# -- Compiling architecture arch of MultTable_Freq500_uid143
# -- Compiling entity MultTable_Freq500_uid148
# -- Compiling architecture arch of MultTable_Freq500_uid148
# -- Compiling entity MultTable_Freq500_uid153
# -- Compiling architecture arch of MultTable_Freq500_uid153
# -- Compiling entity MultTable_Freq500_uid158
# -- Compiling architecture arch of MultTable_Freq500_uid158
# -- Compiling entity MultTable_Freq500_uid163
# -- Compiling architecture arch of MultTable_Freq500_uid163
# -- Compiling entity MultTable_Freq500_uid168
# -- Compiling architecture arch of MultTable_Freq500_uid168
# -- Compiling entity MultTable_Freq500_uid183
# -- Compiling architecture arch of MultTable_Freq500_uid183
# -- Compiling entity MultTable_Freq500_uid188
# -- Compiling architecture arch of MultTable_Freq500_uid188
# -- Compiling entity MultTable_Freq500_uid193
# -- Compiling architecture arch of MultTable_Freq500_uid193
# -- Compiling entity MultTable_Freq500_uid198
# -- Compiling architecture arch of MultTable_Freq500_uid198
# -- Compiling entity MultTable_Freq500_uid203
# -- Compiling architecture arch of MultTable_Freq500_uid203
# -- Compiling entity MultTable_Freq500_uid208
# -- Compiling architecture arch of MultTable_Freq500_uid208
# -- Compiling entity MultTable_Freq500_uid213
# -- Compiling architecture arch of MultTable_Freq500_uid213
# -- Compiling entity MultTable_Freq500_uid218
# -- Compiling architecture arch of MultTable_Freq500_uid218
# -- Compiling entity MultTable_Freq500_uid223
# -- Compiling architecture arch of MultTable_Freq500_uid223
# -- Compiling entity MultTable_Freq500_uid228
# -- Compiling architecture arch of MultTable_Freq500_uid228
# -- Compiling entity MultTable_Freq500_uid233
# -- Compiling architecture arch of MultTable_Freq500_uid233
# -- Compiling entity MultTable_Freq500_uid238
# -- Compiling architecture arch of MultTable_Freq500_uid238
# -- Compiling entity MultTable_Freq500_uid253
# -- Compiling architecture arch of MultTable_Freq500_uid253
# -- Compiling entity MultTable_Freq500_uid258
# -- Compiling architecture arch of MultTable_Freq500_uid258
# -- Compiling entity MultTable_Freq500_uid263
# -- Compiling architecture arch of MultTable_Freq500_uid263
# -- Compiling entity MultTable_Freq500_uid268
# -- Compiling architecture arch of MultTable_Freq500_uid268
# -- Compiling entity MultTable_Freq500_uid273
# -- Compiling architecture arch of MultTable_Freq500_uid273
# -- Compiling entity MultTable_Freq500_uid278
# -- Compiling architecture arch of MultTable_Freq500_uid278
# -- Compiling entity MultTable_Freq500_uid283
# -- Compiling architecture arch of MultTable_Freq500_uid283
# -- Compiling entity MultTable_Freq500_uid288
# -- Compiling architecture arch of MultTable_Freq500_uid288
# -- Compiling entity MultTable_Freq500_uid293
# -- Compiling architecture arch of MultTable_Freq500_uid293
# -- Compiling entity MultTable_Freq500_uid298
# -- Compiling architecture arch of MultTable_Freq500_uid298
# -- Compiling entity MultTable_Freq500_uid303
# -- Compiling architecture arch of MultTable_Freq500_uid303
# -- Compiling entity MultTable_Freq500_uid308
# -- Compiling architecture arch of MultTable_Freq500_uid308
# -- Compiling entity MultTable_Freq500_uid313
# -- Compiling architecture arch of MultTable_Freq500_uid313
# -- Compiling entity MultTable_Freq500_uid318
# -- Compiling architecture arch of MultTable_Freq500_uid318
# -- Compiling entity Compressor_23_3_Freq500_uid322
# -- Compiling architecture arch of Compressor_23_3_Freq500_uid322
# -- Compiling entity Compressor_14_3_Freq500_uid326
# -- Compiling architecture arch of Compressor_14_3_Freq500_uid326
# -- Compiling entity Compressor_6_3_Freq500_uid334
# -- Compiling architecture arch of Compressor_6_3_Freq500_uid334
# -- Compiling entity Compressor_5_3_Freq500_uid400
# -- Compiling architecture arch of Compressor_5_3_Freq500_uid400
# -- Compiling entity Compressor_3_2_Freq500_uid432
# -- Compiling architecture arch of Compressor_3_2_Freq500_uid432
# -- Compiling entity DSPBlock_17x24_Freq500_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid9
# -- Compiling entity DSPBlock_17x24_Freq500_uid11
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid11
# -- Compiling entity DSPBlock_17x24_Freq500_uid13
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid13
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid15
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid15
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid20
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid20
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid25
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid25
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid30
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid30
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid35
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid35
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid40
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid40
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid45
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid45
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid50
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid50
# -- Compiling entity DSPBlock_17x24_Freq500_uid55
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid55
# -- Compiling entity DSPBlock_17x24_Freq500_uid57
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid57
# -- Compiling entity DSPBlock_17x24_Freq500_uid59
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid59
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid61
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid61
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid66
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid66
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid71
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid71
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid76
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid76
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid81
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid81
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid86
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid86
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid91
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid91
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid96
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid96
# -- Compiling entity IntMultiplierLUT_1x1_Freq500_uid101
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq500_uid101
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid103
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid103
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid105
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid105
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid107
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid107
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid109
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid109
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid111
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid111
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid116
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid116
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid131
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid136
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid136
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid141
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid141
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid146
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid146
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid151
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid151
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid156
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid156
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid161
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid161
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid166
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid166
# -- Compiling entity IntMultiplierLUT_1x1_Freq500_uid171
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq500_uid171
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid173
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid173
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid175
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid175
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid177
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid177
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid179
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid179
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid181
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid181
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid186
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid186
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid191
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid191
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid196
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid196
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid201
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid201
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid206
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid206
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid211
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid211
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid216
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid216
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid221
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid221
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid226
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid226
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid231
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid231
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid236
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid236
# -- Compiling entity IntMultiplierLUT_1x1_Freq500_uid241
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq500_uid241
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid243
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid243
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid245
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid245
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid247
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid247
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid249
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid249
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid251
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid251
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid256
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid256
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid261
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid261
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid266
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid266
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid271
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid271
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid276
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid276
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid281
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid281
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid286
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid286
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid291
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid291
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid296
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid296
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid301
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid301
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid306
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid306
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid311
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid311
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid316
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid316
# -- Compiling entity IntAdder_84_Freq500_uid930
# -- Compiling architecture arch of IntAdder_84_Freq500_uid930
# -- Compiling entity IntMultiplier_53x53_106_Freq500_uid5
# -- Compiling architecture arch of IntMultiplier_53x53_106_Freq500_uid5
# -- Compiling entity IntAdder_65_Freq500_uid933
# -- Compiling architecture arch of IntAdder_65_Freq500_uid933
# -- Compiling entity FloatingPointMultiplier_64_2_758000
# -- Compiling architecture arch of FloatingPointMultiplier_64_2_758000
# -- Compiling entity MultTable_Freq300_uid17
# -- Compiling architecture arch of MultTable_Freq300_uid17
# -- Compiling entity MultTable_Freq300_uid22
# -- Compiling architecture arch of MultTable_Freq300_uid22
# -- Compiling entity MultTable_Freq300_uid27
# -- Compiling architecture arch of MultTable_Freq300_uid27
# -- Compiling entity MultTable_Freq300_uid32
# -- Compiling architecture arch of MultTable_Freq300_uid32
# -- Compiling entity MultTable_Freq300_uid37
# -- Compiling architecture arch of MultTable_Freq300_uid37
# -- Compiling entity MultTable_Freq300_uid42
# -- Compiling architecture arch of MultTable_Freq300_uid42
# -- Compiling entity MultTable_Freq300_uid47
# -- Compiling architecture arch of MultTable_Freq300_uid47
# -- Compiling entity MultTable_Freq300_uid52
# -- Compiling architecture arch of MultTable_Freq300_uid52
# -- Compiling entity MultTable_Freq300_uid63
# -- Compiling architecture arch of MultTable_Freq300_uid63
# -- Compiling entity MultTable_Freq300_uid68
# -- Compiling architecture arch of MultTable_Freq300_uid68
# -- Compiling entity MultTable_Freq300_uid73
# -- Compiling architecture arch of MultTable_Freq300_uid73
# -- Compiling entity MultTable_Freq300_uid78
# -- Compiling architecture arch of MultTable_Freq300_uid78
# -- Compiling entity MultTable_Freq300_uid83
# -- Compiling architecture arch of MultTable_Freq300_uid83
# -- Compiling entity MultTable_Freq300_uid88
# -- Compiling architecture arch of MultTable_Freq300_uid88
# -- Compiling entity MultTable_Freq300_uid93
# -- Compiling architecture arch of MultTable_Freq300_uid93
# -- Compiling entity MultTable_Freq300_uid98
# -- Compiling architecture arch of MultTable_Freq300_uid98
# -- Compiling entity MultTable_Freq300_uid113
# -- Compiling architecture arch of MultTable_Freq300_uid113
# -- Compiling entity MultTable_Freq300_uid118
# -- Compiling architecture arch of MultTable_Freq300_uid118
# -- Compiling entity MultTable_Freq300_uid123
# -- Compiling architecture arch of MultTable_Freq300_uid123
# -- Compiling entity MultTable_Freq300_uid128
# -- Compiling architecture arch of MultTable_Freq300_uid128
# -- Compiling entity MultTable_Freq300_uid133
# -- Compiling architecture arch of MultTable_Freq300_uid133
# -- Compiling entity MultTable_Freq300_uid138
# -- Compiling architecture arch of MultTable_Freq300_uid138
# -- Compiling entity MultTable_Freq300_uid143
# -- Compiling architecture arch of MultTable_Freq300_uid143
# -- Compiling entity MultTable_Freq300_uid148
# -- Compiling architecture arch of MultTable_Freq300_uid148
# -- Compiling entity MultTable_Freq300_uid153
# -- Compiling architecture arch of MultTable_Freq300_uid153
# -- Compiling entity MultTable_Freq300_uid158
# -- Compiling architecture arch of MultTable_Freq300_uid158
# -- Compiling entity MultTable_Freq300_uid163
# -- Compiling architecture arch of MultTable_Freq300_uid163
# -- Compiling entity MultTable_Freq300_uid168
# -- Compiling architecture arch of MultTable_Freq300_uid168
# -- Compiling entity MultTable_Freq300_uid183
# -- Compiling architecture arch of MultTable_Freq300_uid183
# -- Compiling entity MultTable_Freq300_uid188
# -- Compiling architecture arch of MultTable_Freq300_uid188
# -- Compiling entity MultTable_Freq300_uid193
# -- Compiling architecture arch of MultTable_Freq300_uid193
# -- Compiling entity MultTable_Freq300_uid198
# -- Compiling architecture arch of MultTable_Freq300_uid198
# -- Compiling entity MultTable_Freq300_uid203
# -- Compiling architecture arch of MultTable_Freq300_uid203
# -- Compiling entity MultTable_Freq300_uid208
# -- Compiling architecture arch of MultTable_Freq300_uid208
# -- Compiling entity MultTable_Freq300_uid213
# -- Compiling architecture arch of MultTable_Freq300_uid213
# -- Compiling entity MultTable_Freq300_uid218
# -- Compiling architecture arch of MultTable_Freq300_uid218
# -- Compiling entity MultTable_Freq300_uid223
# -- Compiling architecture arch of MultTable_Freq300_uid223
# -- Compiling entity MultTable_Freq300_uid228
# -- Compiling architecture arch of MultTable_Freq300_uid228
# -- Compiling entity MultTable_Freq300_uid233
# -- Compiling architecture arch of MultTable_Freq300_uid233
# -- Compiling entity MultTable_Freq300_uid238
# -- Compiling architecture arch of MultTable_Freq300_uid238
# -- Compiling entity MultTable_Freq300_uid253
# -- Compiling architecture arch of MultTable_Freq300_uid253
# -- Compiling entity MultTable_Freq300_uid258
# -- Compiling architecture arch of MultTable_Freq300_uid258
# -- Compiling entity MultTable_Freq300_uid263
# -- Compiling architecture arch of MultTable_Freq300_uid263
# -- Compiling entity MultTable_Freq300_uid268
# -- Compiling architecture arch of MultTable_Freq300_uid268
# -- Compiling entity MultTable_Freq300_uid273
# -- Compiling architecture arch of MultTable_Freq300_uid273
# -- Compiling entity MultTable_Freq300_uid278
# -- Compiling architecture arch of MultTable_Freq300_uid278
# -- Compiling entity MultTable_Freq300_uid283
# -- Compiling architecture arch of MultTable_Freq300_uid283
# -- Compiling entity MultTable_Freq300_uid288
# -- Compiling architecture arch of MultTable_Freq300_uid288
# -- Compiling entity MultTable_Freq300_uid293
# -- Compiling architecture arch of MultTable_Freq300_uid293
# -- Compiling entity MultTable_Freq300_uid298
# -- Compiling architecture arch of MultTable_Freq300_uid298
# -- Compiling entity MultTable_Freq300_uid303
# -- Compiling architecture arch of MultTable_Freq300_uid303
# -- Compiling entity MultTable_Freq300_uid308
# -- Compiling architecture arch of MultTable_Freq300_uid308
# -- Compiling entity MultTable_Freq300_uid313
# -- Compiling architecture arch of MultTable_Freq300_uid313
# -- Compiling entity MultTable_Freq300_uid318
# -- Compiling architecture arch of MultTable_Freq300_uid318
# -- Compiling entity Compressor_23_3_Freq300_uid322
# -- Compiling architecture arch of Compressor_23_3_Freq300_uid322
# -- Compiling entity Compressor_14_3_Freq300_uid326
# -- Compiling architecture arch of Compressor_14_3_Freq300_uid326
# -- Compiling entity Compressor_6_3_Freq300_uid334
# -- Compiling architecture arch of Compressor_6_3_Freq300_uid334
# -- Compiling entity Compressor_5_3_Freq300_uid400
# -- Compiling architecture arch of Compressor_5_3_Freq300_uid400
# -- Compiling entity Compressor_3_2_Freq300_uid432
# -- Compiling architecture arch of Compressor_3_2_Freq300_uid432
# -- Compiling entity DSPBlock_17x24_Freq300_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid9
# -- Compiling entity DSPBlock_17x24_Freq300_uid11
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid11
# -- Compiling entity DSPBlock_17x24_Freq300_uid13
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid13
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid15
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid15
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid20
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid20
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid25
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid25
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid30
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid30
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid35
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid35
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid40
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid40
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid45
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid45
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid50
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid50
# -- Compiling entity DSPBlock_17x24_Freq300_uid55
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid55
# -- Compiling entity DSPBlock_17x24_Freq300_uid57
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid57
# -- Compiling entity DSPBlock_17x24_Freq300_uid59
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid59
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid61
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid61
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid66
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid66
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid71
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid71
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid76
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid76
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid81
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid81
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid86
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid86
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid91
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid91
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid96
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid96
# -- Compiling entity IntMultiplierLUT_1x1_Freq300_uid101
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq300_uid101
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid103
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid103
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid105
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid105
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid107
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid107
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid109
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid109
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid111
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid111
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid116
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid116
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid131
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid136
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid136
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid141
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid141
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid146
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid146
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid151
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid151
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid156
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid156
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid161
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid161
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid166
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid166
# -- Compiling entity IntMultiplierLUT_1x1_Freq300_uid171
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq300_uid171
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid173
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid173
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid175
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid175
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid177
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid177
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid179
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid179
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid181
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid181
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid186
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid186
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid191
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid191
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid196
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid196
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid201
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid201
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid206
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid206
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid211
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid211
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid216
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid216
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid221
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid221
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid226
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid226
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid231
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid231
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid236
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid236
# -- Compiling entity IntMultiplierLUT_1x1_Freq300_uid241
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq300_uid241
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid243
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid243
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid245
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid245
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid247
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid247
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid249
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid249
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid251
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid251
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid256
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid256
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid261
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid261
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid266
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid266
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid271
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid271
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid276
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid276
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid281
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid281
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid286
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid286
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid291
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid291
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid296
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid296
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid301
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid301
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid306
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid306
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid311
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid311
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid316
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid316
# -- Compiling entity IntAdder_84_Freq300_uid972
# -- Compiling architecture arch of IntAdder_84_Freq300_uid972
# -- Compiling entity IntMultiplier_53x53_106_Freq300_uid5
# -- Compiling architecture arch of IntMultiplier_53x53_106_Freq300_uid5
# -- Compiling entity IntAdder_65_Freq300_uid975
# -- Compiling architecture arch of IntAdder_65_Freq300_uid975
# -- Compiling entity FloatingPointMultiplier_64_4_242333
# -- Compiling architecture arch of FloatingPointMultiplier_64_4_242333
# -- Compiling entity selFunction_Freq800_uid4
# -- Compiling architecture arch of selFunction_Freq800_uid4
# -- Compiling entity FloatingPointDivider_64_4_345000
# -- Compiling architecture arch of FloatingPointDivider_64_4_345000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(94927): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(94930): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq500_uid4
# -- Compiling architecture arch of selFunction_Freq500_uid4
# -- Compiling entity FloatingPointDivider_64_4_398000
# -- Compiling architecture arch of FloatingPointDivider_64_4_398000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(97600): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(97603): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq300_uid4
# -- Compiling architecture arch of selFunction_Freq300_uid4
# -- Compiling entity FloatingPointDivider_64_6_859333
# -- Compiling architecture arch of FloatingPointDivider_64_6_859333
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(99726): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(99729): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq100_uid4
# -- Compiling architecture arch of selFunction_Freq100_uid4
# -- Compiling entity FloatingPointDivider_64_16_008000
# -- Compiling architecture arch of FloatingPointDivider_64_16_008000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(101381): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(101384): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq500_uid4
# -- Compiling architecture arch of selFunction_Freq500_uid4
# -- Compiling entity FloatingPointDivider_32_3_812000
# -- Compiling architecture arch of FloatingPointDivider_32_3_812000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(102747): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(102750): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq300_uid4
# -- Compiling architecture arch of selFunction_Freq300_uid4
# -- Compiling entity FloatingPointDivider_32_6_629333
# -- Compiling architecture arch of FloatingPointDivider_32_6_629333
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(103974): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(103977): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq100_uid4
# -- Compiling architecture arch of selFunction_Freq100_uid4
# -- Compiling entity FloatingPointDivider_32_14_152000
# -- Compiling architecture arch of FloatingPointDivider_32_14_152000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(105063): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(105066): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid15
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid15
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid20
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid20
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid27
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid27
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid32
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid32
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid39
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid39
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid44
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid44
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid51
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid51
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid56
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid56
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid63
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid63
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid68
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid68
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid75
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid75
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid80
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid80
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid87
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid87
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid92
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid92
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid99
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid99
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid104
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid104
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid111
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid111
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid116
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid116
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid123
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid123
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid128
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid128
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid135
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid135
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid140
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid140
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid147
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid147
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid152
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid152
# -- Compiling entity Compressor_23_3_Freq300_testDifferentiator_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq300_testDifferentiator_uid156
# -- Compiling entity Compressor_3_2_Freq300_testDifferentiator_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq300_testDifferentiator_uid160
# -- Compiling entity Compressor_14_3_Freq300_testDifferentiator_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq300_testDifferentiator_uid164
# -- Compiling entity Compressor_6_3_Freq300_testDifferentiator_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq300_testDifferentiator_uid170
# -- Compiling entity DSPBlock_17x24_Freq300_testDifferentiator_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_testDifferentiator_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150
# -- Compiling entity IntAdder_30_Freq300_testDifferentiator_uid352
# -- Compiling architecture arch of IntAdder_30_Freq300_testDifferentiator_uid352
# -- Compiling entity IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5
# -- Compiling entity IntAdder_33_Freq300_testDifferentiator_uid355
# -- Compiling architecture arch of IntAdder_33_Freq300_testDifferentiator_uid355
# -- Compiling entity FloatingPointMultiplier_32_2_875333
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_875333
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 230
# Compile of flopoco_ip_cores.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb_dataless_init.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless_init
# -- Compiling architecture arch of tehb_dataless_init
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless_init.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/control_merge_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_merge_dataless
# -- Compiling architecture arch of control_merge_dataless
# -- Loading entity merge_dataless
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/control_merge_dataless.vhd(50): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/control_merge_dataless.vhd(50): Unknown expanded name.
# -- Loading entity fork_dataless
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/control_merge_dataless.vhd(73): VHDL Compiler exiting
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/extsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of extsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd(8): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd(11): VHDL Compiler exiting
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/addf.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addf
# -- Compiling architecture arch_64_2_705000 of addf
# -- Loading entity join
# -- Loading entity delay_buffer
# -- Loading entity oehb_dataless
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity InputIEEE_64bit
# -- Loading entity OutputIEEE_64bit
# -- Loading entity FloatingPointAdder_64_2_705000
# -- Compiling architecture arch_64_5_091333 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_64_5_091333
# -- Compiling architecture arch_64_9_068000 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_64_9_068000
# -- Compiling architecture arch_32_2_798000 of addf
# -- Loading entity addf
# -- Loading entity InputIEEE_32bit
# -- Loading entity OutputIEEE_32bit
# -- Loading entity FloatingPointAdder_32_2_798000
# -- Compiling architecture arch_32_2_922000 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_32_2_922000
# -- Compiling architecture arch_32_3_649333 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_32_3_649333
# End time: 00:46:58 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addf.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:58 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tfifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of tfifo.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/store.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of store.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity histogram_wrapper
# -- Compiling architecture behavioral of histogram_wrapper
# -- Loading entity mem_to_bram
# ** Error: (vcom-11) Could not find work.histogram.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram_wrapper.vhd(209): (vcom-1195) Cannot find expanded name "work.histogram".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram_wrapper.vhd(209): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram_wrapper.vhd(252): VHDL Compiler exiting
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_loadless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_loadless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_loadless.vhd(4): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_loadless.vhd(6): VHDL Compiler exiting
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd(34): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd(34): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd(51): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd(51): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd(67): VHDL Compiler exiting
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity histogram
# -- Compiling architecture behavioral of histogram
# -- Loading entity fork_dataless
# ** Error: (vcom-11) Could not find work.mem_controller.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(325): (vcom-1195) Cannot find expanded name "work.mem_controller".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(325): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(360): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(360): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(384): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(384): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(408): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(408): Unknown expanded name.
# -- Loading entity extsi
# ** Error: (vcom-11) Could not find work.mux_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(431): (vcom-1195) Cannot find expanded name "work.mux_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(431): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb_init.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(446): (vcom-1195) Cannot find expanded name "work.tehb_init".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(446): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(458): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(458): Unknown expanded name.
# -- Loading entity oehb
# -- Loading entity tehb
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(500): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(500): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(515): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(515): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(557): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(557): Unknown expanded name.
# -- Loading entity control_merge_dataless
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(587): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(587): Unknown expanded name.
# -- Loading entity handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(629): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(629): Unknown expanded name.
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity cond_br_dataless
# -- Loading entity tehb_dataless
# -- Loading entity sink_dataless
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(767): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(767): Unknown expanded name.
# -- Loading entity trunci
# -- Loading entity oehb_dataless
# -- Loading entity handshake_constant_1
# -- Loading entity source
# -- Loading entity load
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(903): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(903): Unknown expanded name.
# -- Loading entity tfifo
# ** Error: (vcom-11) Could not find work.gate.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(960): (vcom-1195) Cannot find expanded name "work.gate".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(960): Unknown expanded name.
# -- Loading entity addf
# -- Loading entity tfifo_dataless
# -- Loading entity store
# -- Loading entity addi
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd(1080): VHDL Compiler exiting
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 45, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_fork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/eager_fork_register_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of eager_fork_register_block.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of logic.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb_init.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_init
# -- Compiling architecture arch of tehb_init
# -- Loading entity tehb_dataless_init
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_init.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity gate
# -- Compiling architecture arch of gate
# -- Loading entity join
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of gate.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fork_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# ** Error: (vcom-11) Could not find work.read_memory_arbiter.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(49): (vcom-1195) Cannot find expanded name "work.read_memory_arbiter".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(49): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mc_control.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(75): (vcom-1195) Cannot find expanded name "work.mc_control".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(75): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(88): VHDL Compiler exiting
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mc_support.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(90): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity histogram
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(136): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(136): Unknown expanded name.
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(458): VHDL Compiler exiting
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# End time: 00:46:59 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:46:59 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of oehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller
# -- Compiling architecture arch of mem_controller
# ** Error: (vcom-11) Could not find work.mem_controller_loadless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd(64): (vcom-1195) Cannot find expanded name "work.mem_controller_loadless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd(64): Unknown expanded name.
# -- Loading entity read_memory_arbiter
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd(117): VHDL Compiler exiting
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/control_merge_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_merge_dataless
# -- Compiling architecture arch of control_merge_dataless
# -- Loading entity merge_dataless
# -- Loading entity tehb
# -- Loading entity fork_dataless
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of control_merge_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity histogram_wrapper
# -- Compiling architecture behavioral of histogram_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity histogram
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of histogram_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_loadless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_loadless
# -- Compiling architecture arch of mem_controller_loadless
# -- Loading entity write_memory_arbiter
# -- Loading entity mc_control
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_loadless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of load.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity histogram
# -- Compiling architecture behavioral of histogram
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller
# -- Loading entity mem_controller_storeless
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity tehb_init
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity tehb
# -- Loading entity handshake_fork
# -- Loading entity control_merge_dataless
# -- Loading entity handshake_cmpi_0
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity cond_br_dataless
# -- Loading entity tehb_dataless
# -- Loading entity sink_dataless
# -- Loading entity trunci
# -- Loading entity oehb_dataless
# -- Loading entity handshake_constant_1
# -- Loading entity source
# -- Loading entity load
# -- Loading entity tfifo
# -- Loading entity gate
# -- Loading entity addf
# -- Loading entity tfifo_dataless
# -- Loading entity store
# -- Loading entity addi
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of histogram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_storeless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(90): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity histogram
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of tb_histogram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:00 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller
# -- Compiling architecture arch of mem_controller
# -- Loading entity mem_controller_loadless
# -- Loading entity read_memory_arbiter
# End time: 00:47:00 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_to_bram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/cond_br_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/merge_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity merge_dataless
# -- Compiling architecture arch of merge_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/elastic_fifo_inner.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/addi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/sink.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/cond_br.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/sink_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink_dataless
# -- Compiling architecture arch of sink_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/elastic_fifo_inner_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner_dataless
# -- Compiling architecture arch of elastic_fifo_inner_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tfifo_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo_dataless
# -- Compiling architecture arch of tfifo_dataless
# -- Loading entity elastic_fifo_inner_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/source.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/trunci.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RightShifterSticky24_by_max_26_Freq450_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq450_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(67): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(72): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(74): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq450_uid6
# -- Compiling architecture arch of IntAdder_27_Freq450_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq450_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq450_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(221): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(222): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(224): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(225): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(227): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(228): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(230): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(231): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(233): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(234): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq450_uid11
# -- Compiling architecture arch of IntAdder_34_Freq450_uid11
# -- Compiling entity FloatingPointAdder
# -- Compiling architecture arch of FloatingPointAdder
# -- Loading package NUMERIC_STD
# -- Compiling entity DSPBlock_17x24_Freq711_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq711_uid9
# -- Compiling entity DSPBlock_7x24_Freq711_uid11
# -- Compiling architecture arch of DSPBlock_7x24_Freq711_uid11
# -- Compiling entity IntAdder_32_Freq711_uid14
# -- Compiling architecture arch of IntAdder_32_Freq711_uid14
# -- Compiling entity IntMultiplier_Freq711_uid5
# -- Compiling architecture arch of IntMultiplier_Freq711_uid5
# -- Compiling entity IntAdder_33_Freq711_uid17
# -- Compiling architecture arch of IntAdder_33_Freq711_uid17
# -- Compiling entity FloatingPointMultiplier
# -- Compiling architecture arch of FloatingPointMultiplier
# -- Compiling entity selFunction_Freq630_uid4
# -- Compiling architecture arch of selFunction_Freq630_uid4
# -- Compiling entity FloatingPointDivider
# -- Compiling architecture arch of FloatingPointDivider
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2570): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2573): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity RightShifterSticky24_by_max_26_Freq450_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq450_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2652): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2655): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2657): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2659): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2661): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2663): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq450_uid6
# -- Compiling architecture arch of IntAdder_27_Freq450_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq450_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq450_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2806): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2807): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2809): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2810): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2812): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2813): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2815): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2816): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2818): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(2819): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq450_uid11
# -- Compiling architecture arch of IntAdder_34_Freq450_uid11
# -- Compiling entity IntComparator_31_010_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_010_Freq500_uid4
# -- Compiling entity FloatingPointComparatorEQ
# -- Compiling architecture arch of FloatingPointComparatorEQ
# -- Compiling entity IntComparator_31_111_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_111_Freq500_uid4
# -- Compiling entity FloatingPointComparatorGE
# -- Compiling architecture arch of FloatingPointComparatorGE
# -- Compiling entity IntComparator_31_101_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_101_Freq500_uid4
# -- Compiling entity FloatingPointComparatorGT
# -- Compiling architecture arch of FloatingPointComparatorGT
# -- Compiling entity IntComparator_31_111_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_111_Freq500_uid4
# -- Compiling entity FloatingPointComparatorLE
# -- Compiling architecture arch of FloatingPointComparatorLE
# -- Compiling entity IntComparator_31_101_Freq500_uid4
# -- Compiling architecture arch of IntComparator_31_101_Freq500_uid4
# -- Compiling entity FloatingPointComparatorLT
# -- Compiling architecture arch of FloatingPointComparatorLT
# -- Compiling entity InputIEEE_32bit
# -- Compiling architecture arch of InputIEEE_32bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3692): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3693): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3694): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity InputIEEE_64bit
# -- Compiling architecture arch of InputIEEE_64bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3758): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3759): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3760): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity OutputIEEE_32bit
# -- Compiling architecture arch of OutputIEEE_32bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3818): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity OutputIEEE_64bit
# -- Compiling architecture arch of OutputIEEE_64bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(3872): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntComparator_63_111_F500_uid4
# -- Compiling architecture arch of IntComparator_63_111_F500_uid4
# -- Compiling entity FPComparator_64bit
# -- Compiling architecture arch of FPComparator_64bit
# -- Compiling entity IntComparator_31_111_F500_uid8
# -- Compiling architecture arch of IntComparator_31_111_F500_uid8
# -- Compiling entity FPComparator_32bit
# -- Compiling architecture arch of FPComparator_32bit
# -- Compiling entity RightShifterSticky53_by_max_55_F500_uid12
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_F500_uid12
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4352): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4355): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4357): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4359): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4361): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4363): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4365): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_F500_uid14
# -- Compiling architecture arch of IntAdder_56_F500_uid14
# -- Compiling entity Normalizer_Z_57_57_57_F500_uid16
# -- Compiling architecture arch of Normalizer_Z_57_57_57_F500_uid16
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4498): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4499): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4501): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4502): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4504): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4505): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4507): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4508): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4510): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4511): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4513): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(4514): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_F500_uid19
# -- Compiling architecture arch of IntAdder_66_F500_uid19
# -- Compiling entity FPAdd_64bit
# -- Compiling architecture arch of FPAdd_64bit
# -- Compiling entity Compressor_23_3_F500_uid53
# -- Compiling architecture arch of Compressor_23_3_F500_uid53
# -- Compiling entity Compressor_3_2_F500_uid61
# -- Compiling architecture arch of Compressor_3_2_F500_uid61
# -- Compiling entity Compressor_14_3_F500_uid75
# -- Compiling architecture arch of Compressor_14_3_F500_uid75
# -- Compiling entity Compressor_6_3_F500_uid111
# -- Compiling architecture arch of Compressor_6_3_F500_uid111
# -- Compiling entity DSPBlock_17x24_F500_uid28
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid28
# -- Compiling entity DSPBlock_17x24_F500_uid30
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid30
# -- Compiling entity DSPBlock_17x24_F500_uid32
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid32
# -- Compiling entity DSPBlock_2x24_F500_uid34
# -- Compiling architecture arch of DSPBlock_2x24_F500_uid34
# -- Compiling entity DSPBlock_17x24_F500_uid36
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid36
# -- Compiling entity DSPBlock_17x24_F500_uid38
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid38
# -- Compiling entity DSPBlock_17x24_F500_uid40
# -- Compiling architecture arch of DSPBlock_17x24_F500_uid40
# -- Compiling entity DSPBlock_2x24_F500_uid42
# -- Compiling architecture arch of DSPBlock_2x24_F500_uid42
# -- Compiling entity DSPBlock_17x5_F500_uid44
# -- Compiling architecture arch of DSPBlock_17x5_F500_uid44
# -- Compiling entity DSPBlock_17x5_F500_uid46
# -- Compiling architecture arch of DSPBlock_17x5_F500_uid46
# -- Compiling entity DSPBlock_17x5_F500_uid48
# -- Compiling architecture arch of DSPBlock_17x5_F500_uid48
# -- Compiling entity DSPBlock_2x5_F500_uid50
# -- Compiling architecture arch of DSPBlock_2x5_F500_uid50
# -- Compiling entity IntAdder_84_F500_uid379
# -- Compiling architecture arch of IntAdder_84_F500_uid379
# -- Compiling entity IntMultiplier_F500_uid24
# -- Compiling architecture arch of IntMultiplier_F500_uid24
# -- Compiling entity IntAdder_65_F500_uid382
# -- Compiling architecture arch of IntAdder_65_F500_uid382
# -- Compiling entity FPMult_64bit
# -- Compiling architecture arch of FPMult_64bit
# -- Compiling entity selFunction_F500_uid386
# -- Compiling architecture arch of selFunction_F500_uid386
# -- Compiling entity FPDiv_64bit
# -- Compiling architecture arch of FPDiv_64bit
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12306): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12309): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity RightShifterSticky24_by_max_26_Freq100_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq100_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12367): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12370): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12372): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12374): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12376): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12378): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq100_uid6
# -- Compiling architecture arch of IntAdder_27_Freq100_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq100_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq100_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12480): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12481): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12483): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12484): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12486): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12487): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12489): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12490): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12492): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12493): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq100_uid11
# -- Compiling architecture arch of IntAdder_34_Freq100_uid11
# -- Compiling entity FloatingPointAdder_32_9_068
# -- Compiling architecture arch of FloatingPointAdder_32_9_068
# -- Compiling entity RightShifterSticky24_by_max_26_Freq500_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq500_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12827): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12830): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12832): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12834): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12836): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12838): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq500_uid6
# -- Compiling architecture arch of IntAdder_27_Freq500_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq500_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq500_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12967): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12968): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12970): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12971): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12973): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12974): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12976): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12977): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12979): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(12980): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq500_uid11
# -- Compiling architecture arch of IntAdder_34_Freq500_uid11
# -- Compiling entity FloatingPointAdder_32_2_705
# -- Compiling architecture arch of FloatingPointAdder_32_2_705
# -- Compiling entity RightShifterSticky53_by_max_55_Freq500_uid4
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_Freq500_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13430): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13433): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13435): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13437): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13439): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13441): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13443): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_Freq500_uid6
# -- Compiling architecture arch of IntAdder_56_Freq500_uid6
# -- Compiling entity Normalizer_Z_57_57_57_Freq500_uid8
# -- Compiling architecture arch of Normalizer_Z_57_57_57_Freq500_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13590): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13591): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13593): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13594): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13596): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13597): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13599): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13600): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13602): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13603): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13605): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(13606): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_Freq500_uid11
# -- Compiling architecture arch of IntAdder_66_Freq500_uid11
# -- Compiling entity FloatingPointAdder_64_2_705000
# -- Compiling architecture arch of FloatingPointAdder_64_2_705000
# -- Compiling entity RightShifterSticky53_by_max_55_Freq300_uid4
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_Freq300_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14073): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14076): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14078): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14080): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14082): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14084): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14086): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_Freq300_uid6
# -- Compiling architecture arch of IntAdder_56_Freq300_uid6
# -- Compiling entity Normalizer_Z_57_57_57_Freq300_uid8
# -- Compiling architecture arch of Normalizer_Z_57_57_57_Freq300_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14204): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14205): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14207): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14208): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14210): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14211): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14213): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14214): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14216): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14217): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14219): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14220): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_Freq300_uid11
# -- Compiling architecture arch of IntAdder_66_Freq300_uid11
# -- Compiling entity FloatingPointAdder_64_5_091333
# -- Compiling architecture arch of FloatingPointAdder_64_5_091333
# -- Compiling entity RightShifterSticky53_by_max_55_Freq100_uid4
# -- Compiling architecture arch of RightShifterSticky53_by_max_55_Freq100_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14602): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14605): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14607): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14609): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14611): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14613): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14615): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_56_Freq100_uid6
# -- Compiling architecture arch of IntAdder_56_Freq100_uid6
# -- Compiling entity Normalizer_Z_57_57_57_Freq100_uid8
# -- Compiling architecture arch of Normalizer_Z_57_57_57_Freq100_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14712): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14713): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14715): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14716): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14718): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14719): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14721): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14722): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14724): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14725): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14727): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(14728): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_66_Freq100_uid11
# -- Compiling architecture arch of IntAdder_66_Freq100_uid11
# -- Compiling entity FloatingPointAdder_64_9_068000
# -- Compiling architecture arch of FloatingPointAdder_64_9_068000
# -- Compiling entity RightShifterSticky24_by_max_26_Freq800_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq800_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15097): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15100): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15102): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15104): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15106): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15108): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq800_uid6
# -- Compiling architecture arch of IntAdder_27_Freq800_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq800_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq800_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15585): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15586): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15588): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15589): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15591): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15592): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15594): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15595): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15597): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(15598): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq800_uid11
# -- Compiling architecture arch of IntAdder_34_Freq800_uid11
# -- Compiling entity FloatingPointAdder_32_2_798000
# -- Compiling architecture arch of FloatingPointAdder_32_2_798000
# -- Compiling entity RightShifterSticky24_by_max_26_Freq500_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq500_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16917): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16920): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16922): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16924): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16926): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(16928): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq500_uid6
# -- Compiling architecture arch of IntAdder_27_Freq500_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq500_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq500_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17057): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17058): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17060): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17061): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17063): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17064): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17066): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17067): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17069): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17070): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq500_uid11
# -- Compiling architecture arch of IntAdder_34_Freq500_uid11
# -- Compiling entity FloatingPointAdder_32_2_922000
# -- Compiling architecture arch of FloatingPointAdder_32_2_922000
# -- Compiling entity RightShifterSticky24_by_max_26_Freq300_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq300_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17503): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17506): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17508): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17510): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17512): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17514): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq300_uid6
# -- Compiling architecture arch of IntAdder_27_Freq300_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq300_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq300_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17637): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17638): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17640): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17641): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17643): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17644): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17646): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17647): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17649): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(17650): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq300_uid11
# -- Compiling architecture arch of IntAdder_34_Freq300_uid11
# -- Compiling entity FloatingPointAdder_32_3_649333
# -- Compiling architecture arch of FloatingPointAdder_32_3_649333
# -- Compiling entity RightShifterSticky24_by_max_26_Freq100_uid4
# -- Compiling architecture arch of RightShifterSticky24_by_max_26_Freq100_uid4
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18016): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18019): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18021): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18023): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18025): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18027): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_27_Freq100_uid6
# -- Compiling architecture arch of IntAdder_27_Freq100_uid6
# -- Compiling entity Normalizer_Z_28_28_28_Freq100_uid8
# -- Compiling architecture arch of Normalizer_Z_28_28_28_Freq100_uid8
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18129): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18130): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18132): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18133): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18135): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18136): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18138): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18139): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18141): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(18142): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity IntAdder_34_Freq100_uid11
# -- Compiling architecture arch of IntAdder_34_Freq100_uid11
# -- Compiling entity FloatingPointAdder_32_9_068000
# -- Compiling architecture arch of FloatingPointAdder_32_9_068000
# -- Compiling entity MultTable_Freq800_uid15
# -- Compiling architecture arch of MultTable_Freq800_uid15
# -- Compiling entity MultTable_Freq800_uid20
# -- Compiling architecture arch of MultTable_Freq800_uid20
# -- Compiling entity MultTable_Freq800_uid27
# -- Compiling architecture arch of MultTable_Freq800_uid27
# -- Compiling entity MultTable_Freq800_uid32
# -- Compiling architecture arch of MultTable_Freq800_uid32
# -- Compiling entity MultTable_Freq800_uid39
# -- Compiling architecture arch of MultTable_Freq800_uid39
# -- Compiling entity MultTable_Freq800_uid44
# -- Compiling architecture arch of MultTable_Freq800_uid44
# -- Compiling entity MultTable_Freq800_uid51
# -- Compiling architecture arch of MultTable_Freq800_uid51
# -- Compiling entity MultTable_Freq800_uid56
# -- Compiling architecture arch of MultTable_Freq800_uid56
# -- Compiling entity MultTable_Freq800_uid63
# -- Compiling architecture arch of MultTable_Freq800_uid63
# -- Compiling entity MultTable_Freq800_uid68
# -- Compiling architecture arch of MultTable_Freq800_uid68
# -- Compiling entity MultTable_Freq800_uid75
# -- Compiling architecture arch of MultTable_Freq800_uid75
# -- Compiling entity MultTable_Freq800_uid80
# -- Compiling architecture arch of MultTable_Freq800_uid80
# -- Compiling entity MultTable_Freq800_uid87
# -- Compiling architecture arch of MultTable_Freq800_uid87
# -- Compiling entity MultTable_Freq800_uid92
# -- Compiling architecture arch of MultTable_Freq800_uid92
# -- Compiling entity MultTable_Freq800_uid99
# -- Compiling architecture arch of MultTable_Freq800_uid99
# -- Compiling entity MultTable_Freq800_uid104
# -- Compiling architecture arch of MultTable_Freq800_uid104
# -- Compiling entity MultTable_Freq800_uid111
# -- Compiling architecture arch of MultTable_Freq800_uid111
# -- Compiling entity MultTable_Freq800_uid116
# -- Compiling architecture arch of MultTable_Freq800_uid116
# -- Compiling entity MultTable_Freq800_uid123
# -- Compiling architecture arch of MultTable_Freq800_uid123
# -- Compiling entity MultTable_Freq800_uid128
# -- Compiling architecture arch of MultTable_Freq800_uid128
# -- Compiling entity MultTable_Freq800_uid135
# -- Compiling architecture arch of MultTable_Freq800_uid135
# -- Compiling entity MultTable_Freq800_uid140
# -- Compiling architecture arch of MultTable_Freq800_uid140
# -- Compiling entity MultTable_Freq800_uid147
# -- Compiling architecture arch of MultTable_Freq800_uid147
# -- Compiling entity MultTable_Freq800_uid152
# -- Compiling architecture arch of MultTable_Freq800_uid152
# -- Compiling entity Compressor_23_3_Freq800_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq800_uid156
# -- Compiling entity Compressor_3_2_Freq800_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq800_uid160
# -- Compiling entity Compressor_14_3_Freq800_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq800_uid164
# -- Compiling entity Compressor_6_3_Freq800_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq800_uid170
# -- Compiling entity DSPBlock_17x24_Freq800_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq800_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq800_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid150
# -- Compiling entity IntAdder_30_Freq800_uid352
# -- Compiling architecture arch of IntAdder_30_Freq800_uid352
# -- Compiling entity IntMultiplier_24x24_48_Freq800_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq800_uid5
# -- Compiling entity IntAdder_33_Freq800_uid355
# -- Compiling architecture arch of IntAdder_33_Freq800_uid355
# -- Compiling entity FloatingPointMultiplier_32_2_034000
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_034000
# -- Compiling entity MultTable_Freq500_uid15
# -- Compiling architecture arch of MultTable_Freq500_uid15
# -- Compiling entity MultTable_Freq500_uid20
# -- Compiling architecture arch of MultTable_Freq500_uid20
# -- Compiling entity MultTable_Freq500_uid27
# -- Compiling architecture arch of MultTable_Freq500_uid27
# -- Compiling entity MultTable_Freq500_uid32
# -- Compiling architecture arch of MultTable_Freq500_uid32
# -- Compiling entity MultTable_Freq500_uid39
# -- Compiling architecture arch of MultTable_Freq500_uid39
# -- Compiling entity MultTable_Freq500_uid44
# -- Compiling architecture arch of MultTable_Freq500_uid44
# -- Compiling entity MultTable_Freq500_uid51
# -- Compiling architecture arch of MultTable_Freq500_uid51
# -- Compiling entity MultTable_Freq500_uid56
# -- Compiling architecture arch of MultTable_Freq500_uid56
# -- Compiling entity MultTable_Freq500_uid63
# -- Compiling architecture arch of MultTable_Freq500_uid63
# -- Compiling entity MultTable_Freq500_uid68
# -- Compiling architecture arch of MultTable_Freq500_uid68
# -- Compiling entity MultTable_Freq500_uid75
# -- Compiling architecture arch of MultTable_Freq500_uid75
# -- Compiling entity MultTable_Freq500_uid80
# -- Compiling architecture arch of MultTable_Freq500_uid80
# -- Compiling entity MultTable_Freq500_uid87
# -- Compiling architecture arch of MultTable_Freq500_uid87
# -- Compiling entity MultTable_Freq500_uid92
# -- Compiling architecture arch of MultTable_Freq500_uid92
# -- Compiling entity MultTable_Freq500_uid99
# -- Compiling architecture arch of MultTable_Freq500_uid99
# -- Compiling entity MultTable_Freq500_uid104
# -- Compiling architecture arch of MultTable_Freq500_uid104
# -- Compiling entity MultTable_Freq500_uid111
# -- Compiling architecture arch of MultTable_Freq500_uid111
# -- Compiling entity MultTable_Freq500_uid116
# -- Compiling architecture arch of MultTable_Freq500_uid116
# -- Compiling entity MultTable_Freq500_uid123
# -- Compiling architecture arch of MultTable_Freq500_uid123
# -- Compiling entity MultTable_Freq500_uid128
# -- Compiling architecture arch of MultTable_Freq500_uid128
# -- Compiling entity MultTable_Freq500_uid135
# -- Compiling architecture arch of MultTable_Freq500_uid135
# -- Compiling entity MultTable_Freq500_uid140
# -- Compiling architecture arch of MultTable_Freq500_uid140
# -- Compiling entity MultTable_Freq500_uid147
# -- Compiling architecture arch of MultTable_Freq500_uid147
# -- Compiling entity MultTable_Freq500_uid152
# -- Compiling architecture arch of MultTable_Freq500_uid152
# -- Compiling entity Compressor_23_3_Freq500_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq500_uid156
# -- Compiling entity Compressor_3_2_Freq500_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq500_uid160
# -- Compiling entity Compressor_14_3_Freq500_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq500_uid164
# -- Compiling entity Compressor_6_3_Freq500_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq500_uid170
# -- Compiling entity DSPBlock_17x24_Freq500_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq500_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq500_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid150
# -- Compiling entity IntAdder_30_Freq500_uid330
# -- Compiling architecture arch of IntAdder_30_Freq500_uid330
# -- Compiling entity IntMultiplier_24x24_48_Freq500_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq500_uid5
# -- Compiling entity IntAdder_33_Freq500_uid333
# -- Compiling architecture arch of IntAdder_33_Freq500_uid333
# -- Compiling entity FloatingPointMultiplier_32_2_783000
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_783000
# -- Compiling entity MultTable_Freq300_uid15
# -- Compiling architecture arch of MultTable_Freq300_uid15
# -- Compiling entity MultTable_Freq300_uid20
# -- Compiling architecture arch of MultTable_Freq300_uid20
# -- Compiling entity MultTable_Freq300_uid27
# -- Compiling architecture arch of MultTable_Freq300_uid27
# -- Compiling entity MultTable_Freq300_uid32
# -- Compiling architecture arch of MultTable_Freq300_uid32
# -- Compiling entity MultTable_Freq300_uid39
# -- Compiling architecture arch of MultTable_Freq300_uid39
# -- Compiling entity MultTable_Freq300_uid44
# -- Compiling architecture arch of MultTable_Freq300_uid44
# -- Compiling entity MultTable_Freq300_uid51
# -- Compiling architecture arch of MultTable_Freq300_uid51
# -- Compiling entity MultTable_Freq300_uid56
# -- Compiling architecture arch of MultTable_Freq300_uid56
# -- Compiling entity MultTable_Freq300_uid63
# -- Compiling architecture arch of MultTable_Freq300_uid63
# -- Compiling entity MultTable_Freq300_uid68
# -- Compiling architecture arch of MultTable_Freq300_uid68
# -- Compiling entity MultTable_Freq300_uid75
# -- Compiling architecture arch of MultTable_Freq300_uid75
# -- Compiling entity MultTable_Freq300_uid80
# -- Compiling architecture arch of MultTable_Freq300_uid80
# -- Compiling entity MultTable_Freq300_uid87
# -- Compiling architecture arch of MultTable_Freq300_uid87
# -- Compiling entity MultTable_Freq300_uid92
# -- Compiling architecture arch of MultTable_Freq300_uid92
# -- Compiling entity MultTable_Freq300_uid99
# -- Compiling architecture arch of MultTable_Freq300_uid99
# -- Compiling entity MultTable_Freq300_uid104
# -- Compiling architecture arch of MultTable_Freq300_uid104
# -- Compiling entity MultTable_Freq300_uid111
# -- Compiling architecture arch of MultTable_Freq300_uid111
# -- Compiling entity MultTable_Freq300_uid116
# -- Compiling architecture arch of MultTable_Freq300_uid116
# -- Compiling entity MultTable_Freq300_uid123
# -- Compiling architecture arch of MultTable_Freq300_uid123
# -- Compiling entity MultTable_Freq300_uid128
# -- Compiling architecture arch of MultTable_Freq300_uid128
# -- Compiling entity MultTable_Freq300_uid135
# -- Compiling architecture arch of MultTable_Freq300_uid135
# -- Compiling entity MultTable_Freq300_uid140
# -- Compiling architecture arch of MultTable_Freq300_uid140
# -- Compiling entity MultTable_Freq300_uid147
# -- Compiling architecture arch of MultTable_Freq300_uid147
# -- Compiling entity MultTable_Freq300_uid152
# -- Compiling architecture arch of MultTable_Freq300_uid152
# -- Compiling entity Compressor_23_3_Freq300_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq300_uid156
# -- Compiling entity Compressor_3_2_Freq300_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq300_uid160
# -- Compiling entity Compressor_14_3_Freq300_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq300_uid164
# -- Compiling entity Compressor_6_3_Freq300_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq300_uid170
# -- Compiling entity DSPBlock_17x24_Freq300_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid150
# -- Compiling entity IntAdder_30_Freq300_uid352
# -- Compiling architecture arch of IntAdder_30_Freq300_uid352
# -- Compiling entity IntMultiplier_24x24_48_Freq300_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq300_uid5
# -- Compiling entity IntAdder_33_Freq300_uid355
# -- Compiling architecture arch of IntAdder_33_Freq300_uid355
# -- Compiling entity FloatingPointMultiplier_32_2_875333X
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_875333X
# -- Compiling entity MultTable_Freq800_uid17
# -- Compiling architecture arch of MultTable_Freq800_uid17
# -- Compiling entity MultTable_Freq800_uid22
# -- Compiling architecture arch of MultTable_Freq800_uid22
# -- Compiling entity MultTable_Freq800_uid27
# -- Compiling architecture arch of MultTable_Freq800_uid27
# -- Compiling entity MultTable_Freq800_uid32
# -- Compiling architecture arch of MultTable_Freq800_uid32
# -- Compiling entity MultTable_Freq800_uid37
# -- Compiling architecture arch of MultTable_Freq800_uid37
# -- Compiling entity MultTable_Freq800_uid42
# -- Compiling architecture arch of MultTable_Freq800_uid42
# -- Compiling entity MultTable_Freq800_uid47
# -- Compiling architecture arch of MultTable_Freq800_uid47
# -- Compiling entity MultTable_Freq800_uid52
# -- Compiling architecture arch of MultTable_Freq800_uid52
# -- Compiling entity MultTable_Freq800_uid63
# -- Compiling architecture arch of MultTable_Freq800_uid63
# -- Compiling entity MultTable_Freq800_uid68
# -- Compiling architecture arch of MultTable_Freq800_uid68
# -- Compiling entity MultTable_Freq800_uid73
# -- Compiling architecture arch of MultTable_Freq800_uid73
# -- Compiling entity MultTable_Freq800_uid78
# -- Compiling architecture arch of MultTable_Freq800_uid78
# -- Compiling entity MultTable_Freq800_uid83
# -- Compiling architecture arch of MultTable_Freq800_uid83
# -- Compiling entity MultTable_Freq800_uid88
# -- Compiling architecture arch of MultTable_Freq800_uid88
# -- Compiling entity MultTable_Freq800_uid93
# -- Compiling architecture arch of MultTable_Freq800_uid93
# -- Compiling entity MultTable_Freq800_uid98
# -- Compiling architecture arch of MultTable_Freq800_uid98
# -- Compiling entity MultTable_Freq800_uid113
# -- Compiling architecture arch of MultTable_Freq800_uid113
# -- Compiling entity MultTable_Freq800_uid118
# -- Compiling architecture arch of MultTable_Freq800_uid118
# -- Compiling entity MultTable_Freq800_uid123
# -- Compiling architecture arch of MultTable_Freq800_uid123
# -- Compiling entity MultTable_Freq800_uid128
# -- Compiling architecture arch of MultTable_Freq800_uid128
# -- Compiling entity MultTable_Freq800_uid133
# -- Compiling architecture arch of MultTable_Freq800_uid133
# -- Compiling entity MultTable_Freq800_uid138
# -- Compiling architecture arch of MultTable_Freq800_uid138
# -- Compiling entity MultTable_Freq800_uid143
# -- Compiling architecture arch of MultTable_Freq800_uid143
# -- Compiling entity MultTable_Freq800_uid148
# -- Compiling architecture arch of MultTable_Freq800_uid148
# -- Compiling entity MultTable_Freq800_uid153
# -- Compiling architecture arch of MultTable_Freq800_uid153
# -- Compiling entity MultTable_Freq800_uid158
# -- Compiling architecture arch of MultTable_Freq800_uid158
# -- Compiling entity MultTable_Freq800_uid163
# -- Compiling architecture arch of MultTable_Freq800_uid163
# -- Compiling entity MultTable_Freq800_uid168
# -- Compiling architecture arch of MultTable_Freq800_uid168
# -- Compiling entity MultTable_Freq800_uid183
# -- Compiling architecture arch of MultTable_Freq800_uid183
# -- Compiling entity MultTable_Freq800_uid188
# -- Compiling architecture arch of MultTable_Freq800_uid188
# -- Compiling entity MultTable_Freq800_uid193
# -- Compiling architecture arch of MultTable_Freq800_uid193
# -- Compiling entity MultTable_Freq800_uid198
# -- Compiling architecture arch of MultTable_Freq800_uid198
# -- Compiling entity MultTable_Freq800_uid203
# -- Compiling architecture arch of MultTable_Freq800_uid203
# -- Compiling entity MultTable_Freq800_uid208
# -- Compiling architecture arch of MultTable_Freq800_uid208
# -- Compiling entity MultTable_Freq800_uid213
# -- Compiling architecture arch of MultTable_Freq800_uid213
# -- Compiling entity MultTable_Freq800_uid218
# -- Compiling architecture arch of MultTable_Freq800_uid218
# -- Compiling entity MultTable_Freq800_uid223
# -- Compiling architecture arch of MultTable_Freq800_uid223
# -- Compiling entity MultTable_Freq800_uid228
# -- Compiling architecture arch of MultTable_Freq800_uid228
# -- Compiling entity MultTable_Freq800_uid233
# -- Compiling architecture arch of MultTable_Freq800_uid233
# -- Compiling entity MultTable_Freq800_uid238
# -- Compiling architecture arch of MultTable_Freq800_uid238
# -- Compiling entity MultTable_Freq800_uid253
# -- Compiling architecture arch of MultTable_Freq800_uid253
# -- Compiling entity MultTable_Freq800_uid258
# -- Compiling architecture arch of MultTable_Freq800_uid258
# -- Compiling entity MultTable_Freq800_uid263
# -- Compiling architecture arch of MultTable_Freq800_uid263
# -- Compiling entity MultTable_Freq800_uid268
# -- Compiling architecture arch of MultTable_Freq800_uid268
# -- Compiling entity MultTable_Freq800_uid273
# -- Compiling architecture arch of MultTable_Freq800_uid273
# -- Compiling entity MultTable_Freq800_uid278
# -- Compiling architecture arch of MultTable_Freq800_uid278
# -- Compiling entity MultTable_Freq800_uid283
# -- Compiling architecture arch of MultTable_Freq800_uid283
# -- Compiling entity MultTable_Freq800_uid288
# -- Compiling architecture arch of MultTable_Freq800_uid288
# -- Compiling entity MultTable_Freq800_uid293
# -- Compiling architecture arch of MultTable_Freq800_uid293
# -- Compiling entity MultTable_Freq800_uid298
# -- Compiling architecture arch of MultTable_Freq800_uid298
# -- Compiling entity MultTable_Freq800_uid303
# -- Compiling architecture arch of MultTable_Freq800_uid303
# -- Compiling entity MultTable_Freq800_uid308
# -- Compiling architecture arch of MultTable_Freq800_uid308
# -- Compiling entity MultTable_Freq800_uid313
# -- Compiling architecture arch of MultTable_Freq800_uid313
# -- Compiling entity MultTable_Freq800_uid318
# -- Compiling architecture arch of MultTable_Freq800_uid318
# -- Compiling entity Compressor_23_3_Freq800_uid322
# -- Compiling architecture arch of Compressor_23_3_Freq800_uid322
# -- Compiling entity Compressor_14_3_Freq800_uid326
# -- Compiling architecture arch of Compressor_14_3_Freq800_uid326
# -- Compiling entity Compressor_6_3_Freq800_uid334
# -- Compiling architecture arch of Compressor_6_3_Freq800_uid334
# -- Compiling entity Compressor_5_3_Freq800_uid400
# -- Compiling architecture arch of Compressor_5_3_Freq800_uid400
# -- Compiling entity Compressor_3_2_Freq800_uid432
# -- Compiling architecture arch of Compressor_3_2_Freq800_uid432
# -- Compiling entity DSPBlock_17x24_Freq800_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid9
# -- Compiling entity DSPBlock_17x24_Freq800_uid11
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid11
# -- Compiling entity DSPBlock_17x24_Freq800_uid13
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid13
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid15
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid15
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid20
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid20
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid25
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid25
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid30
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid30
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid35
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid35
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid40
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid40
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid45
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid45
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid50
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid50
# -- Compiling entity DSPBlock_17x24_Freq800_uid55
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid55
# -- Compiling entity DSPBlock_17x24_Freq800_uid57
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid57
# -- Compiling entity DSPBlock_17x24_Freq800_uid59
# -- Compiling architecture arch of DSPBlock_17x24_Freq800_uid59
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid61
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid61
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid66
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid66
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid71
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid71
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid76
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid76
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid81
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid81
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid86
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid86
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid91
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid91
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid96
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid96
# -- Compiling entity IntMultiplierLUT_1x1_Freq800_uid101
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq800_uid101
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid103
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid103
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid105
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid105
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid107
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid107
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid109
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid109
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid111
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid111
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid116
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid116
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid126
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid131
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid136
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid136
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid141
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid141
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid146
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid146
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid151
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid151
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid156
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid156
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid161
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid161
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid166
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid166
# -- Compiling entity IntMultiplierLUT_1x1_Freq800_uid171
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq800_uid171
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid173
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid173
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid175
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid175
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid177
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid177
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid179
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid179
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid181
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid181
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid186
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid186
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid191
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid191
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid196
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid196
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid201
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid201
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid206
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid206
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid211
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid211
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid216
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid216
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid221
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid221
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid226
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid226
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid231
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid231
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid236
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid236
# -- Compiling entity IntMultiplierLUT_1x1_Freq800_uid241
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq800_uid241
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid243
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid243
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid245
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid245
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid247
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid247
# -- Compiling entity IntMultiplierLUT_4x1_Freq800_uid249
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq800_uid249
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid251
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid251
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid256
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid256
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid261
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid261
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid266
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid266
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid271
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid271
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid276
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid276
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid281
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid281
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid286
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid286
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid291
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid291
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid296
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid296
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid301
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid301
# -- Compiling entity IntMultiplierLUT_3x2_Freq800_uid306
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq800_uid306
# -- Compiling entity IntMultiplierLUT_2x2_Freq800_uid311
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq800_uid311
# -- Compiling entity IntMultiplierLUT_2x3_Freq800_uid316
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq800_uid316
# -- Compiling entity IntAdder_84_Freq800_uid972
# -- Compiling architecture arch of IntAdder_84_Freq800_uid972
# -- Compiling entity IntMultiplier_53x53_106_Freq800_uid5
# -- Compiling architecture arch of IntMultiplier_53x53_106_Freq800_uid5
# -- Compiling entity IntAdder_65_Freq800_uid975
# -- Compiling architecture arch of IntAdder_65_Freq800_uid975
# -- Compiling entity FloatingPointMultiplier_64_2_046000
# -- Compiling architecture arch of FloatingPointMultiplier_64_2_046000
# -- Compiling entity MultTable_Freq500_uid17
# -- Compiling architecture arch of MultTable_Freq500_uid17
# -- Compiling entity MultTable_Freq500_uid22
# -- Compiling architecture arch of MultTable_Freq500_uid22
# -- Compiling entity MultTable_Freq500_uid27
# -- Compiling architecture arch of MultTable_Freq500_uid27
# -- Compiling entity MultTable_Freq500_uid32
# -- Compiling architecture arch of MultTable_Freq500_uid32
# -- Compiling entity MultTable_Freq500_uid37
# -- Compiling architecture arch of MultTable_Freq500_uid37
# -- Compiling entity MultTable_Freq500_uid42
# -- Compiling architecture arch of MultTable_Freq500_uid42
# -- Compiling entity MultTable_Freq500_uid47
# -- Compiling architecture arch of MultTable_Freq500_uid47
# -- Compiling entity MultTable_Freq500_uid52
# -- Compiling architecture arch of MultTable_Freq500_uid52
# -- Compiling entity MultTable_Freq500_uid63
# -- Compiling architecture arch of MultTable_Freq500_uid63
# -- Compiling entity MultTable_Freq500_uid68
# -- Compiling architecture arch of MultTable_Freq500_uid68
# -- Compiling entity MultTable_Freq500_uid73
# -- Compiling architecture arch of MultTable_Freq500_uid73
# -- Compiling entity MultTable_Freq500_uid78
# -- Compiling architecture arch of MultTable_Freq500_uid78
# -- Compiling entity MultTable_Freq500_uid83
# -- Compiling architecture arch of MultTable_Freq500_uid83
# -- Compiling entity MultTable_Freq500_uid88
# -- Compiling architecture arch of MultTable_Freq500_uid88
# -- Compiling entity MultTable_Freq500_uid93
# -- Compiling architecture arch of MultTable_Freq500_uid93
# -- Compiling entity MultTable_Freq500_uid98
# -- Compiling architecture arch of MultTable_Freq500_uid98
# -- Compiling entity MultTable_Freq500_uid113
# -- Compiling architecture arch of MultTable_Freq500_uid113
# -- Compiling entity MultTable_Freq500_uid118
# -- Compiling architecture arch of MultTable_Freq500_uid118
# -- Compiling entity MultTable_Freq500_uid123
# -- Compiling architecture arch of MultTable_Freq500_uid123
# -- Compiling entity MultTable_Freq500_uid128
# -- Compiling architecture arch of MultTable_Freq500_uid128
# -- Compiling entity MultTable_Freq500_uid133
# -- Compiling architecture arch of MultTable_Freq500_uid133
# -- Compiling entity MultTable_Freq500_uid138
# -- Compiling architecture arch of MultTable_Freq500_uid138
# -- Compiling entity MultTable_Freq500_uid143
# -- Compiling architecture arch of MultTable_Freq500_uid143
# -- Compiling entity MultTable_Freq500_uid148
# -- Compiling architecture arch of MultTable_Freq500_uid148
# -- Compiling entity MultTable_Freq500_uid153
# -- Compiling architecture arch of MultTable_Freq500_uid153
# -- Compiling entity MultTable_Freq500_uid158
# -- Compiling architecture arch of MultTable_Freq500_uid158
# -- Compiling entity MultTable_Freq500_uid163
# -- Compiling architecture arch of MultTable_Freq500_uid163
# -- Compiling entity MultTable_Freq500_uid168
# -- Compiling architecture arch of MultTable_Freq500_uid168
# -- Compiling entity MultTable_Freq500_uid183
# -- Compiling architecture arch of MultTable_Freq500_uid183
# -- Compiling entity MultTable_Freq500_uid188
# -- Compiling architecture arch of MultTable_Freq500_uid188
# -- Compiling entity MultTable_Freq500_uid193
# -- Compiling architecture arch of MultTable_Freq500_uid193
# -- Compiling entity MultTable_Freq500_uid198
# -- Compiling architecture arch of MultTable_Freq500_uid198
# -- Compiling entity MultTable_Freq500_uid203
# -- Compiling architecture arch of MultTable_Freq500_uid203
# -- Compiling entity MultTable_Freq500_uid208
# -- Compiling architecture arch of MultTable_Freq500_uid208
# -- Compiling entity MultTable_Freq500_uid213
# -- Compiling architecture arch of MultTable_Freq500_uid213
# -- Compiling entity MultTable_Freq500_uid218
# -- Compiling architecture arch of MultTable_Freq500_uid218
# -- Compiling entity MultTable_Freq500_uid223
# -- Compiling architecture arch of MultTable_Freq500_uid223
# -- Compiling entity MultTable_Freq500_uid228
# -- Compiling architecture arch of MultTable_Freq500_uid228
# -- Compiling entity MultTable_Freq500_uid233
# -- Compiling architecture arch of MultTable_Freq500_uid233
# -- Compiling entity MultTable_Freq500_uid238
# -- Compiling architecture arch of MultTable_Freq500_uid238
# -- Compiling entity MultTable_Freq500_uid253
# -- Compiling architecture arch of MultTable_Freq500_uid253
# -- Compiling entity MultTable_Freq500_uid258
# -- Compiling architecture arch of MultTable_Freq500_uid258
# -- Compiling entity MultTable_Freq500_uid263
# -- Compiling architecture arch of MultTable_Freq500_uid263
# -- Compiling entity MultTable_Freq500_uid268
# -- Compiling architecture arch of MultTable_Freq500_uid268
# -- Compiling entity MultTable_Freq500_uid273
# -- Compiling architecture arch of MultTable_Freq500_uid273
# -- Compiling entity MultTable_Freq500_uid278
# -- Compiling architecture arch of MultTable_Freq500_uid278
# -- Compiling entity MultTable_Freq500_uid283
# -- Compiling architecture arch of MultTable_Freq500_uid283
# -- Compiling entity MultTable_Freq500_uid288
# -- Compiling architecture arch of MultTable_Freq500_uid288
# -- Compiling entity MultTable_Freq500_uid293
# -- Compiling architecture arch of MultTable_Freq500_uid293
# -- Compiling entity MultTable_Freq500_uid298
# -- Compiling architecture arch of MultTable_Freq500_uid298
# -- Compiling entity MultTable_Freq500_uid303
# -- Compiling architecture arch of MultTable_Freq500_uid303
# -- Compiling entity MultTable_Freq500_uid308
# -- Compiling architecture arch of MultTable_Freq500_uid308
# -- Compiling entity MultTable_Freq500_uid313
# -- Compiling architecture arch of MultTable_Freq500_uid313
# -- Compiling entity MultTable_Freq500_uid318
# -- Compiling architecture arch of MultTable_Freq500_uid318
# -- Compiling entity Compressor_23_3_Freq500_uid322
# -- Compiling architecture arch of Compressor_23_3_Freq500_uid322
# -- Compiling entity Compressor_14_3_Freq500_uid326
# -- Compiling architecture arch of Compressor_14_3_Freq500_uid326
# -- Compiling entity Compressor_6_3_Freq500_uid334
# -- Compiling architecture arch of Compressor_6_3_Freq500_uid334
# -- Compiling entity Compressor_5_3_Freq500_uid400
# -- Compiling architecture arch of Compressor_5_3_Freq500_uid400
# -- Compiling entity Compressor_3_2_Freq500_uid432
# -- Compiling architecture arch of Compressor_3_2_Freq500_uid432
# -- Compiling entity DSPBlock_17x24_Freq500_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid9
# -- Compiling entity DSPBlock_17x24_Freq500_uid11
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid11
# -- Compiling entity DSPBlock_17x24_Freq500_uid13
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid13
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid15
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid15
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid20
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid20
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid25
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid25
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid30
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid30
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid35
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid35
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid40
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid40
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid45
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid45
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid50
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid50
# -- Compiling entity DSPBlock_17x24_Freq500_uid55
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid55
# -- Compiling entity DSPBlock_17x24_Freq500_uid57
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid57
# -- Compiling entity DSPBlock_17x24_Freq500_uid59
# -- Compiling architecture arch of DSPBlock_17x24_Freq500_uid59
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid61
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid61
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid66
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid66
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid71
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid71
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid76
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid76
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid81
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid81
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid86
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid86
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid91
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid91
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid96
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid96
# -- Compiling entity IntMultiplierLUT_1x1_Freq500_uid101
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq500_uid101
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid103
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid103
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid105
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid105
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid107
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid107
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid109
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid109
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid111
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid111
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid116
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid116
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid126
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid131
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid136
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid136
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid141
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid141
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid146
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid146
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid151
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid151
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid156
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid156
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid161
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid161
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid166
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid166
# -- Compiling entity IntMultiplierLUT_1x1_Freq500_uid171
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq500_uid171
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid173
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid173
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid175
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid175
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid177
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid177
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid179
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid179
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid181
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid181
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid186
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid186
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid191
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid191
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid196
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid196
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid201
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid201
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid206
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid206
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid211
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid211
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid216
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid216
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid221
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid221
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid226
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid226
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid231
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid231
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid236
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid236
# -- Compiling entity IntMultiplierLUT_1x1_Freq500_uid241
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq500_uid241
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid243
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid243
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid245
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid245
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid247
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid247
# -- Compiling entity IntMultiplierLUT_4x1_Freq500_uid249
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq500_uid249
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid251
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid251
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid256
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid256
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid261
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid261
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid266
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid266
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid271
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid271
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid276
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid276
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid281
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid281
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid286
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid286
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid291
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid291
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid296
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid296
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid301
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid301
# -- Compiling entity IntMultiplierLUT_3x2_Freq500_uid306
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq500_uid306
# -- Compiling entity IntMultiplierLUT_2x2_Freq500_uid311
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq500_uid311
# -- Compiling entity IntMultiplierLUT_2x3_Freq500_uid316
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq500_uid316
# -- Compiling entity IntAdder_84_Freq500_uid930
# -- Compiling architecture arch of IntAdder_84_Freq500_uid930
# -- Compiling entity IntMultiplier_53x53_106_Freq500_uid5
# -- Compiling architecture arch of IntMultiplier_53x53_106_Freq500_uid5
# -- Compiling entity IntAdder_65_Freq500_uid933
# -- Compiling architecture arch of IntAdder_65_Freq500_uid933
# -- Compiling entity FloatingPointMultiplier_64_2_758000
# -- Compiling architecture arch of FloatingPointMultiplier_64_2_758000
# -- Compiling entity MultTable_Freq300_uid17
# -- Compiling architecture arch of MultTable_Freq300_uid17
# -- Compiling entity MultTable_Freq300_uid22
# -- Compiling architecture arch of MultTable_Freq300_uid22
# -- Compiling entity MultTable_Freq300_uid27
# -- Compiling architecture arch of MultTable_Freq300_uid27
# -- Compiling entity MultTable_Freq300_uid32
# -- Compiling architecture arch of MultTable_Freq300_uid32
# -- Compiling entity MultTable_Freq300_uid37
# -- Compiling architecture arch of MultTable_Freq300_uid37
# -- Compiling entity MultTable_Freq300_uid42
# -- Compiling architecture arch of MultTable_Freq300_uid42
# -- Compiling entity MultTable_Freq300_uid47
# -- Compiling architecture arch of MultTable_Freq300_uid47
# -- Compiling entity MultTable_Freq300_uid52
# -- Compiling architecture arch of MultTable_Freq300_uid52
# -- Compiling entity MultTable_Freq300_uid63
# -- Compiling architecture arch of MultTable_Freq300_uid63
# -- Compiling entity MultTable_Freq300_uid68
# -- Compiling architecture arch of MultTable_Freq300_uid68
# -- Compiling entity MultTable_Freq300_uid73
# -- Compiling architecture arch of MultTable_Freq300_uid73
# -- Compiling entity MultTable_Freq300_uid78
# -- Compiling architecture arch of MultTable_Freq300_uid78
# -- Compiling entity MultTable_Freq300_uid83
# -- Compiling architecture arch of MultTable_Freq300_uid83
# -- Compiling entity MultTable_Freq300_uid88
# -- Compiling architecture arch of MultTable_Freq300_uid88
# -- Compiling entity MultTable_Freq300_uid93
# -- Compiling architecture arch of MultTable_Freq300_uid93
# -- Compiling entity MultTable_Freq300_uid98
# -- Compiling architecture arch of MultTable_Freq300_uid98
# -- Compiling entity MultTable_Freq300_uid113
# -- Compiling architecture arch of MultTable_Freq300_uid113
# -- Compiling entity MultTable_Freq300_uid118
# -- Compiling architecture arch of MultTable_Freq300_uid118
# -- Compiling entity MultTable_Freq300_uid123
# -- Compiling architecture arch of MultTable_Freq300_uid123
# -- Compiling entity MultTable_Freq300_uid128
# -- Compiling architecture arch of MultTable_Freq300_uid128
# -- Compiling entity MultTable_Freq300_uid133
# -- Compiling architecture arch of MultTable_Freq300_uid133
# -- Compiling entity MultTable_Freq300_uid138
# -- Compiling architecture arch of MultTable_Freq300_uid138
# -- Compiling entity MultTable_Freq300_uid143
# -- Compiling architecture arch of MultTable_Freq300_uid143
# -- Compiling entity MultTable_Freq300_uid148
# -- Compiling architecture arch of MultTable_Freq300_uid148
# -- Compiling entity MultTable_Freq300_uid153
# -- Compiling architecture arch of MultTable_Freq300_uid153
# -- Compiling entity MultTable_Freq300_uid158
# -- Compiling architecture arch of MultTable_Freq300_uid158
# -- Compiling entity MultTable_Freq300_uid163
# -- Compiling architecture arch of MultTable_Freq300_uid163
# -- Compiling entity MultTable_Freq300_uid168
# -- Compiling architecture arch of MultTable_Freq300_uid168
# -- Compiling entity MultTable_Freq300_uid183
# -- Compiling architecture arch of MultTable_Freq300_uid183
# -- Compiling entity MultTable_Freq300_uid188
# -- Compiling architecture arch of MultTable_Freq300_uid188
# -- Compiling entity MultTable_Freq300_uid193
# -- Compiling architecture arch of MultTable_Freq300_uid193
# -- Compiling entity MultTable_Freq300_uid198
# -- Compiling architecture arch of MultTable_Freq300_uid198
# -- Compiling entity MultTable_Freq300_uid203
# -- Compiling architecture arch of MultTable_Freq300_uid203
# -- Compiling entity MultTable_Freq300_uid208
# -- Compiling architecture arch of MultTable_Freq300_uid208
# -- Compiling entity MultTable_Freq300_uid213
# -- Compiling architecture arch of MultTable_Freq300_uid213
# -- Compiling entity MultTable_Freq300_uid218
# -- Compiling architecture arch of MultTable_Freq300_uid218
# -- Compiling entity MultTable_Freq300_uid223
# -- Compiling architecture arch of MultTable_Freq300_uid223
# -- Compiling entity MultTable_Freq300_uid228
# -- Compiling architecture arch of MultTable_Freq300_uid228
# -- Compiling entity MultTable_Freq300_uid233
# -- Compiling architecture arch of MultTable_Freq300_uid233
# -- Compiling entity MultTable_Freq300_uid238
# -- Compiling architecture arch of MultTable_Freq300_uid238
# -- Compiling entity MultTable_Freq300_uid253
# -- Compiling architecture arch of MultTable_Freq300_uid253
# -- Compiling entity MultTable_Freq300_uid258
# -- Compiling architecture arch of MultTable_Freq300_uid258
# -- Compiling entity MultTable_Freq300_uid263
# -- Compiling architecture arch of MultTable_Freq300_uid263
# -- Compiling entity MultTable_Freq300_uid268
# -- Compiling architecture arch of MultTable_Freq300_uid268
# -- Compiling entity MultTable_Freq300_uid273
# -- Compiling architecture arch of MultTable_Freq300_uid273
# -- Compiling entity MultTable_Freq300_uid278
# -- Compiling architecture arch of MultTable_Freq300_uid278
# -- Compiling entity MultTable_Freq300_uid283
# -- Compiling architecture arch of MultTable_Freq300_uid283
# -- Compiling entity MultTable_Freq300_uid288
# -- Compiling architecture arch of MultTable_Freq300_uid288
# -- Compiling entity MultTable_Freq300_uid293
# -- Compiling architecture arch of MultTable_Freq300_uid293
# -- Compiling entity MultTable_Freq300_uid298
# -- Compiling architecture arch of MultTable_Freq300_uid298
# -- Compiling entity MultTable_Freq300_uid303
# -- Compiling architecture arch of MultTable_Freq300_uid303
# -- Compiling entity MultTable_Freq300_uid308
# -- Compiling architecture arch of MultTable_Freq300_uid308
# -- Compiling entity MultTable_Freq300_uid313
# -- Compiling architecture arch of MultTable_Freq300_uid313
# -- Compiling entity MultTable_Freq300_uid318
# -- Compiling architecture arch of MultTable_Freq300_uid318
# -- Compiling entity Compressor_23_3_Freq300_uid322
# -- Compiling architecture arch of Compressor_23_3_Freq300_uid322
# -- Compiling entity Compressor_14_3_Freq300_uid326
# -- Compiling architecture arch of Compressor_14_3_Freq300_uid326
# -- Compiling entity Compressor_6_3_Freq300_uid334
# -- Compiling architecture arch of Compressor_6_3_Freq300_uid334
# -- Compiling entity Compressor_5_3_Freq300_uid400
# -- Compiling architecture arch of Compressor_5_3_Freq300_uid400
# -- Compiling entity Compressor_3_2_Freq300_uid432
# -- Compiling architecture arch of Compressor_3_2_Freq300_uid432
# -- Compiling entity DSPBlock_17x24_Freq300_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid9
# -- Compiling entity DSPBlock_17x24_Freq300_uid11
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid11
# -- Compiling entity DSPBlock_17x24_Freq300_uid13
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid13
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid15
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid15
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid20
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid20
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid25
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid25
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid30
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid30
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid35
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid35
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid40
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid40
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid45
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid45
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid50
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid50
# -- Compiling entity DSPBlock_17x24_Freq300_uid55
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid55
# -- Compiling entity DSPBlock_17x24_Freq300_uid57
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid57
# -- Compiling entity DSPBlock_17x24_Freq300_uid59
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_uid59
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid61
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid61
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid66
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid66
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid71
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid71
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid76
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid76
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid81
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid81
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid86
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid86
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid91
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid91
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid96
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid96
# -- Compiling entity IntMultiplierLUT_1x1_Freq300_uid101
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq300_uid101
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid103
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid103
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid105
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid105
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid107
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid107
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid109
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid109
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid111
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid111
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid116
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid116
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid126
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid131
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid136
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid136
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid141
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid141
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid146
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid146
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid151
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid151
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid156
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid156
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid161
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid161
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid166
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid166
# -- Compiling entity IntMultiplierLUT_1x1_Freq300_uid171
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq300_uid171
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid173
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid173
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid175
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid175
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid177
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid177
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid179
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid179
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid181
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid181
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid186
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid186
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid191
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid191
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid196
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid196
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid201
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid201
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid206
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid206
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid211
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid211
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid216
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid216
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid221
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid221
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid226
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid226
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid231
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid231
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid236
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid236
# -- Compiling entity IntMultiplierLUT_1x1_Freq300_uid241
# -- Compiling architecture arch of IntMultiplierLUT_1x1_Freq300_uid241
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid243
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid243
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid245
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid245
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid247
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid247
# -- Compiling entity IntMultiplierLUT_4x1_Freq300_uid249
# -- Compiling architecture arch of IntMultiplierLUT_4x1_Freq300_uid249
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid251
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid251
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid256
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid256
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid261
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid261
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid266
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid266
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid271
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid271
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid276
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid276
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid281
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid281
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid286
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid286
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid291
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid291
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid296
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid296
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid301
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid301
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_uid306
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_uid306
# -- Compiling entity IntMultiplierLUT_2x2_Freq300_uid311
# -- Compiling architecture arch of IntMultiplierLUT_2x2_Freq300_uid311
# -- Compiling entity IntMultiplierLUT_2x3_Freq300_uid316
# -- Compiling architecture arch of IntMultiplierLUT_2x3_Freq300_uid316
# -- Compiling entity IntAdder_84_Freq300_uid972
# -- Compiling architecture arch of IntAdder_84_Freq300_uid972
# -- Compiling entity IntMultiplier_53x53_106_Freq300_uid5
# -- Compiling architecture arch of IntMultiplier_53x53_106_Freq300_uid5
# -- Compiling entity IntAdder_65_Freq300_uid975
# -- Compiling architecture arch of IntAdder_65_Freq300_uid975
# -- Compiling entity FloatingPointMultiplier_64_4_242333
# -- Compiling architecture arch of FloatingPointMultiplier_64_4_242333
# -- Compiling entity selFunction_Freq800_uid4
# -- Compiling architecture arch of selFunction_Freq800_uid4
# -- Compiling entity FloatingPointDivider_64_4_345000
# -- Compiling architecture arch of FloatingPointDivider_64_4_345000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(94927): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(94930): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq500_uid4
# -- Compiling architecture arch of selFunction_Freq500_uid4
# -- Compiling entity FloatingPointDivider_64_4_398000
# -- Compiling architecture arch of FloatingPointDivider_64_4_398000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(97600): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(97603): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq300_uid4
# -- Compiling architecture arch of selFunction_Freq300_uid4
# -- Compiling entity FloatingPointDivider_64_6_859333
# -- Compiling architecture arch of FloatingPointDivider_64_6_859333
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(99726): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(99729): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq100_uid4
# -- Compiling architecture arch of selFunction_Freq100_uid4
# -- Compiling entity FloatingPointDivider_64_16_008000
# -- Compiling architecture arch of FloatingPointDivider_64_16_008000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(101381): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(101384): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq500_uid4
# -- Compiling architecture arch of selFunction_Freq500_uid4
# -- Compiling entity FloatingPointDivider_32_3_812000
# -- Compiling architecture arch of FloatingPointDivider_32_3_812000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(102747): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(102750): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq300_uid4
# -- Compiling architecture arch of selFunction_Freq300_uid4
# -- Compiling entity FloatingPointDivider_32_6_629333
# -- Compiling architecture arch of FloatingPointDivider_32_6_629333
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(103974): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(103977): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity selFunction_Freq100_uid4
# -- Compiling architecture arch of selFunction_Freq100_uid4
# -- Compiling entity FloatingPointDivider_32_14_152000
# -- Compiling architecture arch of FloatingPointDivider_32_14_152000
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(105063): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/flopoco_ip_cores.vhd(105066): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid15
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid15
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid20
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid20
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid27
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid27
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid32
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid32
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid39
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid39
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid44
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid44
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid51
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid51
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid56
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid56
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid63
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid63
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid68
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid68
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid75
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid75
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid80
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid80
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid87
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid87
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid92
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid92
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid99
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid99
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid104
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid104
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid111
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid111
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid116
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid116
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid123
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid123
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid128
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid128
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid135
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid135
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid140
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid140
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid147
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid147
# -- Compiling entity MultTable_Freq300_testDifferentiator_uid152
# -- Compiling architecture arch of MultTable_Freq300_testDifferentiator_uid152
# -- Compiling entity Compressor_23_3_Freq300_testDifferentiator_uid156
# -- Compiling architecture arch of Compressor_23_3_Freq300_testDifferentiator_uid156
# -- Compiling entity Compressor_3_2_Freq300_testDifferentiator_uid160
# -- Compiling architecture arch of Compressor_3_2_Freq300_testDifferentiator_uid160
# -- Compiling entity Compressor_14_3_Freq300_testDifferentiator_uid164
# -- Compiling architecture arch of Compressor_14_3_Freq300_testDifferentiator_uid164
# -- Compiling entity Compressor_6_3_Freq300_testDifferentiator_uid170
# -- Compiling architecture arch of Compressor_6_3_Freq300_testDifferentiator_uid170
# -- Compiling entity DSPBlock_17x24_Freq300_testDifferentiator_uid9
# -- Compiling architecture arch of DSPBlock_17x24_Freq300_testDifferentiator_uid9
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid11
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid13
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid18
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid23
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid25
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid30
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid35
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid37
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid42
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid47
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid49
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid54
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid59
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid61
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid66
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid71
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid73
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid78
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid83
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid85
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid90
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid95
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid97
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid102
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid107
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid109
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid114
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid119
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid121
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid126
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid131
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid133
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid138
# -- Compiling entity IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143
# -- Compiling architecture arch of IntMultiplierLUT_1x2_Freq300_testDifferentiator_uid143
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid145
# -- Compiling entity IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150
# -- Compiling architecture arch of IntMultiplierLUT_3x2_Freq300_testDifferentiator_uid150
# -- Compiling entity IntAdder_30_Freq300_testDifferentiator_uid352
# -- Compiling architecture arch of IntAdder_30_Freq300_testDifferentiator_uid352
# -- Compiling entity IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5
# -- Compiling architecture arch of IntMultiplier_24x24_48_Freq300_testDifferentiator_uid5
# -- Compiling entity IntAdder_33_Freq300_testDifferentiator_uid355
# -- Compiling architecture arch of IntAdder_33_Freq300_testDifferentiator_uid355
# -- Compiling entity FloatingPointMultiplier_32_2_875333
# -- Compiling architecture arch of FloatingPointMultiplier_32_2_875333
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb_dataless_init.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless_init
# -- Compiling architecture arch of tehb_dataless_init
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/extsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/addf.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addf
# -- Compiling architecture arch_64_2_705000 of addf
# -- Loading entity join
# -- Loading entity delay_buffer
# -- Loading entity oehb_dataless
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity InputIEEE_64bit
# -- Loading entity OutputIEEE_64bit
# -- Loading entity FloatingPointAdder_64_2_705000
# -- Compiling architecture arch_64_5_091333 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_64_5_091333
# -- Compiling architecture arch_64_9_068000 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_64_9_068000
# -- Compiling architecture arch_32_2_798000 of addf
# -- Loading entity addf
# -- Loading entity InputIEEE_32bit
# -- Loading entity OutputIEEE_32bit
# -- Loading entity FloatingPointAdder_32_2_798000
# -- Compiling architecture arch_32_2_922000 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_32_2_922000
# -- Compiling architecture arch_32_3_649333 of addf
# -- Loading entity addf
# -- Loading entity FloatingPointAdder_32_3_649333
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tfifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/store.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/handshake_fork.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/eager_fork_register_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/logic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tehb_init.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_init
# -- Compiling architecture arch of tehb_init
# -- Loading entity tehb_dataless_init
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/gate.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity gate
# -- Compiling architecture arch of gate
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/fork_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mc_support.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/oehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/control_merge_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_merge_dataless
# -- Compiling architecture arch of control_merge_dataless
# -- Loading entity merge_dataless
# -- Loading entity tehb
# -- Loading entity fork_dataless
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity histogram_wrapper
# -- Compiling architecture behavioral of histogram_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity histogram
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_loadless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_loadless
# -- Compiling architecture arch of mem_controller_loadless
# -- Loading entity write_memory_arbiter
# -- Loading entity mc_control
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/load.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/histogram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity histogram
# -- Compiling architecture behavioral of histogram
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller
# -- Loading entity mem_controller_storeless
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity tehb_init
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity tehb
# -- Loading entity handshake_fork
# -- Loading entity control_merge_dataless
# -- Loading entity handshake_cmpi_0
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity cond_br_dataless
# -- Loading entity tehb_dataless
# -- Loading entity sink_dataless
# -- Loading entity trunci
# -- Loading entity oehb_dataless
# -- Loading entity handshake_constant_1
# -- Loading entity source
# -- Loading entity load
# -- Loading entity tfifo
# -- Loading entity gate
# -- Loading entity addf
# -- Loading entity tfifo_dataless
# -- Loading entity store
# -- Loading entity addi
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller_storeless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd(90): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity histogram
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/mem_controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller
# -- Compiling architecture arch of mem_controller
# -- Loading entity mem_controller_loadless
# -- Loading entity read_memory_arbiter
# 49 compiles, 0 failed with no errors.
# vsim tb 
# Start time: 00:47:04 on Dec 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.tb(behavior)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.histogram(behavioral)
# Loading work.fork_dataless(arch)
# Loading work.or_n(arch)
# Loading work.eager_fork_register_block(arch)
# Loading work.mem_controller(arch)
# Loading work.mem_controller_loadless(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.mc_control(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.mem_controller_storeless(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.extsi(arch)
# Loading work.mux_dataless(arch)
# Loading work.tehb_init(arch)
# Loading work.tehb_dataless_init(arch)
# Loading work.mux(arch)
# Loading work.oehb(arch)
# Loading work.oehb_dataless(arch)
# Loading work.tehb(arch)
# Loading work.tehb_dataless(arch)
# Loading work.handshake_fork(arch)
# Loading work.control_merge_dataless(arch)
# Loading work.merge_dataless(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.join(arch)
# Loading work.and_n(arch)
# Loading work.cond_br(arch)
# Loading work.cond_br_dataless(arch)
# Loading work.sink(arch)
# Loading work.sink_dataless(arch)
# Loading work.trunci(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.source(arch)
# Loading work.load(arch)
# Loading work.tfifo(arch)
# Loading work.elastic_fifo_inner(arch)
# Loading work.gate(arch)
# Loading work.addf(arch_32_2_922000)
# Loading work.delay_buffer(arch)
# Loading work.inputieee_32bit(arch)
# Loading work.outputieee_32bit(arch)
# Loading work.floatingpointadder_32_2_922000(arch)
# Loading work.rightshiftersticky24_by_max_26_freq500_uid4(arch)
# Loading work.intadder_27_freq500_uid6(arch)
# Loading work.normalizer_z_28_28_28_freq500_uid8(arch)
# Loading work.intadder_34_freq500_uid11(arch)
# Loading work.tfifo_dataless(arch)
# Loading work.elastic_fifo_inner_dataless(arch)
# Loading work.store(arch)
# Loading work.addi(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# Loading work.tb_join(arch)
# ** Warning: Design size of 11607 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/fracAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/fracAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/fracAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/fracAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/ieee2nfloat_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/ieee2nfloat_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/ieee2nfloat_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/ieee2nfloat_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/ieee2nfloat_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/addf0/ieee2nfloat_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/mux0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 1  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/addf0/operator
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 7  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 7  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 4  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 5  Instance: /tb/duv_inst/addf0/nfloat2ieee
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/RightShifterComponent
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 14 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/LZCAndShifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 18 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 18 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 18 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 22 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/fracAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 34 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 38 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 38 ns  Iteration: 2  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 38 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 38 ns  Iteration: 3  Instance: /tb/duv_inst/addf0/operator/roundingAdder
# ** Note: Simulation done! Latency = 12012 cycles
#    Time: 48058 ns  Iteration: 1  Instance: /tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 48058 ns  Iteration: 1  Process: /tb/generate_sim_done_proc File: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd
# Break in Process generate_sim_done_proc at /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd line 377
# Stopped at /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-22-25/histogram-0/out/sim/HDL_SRC/tb_histogram.vhd line 377
# End time: 00:47:10 on Dec 16,2025, Elapsed time: 0:00:06
# Errors: 1, Warnings: 155
