# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:47 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs_valid

.latch        n54 Memory[0][0]  2
.latch        n59 Memory[0][1]  2
.latch        n64 Memory[0][2]  2
.latch        n69 Memory[0][3]  2
.latch        n74 Memory[0][4]  2
.latch        n79 Memory[0][5]  2
.latch        n84 Memory[0][6]  2
.latch        n89 Memory[0][7]  2
.latch        n94 Memory[0][8]  2
.latch        n99 Memory[0][9]  2
.latch       n104 Memory[1][0]  2
.latch       n109 Memory[1][1]  2
.latch       n114 Memory[1][2]  2
.latch       n119 Memory[1][3]  2
.latch       n124 Memory[1][4]  2
.latch       n129 Memory[1][5]  2
.latch       n134 Memory[1][6]  2
.latch       n139 Memory[1][7]  2
.latch       n144 Memory[1][8]  2
.latch       n149 Memory[1][9]  2
.latch       n154 control.valid_reg[0]  2
.latch       n159 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n94_1
10 1
.names ins[0] ins_ready new_n95
11 1
.names new_n94_1 new_n95 n54
00 0
.names Memory[0][1] ins_ready new_n97
10 1
.names ins[1] ins_ready new_n98
11 1
.names new_n97 new_n98 n59
00 0
.names Memory[0][2] ins_ready new_n100
10 1
.names ins[2] ins_ready new_n101
11 1
.names new_n100 new_n101 n64
00 0
.names Memory[0][3] ins_ready new_n103
10 1
.names ins[3] ins_ready new_n104_1
11 1
.names new_n103 new_n104_1 n69
00 0
.names Memory[0][4] ins_ready new_n106
10 1
.names ins[4] ins_ready new_n107
11 1
.names new_n106 new_n107 n74
00 0
.names Memory[0][5] ins_ready new_n109_1
10 1
.names ins[5] ins_ready new_n110
11 1
.names new_n109_1 new_n110 n79
00 0
.names Memory[0][6] ins_ready new_n112
10 1
.names ins[6] ins_ready new_n113
11 1
.names new_n112 new_n113 n84
00 0
.names Memory[0][7] ins_ready new_n115
10 1
.names ins[7] ins_ready new_n116
11 1
.names new_n115 new_n116 n89
00 0
.names Memory[0][8] ins_ready new_n118
10 1
.names ins[8] ins_ready new_n119_1
11 1
.names new_n118 new_n119_1 n94
00 0
.names Memory[0][9] ins_ready new_n121
10 1
.names ins[9] ins_ready new_n122
11 1
.names new_n121 new_n122 n99
00 0
.names Memory[1][0] ins_ready new_n124_1
10 1
.names Memory[0][0] ins_ready new_n125
11 1
.names new_n124_1 new_n125 n104
00 0
.names Memory[1][1] ins_ready new_n127
10 1
.names Memory[0][1] ins_ready new_n128
11 1
.names new_n127 new_n128 n109
00 0
.names Memory[1][2] ins_ready new_n130
10 1
.names Memory[0][2] ins_ready new_n131
11 1
.names new_n130 new_n131 n114
00 0
.names Memory[1][3] ins_ready new_n133
10 1
.names Memory[0][3] ins_ready new_n134_1
11 1
.names new_n133 new_n134_1 n119
00 0
.names Memory[1][4] ins_ready new_n136
10 1
.names Memory[0][4] ins_ready new_n137
11 1
.names new_n136 new_n137 n124
00 0
.names Memory[1][5] ins_ready new_n139_1
10 1
.names Memory[0][5] ins_ready new_n140
11 1
.names new_n139_1 new_n140 n129
00 0
.names Memory[1][6] ins_ready new_n142
10 1
.names Memory[0][6] ins_ready new_n143
11 1
.names new_n142 new_n143 n134
00 0
.names Memory[1][7] ins_ready new_n145
10 1
.names Memory[0][7] ins_ready new_n146
11 1
.names new_n145 new_n146 n139
00 0
.names Memory[1][8] ins_ready new_n148
10 1
.names Memory[0][8] ins_ready new_n149_1
11 1
.names new_n148 new_n149_1 n144
00 0
.names Memory[1][9] ins_ready new_n151
10 1
.names Memory[0][9] ins_ready new_n152
11 1
.names new_n151 new_n152 n149
00 0
.names control.valid_reg[0] ins_ready new_n154_1
10 1
.names ins_valid ins_ready new_n155
11 1
.names new_n154_1 new_n155 new_n156
00 1
.names rst new_n156 n154
00 1
.names control.valid_reg[0] ins_ready new_n158
01 1
.names rst new_n158 n159
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names Memory[1][8] outs[8]
1 1
.names Memory[1][9] outs[9]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
