
GatewayWegnology.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f6d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014208  0800f868  0800f868  0001f868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023a70  08023a70  00040264  2**0
                  CONTENTS
  4 .ARM          00000008  08023a70  08023a70  00033a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023a78  08023a78  00040264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023a78  08023a78  00033a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08023a7c  08023a7c  00033a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  08023a80  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006ff8  20000264  08023ce4  00040264  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000725c  08023ce4  0004725c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003ff5b  00000000  00000000  00040294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006183  00000000  00000000  000801ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002758  00000000  00000000  00086378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000024a0  00000000  00000000  00088ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce85  00000000  00000000  0008af70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029d47  00000000  00000000  000b7df5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010479c  00000000  00000000  000e1b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001e62d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b5a4  00000000  00000000  001e632c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000264 	.word	0x20000264
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f850 	.word	0x0800f850

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000268 	.word	0x20000268
 80001cc:	0800f850 	.word	0x0800f850

080001d0 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80001d0:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80001d2:	2b01      	cmp	r3, #1
	IT       LS
 80001d4:	bf98      	it	ls
	BXLS     lr
 80001d6:	4770      	bxls	lr
	PUSH     {r4-r9}
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80001dc:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80001e8:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80001ee:	4480      	add	r8, r0
	ADD      r9,r0,r9
 80001f0:	4481      	add	r9, r0
	ADD      r2,r0,r2
 80001f2:	4402      	add	r2, r0
	ADD      r12,r0,r12
 80001f4:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 80001fe:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000204:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000208:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800020c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000210:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800021a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800022c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800022e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000230:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800023a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800023c:	2b01      	cmp	r3, #1
	IT       LS
 800023e:	bf98      	it	ls
	BXLS     lr
 8000240:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000246:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000252:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000270:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000276:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800027a:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800027e:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000282:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 8000284:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000286:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
	POP      {r4-r9}
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	3c01      	subs	r4, #1
 800047c:	bf28      	it	cs
 800047e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000482:	d2e9      	bcs.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmpun>:
 8000bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x10>
 8000bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bfa:	d10a      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x20>
 8000c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0001 	mov.w	r0, #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2iz>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c20:	d215      	bcs.n	8000c4e <__aeabi_d2iz+0x36>
 8000c22:	d511      	bpl.n	8000c48 <__aeabi_d2iz+0x30>
 8000c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d912      	bls.n	8000c54 <__aeabi_d2iz+0x3c>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c52:	d105      	bne.n	8000c60 <__aeabi_d2iz+0x48>
 8000c54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	bf08      	it	eq
 8000c5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c5e:	4770      	bx	lr
 8000c60:	f04f 0000 	mov.w	r0, #0
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2f>:
 8000c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c70:	bf24      	itt	cs
 8000c72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c7a:	d90d      	bls.n	8000c98 <__aeabi_d2f+0x30>
 8000c7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c9c:	d121      	bne.n	8000ce2 <__aeabi_d2f+0x7a>
 8000c9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ca2:	bfbc      	itt	lt
 8000ca4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ca8:	4770      	bxlt	lr
 8000caa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cb2:	f1c2 0218 	rsb	r2, r2, #24
 8000cb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000cc2:	bf18      	it	ne
 8000cc4:	f040 0001 	orrne.w	r0, r0, #1
 8000cc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ccc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cd4:	ea40 000c 	orr.w	r0, r0, ip
 8000cd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ce0:	e7cc      	b.n	8000c7c <__aeabi_d2f+0x14>
 8000ce2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ce6:	d107      	bne.n	8000cf8 <__aeabi_d2f+0x90>
 8000ce8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cec:	bf1e      	ittt	ne
 8000cee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cf6:	4770      	bxne	lr
 8000cf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <__aeabi_uldivmod>:
 8000d08:	b953      	cbnz	r3, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0a:	b94a      	cbnz	r2, 8000d20 <__aeabi_uldivmod+0x18>
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	bf08      	it	eq
 8000d10:	2800      	cmpeq	r0, #0
 8000d12:	bf1c      	itt	ne
 8000d14:	f04f 31ff 	movne.w	r1, #4294967295
 8000d18:	f04f 30ff 	movne.w	r0, #4294967295
 8000d1c:	f000 b96e 	b.w	8000ffc <__aeabi_idiv0>
 8000d20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d28:	f000 f806 	bl	8000d38 <__udivmoddi4>
 8000d2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d34:	b004      	add	sp, #16
 8000d36:	4770      	bx	lr

08000d38 <__udivmoddi4>:
 8000d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d3c:	9d08      	ldr	r5, [sp, #32]
 8000d3e:	4604      	mov	r4, r0
 8000d40:	468c      	mov	ip, r1
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 8083 	bne.w	8000e4e <__udivmoddi4+0x116>
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	4617      	mov	r7, r2
 8000d4c:	d947      	bls.n	8000dde <__udivmoddi4+0xa6>
 8000d4e:	fab2 f282 	clz	r2, r2
 8000d52:	b142      	cbz	r2, 8000d66 <__udivmoddi4+0x2e>
 8000d54:	f1c2 0020 	rsb	r0, r2, #32
 8000d58:	fa24 f000 	lsr.w	r0, r4, r0
 8000d5c:	4091      	lsls	r1, r2
 8000d5e:	4097      	lsls	r7, r2
 8000d60:	ea40 0c01 	orr.w	ip, r0, r1
 8000d64:	4094      	lsls	r4, r2
 8000d66:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d70:	fa1f fe87 	uxth.w	lr, r7
 8000d74:	fb08 c116 	mls	r1, r8, r6, ip
 8000d78:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d80:	4299      	cmp	r1, r3
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x60>
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 8119 	bcs.w	8000fc0 <__udivmoddi4+0x288>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 8116 	bls.w	8000fc0 <__udivmoddi4+0x288>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	443b      	add	r3, r7
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x8c>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db6:	f080 8105 	bcs.w	8000fc4 <__udivmoddi4+0x28c>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8102 	bls.w	8000fc4 <__udivmoddi4+0x28c>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa0>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	b902      	cbnz	r2, 8000de2 <__udivmoddi4+0xaa>
 8000de0:	deff      	udf	#255	; 0xff
 8000de2:	fab2 f282 	clz	r2, r2
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	d150      	bne.n	8000e8c <__udivmoddi4+0x154>
 8000dea:	1bcb      	subs	r3, r1, r7
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	fa1f f887 	uxth.w	r8, r7
 8000df4:	2601      	movs	r6, #1
 8000df6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000dfa:	0c21      	lsrs	r1, r4, #16
 8000dfc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e00:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e04:	fb08 f30c 	mul.w	r3, r8, ip
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0xe4>
 8000e0c:	1879      	adds	r1, r7, r1
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0xe2>
 8000e14:	428b      	cmp	r3, r1
 8000e16:	f200 80e9 	bhi.w	8000fec <__udivmoddi4+0x2b4>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1ac9      	subs	r1, r1, r3
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e28:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x10c>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x10a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80d9 	bhi.w	8000ff4 <__udivmoddi4+0x2bc>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e7bf      	b.n	8000dce <__udivmoddi4+0x96>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d909      	bls.n	8000e66 <__udivmoddi4+0x12e>
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	f000 80b1 	beq.w	8000fba <__udivmoddi4+0x282>
 8000e58:	2600      	movs	r6, #0
 8000e5a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e5e:	4630      	mov	r0, r6
 8000e60:	4631      	mov	r1, r6
 8000e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e66:	fab3 f683 	clz	r6, r3
 8000e6a:	2e00      	cmp	r6, #0
 8000e6c:	d14a      	bne.n	8000f04 <__udivmoddi4+0x1cc>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d302      	bcc.n	8000e78 <__udivmoddi4+0x140>
 8000e72:	4282      	cmp	r2, r0
 8000e74:	f200 80b8 	bhi.w	8000fe8 <__udivmoddi4+0x2b0>
 8000e78:	1a84      	subs	r4, r0, r2
 8000e7a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e7e:	2001      	movs	r0, #1
 8000e80:	468c      	mov	ip, r1
 8000e82:	2d00      	cmp	r5, #0
 8000e84:	d0a8      	beq.n	8000dd8 <__udivmoddi4+0xa0>
 8000e86:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e8a:	e7a5      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f603 	lsr.w	r6, r0, r3
 8000e94:	4097      	lsls	r7, r2
 8000e96:	fa01 f002 	lsl.w	r0, r1, r2
 8000e9a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9e:	40d9      	lsrs	r1, r3
 8000ea0:	4330      	orrs	r0, r6
 8000ea2:	0c03      	lsrs	r3, r0, #16
 8000ea4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ea8:	fa1f f887 	uxth.w	r8, r7
 8000eac:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eb0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eb4:	fb06 f108 	mul.w	r1, r6, r8
 8000eb8:	4299      	cmp	r1, r3
 8000eba:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x19c>
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ec6:	f080 808d 	bcs.w	8000fe4 <__udivmoddi4+0x2ac>
 8000eca:	4299      	cmp	r1, r3
 8000ecc:	f240 808a 	bls.w	8000fe4 <__udivmoddi4+0x2ac>
 8000ed0:	3e02      	subs	r6, #2
 8000ed2:	443b      	add	r3, r7
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b281      	uxth	r1, r0
 8000ed8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000edc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ee0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee4:	fb00 f308 	mul.w	r3, r0, r8
 8000ee8:	428b      	cmp	r3, r1
 8000eea:	d907      	bls.n	8000efc <__udivmoddi4+0x1c4>
 8000eec:	1879      	adds	r1, r7, r1
 8000eee:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ef2:	d273      	bcs.n	8000fdc <__udivmoddi4+0x2a4>
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d971      	bls.n	8000fdc <__udivmoddi4+0x2a4>
 8000ef8:	3802      	subs	r0, #2
 8000efa:	4439      	add	r1, r7
 8000efc:	1acb      	subs	r3, r1, r3
 8000efe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f02:	e778      	b.n	8000df6 <__udivmoddi4+0xbe>
 8000f04:	f1c6 0c20 	rsb	ip, r6, #32
 8000f08:	fa03 f406 	lsl.w	r4, r3, r6
 8000f0c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f10:	431c      	orrs	r4, r3
 8000f12:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f16:	fa01 f306 	lsl.w	r3, r1, r6
 8000f1a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f1e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f22:	431f      	orrs	r7, r3
 8000f24:	0c3b      	lsrs	r3, r7, #16
 8000f26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2a:	fa1f f884 	uxth.w	r8, r4
 8000f2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f32:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f36:	fb09 fa08 	mul.w	sl, r9, r8
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	fa02 f206 	lsl.w	r2, r2, r6
 8000f40:	fa00 f306 	lsl.w	r3, r0, r6
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x220>
 8000f46:	1861      	adds	r1, r4, r1
 8000f48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f4c:	d248      	bcs.n	8000fe0 <__udivmoddi4+0x2a8>
 8000f4e:	458a      	cmp	sl, r1
 8000f50:	d946      	bls.n	8000fe0 <__udivmoddi4+0x2a8>
 8000f52:	f1a9 0902 	sub.w	r9, r9, #2
 8000f56:	4421      	add	r1, r4
 8000f58:	eba1 010a 	sub.w	r1, r1, sl
 8000f5c:	b2bf      	uxth	r7, r7
 8000f5e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f62:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f66:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f6a:	fb00 f808 	mul.w	r8, r0, r8
 8000f6e:	45b8      	cmp	r8, r7
 8000f70:	d907      	bls.n	8000f82 <__udivmoddi4+0x24a>
 8000f72:	19e7      	adds	r7, r4, r7
 8000f74:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f78:	d22e      	bcs.n	8000fd8 <__udivmoddi4+0x2a0>
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d92c      	bls.n	8000fd8 <__udivmoddi4+0x2a0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	4427      	add	r7, r4
 8000f82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f86:	eba7 0708 	sub.w	r7, r7, r8
 8000f8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8e:	454f      	cmp	r7, r9
 8000f90:	46c6      	mov	lr, r8
 8000f92:	4649      	mov	r1, r9
 8000f94:	d31a      	bcc.n	8000fcc <__udivmoddi4+0x294>
 8000f96:	d017      	beq.n	8000fc8 <__udivmoddi4+0x290>
 8000f98:	b15d      	cbz	r5, 8000fb2 <__udivmoddi4+0x27a>
 8000f9a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f9e:	eb67 0701 	sbc.w	r7, r7, r1
 8000fa2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fa6:	40f2      	lsrs	r2, r6
 8000fa8:	ea4c 0202 	orr.w	r2, ip, r2
 8000fac:	40f7      	lsrs	r7, r6
 8000fae:	e9c5 2700 	strd	r2, r7, [r5]
 8000fb2:	2600      	movs	r6, #0
 8000fb4:	4631      	mov	r1, r6
 8000fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fba:	462e      	mov	r6, r5
 8000fbc:	4628      	mov	r0, r5
 8000fbe:	e70b      	b.n	8000dd8 <__udivmoddi4+0xa0>
 8000fc0:	4606      	mov	r6, r0
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0x60>
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	e6fd      	b.n	8000dc4 <__udivmoddi4+0x8c>
 8000fc8:	4543      	cmp	r3, r8
 8000fca:	d2e5      	bcs.n	8000f98 <__udivmoddi4+0x260>
 8000fcc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fd0:	eb69 0104 	sbc.w	r1, r9, r4
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	e7df      	b.n	8000f98 <__udivmoddi4+0x260>
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e7d2      	b.n	8000f82 <__udivmoddi4+0x24a>
 8000fdc:	4660      	mov	r0, ip
 8000fde:	e78d      	b.n	8000efc <__udivmoddi4+0x1c4>
 8000fe0:	4681      	mov	r9, r0
 8000fe2:	e7b9      	b.n	8000f58 <__udivmoddi4+0x220>
 8000fe4:	4666      	mov	r6, ip
 8000fe6:	e775      	b.n	8000ed4 <__udivmoddi4+0x19c>
 8000fe8:	4630      	mov	r0, r6
 8000fea:	e74a      	b.n	8000e82 <__udivmoddi4+0x14a>
 8000fec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ff0:	4439      	add	r1, r7
 8000ff2:	e713      	b.n	8000e1c <__udivmoddi4+0xe4>
 8000ff4:	3802      	subs	r0, #2
 8000ff6:	443c      	add	r4, r7
 8000ff8:	e724      	b.n	8000e44 <__udivmoddi4+0x10c>
 8000ffa:	bf00      	nop

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <Init_Demo>:
 * @brief  Serial message structure definition
 */


uint8_t Init_Demo(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
  uint8_t data;

  /* Disable HP filter if needed */
  if (SensorSetting.hp_filter_available == 1)
 8001006:	4b78      	ldr	r3, [pc, #480]	; (80011e8 <Init_Demo+0x1e8>)
 8001008:	7d1b      	ldrb	r3, [r3, #20]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d11a      	bne.n	8001044 <Init_Demo+0x44>
  {
    if (CUSTOM_MOTION_SENSOR_Read_Register(CUSTOM_LSM6DSL_0, LSM6DSL_CTRL8_XL, &data) != BSP_ERROR_NONE)
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	461a      	mov	r2, r3
 8001012:	2117      	movs	r1, #23
 8001014:	2000      	movs	r0, #0
 8001016:	f00a fd1b 	bl	800ba50 <CUSTOM_MOTION_SENSOR_Read_Register>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <Init_Demo+0x24>
    {
      return 0;
 8001020:	2300      	movs	r3, #0
 8001022:	e0dc      	b.n	80011de <Init_Demo+0x1de>
    }

    data &= LSM6DSL_HP_DISABLE;
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	f023 0304 	bic.w	r3, r3, #4
 800102a:	b2db      	uxtb	r3, r3
 800102c:	71fb      	strb	r3, [r7, #7]

    if (CUSTOM_MOTION_SENSOR_Write_Register(CUSTOM_LSM6DSL_0, LSM6DSL_CTRL8_XL, data) != BSP_ERROR_NONE)
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	461a      	mov	r2, r3
 8001032:	2117      	movs	r1, #23
 8001034:	2000      	movs	r0, #0
 8001036:	f00a fd33 	bl	800baa0 <CUSTOM_MOTION_SENSOR_Write_Register>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <Init_Demo+0x44>
    {
      return 0;
 8001040:	2300      	movs	r3, #0
 8001042:	e0cc      	b.n	80011de <Init_Demo+0x1de>
    }
  }

  /* Turn-on time delay */
  HAL_Delay(40);
 8001044:	2028      	movs	r0, #40	; 0x28
 8001046:	f006 fbc3 	bl	80077d0 <HAL_Delay>

  if (Enable_DRDY() == 0)
 800104a:	f000 fb1f 	bl	800168c <Enable_DRDY>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d101      	bne.n	8001058 <Init_Demo+0x58>
  {
    return 0;
 8001054:	2300      	movs	r3, #0
 8001056:	e0c2      	b.n	80011de <Init_Demo+0x1de>
  }

  GuiSettings.switch_HP_to_DC_null = 0;
 8001058:	4b64      	ldr	r3, [pc, #400]	; (80011ec <Init_Demo+0x1ec>)
 800105a:	2200      	movs	r2, #0
 800105c:	705a      	strb	r2, [r3, #1]
  GuiSettings.hp_filter = 0;
 800105e:	4b63      	ldr	r3, [pc, #396]	; (80011ec <Init_Demo+0x1ec>)
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]
  fftIsEnabled = 0;
 8001064:	4b62      	ldr	r3, [pc, #392]	; (80011f0 <Init_Demo+0x1f0>)
 8001066:	2200      	movs	r2, #0
 8001068:	701a      	strb	r2, [r3, #0]

  /* Set parameters for MotionSP library */
  MotionSP_Parameters.FftSize = FFT_SIZE_DEFAULT;
 800106a:	4b62      	ldr	r3, [pc, #392]	; (80011f4 <Init_Demo+0x1f4>)
 800106c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001070:	801a      	strh	r2, [r3, #0]
  MotionSP_Parameters.tau = TAU_DEFAULT;
 8001072:	4b60      	ldr	r3, [pc, #384]	; (80011f4 <Init_Demo+0x1f4>)
 8001074:	2232      	movs	r2, #50	; 0x32
 8001076:	805a      	strh	r2, [r3, #2]
  MotionSP_Parameters.window = WINDOW_DEFAULT;
 8001078:	4b5e      	ldr	r3, [pc, #376]	; (80011f4 <Init_Demo+0x1f4>)
 800107a:	2201      	movs	r2, #1
 800107c:	809a      	strh	r2, [r3, #4]
  MotionSP_Parameters.td_type = TD_DEFAULT;
 800107e:	4b5d      	ldr	r3, [pc, #372]	; (80011f4 <Init_Demo+0x1f4>)
 8001080:	2200      	movs	r2, #0
 8001082:	825a      	strh	r2, [r3, #18]
  MotionSP_Parameters.tacq = TACQ_DEFAULT;
 8001084:	4b5b      	ldr	r3, [pc, #364]	; (80011f4 <Init_Demo+0x1f4>)
 8001086:	f241 3288 	movw	r2, #5000	; 0x1388
 800108a:	829a      	strh	r2, [r3, #20]

  /* Create circular buffer and initialize result variables */
  AccCircBuffer.Size = MotionSP_Parameters.FftSize;
 800108c:	4b59      	ldr	r3, [pc, #356]	; (80011f4 <Init_Demo+0x1f4>)
 800108e:	881a      	ldrh	r2, [r3, #0]
 8001090:	4b59      	ldr	r3, [pc, #356]	; (80011f8 <Init_Demo+0x1f8>)
 8001092:	801a      	strh	r2, [r3, #0]
  AccCircBuffer.IdPos = 0;
 8001094:	4b58      	ldr	r3, [pc, #352]	; (80011f8 <Init_Demo+0x1f8>)
 8001096:	2200      	movs	r2, #0
 8001098:	805a      	strh	r2, [r3, #2]
  AccCircBuffer.Ovf = 0;
 800109a:	4b57      	ldr	r3, [pc, #348]	; (80011f8 <Init_Demo+0x1f8>)
 800109c:	2200      	movs	r2, #0
 800109e:	711a      	strb	r2, [r3, #4]

  magSize = MotionSP_Parameters.FftSize / 2;
 80010a0:	4b54      	ldr	r3, [pc, #336]	; (80011f4 <Init_Demo+0x1f4>)
 80010a2:	881b      	ldrh	r3, [r3, #0]
 80010a4:	085b      	lsrs	r3, r3, #1
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	4b54      	ldr	r3, [pc, #336]	; (80011fc <Init_Demo+0x1fc>)
 80010aa:	801a      	strh	r2, [r3, #0]

  /* Reset circular buffer for storing accelerometer values */
  memset(AccCircBuffer.Data.AXIS_X, 0x00, (AccCircBuffer.Size) * (sizeof(float)));
 80010ac:	4b52      	ldr	r3, [pc, #328]	; (80011f8 <Init_Demo+0x1f8>)
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	461a      	mov	r2, r3
 80010b4:	2100      	movs	r1, #0
 80010b6:	4852      	ldr	r0, [pc, #328]	; (8001200 <Init_Demo+0x200>)
 80010b8:	f00b fe31 	bl	800cd1e <memset>
  memset(AccCircBuffer.Data.AXIS_Y, 0x00, (AccCircBuffer.Size) * (sizeof(float)));
 80010bc:	4b4e      	ldr	r3, [pc, #312]	; (80011f8 <Init_Demo+0x1f8>)
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	461a      	mov	r2, r3
 80010c4:	2100      	movs	r1, #0
 80010c6:	484f      	ldr	r0, [pc, #316]	; (8001204 <Init_Demo+0x204>)
 80010c8:	f00b fe29 	bl	800cd1e <memset>
  memset(AccCircBuffer.Data.AXIS_Z, 0x00, (AccCircBuffer.Size) * (sizeof(float)));
 80010cc:	4b4a      	ldr	r3, [pc, #296]	; (80011f8 <Init_Demo+0x1f8>)
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	461a      	mov	r2, r3
 80010d4:	2100      	movs	r1, #0
 80010d6:	484c      	ldr	r0, [pc, #304]	; (8001208 <Init_Demo+0x208>)
 80010d8:	f00b fe21 	bl	800cd1e <memset>

  /* Reset the TimeDomain parameter values */
  sTimeDomain.AccRms.AXIS_X = 0.0f;
 80010dc:	4b4b      	ldr	r3, [pc, #300]	; (800120c <Init_Demo+0x20c>)
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
  sTimeDomain.AccRms.AXIS_Y = 0.0f;
 80010e4:	4b49      	ldr	r3, [pc, #292]	; (800120c <Init_Demo+0x20c>)
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	605a      	str	r2, [r3, #4]
  sTimeDomain.AccRms.AXIS_Z = 0.0f;
 80010ec:	4b47      	ldr	r3, [pc, #284]	; (800120c <Init_Demo+0x20c>)
 80010ee:	f04f 0200 	mov.w	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  sTimeDomain.AccPeak.AXIS_X = 0.0f;
 80010f4:	4b45      	ldr	r3, [pc, #276]	; (800120c <Init_Demo+0x20c>)
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  sTimeDomain.AccPeak.AXIS_Y = 0.0f;
 80010fc:	4b43      	ldr	r3, [pc, #268]	; (800120c <Init_Demo+0x20c>)
 80010fe:	f04f 0200 	mov.w	r2, #0
 8001102:	61da      	str	r2, [r3, #28]
  sTimeDomain.AccPeak.AXIS_Z = 0.0f;
 8001104:	4b41      	ldr	r3, [pc, #260]	; (800120c <Init_Demo+0x20c>)
 8001106:	f04f 0200 	mov.w	r2, #0
 800110a:	621a      	str	r2, [r3, #32]
  sTimeDomain.SpeedRms.AXIS_X = 0.0f;
 800110c:	4b3f      	ldr	r3, [pc, #252]	; (800120c <Init_Demo+0x20c>)
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	60da      	str	r2, [r3, #12]
  sTimeDomain.SpeedRms.AXIS_Y = 0.0f;
 8001114:	4b3d      	ldr	r3, [pc, #244]	; (800120c <Init_Demo+0x20c>)
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  sTimeDomain.SpeedRms.AXIS_Z = 0.0f;
 800111c:	4b3b      	ldr	r3, [pc, #236]	; (800120c <Init_Demo+0x20c>)
 800111e:	f04f 0200 	mov.w	r2, #0
 8001122:	615a      	str	r2, [r3, #20]

  /* Reset the counters of the number of sums about the calculation of the average */
  AccSumCnt.AXIS_X = 0;
 8001124:	4b3a      	ldr	r3, [pc, #232]	; (8001210 <Init_Demo+0x210>)
 8001126:	2200      	movs	r2, #0
 8001128:	801a      	strh	r2, [r3, #0]
  AccSumCnt.AXIS_Y = 0;
 800112a:	4b39      	ldr	r3, [pc, #228]	; (8001210 <Init_Demo+0x210>)
 800112c:	2200      	movs	r2, #0
 800112e:	805a      	strh	r2, [r3, #2]
  AccSumCnt.AXIS_Z = 0;
 8001130:	4b37      	ldr	r3, [pc, #220]	; (8001210 <Init_Demo+0x210>)
 8001132:	2200      	movs	r2, #0
 8001134:	809a      	strh	r2, [r3, #4]

  MotionSP_SetWindFiltArray(Filter_Params, MotionSP_Parameters.FftSize, (Filt_Type_t)MotionSP_Parameters.window);
 8001136:	4b2f      	ldr	r3, [pc, #188]	; (80011f4 <Init_Demo+0x1f4>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	4a2e      	ldr	r2, [pc, #184]	; (80011f4 <Init_Demo+0x1f4>)
 800113c:	8892      	ldrh	r2, [r2, #4]
 800113e:	b2d2      	uxtb	r2, r2
 8001140:	4619      	mov	r1, r3
 8001142:	4834      	ldr	r0, [pc, #208]	; (8001214 <Init_Demo+0x214>)
 8001144:	f00b f8c2 	bl	800c2cc <MotionSP_SetWindFiltArray>

  /* Reset the flag to enable FFT computation */
  fftIsEnabled = 0;
 8001148:	4b29      	ldr	r3, [pc, #164]	; (80011f0 <Init_Demo+0x1f0>)
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]

  arm_rfft_fast_init_f32(&fftS, MotionSP_Parameters.FftSize);
 800114e:	4b29      	ldr	r3, [pc, #164]	; (80011f4 <Init_Demo+0x1f4>)
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	4619      	mov	r1, r3
 8001154:	4830      	ldr	r0, [pc, #192]	; (8001218 <Init_Demo+0x218>)
 8001156:	f006 f9e5 	bl	8007524 <arm_rfft_fast_init_f32>

  accCircBuffIndexForFft = MotionSP_Parameters.FftSize - 1; /* It is the minimum value to do the first FFT */
 800115a:	4b26      	ldr	r3, [pc, #152]	; (80011f4 <Init_Demo+0x1f4>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	3b01      	subs	r3, #1
 8001160:	b29a      	uxth	r2, r3
 8001162:	4b2e      	ldr	r3, [pc, #184]	; (800121c <Init_Demo+0x21c>)
 8001164:	801a      	strh	r2, [r3, #0]

  /* Enable AXL data to FIFO with no decimation */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation(CUSTOM_LSM6DSL_0, MOTION_ACCELERO, LSM6DSL_FIFO_XL_NO_DEC) != BSP_ERROR_NONE)
 8001166:	2201      	movs	r2, #1
 8001168:	2102      	movs	r1, #2
 800116a:	2000      	movs	r0, #0
 800116c:	f00a fce8 	bl	800bb40 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <Init_Demo+0x17a>
  {
    return 0;
 8001176:	2300      	movs	r3, #0
 8001178:	e031      	b.n	80011de <Init_Demo+0x1de>
  }

  /* Set FIFO ODR to highest value */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value(CUSTOM_LSM6DSL_0, 6660.0f) != BSP_ERROR_NONE)
 800117a:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001220 <Init_Demo+0x220>
 800117e:	2000      	movs	r0, #0
 8001180:	f00a fd28 	bl	800bbd4 <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <Init_Demo+0x18e>
  {
    return 0;
 800118a:	2300      	movs	r3, #0
 800118c:	e027      	b.n	80011de <Init_Demo+0x1de>
  }

  /* Set FIFO watermark level */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level(CUSTOM_LSM6DSL_0, (MotionSP_Parameters.FftSize + 1) * 3) != BSP_ERROR_NONE)
 800118e:	4b19      	ldr	r3, [pc, #100]	; (80011f4 <Init_Demo+0x1f4>)
 8001190:	881b      	ldrh	r3, [r3, #0]
 8001192:	3301      	adds	r3, #1
 8001194:	b29b      	uxth	r3, r3
 8001196:	461a      	mov	r2, r3
 8001198:	0052      	lsls	r2, r2, #1
 800119a:	4413      	add	r3, r2
 800119c:	b29b      	uxth	r3, r3
 800119e:	4619      	mov	r1, r3
 80011a0:	2000      	movs	r0, #0
 80011a2:	f00a fd8f 	bl	800bcc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <Init_Demo+0x1b0>
  {
    return 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	e016      	b.n	80011de <Init_Demo+0x1de>
  }

  /* Set FIFO to stop on FIFO threshold */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth(CUSTOM_LSM6DSL_0, PROPERTY_ENABLE) != BSP_ERROR_NONE)
 80011b0:	2101      	movs	r1, #1
 80011b2:	2000      	movs	r0, #0
 80011b4:	f00a fdae 	bl	800bd14 <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <Init_Demo+0x1c2>
  {
    return 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	e00d      	b.n	80011de <Init_Demo+0x1de>
  }

  if (SensorSetting.hp_filter_available == 0)
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <Init_Demo+0x1e8>)
 80011c4:	7d1b      	ldrb	r3, [r3, #20]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <Init_Demo+0x1ce>
  {
    HP_DC_Changer();
 80011ca:	f000 fa19 	bl	8001600 <HP_DC_Changer>
  }

  /* Measure and calculate ODR */
  if (Meas_Odr() == 0)
 80011ce:	f000 f829 	bl	8001224 <Meas_Odr>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <Init_Demo+0x1dc>
  {
    return 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	e000      	b.n	80011de <Init_Demo+0x1de>
  }

  return 1;
 80011dc:	2301      	movs	r3, #1
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	0800f99c 	.word	0x0800f99c
 80011ec:	20000284 	.word	0x20000284
 80011f0:	200071fc 	.word	0x200071fc
 80011f4:	20005980 	.word	0x20005980
 80011f8:	2000599c 	.word	0x2000599c
 80011fc:	20000394 	.word	0x20000394
 8001200:	200059a4 	.word	0x200059a4
 8001204:	200061a4 	.word	0x200061a4
 8001208:	200069a4 	.word	0x200069a4
 800120c:	200071a4 	.word	0x200071a4
 8001210:	20004d60 	.word	0x20004d60
 8001214:	20004544 	.word	0x20004544
 8001218:	20004d68 	.word	0x20004d68
 800121c:	2000451c 	.word	0x2000451c
 8001220:	45d02000 	.word	0x45d02000

08001224 <Meas_Odr>:
 * @brief  Measure accelerometer real ODR
 * @param  None
 * @retval 1 in case of success 0 otherwise
 */
static uint8_t Meas_Odr(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
  uint8_t  odr_meas_enable = 1;
 800122a:	2301      	movs	r3, #1
 800122c:	73fb      	strb	r3, [r7, #15]
  uint16_t odr_meas_iter = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	81bb      	strh	r3, [r7, #12]
  uint16_t odr_meas_start_time = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	817b      	strh	r3, [r7, #10]
  uint16_t odr_meas_stop_time = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	813b      	strh	r3, [r7, #8]
  uint16_t odr_meas_samples = 150; /* number of measured samples for calculating ODR */
 800123a:	2396      	movs	r3, #150	; 0x96
 800123c:	80fb      	strh	r3, [r7, #6]
  uint32_t start = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	603b      	str	r3, [r7, #0]

  if (!Disable_FIFO())
 8001242:	f000 f9c5 	bl	80015d0 <Disable_FIFO>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d101      	bne.n	8001250 <Meas_Odr+0x2c>
  {
    return 0;
 800124c:	2300      	movs	r3, #0
 800124e:	e0c5      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  /* Set DRDY pulsed mode */
  if (CUSTOM_MOTION_SENSOR_DRDY_Set_Mode(CUSTOM_LSM6DSL_0, LSM6DSL_DRDY_PULSED) != BSP_ERROR_NONE)
 8001250:	2101      	movs	r1, #1
 8001252:	2000      	movs	r0, #0
 8001254:	f00a fe1a 	bl	800be8c <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <Meas_Odr+0x3e>
  {
    return 0;
 800125e:	2300      	movs	r3, #0
 8001260:	e0bc      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  if (!Enable_DRDY())
 8001262:	f000 fa13 	bl	800168c <Enable_DRDY>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <Meas_Odr+0x4c>
  {
    return 0;
 800126c:	2300      	movs	r3, #0
 800126e:	e0b5      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  start = HAL_GetTick();
 8001270:	f006 faa2 	bl	80077b8 <HAL_GetTick>
 8001274:	6038      	str	r0, [r7, #0]

  while (odr_meas_enable)
 8001276:	e032      	b.n	80012de <Meas_Odr+0xba>
  {
    if (((HAL_GetTick() - start) > 1000))
 8001278:	f006 fa9e 	bl	80077b8 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001286:	d901      	bls.n	800128c <Meas_Odr+0x68>
    {
      return 0;
 8001288:	2300      	movs	r3, #0
 800128a:	e0a7      	b.n	80013dc <Meas_Odr+0x1b8>
    }

    if (AccIntReceived)
 800128c:	4b55      	ldr	r3, [pc, #340]	; (80013e4 <Meas_Odr+0x1c0>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d023      	beq.n	80012de <Meas_Odr+0xba>
    {
      AccIntReceived = 0;
 8001296:	4b53      	ldr	r3, [pc, #332]	; (80013e4 <Meas_Odr+0x1c0>)
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]

      /* Get start time */
      if (odr_meas_iter == 0)
 800129c:	89bb      	ldrh	r3, [r7, #12]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d107      	bne.n	80012b2 <Meas_Odr+0x8e>
      {
        IntCurrentTime1 = HAL_GetTick();
 80012a2:	f006 fa89 	bl	80077b8 <HAL_GetTick>
 80012a6:	4603      	mov	r3, r0
 80012a8:	4a4f      	ldr	r2, [pc, #316]	; (80013e8 <Meas_Odr+0x1c4>)
 80012aa:	6013      	str	r3, [r2, #0]
        odr_meas_start_time = IntCurrentTime1;
 80012ac:	4b4e      	ldr	r3, [pc, #312]	; (80013e8 <Meas_Odr+0x1c4>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	817b      	strh	r3, [r7, #10]
      }

      /* Get stop time */
      if (odr_meas_iter == odr_meas_samples - 1)
 80012b2:	89ba      	ldrh	r2, [r7, #12]
 80012b4:	88fb      	ldrh	r3, [r7, #6]
 80012b6:	3b01      	subs	r3, #1
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d109      	bne.n	80012d0 <Meas_Odr+0xac>
      {
        IntCurrentTime2 = HAL_GetTick();
 80012bc:	f006 fa7c 	bl	80077b8 <HAL_GetTick>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4a4a      	ldr	r2, [pc, #296]	; (80013ec <Meas_Odr+0x1c8>)
 80012c4:	6013      	str	r3, [r2, #0]
        odr_meas_stop_time = IntCurrentTime2;
 80012c6:	4b49      	ldr	r3, [pc, #292]	; (80013ec <Meas_Odr+0x1c8>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	813b      	strh	r3, [r7, #8]
        odr_meas_enable = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	73fb      	strb	r3, [r7, #15]
      }

      /* Stop after measuring "odr_meas_samples" values */
      if (odr_meas_iter < odr_meas_samples)
 80012d0:	89ba      	ldrh	r2, [r7, #12]
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d202      	bcs.n	80012de <Meas_Odr+0xba>
      {
        odr_meas_iter++;
 80012d8:	89bb      	ldrh	r3, [r7, #12]
 80012da:	3301      	adds	r3, #1
 80012dc:	81bb      	strh	r3, [r7, #12]
  while (odr_meas_enable)
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d1c9      	bne.n	8001278 <Meas_Odr+0x54>
      }
    }
  }

  /* Calculate measured ODR */
  AcceleroODR.Frequency = ((float)(1000 * odr_meas_samples) / (odr_meas_stop_time - odr_meas_start_time));
 80012e4:	88fb      	ldrh	r3, [r7, #6]
 80012e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012ea:	fb02 f303 	mul.w	r3, r2, r3
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012f6:	893a      	ldrh	r2, [r7, #8]
 80012f8:	897b      	ldrh	r3, [r7, #10]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001308:	4b39      	ldr	r3, [pc, #228]	; (80013f0 <Meas_Odr+0x1cc>)
 800130a:	edc3 7a00 	vstr	s15, [r3]

  if (AcceleroODR.Frequency != 0)
 800130e:	4b38      	ldr	r3, [pc, #224]	; (80013f0 <Meas_Odr+0x1cc>)
 8001310:	edd3 7a00 	vldr	s15, [r3]
 8001314:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131c:	d009      	beq.n	8001332 <Meas_Odr+0x10e>
  {
    AcceleroODR.Period = 1 / AcceleroODR.Frequency;
 800131e:	4b34      	ldr	r3, [pc, #208]	; (80013f0 <Meas_Odr+0x1cc>)
 8001320:	ed93 7a00 	vldr	s14, [r3]
 8001324:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001328:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132c:	4b30      	ldr	r3, [pc, #192]	; (80013f0 <Meas_Odr+0x1cc>)
 800132e:	edc3 7a01 	vstr	s15, [r3, #4]
  }

  AcceleroODR.Tau = exp(-(float)(1000 * AcceleroODR.Period) / MotionSP_Parameters.tau);
 8001332:	4b2f      	ldr	r3, [pc, #188]	; (80013f0 <Meas_Odr+0x1cc>)
 8001334:	edd3 7a01 	vldr	s15, [r3, #4]
 8001338:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80013f4 <Meas_Odr+0x1d0>
 800133c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001340:	eeb1 7a67 	vneg.f32	s14, s15
 8001344:	4b2c      	ldr	r3, [pc, #176]	; (80013f8 <Meas_Odr+0x1d4>)
 8001346:	885b      	ldrh	r3, [r3, #2]
 8001348:	ee07 3a90 	vmov	s15, r3
 800134c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001350:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001354:	ee16 0a90 	vmov	r0, s13
 8001358:	f7ff f956 	bl	8000608 <__aeabi_f2d>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	ec43 2b10 	vmov	d0, r2, r3
 8001364:	f00e f878 	bl	800f458 <exp>
 8001368:	ec53 2b10 	vmov	r2, r3, d0
 800136c:	4610      	mov	r0, r2
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff fc7a 	bl	8000c68 <__aeabi_d2f>
 8001374:	4603      	mov	r3, r0
 8001376:	4a1e      	ldr	r2, [pc, #120]	; (80013f0 <Meas_Odr+0x1cc>)
 8001378:	6093      	str	r3, [r2, #8]

  /* Disable accelerometer to avoid interrupt conflicts on highest ODRs */
  if (CUSTOM_MOTION_SENSOR_Disable(CUSTOM_LSM6DSL_0, MOTION_ACCELERO) != BSP_ERROR_NONE)
 800137a:	2102      	movs	r1, #2
 800137c:	2000      	movs	r0, #0
 800137e:	f00a f99b 	bl	800b6b8 <CUSTOM_MOTION_SENSOR_Disable>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <Meas_Odr+0x168>
  {
    return 0;
 8001388:	2300      	movs	r3, #0
 800138a:	e027      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  if (!Disable_DRDY())
 800138c:	f000 f9a0 	bl	80016d0 <Disable_DRDY>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <Meas_Odr+0x176>
  {
    return 0;
 8001396:	2300      	movs	r3, #0
 8001398:	e020      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  /* Set DRDY latched mode */
  if (CUSTOM_MOTION_SENSOR_DRDY_Set_Mode(CUSTOM_LSM6DSL_0, LSM6DSL_DRDY_LATCHED) != BSP_ERROR_NONE)
 800139a:	2100      	movs	r1, #0
 800139c:	2000      	movs	r0, #0
 800139e:	f00a fd75 	bl	800be8c <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <Meas_Odr+0x188>
  {
    return 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	e017      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  /* Enable accelerometer */
  if (CUSTOM_MOTION_SENSOR_Enable(CUSTOM_LSM6DSL_0, MOTION_ACCELERO) != BSP_ERROR_NONE)
 80013ac:	2102      	movs	r1, #2
 80013ae:	2000      	movs	r0, #0
 80013b0:	f00a f940 	bl	800b634 <CUSTOM_MOTION_SENSOR_Enable>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <Meas_Odr+0x19a>
  {
    return 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e00e      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  /* Enable FIFO full flag interrupt */
  if (!Enable_FIFO())
 80013be:	f000 f8f9 	bl	80015b4 <Enable_FIFO>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <Meas_Odr+0x1a8>
  {
    return 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	e007      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  if (!Restart_FIFO())
 80013cc:	f000 f816 	bl	80013fc <Restart_FIFO>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <Meas_Odr+0x1b6>
  {
    return 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e000      	b.n	80013dc <Meas_Odr+0x1b8>
  }

  return 1;
 80013da:	2301      	movs	r3, #1
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000280 	.word	0x20000280
 80013e8:	20000288 	.word	0x20000288
 80013ec:	2000028c 	.word	0x2000028c
 80013f0:	20007240 	.word	0x20007240
 80013f4:	447a0000 	.word	0x447a0000
 80013f8:	20005980 	.word	0x20005980

080013fc <Restart_FIFO>:
  * @param  None
  * @retval 1 in case of success
  * @retval 0 in case of failure
  */
uint8_t Restart_FIFO(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  AccIntReceived = 0;
 8001400:	4b0b      	ldr	r3, [pc, #44]	; (8001430 <Restart_FIFO+0x34>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]

  /* FIFO Bypass Mode */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_Mode(CUSTOM_LSM6DSL_0, LSM6DSL_BYPASS_MODE) != BSP_ERROR_NONE)
 8001406:	2100      	movs	r1, #0
 8001408:	2000      	movs	r0, #0
 800140a:	f00a fcab 	bl	800bd64 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <Restart_FIFO+0x1c>
  {
    return 0;
 8001414:	2300      	movs	r3, #0
 8001416:	e009      	b.n	800142c <Restart_FIFO+0x30>
  }

  /* FIFO Mode*/
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_Mode(CUSTOM_LSM6DSL_0, LSM6DSL_FIFO_MODE) != BSP_ERROR_NONE)
 8001418:	2101      	movs	r1, #1
 800141a:	2000      	movs	r0, #0
 800141c:	f00a fca2 	bl	800bd64 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <Restart_FIFO+0x2e>
  {
    return 0;
 8001426:	2300      	movs	r3, #0
 8001428:	e000      	b.n	800142c <Restart_FIFO+0x30>
  }

  return 1;
 800142a:	2301      	movs	r3, #1
}
 800142c:	4618      	mov	r0, r3
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000280 	.word	0x20000280

08001434 <Collect_Data>:
  * @param  None
  * @retval 1 in case of success
  * @retval 0 otherwise
  */
uint8_t Collect_Data(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	; 0x28
 8001438:	af00      	add	r7, sp, #0
  uint16_t pattern;
  uint16_t samples_in_fifo = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	83bb      	strh	r3, [r7, #28]
  int32_t acceleration;
  uint32_t start = HAL_GetTick();
 800143e:	f006 f9bb 	bl	80077b8 <HAL_GetTick>
 8001442:	6238      	str	r0, [r7, #32]
  SensorVal_f_t single_data;
  SensorVal_f_t single_data_no_dc;
  uint8_t exit_cond = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  //printf("FinishAvgFlag = %d, fftIsEnabled = %d, AccIntReceived = %d\n",FinishAvgFlag, fftIsEnabled, AccIntReceived);
  if (FinishAvgFlag == 0 && fftIsEnabled == 0 && AccIntReceived == 1)
 800144a:	4b52      	ldr	r3, [pc, #328]	; (8001594 <Collect_Data+0x160>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	f040 809a 	bne.w	8001588 <Collect_Data+0x154>
 8001454:	4b50      	ldr	r3, [pc, #320]	; (8001598 <Collect_Data+0x164>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	f040 8095 	bne.w	8001588 <Collect_Data+0x154>
 800145e:	4b4f      	ldr	r3, [pc, #316]	; (800159c <Collect_Data+0x168>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b01      	cmp	r3, #1
 8001466:	f040 808f 	bne.w	8001588 <Collect_Data+0x154>
  {
    AccIntReceived = 0;
 800146a:	4b4c      	ldr	r3, [pc, #304]	; (800159c <Collect_Data+0x168>)
 800146c:	2200      	movs	r2, #0
 800146e:	701a      	strb	r2, [r3, #0]

    CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples(CUSTOM_LSM6DSL_0, &samples_in_fifo);
 8001470:	f107 031c 	add.w	r3, r7, #28
 8001474:	4619      	mov	r1, r3
 8001476:	2000      	movs	r0, #0
 8001478:	f00a fb3c 	bl	800baf4 <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples>

    if ((samples_in_fifo / 3U) < MotionSP_Parameters.FftSize)
 800147c:	8bbb      	ldrh	r3, [r7, #28]
 800147e:	4a48      	ldr	r2, [pc, #288]	; (80015a0 <Collect_Data+0x16c>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	085b      	lsrs	r3, r3, #1
 8001486:	b29a      	uxth	r2, r3
 8001488:	4b46      	ldr	r3, [pc, #280]	; (80015a4 <Collect_Data+0x170>)
 800148a:	881b      	ldrh	r3, [r3, #0]
 800148c:	429a      	cmp	r2, r3
 800148e:	d270      	bcs.n	8001572 <Collect_Data+0x13e>
    {
      Restart_FIFO();
 8001490:	f7ff ffb4 	bl	80013fc <Restart_FIFO>
      return 0;
 8001494:	2300      	movs	r3, #0
 8001496:	e078      	b.n	800158a <Collect_Data+0x156>
    }

    while (fftIsEnabled == 0)
    {
      if (((HAL_GetTick() - start) > 6000))
 8001498:	f006 f98e 	bl	80077b8 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	6a3b      	ldr	r3, [r7, #32]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	f241 7270 	movw	r2, #6000	; 0x1770
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d903      	bls.n	80014b2 <Collect_Data+0x7e>
      {
        Restart_FIFO();
 80014aa:	f7ff ffa7 	bl	80013fc <Restart_FIFO>
        return 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e06b      	b.n	800158a <Collect_Data+0x156>
      }

      CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern(CUSTOM_LSM6DSL_0, &pattern);
 80014b2:	f107 031e 	add.w	r3, r7, #30
 80014b6:	4619      	mov	r1, r3
 80014b8:	2000      	movs	r0, #0
 80014ba:	f00a fc7b 	bl	800bdb4 <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern>
      CUSTOM_MOTION_SENSOR_FIFO_Get_Axis(CUSTOM_LSM6DSL_0, MOTION_ACCELERO, &acceleration);
 80014be:	f107 0318 	add.w	r3, r7, #24
 80014c2:	461a      	mov	r2, r3
 80014c4:	2102      	movs	r1, #2
 80014c6:	2000      	movs	r0, #0
 80014c8:	f00a fc9a 	bl	800be00 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis>
      //printf("pattern: %d\n",pattern);
      switch (pattern)
 80014cc:	8bfb      	ldrh	r3, [r7, #30]
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d016      	beq.n	8001500 <Collect_Data+0xcc>
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	dc43      	bgt.n	800155e <Collect_Data+0x12a>
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <Collect_Data+0xac>
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d008      	beq.n	80014f0 <Collect_Data+0xbc>
 80014de:	e03e      	b.n	800155e <Collect_Data+0x12a>
      {
        case X_AXIS:
          single_data.AXIS_X = (float)acceleration;
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	ee07 3a90 	vmov	s15, r3
 80014e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ea:	edc7 7a03 	vstr	s15, [r7, #12]
          break;
 80014ee:	e03a      	b.n	8001566 <Collect_Data+0x132>

        case Y_AXIS:
          single_data.AXIS_Y = (float)acceleration;
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	edc7 7a04 	vstr	s15, [r7, #16]
          break;
 80014fe:	e032      	b.n	8001566 <Collect_Data+0x132>

        case Z_AXIS:
          single_data.AXIS_Z = (float)acceleration;
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	ee07 3a90 	vmov	s15, r3
 8001506:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800150a:	edc7 7a05 	vstr	s15, [r7, #20]

          /* Remove DC offset */
          MotionSP_accDelOffset(&single_data_no_dc, &single_data, DC_SMOOTH, RestartFlag);
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <Collect_Data+0x174>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	b29a      	uxth	r2, r3
 8001514:	f107 010c 	add.w	r1, r7, #12
 8001518:	463b      	mov	r3, r7
 800151a:	ed9f 0a24 	vldr	s0, [pc, #144]	; 80015ac <Collect_Data+0x178>
 800151e:	4618      	mov	r0, r3
 8001520:	f00a fcdc 	bl	800bedc <MotionSP_accDelOffset>

          /* Fill the accelero circular buffer */
          MotionSP_CreateAccCircBuffer(&AccCircBuffer, single_data_no_dc);
 8001524:	edd7 6a00 	vldr	s13, [r7]
 8001528:	ed97 7a01 	vldr	s14, [r7, #4]
 800152c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001530:	eeb0 0a66 	vmov.f32	s0, s13
 8001534:	eef0 0a47 	vmov.f32	s1, s14
 8001538:	eeb0 1a67 	vmov.f32	s2, s15
 800153c:	481c      	ldr	r0, [pc, #112]	; (80015b0 <Collect_Data+0x17c>)
 800153e:	f00a fd69 	bl	800c014 <MotionSP_CreateAccCircBuffer>
          //MotionSP_CreateAccCircBuffer(&AccCircBuffer, single_data);

          if (AccCircBuffer.Ovf == 1)
 8001542:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <Collect_Data+0x17c>)
 8001544:	791b      	ldrb	r3, [r3, #4]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d105      	bne.n	8001556 <Collect_Data+0x122>
          {
            fftIsEnabled = 1;
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <Collect_Data+0x164>)
 800154c:	2201      	movs	r2, #1
 800154e:	701a      	strb	r2, [r3, #0]
            AccCircBuffer.Ovf = 0;
 8001550:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <Collect_Data+0x17c>)
 8001552:	2200      	movs	r2, #0
 8001554:	711a      	strb	r2, [r3, #4]
          }


          RestartFlag = 0;
 8001556:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <Collect_Data+0x174>)
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]
          break;
 800155c:	e003      	b.n	8001566 <Collect_Data+0x132>

        default:
          exit_cond = 1;
 800155e:	2301      	movs	r3, #1
 8001560:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          break;
 8001564:	bf00      	nop
      }

      if (exit_cond)
 8001566:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <Collect_Data+0x13e>
      {
        return 0;
 800156e:	2300      	movs	r3, #0
 8001570:	e00b      	b.n	800158a <Collect_Data+0x156>
    while (fftIsEnabled == 0)
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <Collect_Data+0x164>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d08e      	beq.n	8001498 <Collect_Data+0x64>
      }
    }

    if (!Restart_FIFO())
 800157a:	f7ff ff3f 	bl	80013fc <Restart_FIFO>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <Collect_Data+0x154>
    {
      return 0;
 8001584:	2300      	movs	r3, #0
 8001586:	e000      	b.n	800158a <Collect_Data+0x156>
    }
  }

  return 1;
 8001588:	2301      	movs	r3, #1
}
 800158a:	4618      	mov	r0, r3
 800158c:	3728      	adds	r7, #40	; 0x28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000723c 	.word	0x2000723c
 8001598:	200071fc 	.word	0x200071fc
 800159c:	20000280 	.word	0x20000280
 80015a0:	aaaaaaab 	.word	0xaaaaaaab
 80015a4:	20005980 	.word	0x20005980
 80015a8:	20000000 	.word	0x20000000
 80015ac:	3f79999a 	.word	0x3f79999a
 80015b0:	2000599c 	.word	0x2000599c

080015b4 <Enable_FIFO>:
  * @param  None
  * @retval 1 in case of success
  * @retval 0 in case of failure
  */
static uint8_t Enable_FIFO(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  /* Enable FIFO full flag interrupt */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full(CUSTOM_LSM6DSL_0, PROPERTY_ENABLE) != BSP_ERROR_NONE)
 80015b8:	2101      	movs	r1, #1
 80015ba:	2000      	movs	r0, #0
 80015bc:	f00a fb32 	bl	800bc24 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <Enable_FIFO+0x16>
  {
    return 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e000      	b.n	80015cc <Enable_FIFO+0x18>
  }

  return 1;
 80015ca:	2301      	movs	r3, #1
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <Disable_FIFO>:
  * @param  None
  * @retval 1 in case of success
  * @retval 0 in case of failure
  */
static uint8_t Disable_FIFO(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* Set FIFO to bypass mode */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_Mode(CUSTOM_LSM6DSL_0, LSM6DSL_BYPASS_MODE) != BSP_ERROR_NONE)
 80015d4:	2100      	movs	r1, #0
 80015d6:	2000      	movs	r0, #0
 80015d8:	f00a fbc4 	bl	800bd64 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <Disable_FIFO+0x16>
  {
    return 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	e009      	b.n	80015fa <Disable_FIFO+0x2a>
  }

  /* Disable FIFO full flag interrupt */
  if (CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full(CUSTOM_LSM6DSL_0, PROPERTY_DISABLE) != BSP_ERROR_NONE)
 80015e6:	2100      	movs	r1, #0
 80015e8:	2000      	movs	r0, #0
 80015ea:	f00a fb1b 	bl	800bc24 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <Disable_FIFO+0x28>
  {
    return 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	e000      	b.n	80015fa <Disable_FIFO+0x2a>
  }

  return 1;
 80015f8:	2301      	movs	r3, #1
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <HP_DC_Changer>:
 * @brief  Changes HP to DCnull and vice versa in main menu options
 * @param  None
 * @retval void
 */
static void HP_DC_Changer(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
  uint8_t ret_err = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	71fb      	strb	r3, [r7, #7]
  uint8_t data;

  if (GuiSettings.switch_HP_to_DC_null)
 800160a:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <HP_DC_Changer+0x80>)
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d006      	beq.n	8001620 <HP_DC_Changer+0x20>
  {
    GuiSettings.switch_HP_to_DC_null = 0;
 8001612:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <HP_DC_Changer+0x80>)
 8001614:	2200      	movs	r2, #0
 8001616:	705a      	strb	r2, [r3, #1]
    GuiSettings.hp_filter = 0;
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <HP_DC_Changer+0x80>)
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]
      GuiSettings.switch_HP_to_DC_null = 1;
      GuiSettings.hp_filter = 0;
      fftIsEnabled = 0;
    }
  }
}
 800161e:	e02a      	b.n	8001676 <HP_DC_Changer+0x76>
    if (SensorSetting.hp_filter_available)
 8001620:	4b18      	ldr	r3, [pc, #96]	; (8001684 <HP_DC_Changer+0x84>)
 8001622:	7d1b      	ldrb	r3, [r3, #20]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d01a      	beq.n	800165e <HP_DC_Changer+0x5e>
      if (CUSTOM_MOTION_SENSOR_Read_Register(CUSTOM_LSM6DSL_0, LSM6DSL_CTRL8_XL, &data) != BSP_ERROR_NONE)
 8001628:	1dbb      	adds	r3, r7, #6
 800162a:	461a      	mov	r2, r3
 800162c:	2117      	movs	r1, #23
 800162e:	2000      	movs	r0, #0
 8001630:	f00a fa0e 	bl	800ba50 <CUSTOM_MOTION_SENSOR_Read_Register>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HP_DC_Changer+0x3e>
        ret_err = 1;
 800163a:	2301      	movs	r3, #1
 800163c:	71fb      	strb	r3, [r7, #7]
      data &= LSM6DSL_HP_DISABLE;
 800163e:	79bb      	ldrb	r3, [r7, #6]
 8001640:	f023 0304 	bic.w	r3, r3, #4
 8001644:	b2db      	uxtb	r3, r3
 8001646:	71bb      	strb	r3, [r7, #6]
      if (CUSTOM_MOTION_SENSOR_Write_Register(CUSTOM_LSM6DSL_0, LSM6DSL_CTRL8_XL, data) != BSP_ERROR_NONE)
 8001648:	79bb      	ldrb	r3, [r7, #6]
 800164a:	461a      	mov	r2, r3
 800164c:	2117      	movs	r1, #23
 800164e:	2000      	movs	r0, #0
 8001650:	f00a fa26 	bl	800baa0 <CUSTOM_MOTION_SENSOR_Write_Register>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <HP_DC_Changer+0x5e>
        ret_err = 1;
 800165a:	2301      	movs	r3, #1
 800165c:	71fb      	strb	r3, [r7, #7]
    if (ret_err == 0)
 800165e:	79fb      	ldrb	r3, [r7, #7]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d108      	bne.n	8001676 <HP_DC_Changer+0x76>
      GuiSettings.switch_HP_to_DC_null = 1;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HP_DC_Changer+0x80>)
 8001666:	2201      	movs	r2, #1
 8001668:	705a      	strb	r2, [r3, #1]
      GuiSettings.hp_filter = 0;
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HP_DC_Changer+0x80>)
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
      fftIsEnabled = 0;
 8001670:	4b05      	ldr	r3, [pc, #20]	; (8001688 <HP_DC_Changer+0x88>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000284 	.word	0x20000284
 8001684:	0800f99c 	.word	0x0800f99c
 8001688:	200071fc 	.word	0x200071fc

0800168c <Enable_DRDY>:
  * @param  None
  * @retval 1 in case of success
  * @retval 0 in case of failure
  */
static uint8_t Enable_DRDY(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  CUSTOM_MOTION_SENSOR_AxesRaw_t axes;

  AccIntReceived = 0;
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <Enable_DRDY+0x40>)
 8001694:	2200      	movs	r2, #0
 8001696:	701a      	strb	r2, [r3, #0]

  /* Enable DRDY */

  if ( CUSTOM_MOTION_SENSOR_Set_INT1_DRDY(CUSTOM_LSM6DSL_0, ENABLE) != BSP_ERROR_NONE)
 8001698:	2101      	movs	r1, #1
 800169a:	2000      	movs	r0, #0
 800169c:	f00a faea 	bl	800bc74 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <Enable_DRDY+0x1e>
  {
    return 0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	e00b      	b.n	80016c2 <Enable_DRDY+0x36>
  }

  /* Clear DRDY */
  if (CUSTOM_MOTION_SENSOR_GetAxesRaw(CUSTOM_LSM6DSL_0, MOTION_ACCELERO, &axes) != BSP_ERROR_NONE)
 80016aa:	463b      	mov	r3, r7
 80016ac:	461a      	mov	r2, r3
 80016ae:	2102      	movs	r1, #2
 80016b0:	2000      	movs	r0, #0
 80016b2:	f00a f843 	bl	800b73c <CUSTOM_MOTION_SENSOR_GetAxesRaw>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <Enable_DRDY+0x34>
  {
    return 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	e000      	b.n	80016c2 <Enable_DRDY+0x36>
  }

  return 1;
 80016c0:	2301      	movs	r3, #1
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000280 	.word	0x20000280

080016d0 <Disable_DRDY>:
  * @param  None
  * @retval 1 in case of success
  * @retval 0 in case of failure
  */
static uint8_t Disable_DRDY(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* Disable DRDY */
  if (CUSTOM_MOTION_SENSOR_Set_INT1_DRDY(CUSTOM_LSM6DSL_0, DISABLE) != BSP_ERROR_NONE)
 80016d4:	2100      	movs	r1, #0
 80016d6:	2000      	movs	r0, #0
 80016d8:	f00a facc 	bl	800bc74 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <Disable_DRDY+0x16>
  {
    return 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	e000      	b.n	80016e8 <Disable_DRDY+0x18>
  }

  return 1;
 80016e6:	2301      	movs	r3, #1
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	bd80      	pop	{r7, pc}

080016ec <Init_Sensors>:
 * @brief  Initialize all sensors
 * @param  None
 * @retval None
 */
void Init_Sensors(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  (void)CUSTOM_MOTION_SENSOR_Init(CUSTOM_LSM6DSL_0, MOTION_ACCELERO);
 80016f0:	2102      	movs	r1, #2
 80016f2:	2000      	movs	r0, #0
 80016f4:	f009 ff16 	bl	800b524 <CUSTOM_MOTION_SENSOR_Init>

  /* Set accelerometer:
   *   - ODR >= 416Hz
   *   - FS   = <-2g, 2g>
   */
  (void)CUSTOM_MOTION_SENSOR_SetOutputDataRate(CUSTOM_LSM6DSL_0, MOTION_ACCELERO, LSM6DSL_DEFAULT_ODR);
 80016f8:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8001718 <Init_Sensors+0x2c>
 80016fc:	2102      	movs	r1, #2
 80016fe:	2000      	movs	r0, #0
 8001700:	f00a f860 	bl	800b7c4 <CUSTOM_MOTION_SENSOR_SetOutputDataRate>
  (void)CUSTOM_MOTION_SENSOR_SetFullScale(CUSTOM_LSM6DSL_0, MOTION_ACCELERO, LSM6DSL_DEFAULT_FS);
 8001704:	2202      	movs	r2, #2
 8001706:	2102      	movs	r1, #2
 8001708:	2000      	movs	r0, #0
 800170a:	f00a f8a1 	bl	800b850 <CUSTOM_MOTION_SENSOR_SetFullScale>
  set_mems_int_pin_a_exti();
 800170e:	f009 fedb 	bl	800b4c8 <set_mems_int_pin_a_exti>
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	43d08000 	.word	0x43d08000

0800171c <MX_DFSDM1_Init>:

DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001722:	4a19      	ldr	r2, [pc, #100]	; (8001788 <MX_DFSDM1_Init+0x6c>)
 8001724:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001728:	2201      	movs	r2, #1
 800172a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_DFSDM1_Init+0x68>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001734:	2202      	movs	r2, #2
 8001736:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <MX_DFSDM1_Init+0x68>)
 800173a:	2200      	movs	r2, #0
 800173c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001740:	2200      	movs	r2, #0
 8001742:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001744:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001746:	f44f 7280 	mov.w	r2, #256	; 0x100
 800174a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800174c:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <MX_DFSDM1_Init+0x68>)
 800174e:	2200      	movs	r2, #0
 8001750:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001752:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001754:	2204      	movs	r2, #4
 8001756:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001758:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <MX_DFSDM1_Init+0x68>)
 800175a:	2200      	movs	r2, #0
 800175c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 800175e:	4b09      	ldr	r3, [pc, #36]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001760:	2201      	movs	r2, #1
 8001762:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8001764:	4b07      	ldr	r3, [pc, #28]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001766:	2200      	movs	r2, #0
 8001768:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800176a:	4b06      	ldr	r3, [pc, #24]	; (8001784 <MX_DFSDM1_Init+0x68>)
 800176c:	2200      	movs	r2, #0
 800176e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8001770:	4804      	ldr	r0, [pc, #16]	; (8001784 <MX_DFSDM1_Init+0x68>)
 8001772:	f006 f995 	bl	8007aa0 <HAL_DFSDM_ChannelInit>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 800177c:	f000 fc0e 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200043bc 	.word	0x200043bc
 8001788:	40016020 	.word	0x40016020

0800178c <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b0ac      	sub	sp, #176	; 0xb0
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	2288      	movs	r2, #136	; 0x88
 80017aa:	2100      	movs	r1, #0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f00b fab6 	bl	800cd1e <memset>
  if(DFSDM1_Init == 0)
 80017b2:	4b25      	ldr	r3, [pc, #148]	; (8001848 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d142      	bne.n	8001840 <HAL_DFSDM_ChannelMspInit+0xb4>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80017ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017c6:	f107 0314 	add.w	r3, r7, #20
 80017ca:	4618      	mov	r0, r3
 80017cc:	f008 f9f4 	bl	8009bb8 <HAL_RCCEx_PeriphCLKConfig>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80017d6:	f000 fbe1 	bl	8001f9c <Error_Handler>
    }

    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80017da:	4b1c      	ldr	r3, [pc, #112]	; (800184c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80017dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017de:	4a1b      	ldr	r2, [pc, #108]	; (800184c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80017e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017e4:	6613      	str	r3, [r2, #96]	; 0x60
 80017e6:	4b19      	ldr	r3, [pc, #100]	; (800184c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80017e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017f2:	4b16      	ldr	r3, [pc, #88]	; (800184c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f6:	4a15      	ldr	r2, [pc, #84]	; (800184c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80017f8:	f043 0310 	orr.w	r3, r3, #16
 80017fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001802:	f003 0310 	and.w	r3, r3, #16
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800180a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800180e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001812:	2302      	movs	r3, #2
 8001814:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001824:	2306      	movs	r3, #6
 8001826:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800182a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800182e:	4619      	mov	r1, r3
 8001830:	4807      	ldr	r0, [pc, #28]	; (8001850 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001832:	f006 fa9f 	bl	8007d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001836:	4b04      	ldr	r3, [pc, #16]	; (8001848 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	4a02      	ldr	r2, [pc, #8]	; (8001848 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800183e:	6013      	str	r3, [r2, #0]
  }
}
 8001840:	bf00      	nop
 8001842:	37b0      	adds	r7, #176	; 0xb0
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000290 	.word	0x20000290
 800184c:	40021000 	.word	0x40021000
 8001850:	48001000 	.word	0x48001000

08001854 <MX_GPIO_Init>:
     PD6   ------> USART2_RX
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	; 0x28
 8001858:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]
 8001864:	609a      	str	r2, [r3, #8]
 8001866:	60da      	str	r2, [r3, #12]
 8001868:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800186a:	4bbb      	ldr	r3, [pc, #748]	; (8001b58 <MX_GPIO_Init+0x304>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186e:	4aba      	ldr	r2, [pc, #744]	; (8001b58 <MX_GPIO_Init+0x304>)
 8001870:	f043 0310 	orr.w	r3, r3, #16
 8001874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001876:	4bb8      	ldr	r3, [pc, #736]	; (8001b58 <MX_GPIO_Init+0x304>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187a:	f003 0310 	and.w	r3, r3, #16
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001882:	4bb5      	ldr	r3, [pc, #724]	; (8001b58 <MX_GPIO_Init+0x304>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	4ab4      	ldr	r2, [pc, #720]	; (8001b58 <MX_GPIO_Init+0x304>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188e:	4bb2      	ldr	r3, [pc, #712]	; (8001b58 <MX_GPIO_Init+0x304>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800189a:	4baf      	ldr	r3, [pc, #700]	; (8001b58 <MX_GPIO_Init+0x304>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	4aae      	ldr	r2, [pc, #696]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a6:	4bac      	ldr	r3, [pc, #688]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b2:	4ba9      	ldr	r3, [pc, #676]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b6:	4aa8      	ldr	r2, [pc, #672]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018b8:	f043 0302 	orr.w	r3, r3, #2
 80018bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018be:	4ba6      	ldr	r3, [pc, #664]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ca:	4ba3      	ldr	r3, [pc, #652]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ce:	4aa2      	ldr	r2, [pc, #648]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018d0:	f043 0308 	orr.w	r3, r3, #8
 80018d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018d6:	4ba0      	ldr	r3, [pc, #640]	; (8001b58 <MX_GPIO_Init+0x304>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	f44f 718a 	mov.w	r1, #276	; 0x114
 80018e8:	489c      	ldr	r0, [pc, #624]	; (8001b5c <MX_GPIO_Init+0x308>)
 80018ea:	f006 fce1 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f248 1104 	movw	r1, #33028	; 0x8104
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f8:	f006 fcda 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 80018fc:	2200      	movs	r2, #0
 80018fe:	f24b 0114 	movw	r1, #45076	; 0xb014
 8001902:	4897      	ldr	r0, [pc, #604]	; (8001b60 <MX_GPIO_Init+0x30c>)
 8001904:	f006 fcd4 	bl	80082b0 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	f241 0181 	movw	r1, #4225	; 0x1081
 800190e:	4895      	ldr	r0, [pc, #596]	; (8001b64 <MX_GPIO_Init+0x310>)
 8001910:	f006 fcce 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001914:	2201      	movs	r2, #1
 8001916:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191a:	4892      	ldr	r0, [pc, #584]	; (8001b64 <MX_GPIO_Init+0x310>)
 800191c:	f006 fcc8 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001920:	2200      	movs	r2, #0
 8001922:	f44f 7110 	mov.w	r1, #576	; 0x240
 8001926:	4890      	ldr	r0, [pc, #576]	; (8001b68 <MX_GPIO_Init+0x314>)
 8001928:	f006 fcc2 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 800192c:	2201      	movs	r2, #1
 800192e:	2120      	movs	r1, #32
 8001930:	488b      	ldr	r0, [pc, #556]	; (8001b60 <MX_GPIO_Init+0x30c>)
 8001932:	f006 fcbd 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001936:	2201      	movs	r2, #1
 8001938:	2101      	movs	r1, #1
 800193a:	4888      	ldr	r0, [pc, #544]	; (8001b5c <MX_GPIO_Init+0x308>)
 800193c:	f006 fcb8 	bl	80082b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001940:	f240 1315 	movw	r3, #277	; 0x115
 8001944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001946:	2301      	movs	r3, #1
 8001948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194e:	2300      	movs	r3, #0
 8001950:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	4619      	mov	r1, r3
 8001958:	4880      	ldr	r0, [pc, #512]	; (8001b5c <MX_GPIO_Init+0x308>)
 800195a:	f006 fa0b 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800195e:	236a      	movs	r3, #106	; 0x6a
 8001960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001962:	4b82      	ldr	r3, [pc, #520]	; (8001b6c <MX_GPIO_Init+0x318>)
 8001964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	4619      	mov	r1, r3
 8001970:	487a      	ldr	r0, [pc, #488]	; (8001b5c <MX_GPIO_Init+0x308>)
 8001972:	f006 f9ff 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001976:	233f      	movs	r3, #63	; 0x3f
 8001978:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800197a:	230b      	movs	r3, #11
 800197c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	4877      	ldr	r0, [pc, #476]	; (8001b68 <MX_GPIO_Init+0x314>)
 800198a:	f006 f9f3 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 800198e:	2303      	movs	r3, #3
 8001990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800199e:	2308      	movs	r3, #8
 80019a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ac:	f006 f9e2 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80019b0:	f248 1304 	movw	r3, #33028	; 0x8104
 80019b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b6:	2301      	movs	r3, #1
 80019b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019be:	2300      	movs	r3, #0
 80019c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019cc:	f006 f9d2 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80019d0:	2308      	movs	r3, #8
 80019d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d4:	2302      	movs	r3, #2
 80019d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019e0:	2301      	movs	r3, #1
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	4619      	mov	r1, r3
 80019ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ee:	f006 f9c1 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80019f2:	2310      	movs	r3, #16
 80019f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80019f6:	230b      	movs	r3, #11
 80019f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	4619      	mov	r1, r3
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a08:	f006 f9b4 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8001a0c:	23e0      	movs	r3, #224	; 0xe0
 8001a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a10:	2302      	movs	r3, #2
 8001a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a1c:	2305      	movs	r3, #5
 8001a1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a2a:	f006 f9a3 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a32:	4b4e      	ldr	r3, [pc, #312]	; (8001b6c <MX_GPIO_Init+0x318>)
 8001a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4847      	ldr	r0, [pc, #284]	; (8001b60 <MX_GPIO_Init+0x30c>)
 8001a42:	f006 f997 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001a46:	2302      	movs	r3, #2
 8001a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a4a:	230b      	movs	r3, #11
 8001a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	4841      	ldr	r0, [pc, #260]	; (8001b60 <MX_GPIO_Init+0x30c>)
 8001a5a:	f006 f98b 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001a5e:	f24b 0334 	movw	r3, #45108	; 0xb034
 8001a62:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a64:	2301      	movs	r3, #1
 8001a66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	483a      	ldr	r0, [pc, #232]	; (8001b60 <MX_GPIO_Init+0x30c>)
 8001a78:	f006 f97c 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001a7c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001a80:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a82:	2302      	movs	r3, #2
 8001a84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001a8e:	230a      	movs	r3, #10
 8001a90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4830      	ldr	r0, [pc, #192]	; (8001b5c <MX_GPIO_Init+0x308>)
 8001a9a:	f006 f96b 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001a9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aac:	2303      	movs	r3, #3
 8001aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ab0:	2307      	movs	r3, #7
 8001ab2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	4619      	mov	r1, r3
 8001aba:	482a      	ldr	r0, [pc, #168]	; (8001b64 <MX_GPIO_Init+0x310>)
 8001abc:	f006 f95a 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8001ac0:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001ac4:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ac6:	4b29      	ldr	r3, [pc, #164]	; (8001b6c <MX_GPIO_Init+0x318>)
 8001ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4823      	ldr	r0, [pc, #140]	; (8001b64 <MX_GPIO_Init+0x310>)
 8001ad6:	f006 f94d 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001ada:	f243 0381 	movw	r3, #12417	; 0x3081
 8001ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4619      	mov	r1, r3
 8001af2:	481c      	ldr	r0, [pc, #112]	; (8001b64 <MX_GPIO_Init+0x310>)
 8001af4:	f006 f93e 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001af8:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afe:	2301      	movs	r3, #1
 8001b00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4815      	ldr	r0, [pc, #84]	; (8001b68 <MX_GPIO_Init+0x314>)
 8001b12:	f006 f92f 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001b16:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b1c:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <MX_GPIO_Init+0x318>)
 8001b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	480f      	ldr	r0, [pc, #60]	; (8001b68 <MX_GPIO_Init+0x314>)
 8001b2c:	f006 f922 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001b30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	4619      	mov	r1, r3
 8001b44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b48:	f006 f914 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001b4c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b52:	2302      	movs	r3, #2
 8001b54:	61bb      	str	r3, [r7, #24]
 8001b56:	e00b      	b.n	8001b70 <MX_GPIO_Init+0x31c>
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	48001000 	.word	0x48001000
 8001b60:	48000400 	.word	0x48000400
 8001b64:	48000c00 	.word	0x48000c00
 8001b68:	48000800 	.word	0x48000800
 8001b6c:	10110000 	.word	0x10110000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b74:	2303      	movs	r3, #3
 8001b76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b78:	230a      	movs	r3, #10
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b86:	f006 f8f5 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001b8a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001b8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	2302      	movs	r3, #2
 8001b92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b9c:	2306      	movs	r3, #6
 8001b9e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	481c      	ldr	r0, [pc, #112]	; (8001c18 <MX_GPIO_Init+0x3c4>)
 8001ba8:	f006 f8e4 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001bac:	2302      	movs	r3, #2
 8001bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4815      	ldr	r0, [pc, #84]	; (8001c1c <MX_GPIO_Init+0x3c8>)
 8001bc8:	f006 f8d4 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001bcc:	2378      	movs	r3, #120	; 0x78
 8001bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd0:	2302      	movs	r3, #2
 8001bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bdc:	2307      	movs	r3, #7
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	4619      	mov	r1, r3
 8001be6:	480d      	ldr	r0, [pc, #52]	; (8001c1c <MX_GPIO_Init+0x3c8>)
 8001be8:	f006 f8c4 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001bec:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bf2:	2312      	movs	r3, #18
 8001bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c02:	f107 0314 	add.w	r3, r7, #20
 8001c06:	4619      	mov	r1, r3
 8001c08:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_GPIO_Init+0x3cc>)
 8001c0a:	f006 f8b3 	bl	8007d74 <HAL_GPIO_Init>

}
 8001c0e:	bf00      	nop
 8001c10:	3728      	adds	r7, #40	; 0x28
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	48000800 	.word	0x48000800
 8001c1c:	48000c00 	.word	0x48000c00
 8001c20:	48000400 	.word	0x48000400

08001c24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c28:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c30:	f005 fd5a 	bl	80076e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c34:	f000 f8f8 	bl	8001e28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c38:	f7ff fe0c 	bl	8001854 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8001c3c:	f7ff fd6e 	bl	800171c <MX_DFSDM1_Init>
  MX_TIM6_Init();
 8001c40:	f000 fb38 	bl	80022b4 <MX_TIM6_Init>
  //MX_MEMS_Init();

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001c44:	f000 f952 	bl	8001eec <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  /* UART console init */
   Console_UART_Init();
 8001c48:	f000 f96c 	bl	8001f24 <Console_UART_Init>
   Init_Sensors();
 8001c4c:	f7ff fd4e 	bl	80016ec <Init_Sensors>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  HAL_TIM_Base_Start_IT(&htim6);
  printf("Hello\n");
 8001c50:	4864      	ldr	r0, [pc, #400]	; (8001de4 <main+0x1c0>)
 8001c52:	f00b fe07 	bl	800d864 <puts>
  printf("Inicializando a placa\n");
 8001c56:	4864      	ldr	r0, [pc, #400]	; (8001de8 <main+0x1c4>)
 8001c58:	f00b fe04 	bl	800d864 <puts>
  if ( Init_Demo() !=0)
 8001c5c:	f7ff f9d0 	bl	8001000 <Init_Demo>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <main+0x4a>
  {
	  printf("Placa inicializada com sucesso.\n");
 8001c66:	4861      	ldr	r0, [pc, #388]	; (8001dec <main+0x1c8>)
 8001c68:	f00b fdfc 	bl	800d864 <puts>
 8001c6c:	e002      	b.n	8001c74 <main+0x50>

  }
  else
  {
	  printf("Problema na inicialização da placa.\n");
 8001c6e:	4860      	ldr	r0, [pc, #384]	; (8001df0 <main+0x1cc>)
 8001c70:	f00b fdf8 	bl	800d864 <puts>
    /* USER CODE BEGIN 3 */



	  //Init_Demo();
     if (Collect_Data())
 8001c74:	f7ff fbde 	bl	8001434 <Collect_Data>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d0fa      	beq.n	8001c74 <main+0x50>
     {
    	 printf("\n\nSOF\n", EOF);
 8001c7e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c82:	485c      	ldr	r0, [pc, #368]	; (8001df4 <main+0x1d0>)
 8001c84:	f00b fd68 	bl	800d758 <iprintf>
    	 printf("Dados de aquisicao,Fr,%f,Pr,%f,Tau,%f ", AcceleroODR.Frequency, AcceleroODR.Period, AcceleroODR.Tau);
 8001c88:	4b5b      	ldr	r3, [pc, #364]	; (8001df8 <main+0x1d4>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fcbb 	bl	8000608 <__aeabi_f2d>
 8001c92:	4680      	mov	r8, r0
 8001c94:	4689      	mov	r9, r1
 8001c96:	4b58      	ldr	r3, [pc, #352]	; (8001df8 <main+0x1d4>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fcb4 	bl	8000608 <__aeabi_f2d>
 8001ca0:	4604      	mov	r4, r0
 8001ca2:	460d      	mov	r5, r1
 8001ca4:	4b54      	ldr	r3, [pc, #336]	; (8001df8 <main+0x1d4>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fcad 	bl	8000608 <__aeabi_f2d>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001cb6:	e9cd 4500 	strd	r4, r5, [sp]
 8001cba:	4642      	mov	r2, r8
 8001cbc:	464b      	mov	r3, r9
 8001cbe:	484f      	ldr	r0, [pc, #316]	; (8001dfc <main+0x1d8>)
 8001cc0:	f00b fd4a 	bl	800d758 <iprintf>
  /* Perform Frequency Domain analysis if buffer is full */

        if (fftIsEnabled == 1)
 8001cc4:	4b4e      	ldr	r3, [pc, #312]	; (8001e00 <main+0x1dc>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d116      	bne.n	8001cfa <main+0xd6>
        {
          fftIsEnabled = 0;
 8001ccc:	4b4c      	ldr	r3, [pc, #304]	; (8001e00 <main+0x1dc>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]

          if ((HAL_GetTick() - StartTick) >= MotionSP_Parameters.tacq)
 8001cd2:	f005 fd71 	bl	80077b8 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	4b4a      	ldr	r3, [pc, #296]	; (8001e04 <main+0x1e0>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	4a4a      	ldr	r2, [pc, #296]	; (8001e08 <main+0x1e4>)
 8001ce0:	8a92      	ldrh	r2, [r2, #20]
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d307      	bcc.n	8001cf6 <main+0xd2>
          {
            FinishAvgFlag = 1;
 8001ce6:	4b49      	ldr	r3, [pc, #292]	; (8001e0c <main+0x1e8>)
 8001ce8:	2201      	movs	r2, #1
 8001cea:	701a      	strb	r2, [r3, #0]
            StartTick = HAL_GetTick();
 8001cec:	f005 fd64 	bl	80077b8 <HAL_GetTick>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4a44      	ldr	r2, [pc, #272]	; (8001e04 <main+0x1e0>)
 8001cf4:	6013      	str	r3, [r2, #0]
          }

          MotionSP_FrequencyDomainProcess();
 8001cf6:	f00a fcdf 	bl	800c6b8 <MotionSP_FrequencyDomainProcess>
        }
        /* Send data to GUI if total acquisition time is reached */
              if (FinishAvgFlag == 1)
 8001cfa:	4b44      	ldr	r3, [pc, #272]	; (8001e0c <main+0x1e8>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d161      	bne.n	8001dc6 <main+0x1a2>
              {
                FinishAvgFlag = 0;
 8001d02:	4b42      	ldr	r3, [pc, #264]	; (8001e0c <main+0x1e8>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
////                  {
////                	  printf("EixoZ:\n");
////                  }
////                  UART_SendMsg(&msg_dat);
//                }
                printf("\n\n\n ACC:\n");
 8001d08:	4841      	ldr	r0, [pc, #260]	; (8001e10 <main+0x1ec>)
 8001d0a:	f00b fdab 	bl	800d864 <puts>
                for (int i=0;i<AccCircBuffer.Size;i++){
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001d14:	f102 0204 	add.w	r2, r2, #4
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	e047      	b.n	8001dac <main+0x188>
                	printf("t,%d,x,%f,y,%f,z,%f\n",i, AccCircBuffer.Data.AXIS_X[i], AccCircBuffer.Data.AXIS_Y[i], AccCircBuffer.Data.AXIS_Z[i]);
 8001d1c:	4a3d      	ldr	r2, [pc, #244]	; (8001e14 <main+0x1f0>)
 8001d1e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001d22:	f103 0304 	add.w	r3, r3, #4
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	3302      	adds	r3, #2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	4413      	add	r3, r2
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe fc69 	bl	8000608 <__aeabi_f2d>
 8001d36:	4680      	mov	r8, r0
 8001d38:	4689      	mov	r9, r1
 8001d3a:	4a36      	ldr	r2, [pc, #216]	; (8001e14 <main+0x1f0>)
 8001d3c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001d40:	f103 0304 	add.w	r3, r3, #4
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f203 2302 	addw	r3, r3, #514	; 0x202
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fc59 	bl	8000608 <__aeabi_f2d>
 8001d56:	4604      	mov	r4, r0
 8001d58:	460d      	mov	r5, r1
 8001d5a:	4a2e      	ldr	r2, [pc, #184]	; (8001e14 <main+0x1f0>)
 8001d5c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001d60:	f103 0304 	add.w	r3, r3, #4
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fc49 	bl	8000608 <__aeabi_f2d>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001d7e:	e9cd 4500 	strd	r4, r5, [sp]
 8001d82:	4642      	mov	r2, r8
 8001d84:	464b      	mov	r3, r9
 8001d86:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001d8a:	f101 0104 	add.w	r1, r1, #4
 8001d8e:	6809      	ldr	r1, [r1, #0]
 8001d90:	4821      	ldr	r0, [pc, #132]	; (8001e18 <main+0x1f4>)
 8001d92:	f00b fce1 	bl	800d758 <iprintf>
                for (int i=0;i<AccCircBuffer.Size;i++){
 8001d96:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001d9a:	f103 0304 	add.w	r3, r3, #4
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	3301      	adds	r3, #1
 8001da2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001da6:	f102 0204 	add.w	r2, r2, #4
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <main+0x1f0>)
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001db6:	f103 0304 	add.w	r3, r3, #4
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	dbad      	blt.n	8001d1c <main+0xf8>

                   }
                RestartFlag = 1;
 8001dc0:	4b16      	ldr	r3, [pc, #88]	; (8001e1c <main+0x1f8>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	701a      	strb	r2, [r3, #0]
              }

              printf("EOF\n", EOF);
 8001dc6:	f04f 31ff 	mov.w	r1, #4294967295
 8001dca:	4815      	ldr	r0, [pc, #84]	; (8001e20 <main+0x1fc>)
 8001dcc:	f00b fcc4 	bl	800d758 <iprintf>
              printf("%d", EOF);
 8001dd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd4:	4813      	ldr	r0, [pc, #76]	; (8001e24 <main+0x200>)
 8001dd6:	f00b fcbf 	bl	800d758 <iprintf>
              HAL_Delay(100);
 8001dda:	2064      	movs	r0, #100	; 0x64
 8001ddc:	f005 fcf8 	bl	80077d0 <HAL_Delay>
     if (Collect_Data())
 8001de0:	e748      	b.n	8001c74 <main+0x50>
 8001de2:	bf00      	nop
 8001de4:	0800f868 	.word	0x0800f868
 8001de8:	0800f870 	.word	0x0800f870
 8001dec:	0800f888 	.word	0x0800f888
 8001df0:	0800f8a8 	.word	0x0800f8a8
 8001df4:	0800f8d0 	.word	0x0800f8d0
 8001df8:	20007240 	.word	0x20007240
 8001dfc:	0800f8d8 	.word	0x0800f8d8
 8001e00:	200071fc 	.word	0x200071fc
 8001e04:	20000318 	.word	0x20000318
 8001e08:	20005980 	.word	0x20005980
 8001e0c:	2000723c 	.word	0x2000723c
 8001e10:	0800f900 	.word	0x0800f900
 8001e14:	2000599c 	.word	0x2000599c
 8001e18:	0800f90c 	.word	0x0800f90c
 8001e1c:	20000001 	.word	0x20000001
 8001e20:	0800f924 	.word	0x0800f924
 8001e24:	0800f92c 	.word	0x0800f92c

08001e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b096      	sub	sp, #88	; 0x58
 8001e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e2e:	f107 0314 	add.w	r3, r7, #20
 8001e32:	2244      	movs	r2, #68	; 0x44
 8001e34:	2100      	movs	r1, #0
 8001e36:	4618      	mov	r0, r3
 8001e38:	f00a ff71 	bl	800cd1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e3c:	463b      	mov	r3, r7
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	605a      	str	r2, [r3, #4]
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	60da      	str	r2, [r3, #12]
 8001e48:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001e4a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e4e:	f007 f871 	bl	8008f34 <HAL_PWREx_ControlVoltageScaling>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001e58:	f000 f8a0 	bl	8001f9c <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001e5c:	f007 f84c 	bl	8008ef8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001e60:	4b21      	ldr	r3, [pc, #132]	; (8001ee8 <SystemClock_Config+0xc0>)
 8001e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e66:	4a20      	ldr	r2, [pc, #128]	; (8001ee8 <SystemClock_Config+0xc0>)
 8001e68:	f023 0318 	bic.w	r3, r3, #24
 8001e6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e70:	2314      	movs	r3, #20
 8001e72:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e74:	2301      	movs	r3, #1
 8001e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001e80:	2360      	movs	r3, #96	; 0x60
 8001e82:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e84:	2302      	movs	r3, #2
 8001e86:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001e90:	2328      	movs	r3, #40	; 0x28
 8001e92:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001e94:	2307      	movs	r3, #7
 8001e96:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f007 f89b 	bl	8008fe0 <HAL_RCC_OscConfig>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001eb0:	f000 f874 	bl	8001f9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eb4:	230f      	movs	r3, #15
 8001eb6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001ec8:	463b      	mov	r3, r7
 8001eca:	2104      	movs	r1, #4
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f007 fc6d 	bl	80097ac <HAL_RCC_ClockConfig>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001ed8:	f000 f860 	bl	8001f9c <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001edc:	f008 f956 	bl	800a18c <HAL_RCCEx_EnableMSIPLLMode>
}
 8001ee0:	bf00      	nop
 8001ee2:	3758      	adds	r7, #88	; 0x58
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000

08001eec <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	2017      	movs	r0, #23
 8001ef6:	f005 fd8e 	bl	8007a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001efa:	2017      	movs	r0, #23
 8001efc:	f005 fda7 	bl	8007a4e <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2100      	movs	r1, #0
 8001f04:	2028      	movs	r0, #40	; 0x28
 8001f06:	f005 fd86 	bl	8007a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f0a:	2028      	movs	r0, #40	; 0x28
 8001f0c:	f005 fd9f 	bl	8007a4e <HAL_NVIC_EnableIRQ>
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2100      	movs	r1, #0
 8001f14:	2036      	movs	r0, #54	; 0x36
 8001f16:	f005 fd7e 	bl	8007a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f1a:	2036      	movs	r0, #54	; 0x36
 8001f1c:	f005 fd97 	bl	8007a4e <HAL_NVIC_EnableIRQ>
}
 8001f20:	bf00      	nop
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <Console_UART_Init>:

/**
  * @brief UART console init function
  */
static void Console_UART_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  console_uart.Instance = USART1;
 8001f28:	4b11      	ldr	r3, [pc, #68]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f2a:	4a12      	ldr	r2, [pc, #72]	; (8001f74 <Console_UART_Init+0x50>)
 8001f2c:	601a      	str	r2, [r3, #0]
  console_uart.Init.BaudRate = 115200;
 8001f2e:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f34:	605a      	str	r2, [r3, #4]
  console_uart.Init.WordLength = UART_WORDLENGTH_8B;
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
  console_uart.Init.StopBits = UART_STOPBITS_1;
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	60da      	str	r2, [r3, #12]
  console_uart.Init.Parity = UART_PARITY_NONE;
 8001f42:	4b0b      	ldr	r3, [pc, #44]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	611a      	str	r2, [r3, #16]
  console_uart.Init.Mode = UART_MODE_TX_RX;
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	615a      	str	r2, [r3, #20]
  console_uart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
  console_uart.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	61da      	str	r2, [r3, #28]
#ifdef UART_ONE_BIT_SAMPLE_DISABLE
  console_uart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	621a      	str	r2, [r3, #32]
  console_uart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f60:	4b03      	ldr	r3, [pc, #12]	; (8001f70 <Console_UART_Init+0x4c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	625a      	str	r2, [r3, #36]	; 0x24
#endif
  BSP_COM_Init(COM1);//,&console_uart);
 8001f66:	2000      	movs	r0, #0
 8001f68:	f000 fa24 	bl	80023b4 <BSP_COM_Init>
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000294 	.word	0x20000294
 8001f74:	40013800 	.word	0x40013800

08001f78 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */
int i;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  i++;
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	3301      	adds	r3, #1
 8001f86:	4a04      	ldr	r2, [pc, #16]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f88:	6013      	str	r3, [r2, #0]

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	200043f4 	.word	0x200043f4

08001f9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa0:	b672      	cpsid	i
}
 8001fa2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <Error_Handler+0x8>
	...

08001fa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <HAL_MspInit+0x44>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	; (8001fec <HAL_MspInit+0x44>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <HAL_MspInit+0x44>)
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_MspInit+0x44>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	4a08      	ldr	r2, [pc, #32]	; (8001fec <HAL_MspInit+0x44>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	6593      	str	r3, [r2, #88]	; 0x58
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_MspInit+0x44>)
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff4:	e7fe      	b.n	8001ff4 <NMI_Handler+0x4>

08001ff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffa:	e7fe      	b.n	8001ffa <HardFault_Handler+0x4>

08001ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002000:	e7fe      	b.n	8002000 <MemManage_Handler+0x4>

08002002 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002006:	e7fe      	b.n	8002006 <BusFault_Handler+0x4>

08002008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800200c:	e7fe      	b.n	800200c <UsageFault_Handler+0x4>

0800200e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203c:	f005 fba8 	bl	8007790 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}

08002044 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002048:	2020      	movs	r0, #32
 800204a:	f006 f949 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800204e:	2040      	movs	r0, #64	; 0x40
 8002050:	f006 f946 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002054:	2080      	movs	r0, #128	; 0x80
 8002056:	f006 f943 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800205a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800205e:	f006 f93f 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800206c:	4802      	ldr	r0, [pc, #8]	; (8002078 <I2C2_EV_IRQHandler+0x10>)
 800206e:	f006 fc5b 	bl	8008928 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200044c8 	.word	0x200044c8

0800207c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002080:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002084:	f006 f92c 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_11);
 8002088:	4807      	ldr	r0, [pc, #28]	; (80020a8 <EXTI15_10_IRQHandler+0x2c>)
 800208a:	f005 fe43 	bl	8007d14 <HAL_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 800208e:	4807      	ldr	r0, [pc, #28]	; (80020ac <EXTI15_10_IRQHandler+0x30>)
 8002090:	f005 fe40 	bl	8007d14 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8002094:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002098:	f006 f922 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800209c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80020a0:	f006 f91e 	bl	80082e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000074 	.word	0x20000074
 80020ac:	20000008 	.word	0x20000008

080020b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80020b4:	4802      	ldr	r0, [pc, #8]	; (80020c0 <TIM6_DAC_IRQHandler+0x10>)
 80020b6:	f008 faa2 	bl	800a5fe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	200043f8 	.word	0x200043f8

080020c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
	return 1;
 80020c8:	2301      	movs	r3, #1
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <_kill>:

int _kill(int pid, int sig)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020de:	f00a fc2b 	bl	800c938 <__errno>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2216      	movs	r2, #22
 80020e6:	601a      	str	r2, [r3, #0]
	return -1;
 80020e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <_exit>:

void _exit (int status)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff ffe7 	bl	80020d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002106:	e7fe      	b.n	8002106 <_exit+0x12>

08002108 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b086      	sub	sp, #24
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002114:	2300      	movs	r3, #0
 8002116:	617b      	str	r3, [r7, #20]
 8002118:	e00a      	b.n	8002130 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800211a:	f3af 8000 	nop.w
 800211e:	4601      	mov	r1, r0
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	1c5a      	adds	r2, r3, #1
 8002124:	60ba      	str	r2, [r7, #8]
 8002126:	b2ca      	uxtb	r2, r1
 8002128:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3301      	adds	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	697a      	ldr	r2, [r7, #20]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	429a      	cmp	r2, r3
 8002136:	dbf0      	blt.n	800211a <_read+0x12>
	}

return len;
 8002138:	687b      	ldr	r3, [r7, #4]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b086      	sub	sp, #24
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	e009      	b.n	8002168 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	60ba      	str	r2, [r7, #8]
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f000 f99b 	bl	8002498 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	3301      	adds	r3, #1
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	429a      	cmp	r2, r3
 800216e:	dbf1      	blt.n	8002154 <_write+0x12>
	}
	return len;
 8002170:	687b      	ldr	r3, [r7, #4]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3718      	adds	r7, #24
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <_close>:

int _close(int file)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
	return -1;
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021a2:	605a      	str	r2, [r3, #4]
	return 0;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <_isatty>:

int _isatty(int file)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
	return 1;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
	return 0;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
	...

080021e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ec:	4a14      	ldr	r2, [pc, #80]	; (8002240 <_sbrk+0x5c>)
 80021ee:	4b15      	ldr	r3, [pc, #84]	; (8002244 <_sbrk+0x60>)
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f8:	4b13      	ldr	r3, [pc, #76]	; (8002248 <_sbrk+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d102      	bne.n	8002206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002200:	4b11      	ldr	r3, [pc, #68]	; (8002248 <_sbrk+0x64>)
 8002202:	4a12      	ldr	r2, [pc, #72]	; (800224c <_sbrk+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	429a      	cmp	r2, r3
 8002212:	d207      	bcs.n	8002224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002214:	f00a fb90 	bl	800c938 <__errno>
 8002218:	4603      	mov	r3, r0
 800221a:	220c      	movs	r2, #12
 800221c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800221e:	f04f 33ff 	mov.w	r3, #4294967295
 8002222:	e009      	b.n	8002238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002224:	4b08      	ldr	r3, [pc, #32]	; (8002248 <_sbrk+0x64>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800222a:	4b07      	ldr	r3, [pc, #28]	; (8002248 <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	4a05      	ldr	r2, [pc, #20]	; (8002248 <_sbrk+0x64>)
 8002234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20018000 	.word	0x20018000
 8002244:	00000400 	.word	0x00000400
 8002248:	2000031c 	.word	0x2000031c
 800224c:	20007260 	.word	0x20007260

08002250 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002254:	4b15      	ldr	r3, [pc, #84]	; (80022ac <SystemInit+0x5c>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225a:	4a14      	ldr	r2, [pc, #80]	; (80022ac <SystemInit+0x5c>)
 800225c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002260:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <SystemInit+0x60>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a11      	ldr	r2, [pc, #68]	; (80022b0 <SystemInit+0x60>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <SystemInit+0x60>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002276:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <SystemInit+0x60>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a0d      	ldr	r2, [pc, #52]	; (80022b0 <SystemInit+0x60>)
 800227c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002280:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002284:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <SystemInit+0x60>)
 8002288:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800228c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800228e:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <SystemInit+0x60>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <SystemInit+0x60>)
 8002294:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002298:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800229a:	4b05      	ldr	r3, [pc, #20]	; (80022b0 <SystemInit+0x60>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00
 80022b0:	40021000 	.word	0x40021000

080022b4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022ba:	1d3b      	adds	r3, r7, #4
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80022c4:	4b14      	ldr	r3, [pc, #80]	; (8002318 <MX_TIM6_Init+0x64>)
 80022c6:	4a15      	ldr	r2, [pc, #84]	; (800231c <MX_TIM6_Init+0x68>)
 80022c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <MX_TIM6_Init+0x64>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d0:	4b11      	ldr	r3, [pc, #68]	; (8002318 <MX_TIM6_Init+0x64>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 20000;
 80022d6:	4b10      	ldr	r3, [pc, #64]	; (8002318 <MX_TIM6_Init+0x64>)
 80022d8:	f644 6220 	movw	r2, #20000	; 0x4e20
 80022dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022de:	4b0e      	ldr	r3, [pc, #56]	; (8002318 <MX_TIM6_Init+0x64>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022e4:	480c      	ldr	r0, [pc, #48]	; (8002318 <MX_TIM6_Init+0x64>)
 80022e6:	f008 f933 	bl	800a550 <HAL_TIM_Base_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80022f0:	f7ff fe54 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f4:	2300      	movs	r3, #0
 80022f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f8:	2300      	movs	r3, #0
 80022fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022fc:	1d3b      	adds	r3, r7, #4
 80022fe:	4619      	mov	r1, r3
 8002300:	4805      	ldr	r0, [pc, #20]	; (8002318 <MX_TIM6_Init+0x64>)
 8002302:	f008 fb5d 	bl	800a9c0 <HAL_TIMEx_MasterConfigSynchronization>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800230c:	f7ff fe46 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	200043f8 	.word	0x200043f8
 800231c:	40001000 	.word	0x40001000

08002320 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <HAL_TIM_Base_MspInit+0x38>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d10b      	bne.n	800234a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002332:	4b0a      	ldr	r3, [pc, #40]	; (800235c <HAL_TIM_Base_MspInit+0x3c>)
 8002334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002336:	4a09      	ldr	r2, [pc, #36]	; (800235c <HAL_TIM_Base_MspInit+0x3c>)
 8002338:	f043 0310 	orr.w	r3, r3, #16
 800233c:	6593      	str	r3, [r2, #88]	; 0x58
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <HAL_TIM_Base_MspInit+0x3c>)
 8002340:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002342:	f003 0310 	and.w	r3, r3, #16
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800234a:	bf00      	nop
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	40001000 	.word	0x40001000
 800235c:	40021000 	.word	0x40021000

08002360 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002360:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002398 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002364:	f7ff ff74 	bl	8002250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002368:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800236a:	e003      	b.n	8002374 <LoopCopyDataInit>

0800236c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800236c:	4b0b      	ldr	r3, [pc, #44]	; (800239c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800236e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002370:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002372:	3104      	adds	r1, #4

08002374 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002374:	480a      	ldr	r0, [pc, #40]	; (80023a0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002378:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800237a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800237c:	d3f6      	bcc.n	800236c <CopyDataInit>
	ldr	r2, =_sbss
 800237e:	4a0a      	ldr	r2, [pc, #40]	; (80023a8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002380:	e002      	b.n	8002388 <LoopFillZerobss>

08002382 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002382:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002384:	f842 3b04 	str.w	r3, [r2], #4

08002388 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <LoopForever+0x16>)
	cmp	r2, r3
 800238a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800238c:	d3f9      	bcc.n	8002382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238e:	f00a fc91 	bl	800ccb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002392:	f7ff fc47 	bl	8001c24 <main>

08002396 <LoopForever>:

LoopForever:
    b LoopForever
 8002396:	e7fe      	b.n	8002396 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002398:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800239c:	08023a80 	.word	0x08023a80
	ldr	r0, =_sdata
 80023a0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80023a4:	20000264 	.word	0x20000264
	ldr	r2, =_sbss
 80023a8:	20000264 	.word	0x20000264
	ldr	r3, = _ebss
 80023ac:	2000725c 	.word	0x2000725c

080023b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023b0:	e7fe      	b.n	80023b0 <ADC1_2_IRQHandler>
	...

080023b4 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d903      	bls.n	80023d0 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80023c8:	f06f 0301 	mvn.w	r3, #1
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	e025      	b.n	800241c <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	79fa      	ldrb	r2, [r7, #7]
 80023d4:	4914      	ldr	r1, [pc, #80]	; (8002428 <BSP_COM_Init+0x74>)
 80023d6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80023da:	4814      	ldr	r0, [pc, #80]	; (800242c <BSP_COM_Init+0x78>)
 80023dc:	4613      	mov	r3, r2
 80023de:	015b      	lsls	r3, r3, #5
 80023e0:	4413      	add	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4403      	add	r3, r0
 80023e6:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 80023e8:	79fa      	ldrb	r2, [r7, #7]
 80023ea:	4613      	mov	r3, r2
 80023ec:	015b      	lsls	r3, r3, #5
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	4a0e      	ldr	r2, [pc, #56]	; (800242c <BSP_COM_Init+0x78>)
 80023f4:	4413      	add	r3, r2
 80023f6:	4618      	mov	r0, r3
 80023f8:	f000 f86a 	bl	80024d0 <USART1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 80023fc:	79fa      	ldrb	r2, [r7, #7]
 80023fe:	4613      	mov	r3, r2
 8002400:	015b      	lsls	r3, r3, #5
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4a09      	ldr	r2, [pc, #36]	; (800242c <BSP_COM_Init+0x78>)
 8002408:	4413      	add	r3, r2
 800240a:	4618      	mov	r0, r3
 800240c:	f000 f810 	bl	8002430 <MX_USART1_UART_Init>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002416:	f06f 0303 	mvn.w	r3, #3
 800241a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800241c:	68fb      	ldr	r3, [r7, #12]
}
 800241e:	4618      	mov	r0, r3
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000010 	.word	0x20000010
 800242c:	20004444 	.word	0x20004444

08002430 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a15      	ldr	r2, [pc, #84]	; (8002494 <MX_USART1_UART_Init+0x64>)
 8002440:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002448:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	220c      	movs	r2, #12
 8002460:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f008 fb46 	bl	800ab0c <HAL_UART_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800248a:	7bfb      	ldrb	r3, [r7, #15]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40013800 	.word	0x40013800

08002498 <__io_putchar>:
#if defined(__ICCARM__) || defined(__CC_ARM) || (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) /* For IAR and ARM Compiler 5 and 6*/
 int fputc (int ch, FILE *f)
#else /* For GCC Toolchains */
 int __io_putchar (int ch)
#endif /* __GNUC__ */
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *)&ch, 1, COM_POLL_TIMEOUT);
 80024a0:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <__io_putchar+0x30>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	461a      	mov	r2, r3
 80024a6:	4613      	mov	r3, r2
 80024a8:	015b      	lsls	r3, r3, #5
 80024aa:	4413      	add	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4a07      	ldr	r2, [pc, #28]	; (80024cc <__io_putchar+0x34>)
 80024b0:	1898      	adds	r0, r3, r2
 80024b2:	1d39      	adds	r1, r7, #4
 80024b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024b8:	2201      	movs	r2, #1
 80024ba:	f008 fb7f 	bl	800abbc <HAL_UART_Transmit>
  return ch;
 80024be:	687b      	ldr	r3, [r7, #4]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3708      	adds	r7, #8
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20000320 	.word	0x20000320
 80024cc:	20004444 	.word	0x20004444

080024d0 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b08a      	sub	sp, #40	; 0x28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024d8:	4b1d      	ldr	r3, [pc, #116]	; (8002550 <USART1_MspInit+0x80>)
 80024da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024dc:	4a1c      	ldr	r2, [pc, #112]	; (8002550 <USART1_MspInit+0x80>)
 80024de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024e2:	6613      	str	r3, [r2, #96]	; 0x60
 80024e4:	4b1a      	ldr	r3, [pc, #104]	; (8002550 <USART1_MspInit+0x80>)
 80024e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024f0:	4b17      	ldr	r3, [pc, #92]	; (8002550 <USART1_MspInit+0x80>)
 80024f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f4:	4a16      	ldr	r2, [pc, #88]	; (8002550 <USART1_MspInit+0x80>)
 80024f6:	f043 0302 	orr.w	r3, r3, #2
 80024fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024fc:	4b14      	ldr	r3, [pc, #80]	; (8002550 <USART1_MspInit+0x80>)
 80024fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002508:	2340      	movs	r3, #64	; 0x40
 800250a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002514:	2303      	movs	r3, #3
 8002516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002518:	2307      	movs	r3, #7
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4619      	mov	r1, r3
 8002522:	480c      	ldr	r0, [pc, #48]	; (8002554 <USART1_MspInit+0x84>)
 8002524:	f005 fc26 	bl	8007d74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8002528:	2380      	movs	r3, #128	; 0x80
 800252a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252c:	2302      	movs	r3, #2
 800252e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002534:	2303      	movs	r3, #3
 8002536:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8002538:	2307      	movs	r3, #7
 800253a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 800253c:	f107 0314 	add.w	r3, r7, #20
 8002540:	4619      	mov	r1, r3
 8002542:	4804      	ldr	r0, [pc, #16]	; (8002554 <USART1_MspInit+0x84>)
 8002544:	f005 fc16 	bl	8007d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8002548:	bf00      	nop
 800254a:	3728      	adds	r7, #40	; 0x28
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40021000 	.word	0x40021000
 8002554:	48000400 	.word	0x48000400

08002558 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 800255e:	2300      	movs	r3, #0
 8002560:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002562:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <BSP_I2C2_Init+0x70>)
 8002564:	4a19      	ldr	r2, [pc, #100]	; (80025cc <BSP_I2C2_Init+0x74>)
 8002566:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002568:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <BSP_I2C2_Init+0x78>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	1c5a      	adds	r2, r3, #1
 800256e:	4918      	ldr	r1, [pc, #96]	; (80025d0 <BSP_I2C2_Init+0x78>)
 8002570:	600a      	str	r2, [r1, #0]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d122      	bne.n	80025bc <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002576:	4814      	ldr	r0, [pc, #80]	; (80025c8 <BSP_I2C2_Init+0x70>)
 8002578:	f006 f9f0 	bl	800895c <HAL_I2C_GetState>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d11c      	bne.n	80025bc <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002582:	4811      	ldr	r0, [pc, #68]	; (80025c8 <BSP_I2C2_Init+0x70>)
 8002584:	f000 f8fe 	bl	8002784 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d116      	bne.n	80025bc <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 800258e:	480e      	ldr	r0, [pc, #56]	; (80025c8 <BSP_I2C2_Init+0x70>)
 8002590:	f000 f8b4 	bl	80026fc <MX_I2C2_Init>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d003      	beq.n	80025a2 <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 800259a:	f06f 0307 	mvn.w	r3, #7
 800259e:	607b      	str	r3, [r7, #4]
 80025a0:	e00c      	b.n	80025bc <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025a2:	2100      	movs	r1, #0
 80025a4:	4808      	ldr	r0, [pc, #32]	; (80025c8 <BSP_I2C2_Init+0x70>)
 80025a6:	f006 fc0f 	bl	8008dc8 <HAL_I2CEx_ConfigAnalogFilter>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80025b0:	f06f 0307 	mvn.w	r3, #7
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	e001      	b.n	80025bc <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 80025b8:	2300      	movs	r3, #0
 80025ba:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 80025bc:	687b      	ldr	r3, [r7, #4]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200044c8 	.word	0x200044c8
 80025cc:	40005800 	.word	0x40005800
 80025d0:	20000324 	.word	0x20000324

080025d4 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 80025de:	4b0f      	ldr	r3, [pc, #60]	; (800261c <BSP_I2C2_DeInit+0x48>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d014      	beq.n	8002610 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 80025e6:	4b0d      	ldr	r3, [pc, #52]	; (800261c <BSP_I2C2_DeInit+0x48>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	4a0b      	ldr	r2, [pc, #44]	; (800261c <BSP_I2C2_DeInit+0x48>)
 80025ee:	6013      	str	r3, [r2, #0]
 80025f0:	4b0a      	ldr	r3, [pc, #40]	; (800261c <BSP_I2C2_DeInit+0x48>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10b      	bne.n	8002610 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 80025f8:	4809      	ldr	r0, [pc, #36]	; (8002620 <BSP_I2C2_DeInit+0x4c>)
 80025fa:	f000 f911 	bl	8002820 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 80025fe:	4808      	ldr	r0, [pc, #32]	; (8002620 <BSP_I2C2_DeInit+0x4c>)
 8002600:	f005 ff20 	bl	8008444 <HAL_I2C_DeInit>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d002      	beq.n	8002610 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 800260a:	f06f 0307 	mvn.w	r3, #7
 800260e:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002610:	687b      	ldr	r3, [r7, #4]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20000324 	.word	0x20000324
 8002620:	200044c8 	.word	0x200044c8

08002624 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08a      	sub	sp, #40	; 0x28
 8002628:	af04      	add	r7, sp, #16
 800262a:	60ba      	str	r2, [r7, #8]
 800262c:	461a      	mov	r2, r3
 800262e:	4603      	mov	r3, r0
 8002630:	81fb      	strh	r3, [r7, #14]
 8002632:	460b      	mov	r3, r1
 8002634:	81bb      	strh	r3, [r7, #12]
 8002636:	4613      	mov	r3, r2
 8002638:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800263a:	2300      	movs	r3, #0
 800263c:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 800263e:	89ba      	ldrh	r2, [r7, #12]
 8002640:	89f9      	ldrh	r1, [r7, #14]
 8002642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002646:	9302      	str	r3, [sp, #8]
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	9301      	str	r3, [sp, #4]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	2301      	movs	r3, #1
 8002652:	480c      	ldr	r0, [pc, #48]	; (8002684 <BSP_I2C2_WriteReg+0x60>)
 8002654:	f005 ff3a 	bl	80084cc <HAL_I2C_Mem_Write>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00c      	beq.n	8002678 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 800265e:	4809      	ldr	r0, [pc, #36]	; (8002684 <BSP_I2C2_WriteReg+0x60>)
 8002660:	f006 f98a 	bl	8008978 <HAL_I2C_GetError>
 8002664:	4603      	mov	r3, r0
 8002666:	2b04      	cmp	r3, #4
 8002668:	d103      	bne.n	8002672 <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800266a:	f06f 0365 	mvn.w	r3, #101	; 0x65
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	e002      	b.n	8002678 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002672:	f06f 0303 	mvn.w	r3, #3
 8002676:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002678:	697b      	ldr	r3, [r7, #20]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200044c8 	.word	0x200044c8

08002688 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08a      	sub	sp, #40	; 0x28
 800268c:	af04      	add	r7, sp, #16
 800268e:	60ba      	str	r2, [r7, #8]
 8002690:	461a      	mov	r2, r3
 8002692:	4603      	mov	r3, r0
 8002694:	81fb      	strh	r3, [r7, #14]
 8002696:	460b      	mov	r3, r1
 8002698:	81bb      	strh	r3, [r7, #12]
 800269a:	4613      	mov	r3, r2
 800269c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 80026a2:	89ba      	ldrh	r2, [r7, #12]
 80026a4:	89f9      	ldrh	r1, [r7, #14]
 80026a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026aa:	9302      	str	r3, [sp, #8]
 80026ac:	88fb      	ldrh	r3, [r7, #6]
 80026ae:	9301      	str	r3, [sp, #4]
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	2301      	movs	r3, #1
 80026b6:	480c      	ldr	r0, [pc, #48]	; (80026e8 <BSP_I2C2_ReadReg+0x60>)
 80026b8:	f006 f81c 	bl	80086f4 <HAL_I2C_Mem_Read>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d00c      	beq.n	80026dc <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 80026c2:	4809      	ldr	r0, [pc, #36]	; (80026e8 <BSP_I2C2_ReadReg+0x60>)
 80026c4:	f006 f958 	bl	8008978 <HAL_I2C_GetError>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b04      	cmp	r3, #4
 80026cc:	d103      	bne.n	80026d6 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80026ce:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	e002      	b.n	80026dc <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80026d6:	f06f 0303 	mvn.w	r3, #3
 80026da:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 80026dc:	697b      	ldr	r3, [r7, #20]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	200044c8 	.word	0x200044c8

080026ec <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80026f0:	f005 f862 	bl	80077b8 <HAL_GetTick>
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <MX_I2C2_Init>:

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002704:	2300      	movs	r3, #0
 8002706:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a1c      	ldr	r2, [pc, #112]	; (800277c <MX_I2C2_Init+0x80>)
 800270c:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x10909CEC;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a1b      	ldr	r2, [pc, #108]	; (8002780 <MX_I2C2_Init+0x84>)
 8002712:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f005 fdf1 	bl	8008326 <HAL_I2C_Init>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800274e:	2100      	movs	r1, #0
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	f006 fb39 	bl	8008dc8 <HAL_I2CEx_ConfigAnalogFilter>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002760:	2100      	movs	r1, #0
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f006 fb7b 	bl	8008e5e <HAL_I2CEx_ConfigDigitalFilter>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002772:	7bfb      	ldrb	r3, [r7, #15]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3710      	adds	r7, #16
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40005800 	.word	0x40005800
 8002780:	10909cec 	.word	0x10909cec

08002784 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08a      	sub	sp, #40	; 0x28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800278c:	4b22      	ldr	r3, [pc, #136]	; (8002818 <I2C2_MspInit+0x94>)
 800278e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002790:	4a21      	ldr	r2, [pc, #132]	; (8002818 <I2C2_MspInit+0x94>)
 8002792:	f043 0302 	orr.w	r3, r3, #2
 8002796:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002798:	4b1f      	ldr	r3, [pc, #124]	; (8002818 <I2C2_MspInit+0x94>)
 800279a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	613b      	str	r3, [r7, #16]
 80027a2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 80027a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027aa:	2312      	movs	r3, #18
 80027ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027ae:	2301      	movs	r3, #1
 80027b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027b2:	2303      	movs	r3, #3
 80027b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 80027b6:	2304      	movs	r3, #4
 80027b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 80027ba:	f107 0314 	add.w	r3, r7, #20
 80027be:	4619      	mov	r1, r3
 80027c0:	4816      	ldr	r0, [pc, #88]	; (800281c <I2C2_MspInit+0x98>)
 80027c2:	f005 fad7 	bl	8007d74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 80027c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027cc:	2312      	movs	r3, #18
 80027ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027d0:	2301      	movs	r3, #1
 80027d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d4:	2303      	movs	r3, #3
 80027d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 80027d8:	2304      	movs	r3, #4
 80027da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 80027dc:	f107 0314 	add.w	r3, r7, #20
 80027e0:	4619      	mov	r1, r3
 80027e2:	480e      	ldr	r0, [pc, #56]	; (800281c <I2C2_MspInit+0x98>)
 80027e4:	f005 fac6 	bl	8007d74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <I2C2_MspInit+0x94>)
 80027ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ec:	4a0a      	ldr	r2, [pc, #40]	; (8002818 <I2C2_MspInit+0x94>)
 80027ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027f2:	6593      	str	r3, [r2, #88]	; 0x58
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <I2C2_MspInit+0x94>)
 80027f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8002800:	2200      	movs	r2, #0
 8002802:	2100      	movs	r1, #0
 8002804:	2021      	movs	r0, #33	; 0x21
 8002806:	f005 f906 	bl	8007a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800280a:	2021      	movs	r0, #33	; 0x21
 800280c:	f005 f91f 	bl	8007a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002810:	bf00      	nop
 8002812:	3728      	adds	r7, #40	; 0x28
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40021000 	.word	0x40021000
 800281c:	48000400 	.word	0x48000400

08002820 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <I2C2_MspDeInit+0x38>)
 800282a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282c:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <I2C2_MspDeInit+0x38>)
 800282e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002832:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002834:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002838:	4808      	ldr	r0, [pc, #32]	; (800285c <I2C2_MspDeInit+0x3c>)
 800283a:	f005 fc45 	bl	80080c8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 800283e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002842:	4806      	ldr	r0, [pc, #24]	; (800285c <I2C2_MspDeInit+0x3c>)
 8002844:	f005 fc40 	bl	80080c8 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8002848:	2021      	movs	r0, #33	; 0x21
 800284a:	f005 f90e 	bl	8007a6a <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	48000400 	.word	0x48000400

08002860 <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d103      	bne.n	800287c <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8002874:	f04f 33ff 	mov.w	r3, #4294967295
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	e04d      	b.n	8002918 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	7b1a      	ldrb	r2, [r3, #12]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	691a      	ldr	r2, [r3, #16]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	695a      	ldr	r2, [r3, #20]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	699a      	ldr	r2, [r3, #24]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a1b      	ldr	r2, [pc, #108]	; (8002924 <LSM6DSL_RegisterBusIO+0xc4>)
 80028b8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a1a      	ldr	r2, [pc, #104]	; (8002928 <LSM6DSL_RegisterBusIO+0xc8>)
 80028be:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d103      	bne.n	80028d6 <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 80028ce:	f04f 33ff 	mov.w	r3, #4294967295
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	e020      	b.n	8002918 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4798      	blx	r3
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d003      	beq.n	80028ea <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 80028e2:	f04f 33ff 	mov.w	r3, #4294967295
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	e016      	b.n	8002918 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d112      	bne.n	8002918 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10d      	bne.n	8002918 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80028fc:	230c      	movs	r3, #12
 80028fe:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8002900:	7afb      	ldrb	r3, [r7, #11]
 8002902:	461a      	mov	r2, r3
 8002904:	2112      	movs	r1, #18
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 fd47 	bl	800339a <LSM6DSL_Write_Reg>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d002      	beq.n	8002918 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 8002912:	f04f 33ff 	mov.w	r3, #4294967295
 8002916:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8002918:	68fb      	ldr	r3, [r7, #12]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	08003d2d 	.word	0x08003d2d
 8002928:	08003d63 	.word	0x08003d63

0800292c <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	331c      	adds	r3, #28
 8002938:	2101      	movs	r1, #1
 800293a:	4618      	mov	r0, r3
 800293c:	f001 fd2b 	bl	8004396 <lsm6dsl_auto_increment_set>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8002946:	f04f 33ff 	mov.w	r3, #4294967295
 800294a:	e054      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	331c      	adds	r3, #28
 8002950:	2101      	movs	r1, #1
 8002952:	4618      	mov	r0, r3
 8002954:	f001 fc2c 	bl	80041b0 <lsm6dsl_block_data_update_set>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d002      	beq.n	8002964 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 800295e:	f04f 33ff 	mov.w	r3, #4294967295
 8002962:	e048      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	331c      	adds	r3, #28
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f002 f86e 	bl	8004a4c <lsm6dsl_fifo_mode_set>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d002      	beq.n	800297c <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8002976:	f04f 33ff 	mov.w	r3, #4294967295
 800297a:	e03c      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2204      	movs	r2, #4
 8002980:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	331c      	adds	r3, #28
 8002988:	2100      	movs	r1, #0
 800298a:	4618      	mov	r0, r3
 800298c:	f001 fa92 	bl	8003eb4 <lsm6dsl_xl_data_rate_set>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d002      	beq.n	800299c <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
 800299a:	e02c      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	331c      	adds	r3, #28
 80029a0:	2100      	movs	r1, #0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f001 fa28 	bl	8003df8 <lsm6dsl_xl_full_scale_set>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 80029ae:	f04f 33ff 	mov.w	r3, #4294967295
 80029b2:	e020      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2204      	movs	r2, #4
 80029b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	331c      	adds	r3, #28
 80029c0:	2100      	movs	r1, #0
 80029c2:	4618      	mov	r0, r3
 80029c4:	f001 fb6c 	bl	80040a0 <lsm6dsl_gy_data_rate_set>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 80029ce:	f04f 33ff 	mov.w	r3, #4294967295
 80029d2:	e010      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	331c      	adds	r3, #28
 80029d8:	2106      	movs	r1, #6
 80029da:	4618      	mov	r0, r3
 80029dc:	f001 faf8 	bl	8003fd0 <lsm6dsl_gy_full_scale_set>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d002      	beq.n	80029ec <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 80029e6:	f04f 33ff 	mov.w	r3, #4294967295
 80029ea:	e004      	b.n	80029f6 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f888 	bl	8002b1c <LSM6DSL_ACC_Disable>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d002      	beq.n	8002a18 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 8002a12:	f04f 33ff 	mov.w	r3, #4294967295
 8002a16:	e015      	b.n	8002a44 <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 fa9a 	bl	8002f52 <LSM6DSL_GYRO_Disable>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d002      	beq.n	8002a2a <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 8002a24:	f04f 33ff 	mov.w	r3, #4294967295
 8002a28:	e00c      	b.n	8002a44 <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	331c      	adds	r3, #28
 8002a5a:	6839      	ldr	r1, [r7, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f001 fc89 	bl	8004374 <lsm6dsl_device_id_get>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8002a68:	f04f 33ff 	mov.w	r3, #4294967295
 8002a6c:	e000      	b.n	8002a70 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	2201      	movs	r2, #1
 8002a86:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2200      	movs	r2, #0
 8002a92:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	2200      	movs	r2, #0
 8002a98:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002aa0:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	2210      	movs	r2, #16
 8002aa6:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	4a07      	ldr	r2, [pc, #28]	; (8002ad0 <LSM6DSL_GetCapabilities+0x58>)
 8002ab2:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	4a06      	ldr	r2, [pc, #24]	; (8002ad0 <LSM6DSL_GetCapabilities+0x58>)
 8002ab8:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	45d02000 	.word	0x45d02000

08002ad4 <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d101      	bne.n	8002aea <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	e014      	b.n	8002b14 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f103 021c 	add.w	r2, r3, #28
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002af6:	4619      	mov	r1, r3
 8002af8:	4610      	mov	r0, r2
 8002afa:	f001 f9db 	bl	8003eb4 <lsm6dsl_xl_data_rate_set>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d002      	beq.n	8002b0a <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8002b04:	f04f 33ff 	mov.w	r3, #4294967295
 8002b08:	e004      	b.n	8002b14 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3708      	adds	r7, #8
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e01f      	b.n	8002b72 <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f103 021c 	add.w	r2, r3, #28
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	332b      	adds	r3, #43	; 0x2b
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4610      	mov	r0, r2
 8002b40:	f001 f9de 	bl	8003f00 <lsm6dsl_xl_data_rate_get>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8002b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4e:	e010      	b.n	8002b72 <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	331c      	adds	r3, #28
 8002b54:	2100      	movs	r1, #0
 8002b56:	4618      	mov	r0, r3
 8002b58:	f001 f9ac 	bl	8003eb4 <lsm6dsl_xl_data_rate_set>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8002b62:	f04f 33ff 	mov.w	r3, #4294967295
 8002b66:	e004      	b.n	8002b72 <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	331c      	adds	r3, #28
 8002b8e:	f107 020b 	add.w	r2, r7, #11
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f001 f955 	bl	8003e44 <lsm6dsl_xl_full_scale_get>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d002      	beq.n	8002ba6 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba4:	e023      	b.n	8002bee <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8002ba6:	7afb      	ldrb	r3, [r7, #11]
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d81b      	bhi.n	8002be4 <LSM6DSL_ACC_GetSensitivity+0x68>
 8002bac:	a201      	add	r2, pc, #4	; (adr r2, 8002bb4 <LSM6DSL_ACC_GetSensitivity+0x38>)
 8002bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb2:	bf00      	nop
 8002bb4:	08002bc5 	.word	0x08002bc5
 8002bb8:	08002bdd 	.word	0x08002bdd
 8002bbc:	08002bcd 	.word	0x08002bcd
 8002bc0:	08002bd5 	.word	0x08002bd5
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	4a0c      	ldr	r2, [pc, #48]	; (8002bf8 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8002bc8:	601a      	str	r2, [r3, #0]
      break;
 8002bca:	e00f      	b.n	8002bec <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	4a0b      	ldr	r2, [pc, #44]	; (8002bfc <LSM6DSL_ACC_GetSensitivity+0x80>)
 8002bd0:	601a      	str	r2, [r3, #0]
      break;
 8002bd2:	e00b      	b.n	8002bec <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	; (8002c00 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8002bd8:	601a      	str	r2, [r3, #0]
      break;
 8002bda:	e007      	b.n	8002bec <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	4a09      	ldr	r2, [pc, #36]	; (8002c04 <LSM6DSL_ACC_GetSensitivity+0x88>)
 8002be0:	601a      	str	r2, [r3, #0]
      break;
 8002be2:	e003      	b.n	8002bec <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295
 8002be8:	60fb      	str	r3, [r7, #12]
      break;
 8002bea:	bf00      	nop
  }

  return ret;
 8002bec:	68fb      	ldr	r3, [r7, #12]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	3d79db23 	.word	0x3d79db23
 8002bfc:	3df9db23 	.word	0x3df9db23
 8002c00:	3e79db23 	.word	0x3e79db23
 8002c04:	3ef9db23 	.word	0x3ef9db23

08002c08 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	331c      	adds	r3, #28
 8002c1a:	f107 020b 	add.w	r2, r7, #11
 8002c1e:	4611      	mov	r1, r2
 8002c20:	4618      	mov	r0, r3
 8002c22:	f001 f96d 	bl	8003f00 <lsm6dsl_xl_data_rate_get>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c30:	e054      	b.n	8002cdc <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 8002c32:	7afb      	ldrb	r3, [r7, #11]
 8002c34:	2b0b      	cmp	r3, #11
 8002c36:	d84c      	bhi.n	8002cd2 <LSM6DSL_ACC_GetOutputDataRate+0xca>
 8002c38:	a201      	add	r2, pc, #4	; (adr r2, 8002c40 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 8002c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3e:	bf00      	nop
 8002c40:	08002c71 	.word	0x08002c71
 8002c44:	08002c83 	.word	0x08002c83
 8002c48:	08002c8b 	.word	0x08002c8b
 8002c4c:	08002c93 	.word	0x08002c93
 8002c50:	08002c9b 	.word	0x08002c9b
 8002c54:	08002ca3 	.word	0x08002ca3
 8002c58:	08002cab 	.word	0x08002cab
 8002c5c:	08002cb3 	.word	0x08002cb3
 8002c60:	08002cbb 	.word	0x08002cbb
 8002c64:	08002cc3 	.word	0x08002cc3
 8002c68:	08002ccb 	.word	0x08002ccb
 8002c6c:	08002c7b 	.word	0x08002c7b
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]
      break;
 8002c78:	e02f      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	4a19      	ldr	r2, [pc, #100]	; (8002ce4 <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8002c7e:	601a      	str	r2, [r3, #0]
      break;
 8002c80:	e02b      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	4a18      	ldr	r2, [pc, #96]	; (8002ce8 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 8002c86:	601a      	str	r2, [r3, #0]
      break;
 8002c88:	e027      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	4a17      	ldr	r2, [pc, #92]	; (8002cec <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8002c8e:	601a      	str	r2, [r3, #0]
      break;
 8002c90:	e023      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	4a16      	ldr	r2, [pc, #88]	; (8002cf0 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 8002c96:	601a      	str	r2, [r3, #0]
      break;
 8002c98:	e01f      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	4a15      	ldr	r2, [pc, #84]	; (8002cf4 <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 8002c9e:	601a      	str	r2, [r3, #0]
      break;
 8002ca0:	e01b      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	4a14      	ldr	r2, [pc, #80]	; (8002cf8 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 8002ca6:	601a      	str	r2, [r3, #0]
      break;
 8002ca8:	e017      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	4a13      	ldr	r2, [pc, #76]	; (8002cfc <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 8002cae:	601a      	str	r2, [r3, #0]
      break;
 8002cb0:	e013      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	4a12      	ldr	r2, [pc, #72]	; (8002d00 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 8002cb6:	601a      	str	r2, [r3, #0]
      break;
 8002cb8:	e00f      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	4a11      	ldr	r2, [pc, #68]	; (8002d04 <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 8002cbe:	601a      	str	r2, [r3, #0]
      break;
 8002cc0:	e00b      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	4a10      	ldr	r2, [pc, #64]	; (8002d08 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 8002cc6:	601a      	str	r2, [r3, #0]
      break;
 8002cc8:	e007      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	4a0f      	ldr	r2, [pc, #60]	; (8002d0c <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 8002cce:	601a      	str	r2, [r3, #0]
      break;
 8002cd0:	e003      	b.n	8002cda <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 8002cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd6:	60fb      	str	r3, [r7, #12]
      break;
 8002cd8:	bf00      	nop
  }

  return ret;
 8002cda:	68fb      	ldr	r3, [r7, #12]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	3fcccccd 	.word	0x3fcccccd
 8002ce8:	41480000 	.word	0x41480000
 8002cec:	41d00000 	.word	0x41d00000
 8002cf0:	42500000 	.word	0x42500000
 8002cf4:	42d00000 	.word	0x42d00000
 8002cf8:	43500000 	.word	0x43500000
 8002cfc:	43d00000 	.word	0x43d00000
 8002d00:	44504000 	.word	0x44504000
 8002d04:	44cf8000 	.word	0x44cf8000
 8002d08:	45502000 	.word	0x45502000
 8002d0c:	45d02000 	.word	0x45d02000

08002d10 <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d106      	bne.n	8002d34 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8002d26:	ed97 0a00 	vldr	s0, [r7]
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f000 fde2 	bl	80038f4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8002d30:	4603      	mov	r3, r0
 8002d32:	e005      	b.n	8002d40 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002d34:	ed97 0a00 	vldr	s0, [r7]
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 fe67 	bl	8003a0c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8002d3e:	4603      	mov	r3, r0
  }
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	331c      	adds	r3, #28
 8002d5a:	f107 020b 	add.w	r2, r7, #11
 8002d5e:	4611      	mov	r1, r2
 8002d60:	4618      	mov	r0, r3
 8002d62:	f001 f86f 	bl	8003e44 <lsm6dsl_xl_full_scale_get>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8002d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d70:	e023      	b.n	8002dba <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8002d72:	7afb      	ldrb	r3, [r7, #11]
 8002d74:	2b03      	cmp	r3, #3
 8002d76:	d81b      	bhi.n	8002db0 <LSM6DSL_ACC_GetFullScale+0x68>
 8002d78:	a201      	add	r2, pc, #4	; (adr r2, 8002d80 <LSM6DSL_ACC_GetFullScale+0x38>)
 8002d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7e:	bf00      	nop
 8002d80:	08002d91 	.word	0x08002d91
 8002d84:	08002da9 	.word	0x08002da9
 8002d88:	08002d99 	.word	0x08002d99
 8002d8c:	08002da1 	.word	0x08002da1
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	2202      	movs	r2, #2
 8002d94:	601a      	str	r2, [r3, #0]
      break;
 8002d96:	e00f      	b.n	8002db8 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	2204      	movs	r2, #4
 8002d9c:	601a      	str	r2, [r3, #0]
      break;
 8002d9e:	e00b      	b.n	8002db8 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	2208      	movs	r2, #8
 8002da4:	601a      	str	r2, [r3, #0]
      break;
 8002da6:	e007      	b.n	8002db8 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	2210      	movs	r2, #16
 8002dac:	601a      	str	r2, [r3, #0]
      break;
 8002dae:	e003      	b.n	8002db8 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8002db0:	f04f 33ff 	mov.w	r3, #4294967295
 8002db4:	60fb      	str	r3, [r7, #12]
      break;
 8002db6:	bf00      	nop
  }

  return ret;
 8002db8:	68fb      	ldr	r3, [r7, #12]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop

08002dc4 <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	dd0b      	ble.n	8002dec <LSM6DSL_ACC_SetFullScale+0x28>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	dd06      	ble.n	8002de8 <LSM6DSL_ACC_SetFullScale+0x24>
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	dc01      	bgt.n	8002de4 <LSM6DSL_ACC_SetFullScale+0x20>
 8002de0:	2303      	movs	r3, #3
 8002de2:	e004      	b.n	8002dee <LSM6DSL_ACC_SetFullScale+0x2a>
 8002de4:	2301      	movs	r3, #1
 8002de6:	e002      	b.n	8002dee <LSM6DSL_ACC_SetFullScale+0x2a>
 8002de8:	2302      	movs	r3, #2
 8002dea:	e000      	b.n	8002dee <LSM6DSL_ACC_SetFullScale+0x2a>
 8002dec:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8002dee:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	331c      	adds	r3, #28
 8002df4:	7bfa      	ldrb	r2, [r7, #15]
 8002df6:	4611      	mov	r1, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f000 fffd 	bl	8003df8 <lsm6dsl_xl_full_scale_set>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d002      	beq.n	8002e0a <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8002e04:	f04f 33ff 	mov.w	r3, #4294967295
 8002e08:	e000      	b.n	8002e0c <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	331c      	adds	r3, #28
 8002e22:	f107 0208 	add.w	r2, r7, #8
 8002e26:	4611      	mov	r1, r2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f001 fa32 	bl	8004292 <lsm6dsl_acceleration_raw_get>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8002e34:	f04f 33ff 	mov.w	r3, #4294967295
 8002e38:	e00c      	b.n	8002e54 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8002e3a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8002e42:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8002e4a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8002e66:	f04f 0300 	mov.w	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	331c      	adds	r3, #28
 8002e70:	f107 0210 	add.w	r2, r7, #16
 8002e74:	4611      	mov	r1, r2
 8002e76:	4618      	mov	r0, r3
 8002e78:	f001 fa0b 	bl	8004292 <lsm6dsl_acceleration_raw_get>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 8002e82:	f04f 33ff 	mov.w	r3, #4294967295
 8002e86:	e03c      	b.n	8002f02 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8002e88:	f107 030c 	add.w	r3, r7, #12
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7ff fe74 	bl	8002b7c <LSM6DSL_ACC_GetSensitivity>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8002e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e9e:	e030      	b.n	8002f02 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002ea0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002ea4:	ee07 3a90 	vmov	s15, r3
 8002ea8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eac:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eb8:	ee17 2a90 	vmov	r2, s15
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8002ec0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002ec4:	ee07 3a90 	vmov	s15, r3
 8002ec8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ecc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ed4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ed8:	ee17 2a90 	vmov	r2, s15
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002ee0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002ee4:	ee07 3a90 	vmov	s15, r3
 8002ee8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eec:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ef0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ef4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ef8:	ee17 2a90 	vmov	r2, s15
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b082      	sub	sp, #8
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e014      	b.n	8002f4a <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f103 021c 	add.w	r2, r3, #28
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4610      	mov	r0, r2
 8002f30:	f001 f8b6 	bl	80040a0 <lsm6dsl_gy_data_rate_set>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d002      	beq.n	8002f40 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8002f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3e:	e004      	b.n	8002f4a <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e01f      	b.n	8002fa8 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f103 021c 	add.w	r2, r3, #28
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	332c      	adds	r3, #44	; 0x2c
 8002f72:	4619      	mov	r1, r3
 8002f74:	4610      	mov	r0, r2
 8002f76:	f001 f8b9 	bl	80040ec <lsm6dsl_gy_data_rate_get>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d002      	beq.n	8002f86 <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	e010      	b.n	8002fa8 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	331c      	adds	r3, #28
 8002f8a:	2100      	movs	r1, #0
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f001 f887 	bl	80040a0 <lsm6dsl_gy_data_rate_set>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8002f98:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9c:	e004      	b.n	8002fa8 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	331c      	adds	r3, #28
 8002fc2:	f107 020b 	add.w	r2, r7, #11
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f001 f827 	bl	800401c <lsm6dsl_gy_full_scale_get>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d002      	beq.n	8002fda <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8002fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd8:	e02d      	b.n	8003036 <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8002fda:	7afb      	ldrb	r3, [r7, #11]
 8002fdc:	2b06      	cmp	r3, #6
 8002fde:	d825      	bhi.n	800302c <LSM6DSL_GYRO_GetSensitivity+0x7c>
 8002fe0:	a201      	add	r2, pc, #4	; (adr r2, 8002fe8 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 8002fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe6:	bf00      	nop
 8002fe8:	0800300d 	.word	0x0800300d
 8002fec:	08003005 	.word	0x08003005
 8002ff0:	08003015 	.word	0x08003015
 8002ff4:	0800302d 	.word	0x0800302d
 8002ff8:	0800301d 	.word	0x0800301d
 8002ffc:	0800302d 	.word	0x0800302d
 8003000:	08003025 	.word	0x08003025
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	4a0e      	ldr	r2, [pc, #56]	; (8003040 <LSM6DSL_GYRO_GetSensitivity+0x90>)
 8003008:	601a      	str	r2, [r3, #0]
      break;
 800300a:	e013      	b.n	8003034 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	4a0d      	ldr	r2, [pc, #52]	; (8003044 <LSM6DSL_GYRO_GetSensitivity+0x94>)
 8003010:	601a      	str	r2, [r3, #0]
      break;
 8003012:	e00f      	b.n	8003034 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	4a0c      	ldr	r2, [pc, #48]	; (8003048 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 8003018:	601a      	str	r2, [r3, #0]
      break;
 800301a:	e00b      	b.n	8003034 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	4a0b      	ldr	r2, [pc, #44]	; (800304c <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 8003020:	601a      	str	r2, [r3, #0]
      break;
 8003022:	e007      	b.n	8003034 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	4a0a      	ldr	r2, [pc, #40]	; (8003050 <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 8003028:	601a      	str	r2, [r3, #0]
      break;
 800302a:	e003      	b.n	8003034 <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 800302c:	f04f 33ff 	mov.w	r3, #4294967295
 8003030:	60fb      	str	r3, [r7, #12]
      break;
 8003032:	bf00      	nop
  }

  return ret;
 8003034:	68fb      	ldr	r3, [r7, #12]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	408c0000 	.word	0x408c0000
 8003044:	410c0000 	.word	0x410c0000
 8003048:	418c0000 	.word	0x418c0000
 800304c:	420c0000 	.word	0x420c0000
 8003050:	428c0000 	.word	0x428c0000

08003054 <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	331c      	adds	r3, #28
 8003066:	f107 020b 	add.w	r2, r7, #11
 800306a:	4611      	mov	r1, r2
 800306c:	4618      	mov	r0, r3
 800306e:	f001 f83d 	bl	80040ec <lsm6dsl_gy_data_rate_get>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d002      	beq.n	800307e <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8003078:	f04f 33ff 	mov.w	r3, #4294967295
 800307c:	e04e      	b.n	800311c <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 800307e:	7afb      	ldrb	r3, [r7, #11]
 8003080:	2b0a      	cmp	r3, #10
 8003082:	d846      	bhi.n	8003112 <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 8003084:	a201      	add	r2, pc, #4	; (adr r2, 800308c <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 8003086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800308a:	bf00      	nop
 800308c:	080030b9 	.word	0x080030b9
 8003090:	080030c3 	.word	0x080030c3
 8003094:	080030cb 	.word	0x080030cb
 8003098:	080030d3 	.word	0x080030d3
 800309c:	080030db 	.word	0x080030db
 80030a0:	080030e3 	.word	0x080030e3
 80030a4:	080030eb 	.word	0x080030eb
 80030a8:	080030f3 	.word	0x080030f3
 80030ac:	080030fb 	.word	0x080030fb
 80030b0:	08003103 	.word	0x08003103
 80030b4:	0800310b 	.word	0x0800310b
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
      break;
 80030c0:	e02b      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	4a17      	ldr	r2, [pc, #92]	; (8003124 <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 80030c6:	601a      	str	r2, [r3, #0]
      break;
 80030c8:	e027      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	4a16      	ldr	r2, [pc, #88]	; (8003128 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 80030ce:	601a      	str	r2, [r3, #0]
      break;
 80030d0:	e023      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	4a15      	ldr	r2, [pc, #84]	; (800312c <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 80030d6:	601a      	str	r2, [r3, #0]
      break;
 80030d8:	e01f      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	4a14      	ldr	r2, [pc, #80]	; (8003130 <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 80030de:	601a      	str	r2, [r3, #0]
      break;
 80030e0:	e01b      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	4a13      	ldr	r2, [pc, #76]	; (8003134 <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 80030e6:	601a      	str	r2, [r3, #0]
      break;
 80030e8:	e017      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	4a12      	ldr	r2, [pc, #72]	; (8003138 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 80030ee:	601a      	str	r2, [r3, #0]
      break;
 80030f0:	e013      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	4a11      	ldr	r2, [pc, #68]	; (800313c <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 80030f6:	601a      	str	r2, [r3, #0]
      break;
 80030f8:	e00f      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	4a10      	ldr	r2, [pc, #64]	; (8003140 <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 80030fe:	601a      	str	r2, [r3, #0]
      break;
 8003100:	e00b      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	4a0f      	ldr	r2, [pc, #60]	; (8003144 <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 8003106:	601a      	str	r2, [r3, #0]
      break;
 8003108:	e007      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	4a0e      	ldr	r2, [pc, #56]	; (8003148 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 800310e:	601a      	str	r2, [r3, #0]
      break;
 8003110:	e003      	b.n	800311a <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 8003112:	f04f 33ff 	mov.w	r3, #4294967295
 8003116:	60fb      	str	r3, [r7, #12]
      break;
 8003118:	bf00      	nop
  }

  return ret;
 800311a:	68fb      	ldr	r3, [r7, #12]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	41480000 	.word	0x41480000
 8003128:	41d00000 	.word	0x41d00000
 800312c:	42500000 	.word	0x42500000
 8003130:	42d00000 	.word	0x42d00000
 8003134:	43500000 	.word	0x43500000
 8003138:	43d00000 	.word	0x43d00000
 800313c:	44504000 	.word	0x44504000
 8003140:	44cf8000 	.word	0x44cf8000
 8003144:	45502000 	.word	0x45502000
 8003148:	45d02000 	.word	0x45d02000

0800314c <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800315e:	2b01      	cmp	r3, #1
 8003160:	d106      	bne.n	8003170 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003162:	ed97 0a00 	vldr	s0, [r7]
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f000 fcd2 	bl	8003b10 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 800316c:	4603      	mov	r3, r0
 800316e:	e005      	b.n	800317c <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003170:	ed97 0a00 	vldr	s0, [r7]
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f000 fd57 	bl	8003c28 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 800317a:	4603      	mov	r3, r0
  }
}
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	331c      	adds	r3, #28
 8003196:	f107 020b 	add.w	r2, r7, #11
 800319a:	4611      	mov	r1, r2
 800319c:	4618      	mov	r0, r3
 800319e:	f000 ff3d 	bl	800401c <lsm6dsl_gy_full_scale_get>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 80031a8:	f04f 33ff 	mov.w	r3, #4294967295
 80031ac:	e030      	b.n	8003210 <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 80031ae:	7afb      	ldrb	r3, [r7, #11]
 80031b0:	2b06      	cmp	r3, #6
 80031b2:	d828      	bhi.n	8003206 <LSM6DSL_GYRO_GetFullScale+0x82>
 80031b4:	a201      	add	r2, pc, #4	; (adr r2, 80031bc <LSM6DSL_GYRO_GetFullScale+0x38>)
 80031b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ba:	bf00      	nop
 80031bc:	080031e1 	.word	0x080031e1
 80031c0:	080031d9 	.word	0x080031d9
 80031c4:	080031e9 	.word	0x080031e9
 80031c8:	08003207 	.word	0x08003207
 80031cc:	080031f3 	.word	0x080031f3
 80031d0:	08003207 	.word	0x08003207
 80031d4:	080031fd 	.word	0x080031fd
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	227d      	movs	r2, #125	; 0x7d
 80031dc:	601a      	str	r2, [r3, #0]
      break;
 80031de:	e016      	b.n	800320e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	22fa      	movs	r2, #250	; 0xfa
 80031e4:	601a      	str	r2, [r3, #0]
      break;
 80031e6:	e012      	b.n	800320e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80031ee:	601a      	str	r2, [r3, #0]
      break;
 80031f0:	e00d      	b.n	800320e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80031f8:	601a      	str	r2, [r3, #0]
      break;
 80031fa:	e008      	b.n	800320e <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003202:	601a      	str	r2, [r3, #0]
      break;
 8003204:	e003      	b.n	800320e <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 8003206:	f04f 33ff 	mov.w	r3, #4294967295
 800320a:	60fb      	str	r3, [r7, #12]
      break;
 800320c:	bf00      	nop
  }

  return ret;
 800320e:	68fb      	ldr	r3, [r7, #12]
}
 8003210:	4618      	mov	r0, r3
 8003212:	3710      	adds	r7, #16
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
 8003220:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2b7d      	cmp	r3, #125	; 0x7d
 8003226:	dd12      	ble.n	800324e <LSM6DSL_GYRO_SetFullScale+0x36>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	2bfa      	cmp	r3, #250	; 0xfa
 800322c:	dd0d      	ble.n	800324a <LSM6DSL_GYRO_SetFullScale+0x32>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003234:	dd07      	ble.n	8003246 <LSM6DSL_GYRO_SetFullScale+0x2e>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800323c:	dc01      	bgt.n	8003242 <LSM6DSL_GYRO_SetFullScale+0x2a>
 800323e:	2304      	movs	r3, #4
 8003240:	e006      	b.n	8003250 <LSM6DSL_GYRO_SetFullScale+0x38>
 8003242:	2306      	movs	r3, #6
 8003244:	e004      	b.n	8003250 <LSM6DSL_GYRO_SetFullScale+0x38>
 8003246:	2302      	movs	r3, #2
 8003248:	e002      	b.n	8003250 <LSM6DSL_GYRO_SetFullScale+0x38>
 800324a:	2300      	movs	r3, #0
 800324c:	e000      	b.n	8003250 <LSM6DSL_GYRO_SetFullScale+0x38>
 800324e:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 8003250:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	331c      	adds	r3, #28
 8003256:	7bfa      	ldrb	r2, [r7, #15]
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f000 feb8 	bl	8003fd0 <lsm6dsl_gy_full_scale_set>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295
 800326a:	e000      	b.n	800326e <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b084      	sub	sp, #16
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
 800327e:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	331c      	adds	r3, #28
 8003284:	f107 0208 	add.w	r2, r7, #8
 8003288:	4611      	mov	r1, r2
 800328a:	4618      	mov	r0, r3
 800328c:	f000 ffb6 	bl	80041fc <lsm6dsl_angular_rate_raw_get>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d002      	beq.n	800329c <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8003296:	f04f 33ff 	mov.w	r3, #4294967295
 800329a:	e00c      	b.n	80032b6 <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800329c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80032a4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80032ac:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b086      	sub	sp, #24
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	331c      	adds	r3, #28
 80032cc:	f107 0210 	add.w	r2, r7, #16
 80032d0:	4611      	mov	r1, r2
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 ff92 	bl	80041fc <lsm6dsl_angular_rate_raw_get>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d002      	beq.n	80032e4 <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 80032de:	f04f 33ff 	mov.w	r3, #4294967295
 80032e2:	e03c      	b.n	800335e <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80032e4:	f107 030c 	add.w	r3, r7, #12
 80032e8:	4619      	mov	r1, r3
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff fe60 	bl	8002fb0 <LSM6DSL_GYRO_GetSensitivity>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d002      	beq.n	80032fc <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295
 80032fa:	e030      	b.n	800335e <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80032fc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003300:	ee07 3a90 	vmov	s15, r3
 8003304:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003308:	edd7 7a03 	vldr	s15, [r7, #12]
 800330c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003314:	ee17 2a90 	vmov	r2, s15
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800331c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003320:	ee07 3a90 	vmov	s15, r3
 8003324:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003328:	edd7 7a03 	vldr	s15, [r7, #12]
 800332c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003330:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003334:	ee17 2a90 	vmov	r2, s15
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800333c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003340:	ee07 3a90 	vmov	s15, r3
 8003344:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003348:	edd7 7a03 	vldr	s15, [r7, #12]
 800334c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003350:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003354:	ee17 2a90 	vmov	r2, s15
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <LSM6DSL_Read_Reg>:
 * @param  Reg address to be read
 * @param  Data pointer where the value is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Read_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t *Data)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b084      	sub	sp, #16
 800336a:	af00      	add	r7, sp, #0
 800336c:	60f8      	str	r0, [r7, #12]
 800336e:	460b      	mov	r3, r1
 8003370:	607a      	str	r2, [r7, #4]
 8003372:	72fb      	strb	r3, [r7, #11]
  if (lsm6dsl_read_reg(&(pObj->Ctx), Reg, Data, 1) != LSM6DSL_OK)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f103 001c 	add.w	r0, r3, #28
 800337a:	7af9      	ldrb	r1, [r7, #11]
 800337c:	2301      	movs	r3, #1
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	f000 fd0a 	bl	8003d98 <lsm6dsl_read_reg>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d002      	beq.n	8003390 <LSM6DSL_Read_Reg+0x2a>
  {
    return LSM6DSL_ERROR;
 800338a:	f04f 33ff 	mov.w	r3, #4294967295
 800338e:	e000      	b.n	8003392 <LSM6DSL_Read_Reg+0x2c>
  }

  return LSM6DSL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	460b      	mov	r3, r1
 80033a4:	70fb      	strb	r3, [r7, #3]
 80033a6:	4613      	mov	r3, r2
 80033a8:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f103 001c 	add.w	r0, r3, #28
 80033b0:	1cba      	adds	r2, r7, #2
 80033b2:	78f9      	ldrb	r1, [r7, #3]
 80033b4:	2301      	movs	r3, #1
 80033b6:	f000 fd07 	bl	8003dc8 <lsm6dsl_write_reg>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d002      	beq.n	80033c6 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 80033c0:	f04f 33ff 	mov.w	r3, #4294967295
 80033c4:	e000      	b.n	80033c8 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <LSM6DSL_ACC_Set_INT1_DRDY>:
 * @param  pObj the device pObj
 * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	331c      	adds	r3, #28
 80033e0:	f107 020c 	add.w	r2, r7, #12
 80033e4:	4611      	mov	r1, r2
 80033e6:	4618      	mov	r0, r3
 80033e8:	f001 f95e 	bl	80046a8 <lsm6dsl_pin_int1_route_get>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d002      	beq.n	80033f8 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 80033f2:	f04f 33ff 	mov.w	r3, #4294967295
 80033f6:	e01b      	b.n	8003430 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 80033f8:	78fb      	ldrb	r3, [r7, #3]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d811      	bhi.n	8003422 <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 80033fe:	78fb      	ldrb	r3, [r7, #3]
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	b2da      	uxtb	r2, r3
 8003406:	7b3b      	ldrb	r3, [r7, #12]
 8003408:	f362 0300 	bfi	r3, r2, #0, #1
 800340c:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	331c      	adds	r3, #28
 8003412:	68f9      	ldr	r1, [r7, #12]
 8003414:	4618      	mov	r0, r3
 8003416:	f000 ffe4 	bl	80043e2 <lsm6dsl_pin_int1_route_set>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d006      	beq.n	800342e <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 8003420:	e002      	b.n	8003428 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 8003422:	f04f 33ff 	mov.w	r3, #4294967295
 8003426:	e003      	b.n	8003430 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 8003428:	f04f 33ff 	mov.w	r3, #4294967295
 800342c:	e000      	b.n	8003430 <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3710      	adds	r7, #16
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <LSM6DSL_Set_DRDY_Mode>:
 * @param  pObj the device pObj
 * @param  Val the value of drdy_pulsed in reg LSM6DSL_DRDY_PULSE_CFG_G
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Set_DRDY_Mode(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	460b      	mov	r3, r1
 8003442:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_drdy_pulsed_g_t reg;

  reg = (Val == 0U)  ? LSM6DSL_DRDY_LATCHED
      : (Val == 1U)  ? LSM6DSL_DRDY_PULSED
 8003444:	78fb      	ldrb	r3, [r7, #3]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d006      	beq.n	8003458 <LSM6DSL_Set_DRDY_Mode+0x20>
 800344a:	78fb      	ldrb	r3, [r7, #3]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <LSM6DSL_Set_DRDY_Mode+0x1c>
 8003450:	2301      	movs	r3, #1
 8003452:	e002      	b.n	800345a <LSM6DSL_Set_DRDY_Mode+0x22>
 8003454:	2302      	movs	r3, #2
 8003456:	e000      	b.n	800345a <LSM6DSL_Set_DRDY_Mode+0x22>
 8003458:	2300      	movs	r3, #0
  reg = (Val == 0U)  ? LSM6DSL_DRDY_LATCHED
 800345a:	73fb      	strb	r3, [r7, #15]
      :                LSM6DSL_DRDY_ND;

  if (lsm6dsl_data_ready_mode_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	331c      	adds	r3, #28
 8003460:	7bfa      	ldrb	r2, [r7, #15]
 8003462:	4611      	mov	r1, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f000 ff5f 	bl	8004328 <lsm6dsl_data_ready_mode_set>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <LSM6DSL_Set_DRDY_Mode+0x3e>
  {
    return LSM6DSL_ERROR;
 8003470:	f04f 33ff 	mov.w	r3, #4294967295
 8003474:	e000      	b.n	8003478 <LSM6DSL_Set_DRDY_Mode+0x40>
  }

  return LSM6DSL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3710      	adds	r7, #16
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}

08003480 <LSM6DSL_FIFO_Get_Num_Samples>:
 * @param  pObj the device pObj
 * @param  NumSamples number of samples
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Get_Num_Samples(LSM6DSL_Object_t *pObj, uint16_t *NumSamples)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_fifo_data_level_get(&(pObj->Ctx), NumSamples) != LSM6DSL_OK)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	331c      	adds	r3, #28
 800348e:	6839      	ldr	r1, [r7, #0]
 8003490:	4618      	mov	r0, r3
 8003492:	f001 fa15 	bl	80048c0 <lsm6dsl_fifo_data_level_get>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d002      	beq.n	80034a2 <LSM6DSL_FIFO_Get_Num_Samples+0x22>
  {
    return LSM6DSL_ERROR;
 800349c:	f04f 33ff 	mov.w	r3, #4294967295
 80034a0:	e000      	b.n	80034a4 <LSM6DSL_FIFO_Get_Num_Samples+0x24>
  }

  return LSM6DSL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param  pObj the device pObj
 * @param  Odr FIFO ODR value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Set_ODR_Value(LSM6DSL_Object_t *pObj, float Odr)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_fifo_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_FIFO_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_FIFO_26Hz
 80034b8:	edd7 7a00 	vldr	s15, [r7]
 80034bc:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80034c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c8:	d801      	bhi.n	80034ce <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 80034ca:	2301      	movs	r3, #1
 80034cc:	e058      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 80034ce:	edd7 7a00 	vldr	s15, [r7]
 80034d2:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80034d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034de:	d801      	bhi.n	80034e4 <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e04d      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 80034e4:	edd7 7a00 	vldr	s15, [r7]
 80034e8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80035a8 <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 80034ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f4:	d801      	bhi.n	80034fa <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 80034f6:	2303      	movs	r3, #3
 80034f8:	e042      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 80034fa:	edd7 7a00 	vldr	s15, [r7]
 80034fe:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80035ac <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 8003502:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800350a:	d801      	bhi.n	8003510 <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800350c:	2304      	movs	r3, #4
 800350e:	e037      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 8003510:	edd7 7a00 	vldr	s15, [r7]
 8003514:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80035b0 <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 8003518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800351c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003520:	d801      	bhi.n	8003526 <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 8003522:	2305      	movs	r3, #5
 8003524:	e02c      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 8003526:	edd7 7a00 	vldr	s15, [r7]
 800352a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80035b4 <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800352e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	d801      	bhi.n	800353c <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 8003538:	2306      	movs	r3, #6
 800353a:	e021      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800353c:	edd7 7a00 	vldr	s15, [r7]
 8003540:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80035b8 <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 8003544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354c:	d801      	bhi.n	8003552 <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800354e:	2307      	movs	r3, #7
 8003550:	e016      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 8003552:	edd7 7a00 	vldr	s15, [r7]
 8003556:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80035bc <LSM6DSL_FIFO_Set_ODR_Value+0x110>
 800355a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	d801      	bhi.n	8003568 <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 8003564:	2308      	movs	r3, #8
 8003566:	e00b      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 8003568:	edd7 7a00 	vldr	s15, [r7]
 800356c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80035c0 <LSM6DSL_FIFO_Set_ODR_Value+0x114>
 8003570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003578:	d801      	bhi.n	800357e <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800357a:	2309      	movs	r3, #9
 800357c:	e000      	b.n	8003580 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800357e:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_FIFO_12Hz5
 8003580:	73fb      	strb	r3, [r7, #15]
          : (Odr <=  833.0f) ? LSM6DSL_FIFO_833Hz
          : (Odr <= 1660.0f) ? LSM6DSL_FIFO_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_FIFO_3k33Hz
          :                    LSM6DSL_FIFO_6k66Hz;

  if (lsm6dsl_fifo_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	331c      	adds	r3, #28
 8003586:	7bfa      	ldrb	r2, [r7, #15]
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f001 fa84 	bl	8004a98 <lsm6dsl_fifo_data_rate_set>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <LSM6DSL_FIFO_Set_ODR_Value+0xf0>
  {
    return LSM6DSL_ERROR;
 8003596:	f04f 33ff 	mov.w	r3, #4294967295
 800359a:	e000      	b.n	800359e <LSM6DSL_FIFO_Set_ODR_Value+0xf2>
  }

  return LSM6DSL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	42500000 	.word	0x42500000
 80035ac:	42d00000 	.word	0x42d00000
 80035b0:	43500000 	.word	0x43500000
 80035b4:	43d00000 	.word	0x43d00000
 80035b8:	44504000 	.word	0x44504000
 80035bc:	44cf8000 	.word	0x44cf8000
 80035c0:	45502000 	.word	0x45502000

080035c4 <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param  pObj the device pObj
 * @param  Status FIFO full interrupt on INT1 pin status
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Set_INT1_FIFO_Full(LSM6DSL_Object_t *pObj, uint8_t Status)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	460b      	mov	r3, r1
 80035ce:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_reg_t reg;

  if (lsm6dsl_read_reg(&(pObj->Ctx), LSM6DSL_INT1_CTRL, &reg.byte, 1) != LSM6DSL_OK)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f103 001c 	add.w	r0, r3, #28
 80035d6:	f107 020c 	add.w	r2, r7, #12
 80035da:	2301      	movs	r3, #1
 80035dc:	210d      	movs	r1, #13
 80035de:	f000 fbdb 	bl	8003d98 <lsm6dsl_read_reg>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d002      	beq.n	80035ee <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x2a>
  {
    return LSM6DSL_ERROR;
 80035e8:	f04f 33ff 	mov.w	r3, #4294967295
 80035ec:	e017      	b.n	800361e <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x5a>
  }

  reg.int1_ctrl.int1_full_flag = Status;
 80035ee:	78fb      	ldrb	r3, [r7, #3]
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	7b3b      	ldrb	r3, [r7, #12]
 80035f8:	f362 1345 	bfi	r3, r2, #5, #1
 80035fc:	733b      	strb	r3, [r7, #12]

  if (lsm6dsl_write_reg(&(pObj->Ctx), LSM6DSL_INT1_CTRL, &reg.byte, 1) != LSM6DSL_OK)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f103 001c 	add.w	r0, r3, #28
 8003604:	f107 020c 	add.w	r2, r7, #12
 8003608:	2301      	movs	r3, #1
 800360a:	210d      	movs	r1, #13
 800360c:	f000 fbdc 	bl	8003dc8 <lsm6dsl_write_reg>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x58>
  {
    return LSM6DSL_ERROR;
 8003616:	f04f 33ff 	mov.w	r3, #4294967295
 800361a:	e000      	b.n	800361e <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x5a>
  }

  return LSM6DSL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param  pObj the device pObj
 * @param  Watermark FIFO watermark level
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Set_Watermark_Level(LSM6DSL_Object_t *pObj, uint16_t Watermark)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
 800362e:	460b      	mov	r3, r1
 8003630:	807b      	strh	r3, [r7, #2]
  if (lsm6dsl_fifo_watermark_set(&(pObj->Ctx), Watermark) != LSM6DSL_OK)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	331c      	adds	r3, #28
 8003636:	887a      	ldrh	r2, [r7, #2]
 8003638:	4611      	mov	r1, r2
 800363a:	4618      	mov	r0, r3
 800363c:	f001 f90a 	bl	8004854 <lsm6dsl_fifo_watermark_set>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <LSM6DSL_FIFO_Set_Watermark_Level+0x26>
  {
    return LSM6DSL_ERROR;
 8003646:	f04f 33ff 	mov.w	r3, #4294967295
 800364a:	e000      	b.n	800364e <LSM6DSL_FIFO_Set_Watermark_Level+0x28>
  }

  return LSM6DSL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}

08003656 <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param  pObj the device pObj
 * @param  Status FIFO stop on watermark status
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Set_Stop_On_Fth(LSM6DSL_Object_t *pObj, uint8_t Status)
{
 8003656:	b580      	push	{r7, lr}
 8003658:	b082      	sub	sp, #8
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
 800365e:	460b      	mov	r3, r1
 8003660:	70fb      	strb	r3, [r7, #3]
  if (lsm6dsl_fifo_stop_on_wtm_set(&(pObj->Ctx), Status) != LSM6DSL_OK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	331c      	adds	r3, #28
 8003666:	78fa      	ldrb	r2, [r7, #3]
 8003668:	4611      	mov	r1, r2
 800366a:	4618      	mov	r0, r3
 800366c:	f001 f9c8 	bl	8004a00 <lsm6dsl_fifo_stop_on_wtm_set>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d002      	beq.n	800367c <LSM6DSL_FIFO_Set_Stop_On_Fth+0x26>
  {
    return LSM6DSL_ERROR;
 8003676:	f04f 33ff 	mov.w	r3, #4294967295
 800367a:	e000      	b.n	800367e <LSM6DSL_FIFO_Set_Stop_On_Fth+0x28>
  }

  return LSM6DSL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <LSM6DSL_FIFO_Set_Mode>:
 * @param  pObj the device pObj
 * @param  Mode FIFO mode
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Set_Mode(LSM6DSL_Object_t *pObj, uint8_t Mode)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b084      	sub	sp, #16
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
 800368e:	460b      	mov	r3, r1
 8003690:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LSM6DSL_OK;
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ((lsm6dsl_fifo_mode_t)Mode)
 8003696:	78fb      	ldrb	r3, [r7, #3]
 8003698:	2b06      	cmp	r3, #6
 800369a:	bf8c      	ite	hi
 800369c:	2201      	movhi	r2, #1
 800369e:	2200      	movls	r2, #0
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	2a00      	cmp	r2, #0
 80036a4:	d10b      	bne.n	80036be <LSM6DSL_FIFO_Set_Mode+0x38>
 80036a6:	2201      	movs	r2, #1
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	bf14      	ite	ne
 80036b4:	2301      	movne	r3, #1
 80036b6:	2300      	moveq	r3, #0
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d103      	bne.n	80036c6 <LSM6DSL_FIFO_Set_Mode+0x40>
    case LSM6DSL_BYPASS_TO_STREAM_MODE:
    case LSM6DSL_STREAM_MODE:
      break;

    default:
      ret = LSM6DSL_ERROR;
 80036be:	f04f 33ff 	mov.w	r3, #4294967295
 80036c2:	60fb      	str	r3, [r7, #12]
      break;
 80036c4:	e000      	b.n	80036c8 <LSM6DSL_FIFO_Set_Mode+0x42>
      break;
 80036c6:	bf00      	nop
  }

  if (ret == LSM6DSL_ERROR)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ce:	d101      	bne.n	80036d4 <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return ret;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	e00d      	b.n	80036f0 <LSM6DSL_FIFO_Set_Mode+0x6a>
  }

  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), (lsm6dsl_fifo_mode_t)Mode) != LSM6DSL_OK)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	331c      	adds	r3, #28
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	4611      	mov	r1, r2
 80036dc:	4618      	mov	r0, r3
 80036de:	f001 f9b5 	bl	8004a4c <lsm6dsl_fifo_mode_set>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <LSM6DSL_FIFO_Set_Mode+0x68>
  {
    return LSM6DSL_ERROR;
 80036e8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ec:	e000      	b.n	80036f0 <LSM6DSL_FIFO_Set_Mode+0x6a>
  }

  return ret;
 80036ee:	68fb      	ldr	r3, [r7, #12]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <LSM6DSL_FIFO_Get_Pattern>:
 * @param  pObj the device pObj
 * @param  Pattern FIFO pattern
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Get_Pattern(LSM6DSL_Object_t *pObj, uint16_t *Pattern)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_fifo_pattern_get(&(pObj->Ctx), Pattern) != LSM6DSL_OK)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	331c      	adds	r3, #28
 8003706:	6839      	ldr	r1, [r7, #0]
 8003708:	4618      	mov	r0, r3
 800370a:	f001 f903 	bl	8004914 <lsm6dsl_fifo_pattern_get>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d002      	beq.n	800371a <LSM6DSL_FIFO_Get_Pattern+0x22>
  {
    return LSM6DSL_ERROR;
 8003714:	f04f 33ff 	mov.w	r3, #4294967295
 8003718:	e000      	b.n	800371c <LSM6DSL_FIFO_Get_Pattern+0x24>
  }

  return LSM6DSL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3708      	adds	r7, #8
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <LSM6DSL_FIFO_Get_Data>:
 * @param  pObj the device pObj
 * @param  Data FIFO raw data array [2]
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_Get_Data(LSM6DSL_Object_t *pObj, uint8_t *Data)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_read_reg(&(pObj->Ctx), LSM6DSL_FIFO_DATA_OUT_L, Data, 2) != LSM6DSL_OK)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	f103 001c 	add.w	r0, r3, #28
 8003734:	2302      	movs	r3, #2
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	213e      	movs	r1, #62	; 0x3e
 800373a:	f000 fb2d 	bl	8003d98 <lsm6dsl_read_reg>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d002      	beq.n	800374a <LSM6DSL_FIFO_Get_Data+0x26>
  {
    return LSM6DSL_ERROR;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295
 8003748:	e000      	b.n	800374c <LSM6DSL_FIFO_Get_Data+0x28>
  }

  return LSM6DSL_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <LSM6DSL_FIFO_ACC_Set_Decimation>:
 * @param  pObj the device pObj
 * @param  Decimation FIFO accelero decimation
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_ACC_Set_Decimation(LSM6DSL_Object_t *pObj, uint8_t Decimation)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LSM6DSL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ((lsm6dsl_dec_fifo_xl_t)Decimation)
 8003764:	78fb      	ldrb	r3, [r7, #3]
 8003766:	2b07      	cmp	r3, #7
 8003768:	d903      	bls.n	8003772 <LSM6DSL_FIFO_ACC_Set_Decimation+0x1e>
    case LSM6DSL_FIFO_XL_DEC_16:
    case LSM6DSL_FIFO_XL_DEC_32:
      break;

    default:
      ret = LSM6DSL_ERROR;
 800376a:	f04f 33ff 	mov.w	r3, #4294967295
 800376e:	60fb      	str	r3, [r7, #12]
      break;
 8003770:	e000      	b.n	8003774 <LSM6DSL_FIFO_ACC_Set_Decimation+0x20>
      break;
 8003772:	bf00      	nop
  }

  if (ret == LSM6DSL_ERROR)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377a:	d101      	bne.n	8003780 <LSM6DSL_FIFO_ACC_Set_Decimation+0x2c>
  {
    return ret;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	e00d      	b.n	800379c <LSM6DSL_FIFO_ACC_Set_Decimation+0x48>
  }

  if (lsm6dsl_fifo_xl_batch_set(&(pObj->Ctx), (lsm6dsl_dec_fifo_xl_t)Decimation) != LSM6DSL_OK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	331c      	adds	r3, #28
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	4611      	mov	r1, r2
 8003788:	4618      	mov	r0, r3
 800378a:	f001 f8ed 	bl	8004968 <lsm6dsl_fifo_xl_batch_set>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <LSM6DSL_FIFO_ACC_Set_Decimation+0x46>
  {
    return LSM6DSL_ERROR;
 8003794:	f04f 33ff 	mov.w	r3, #4294967295
 8003798:	e000      	b.n	800379c <LSM6DSL_FIFO_ACC_Set_Decimation+0x48>
  }

  return ret;
 800379a:	68fb      	ldr	r3, [r7, #12]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <LSM6DSL_FIFO_ACC_Get_Axis>:
 * @param  pObj the device pObj
 * @param  Acceleration FIFO single accelero axis [mg]
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_ACC_Get_Axis(LSM6DSL_Object_t *pObj, int32_t *Acceleration)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint8_t data[2];
  int16_t data_raw;
  float sensitivity = 0.0f;
 80037ae:	f04f 0300 	mov.w	r3, #0
 80037b2:	60bb      	str	r3, [r7, #8]
  float acceleration_float;

  if (LSM6DSL_FIFO_Get_Data(pObj, data) != LSM6DSL_OK)
 80037b4:	f107 030c 	add.w	r3, r7, #12
 80037b8:	4619      	mov	r1, r3
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff ffb2 	bl	8003724 <LSM6DSL_FIFO_Get_Data>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d002      	beq.n	80037cc <LSM6DSL_FIFO_ACC_Get_Axis+0x28>
  {
    return LSM6DSL_ERROR;
 80037c6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ca:	e027      	b.n	800381c <LSM6DSL_FIFO_ACC_Get_Axis+0x78>
  }

  data_raw = ((int16_t)data[1] << 8) | data[0];
 80037cc:	7b7b      	ldrb	r3, [r7, #13]
 80037ce:	021b      	lsls	r3, r3, #8
 80037d0:	b21a      	sxth	r2, r3
 80037d2:	7b3b      	ldrb	r3, [r7, #12]
 80037d4:	b21b      	sxth	r3, r3
 80037d6:	4313      	orrs	r3, r2
 80037d8:	82fb      	strh	r3, [r7, #22]

  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80037da:	f107 0308 	add.w	r3, r7, #8
 80037de:	4619      	mov	r1, r3
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f7ff f9cb 	bl	8002b7c <LSM6DSL_ACC_GetSensitivity>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d002      	beq.n	80037f2 <LSM6DSL_FIFO_ACC_Get_Axis+0x4e>
  {
    return LSM6DSL_ERROR;
 80037ec:	f04f 33ff 	mov.w	r3, #4294967295
 80037f0:	e014      	b.n	800381c <LSM6DSL_FIFO_ACC_Get_Axis+0x78>
  }

  acceleration_float = (float)data_raw * sensitivity;
 80037f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80037f6:	ee07 3a90 	vmov	s15, r3
 80037fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8003802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003806:	edc7 7a04 	vstr	s15, [r7, #16]
  *Acceleration = (int32_t)acceleration_float;
 800380a:	edd7 7a04 	vldr	s15, [r7, #16]
 800380e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003812:	ee17 2a90 	vmov	r2, s15
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	601a      	str	r2, [r3, #0]

  return LSM6DSL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <LSM6DSL_FIFO_GYRO_Set_Decimation>:
 * @param  pObj the device pObj
 * @param  Decimation FIFO gyro decimation
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_GYRO_Set_Decimation(LSM6DSL_Object_t *pObj, uint8_t Decimation)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LSM6DSL_OK;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ((lsm6dsl_dec_fifo_gyro_t)Decimation)
 8003834:	78fb      	ldrb	r3, [r7, #3]
 8003836:	2b07      	cmp	r3, #7
 8003838:	d903      	bls.n	8003842 <LSM6DSL_FIFO_GYRO_Set_Decimation+0x1e>
    case LSM6DSL_FIFO_GY_DEC_16:
    case LSM6DSL_FIFO_GY_DEC_32:
      break;

    default:
      ret = LSM6DSL_ERROR;
 800383a:	f04f 33ff 	mov.w	r3, #4294967295
 800383e:	60fb      	str	r3, [r7, #12]
      break;
 8003840:	e000      	b.n	8003844 <LSM6DSL_FIFO_GYRO_Set_Decimation+0x20>
      break;
 8003842:	bf00      	nop
  }

  if (ret == LSM6DSL_ERROR)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384a:	d101      	bne.n	8003850 <LSM6DSL_FIFO_GYRO_Set_Decimation+0x2c>
  {
    return ret;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	e00d      	b.n	800386c <LSM6DSL_FIFO_GYRO_Set_Decimation+0x48>
  }

  if (lsm6dsl_fifo_gy_batch_set(&(pObj->Ctx), (lsm6dsl_dec_fifo_gyro_t)Decimation) != LSM6DSL_OK)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	331c      	adds	r3, #28
 8003854:	78fa      	ldrb	r2, [r7, #3]
 8003856:	4611      	mov	r1, r2
 8003858:	4618      	mov	r0, r3
 800385a:	f001 f8ab 	bl	80049b4 <lsm6dsl_fifo_gy_batch_set>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <LSM6DSL_FIFO_GYRO_Set_Decimation+0x46>
  {
    return LSM6DSL_ERROR;
 8003864:	f04f 33ff 	mov.w	r3, #4294967295
 8003868:	e000      	b.n	800386c <LSM6DSL_FIFO_GYRO_Set_Decimation+0x48>
  }

  return ret;
 800386a:	68fb      	ldr	r3, [r7, #12]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <LSM6DSL_FIFO_GYRO_Get_Axis>:
 * @param  pObj the device pObj
 * @param  AngularVelocity FIFO single gyro axis [mDPS]
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_FIFO_GYRO_Get_Axis(LSM6DSL_Object_t *pObj, int32_t *AngularVelocity)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint8_t data[2];
  int16_t data_raw;
  float sensitivity = 0.0f;
 800387e:	f04f 0300 	mov.w	r3, #0
 8003882:	60bb      	str	r3, [r7, #8]
  float angular_velocity_float;

  if (LSM6DSL_FIFO_Get_Data(pObj, data) != LSM6DSL_OK)
 8003884:	f107 030c 	add.w	r3, r7, #12
 8003888:	4619      	mov	r1, r3
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff ff4a 	bl	8003724 <LSM6DSL_FIFO_Get_Data>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d002      	beq.n	800389c <LSM6DSL_FIFO_GYRO_Get_Axis+0x28>
  {
    return LSM6DSL_ERROR;
 8003896:	f04f 33ff 	mov.w	r3, #4294967295
 800389a:	e027      	b.n	80038ec <LSM6DSL_FIFO_GYRO_Get_Axis+0x78>
  }

  data_raw = ((int16_t)data[1] << 8) | data[0];
 800389c:	7b7b      	ldrb	r3, [r7, #13]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	b21a      	sxth	r2, r3
 80038a2:	7b3b      	ldrb	r3, [r7, #12]
 80038a4:	b21b      	sxth	r3, r3
 80038a6:	4313      	orrs	r3, r2
 80038a8:	82fb      	strh	r3, [r7, #22]

  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80038aa:	f107 0308 	add.w	r3, r7, #8
 80038ae:	4619      	mov	r1, r3
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f7ff fb7d 	bl	8002fb0 <LSM6DSL_GYRO_GetSensitivity>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <LSM6DSL_FIFO_GYRO_Get_Axis+0x4e>
  {
    return LSM6DSL_ERROR;
 80038bc:	f04f 33ff 	mov.w	r3, #4294967295
 80038c0:	e014      	b.n	80038ec <LSM6DSL_FIFO_GYRO_Get_Axis+0x78>
  }

  angular_velocity_float = (float)data_raw * sensitivity;
 80038c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80038c6:	ee07 3a90 	vmov	s15, r3
 80038ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80038ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80038d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d6:	edc7 7a04 	vstr	s15, [r7, #16]
  *AngularVelocity = (int32_t)angular_velocity_float;
 80038da:	edd7 7a04 	vldr	s15, [r7, #16]
 80038de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038e2:	ee17 2a90 	vmov	r2, s15
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	601a      	str	r2, [r3, #0]

  return LSM6DSL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003900:	edd7 7a00 	vldr	s15, [r7]
 8003904:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8003908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800390c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003910:	d801      	bhi.n	8003916 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8003912:	2301      	movs	r3, #1
 8003914:	e058      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003916:	edd7 7a00 	vldr	s15, [r7]
 800391a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800391e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003926:	d801      	bhi.n	800392c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8003928:	2302      	movs	r3, #2
 800392a:	e04d      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800392c:	edd7 7a00 	vldr	s15, [r7]
 8003930:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80039f0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8003934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393c:	d801      	bhi.n	8003942 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800393e:	2303      	movs	r3, #3
 8003940:	e042      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003942:	edd7 7a00 	vldr	s15, [r7]
 8003946:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80039f4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 800394a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800394e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003952:	d801      	bhi.n	8003958 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8003954:	2304      	movs	r3, #4
 8003956:	e037      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003958:	edd7 7a00 	vldr	s15, [r7]
 800395c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80039f8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8003960:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003968:	d801      	bhi.n	800396e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800396a:	2305      	movs	r3, #5
 800396c:	e02c      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800396e:	edd7 7a00 	vldr	s15, [r7]
 8003972:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80039fc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 8003976:	eef4 7ac7 	vcmpe.f32	s15, s14
 800397a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397e:	d801      	bhi.n	8003984 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8003980:	2306      	movs	r3, #6
 8003982:	e021      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003984:	edd7 7a00 	vldr	s15, [r7]
 8003988:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003a00 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 800398c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003994:	d801      	bhi.n	800399a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8003996:	2307      	movs	r3, #7
 8003998:	e016      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800399a:	edd7 7a00 	vldr	s15, [r7]
 800399e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003a04 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 80039a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039aa:	d801      	bhi.n	80039b0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80039ac:	2308      	movs	r3, #8
 80039ae:	e00b      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80039b0:	edd7 7a00 	vldr	s15, [r7]
 80039b4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003a08 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80039b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c0:	d801      	bhi.n	80039c6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80039c2:	2309      	movs	r3, #9
 80039c4:	e000      	b.n	80039c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80039c6:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80039c8:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	331c      	adds	r3, #28
 80039ce:	7bfa      	ldrb	r2, [r7, #15]
 80039d0:	4611      	mov	r1, r2
 80039d2:	4618      	mov	r0, r3
 80039d4:	f000 fa6e 	bl	8003eb4 <lsm6dsl_xl_data_rate_set>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d002      	beq.n	80039e4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80039de:	f04f 33ff 	mov.w	r3, #4294967295
 80039e2:	e000      	b.n	80039e6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3710      	adds	r7, #16
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	42500000 	.word	0x42500000
 80039f4:	42d00000 	.word	0x42d00000
 80039f8:	43500000 	.word	0x43500000
 80039fc:	43d00000 	.word	0x43d00000
 8003a00:	44504000 	.word	0x44504000
 8003a04:	44cf8000 	.word	0x44cf8000
 8003a08:	45502000 	.word	0x45502000

08003a0c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003a18:	edd7 7a00 	vldr	s15, [r7]
 8003a1c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8003a20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a28:	d801      	bhi.n	8003a2e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e058      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003a2e:	edd7 7a00 	vldr	s15, [r7]
 8003a32:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8003a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3e:	d801      	bhi.n	8003a44 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8003a40:	2302      	movs	r3, #2
 8003a42:	e04d      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003a44:	edd7 7a00 	vldr	s15, [r7]
 8003a48:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003af4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8003a4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a54:	d801      	bhi.n	8003a5a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8003a56:	2303      	movs	r3, #3
 8003a58:	e042      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003a5a:	edd7 7a00 	vldr	s15, [r7]
 8003a5e:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003af8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8003a62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a6a:	d801      	bhi.n	8003a70 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	e037      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003a70:	edd7 7a00 	vldr	s15, [r7]
 8003a74:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003afc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8003a78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a80:	d801      	bhi.n	8003a86 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8003a82:	2305      	movs	r3, #5
 8003a84:	e02c      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003a86:	edd7 7a00 	vldr	s15, [r7]
 8003a8a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003b00 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8003a8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a96:	d801      	bhi.n	8003a9c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8003a98:	2306      	movs	r3, #6
 8003a9a:	e021      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003a9c:	edd7 7a00 	vldr	s15, [r7]
 8003aa0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003b04 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8003aa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aac:	d801      	bhi.n	8003ab2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8003aae:	2307      	movs	r3, #7
 8003ab0:	e016      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003ab2:	edd7 7a00 	vldr	s15, [r7]
 8003ab6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003b08 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8003aba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003abe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac2:	d801      	bhi.n	8003ac8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8003ac4:	2308      	movs	r3, #8
 8003ac6:	e00b      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003ac8:	edd7 7a00 	vldr	s15, [r7]
 8003acc:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003b0c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8003ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad8:	d801      	bhi.n	8003ade <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8003ada:	2309      	movs	r3, #9
 8003adc:	e000      	b.n	8003ae0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003ade:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	42500000 	.word	0x42500000
 8003af8:	42d00000 	.word	0x42d00000
 8003afc:	43500000 	.word	0x43500000
 8003b00:	43d00000 	.word	0x43d00000
 8003b04:	44504000 	.word	0x44504000
 8003b08:	44cf8000 	.word	0x44cf8000
 8003b0c:	45502000 	.word	0x45502000

08003b10 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8003b1c:	edd7 7a00 	vldr	s15, [r7]
 8003b20:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8003b24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b2c:	d801      	bhi.n	8003b32 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e058      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003b32:	edd7 7a00 	vldr	s15, [r7]
 8003b36:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8003b3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b42:	d801      	bhi.n	8003b48 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e04d      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003b48:	edd7 7a00 	vldr	s15, [r7]
 8003b4c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8003c0c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8003b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b58:	d801      	bhi.n	8003b5e <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e042      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003b5e:	edd7 7a00 	vldr	s15, [r7]
 8003b62:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003c10 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8003b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b6e:	d801      	bhi.n	8003b74 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8003b70:	2304      	movs	r3, #4
 8003b72:	e037      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003b74:	edd7 7a00 	vldr	s15, [r7]
 8003b78:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003c14 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8003b7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b84:	d801      	bhi.n	8003b8a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8003b86:	2305      	movs	r3, #5
 8003b88:	e02c      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003b8a:	edd7 7a00 	vldr	s15, [r7]
 8003b8e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003c18 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8003b92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b9a:	d801      	bhi.n	8003ba0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8003b9c:	2306      	movs	r3, #6
 8003b9e:	e021      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003ba0:	edd7 7a00 	vldr	s15, [r7]
 8003ba4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003c1c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8003ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb0:	d801      	bhi.n	8003bb6 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8003bb2:	2307      	movs	r3, #7
 8003bb4:	e016      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003bb6:	edd7 7a00 	vldr	s15, [r7]
 8003bba:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003c20 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8003bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bc6:	d801      	bhi.n	8003bcc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8003bc8:	2308      	movs	r3, #8
 8003bca:	e00b      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003bcc:	edd7 7a00 	vldr	s15, [r7]
 8003bd0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003c24 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8003bd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bdc:	d801      	bhi.n	8003be2 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8003bde:	2309      	movs	r3, #9
 8003be0:	e000      	b.n	8003be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8003be2:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8003be4:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	331c      	adds	r3, #28
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	4611      	mov	r1, r2
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fa56 	bl	80040a0 <lsm6dsl_gy_data_rate_set>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d002      	beq.n	8003c00 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8003bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfe:	e000      	b.n	8003c02 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	42500000 	.word	0x42500000
 8003c10:	42d00000 	.word	0x42d00000
 8003c14:	43500000 	.word	0x43500000
 8003c18:	43d00000 	.word	0x43d00000
 8003c1c:	44504000 	.word	0x44504000
 8003c20:	44cf8000 	.word	0x44cf8000
 8003c24:	45502000 	.word	0x45502000

08003c28 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8003c34:	edd7 7a00 	vldr	s15, [r7]
 8003c38:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8003c3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c44:	d801      	bhi.n	8003c4a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8003c46:	2301      	movs	r3, #1
 8003c48:	e058      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003c4a:	edd7 7a00 	vldr	s15, [r7]
 8003c4e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8003c52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c5a:	d801      	bhi.n	8003c60 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e04d      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003c60:	edd7 7a00 	vldr	s15, [r7]
 8003c64:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003d10 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8003c68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c70:	d801      	bhi.n	8003c76 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8003c72:	2303      	movs	r3, #3
 8003c74:	e042      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003c76:	edd7 7a00 	vldr	s15, [r7]
 8003c7a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003d14 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8003c7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c86:	d801      	bhi.n	8003c8c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8003c88:	2304      	movs	r3, #4
 8003c8a:	e037      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003c8c:	edd7 7a00 	vldr	s15, [r7]
 8003c90:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003d18 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8003c94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c9c:	d801      	bhi.n	8003ca2 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8003c9e:	2305      	movs	r3, #5
 8003ca0:	e02c      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003ca2:	edd7 7a00 	vldr	s15, [r7]
 8003ca6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003d1c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8003caa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cb2:	d801      	bhi.n	8003cb8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8003cb4:	2306      	movs	r3, #6
 8003cb6:	e021      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003cb8:	edd7 7a00 	vldr	s15, [r7]
 8003cbc:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003d20 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8003cc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc8:	d801      	bhi.n	8003cce <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8003cca:	2307      	movs	r3, #7
 8003ccc:	e016      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003cce:	edd7 7a00 	vldr	s15, [r7]
 8003cd2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003d24 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8003cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cde:	d801      	bhi.n	8003ce4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8003ce0:	2308      	movs	r3, #8
 8003ce2:	e00b      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003ce4:	edd7 7a00 	vldr	s15, [r7]
 8003ce8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8003d28 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8003cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cf4:	d801      	bhi.n	8003cfa <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8003cf6:	2309      	movs	r3, #9
 8003cf8:	e000      	b.n	8003cfc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8003cfa:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	42500000 	.word	0x42500000
 8003d14:	42d00000 	.word	0x42d00000
 8003d18:	43500000 	.word	0x43500000
 8003d1c:	43d00000 	.word	0x43d00000
 8003d20:	44504000 	.word	0x44504000
 8003d24:	44cf8000 	.word	0x44cf8000
 8003d28:	45502000 	.word	0x45502000

08003d2c <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003d2c:	b590      	push	{r4, r7, lr}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	461a      	mov	r2, r3
 8003d38:	460b      	mov	r3, r1
 8003d3a:	72fb      	strb	r3, [r7, #11]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	695c      	ldr	r4, [r3, #20]
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	7b1b      	ldrb	r3, [r3, #12]
 8003d4c:	b298      	uxth	r0, r3
 8003d4e:	7afb      	ldrb	r3, [r7, #11]
 8003d50:	b299      	uxth	r1, r3
 8003d52:	893b      	ldrh	r3, [r7, #8]
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	47a0      	blx	r4
 8003d58:	4603      	mov	r3, r0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	371c      	adds	r7, #28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd90      	pop	{r4, r7, pc}

08003d62 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003d62:	b590      	push	{r4, r7, lr}
 8003d64:	b087      	sub	sp, #28
 8003d66:	af00      	add	r7, sp, #0
 8003d68:	60f8      	str	r0, [r7, #12]
 8003d6a:	607a      	str	r2, [r7, #4]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	460b      	mov	r3, r1
 8003d70:	72fb      	strb	r3, [r7, #11]
 8003d72:	4613      	mov	r3, r2
 8003d74:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	691c      	ldr	r4, [r3, #16]
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	7b1b      	ldrb	r3, [r3, #12]
 8003d82:	b298      	uxth	r0, r3
 8003d84:	7afb      	ldrb	r3, [r7, #11]
 8003d86:	b299      	uxth	r1, r3
 8003d88:	893b      	ldrh	r3, [r7, #8]
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	47a0      	blx	r4
 8003d8e:	4603      	mov	r3, r0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	371c      	adds	r7, #28
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd90      	pop	{r4, r7, pc}

08003d98 <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8003d98:	b590      	push	{r4, r7, lr}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	461a      	mov	r2, r3
 8003da4:	460b      	mov	r3, r1
 8003da6:	72fb      	strb	r3, [r7, #11]
 8003da8:	4613      	mov	r3, r2
 8003daa:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	685c      	ldr	r4, [r3, #4]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6898      	ldr	r0, [r3, #8]
 8003db4:	893b      	ldrh	r3, [r7, #8]
 8003db6:	7af9      	ldrb	r1, [r7, #11]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	47a0      	blx	r4
 8003dbc:	6178      	str	r0, [r7, #20]
  return ret;
 8003dbe:	697b      	ldr	r3, [r7, #20]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd90      	pop	{r4, r7, pc}

08003dc8 <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8003dc8:	b590      	push	{r4, r7, lr}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	607a      	str	r2, [r7, #4]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	72fb      	strb	r3, [r7, #11]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681c      	ldr	r4, [r3, #0]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6898      	ldr	r0, [r3, #8]
 8003de4:	893b      	ldrh	r3, [r7, #8]
 8003de6:	7af9      	ldrb	r1, [r7, #11]
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	47a0      	blx	r4
 8003dec:	6178      	str	r0, [r7, #20]
  return ret;
 8003dee:	697b      	ldr	r3, [r7, #20]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	371c      	adds	r7, #28
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd90      	pop	{r4, r7, pc}

08003df8 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8003e04:	f107 0208 	add.w	r2, r7, #8
 8003e08:	2301      	movs	r3, #1
 8003e0a:	2110      	movs	r1, #16
 8003e0c:	6878      	ldr	r0, [r7, #4]
 8003e0e:	f7ff ffc3 	bl	8003d98 <lsm6dsl_read_reg>
 8003e12:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10f      	bne.n	8003e3a <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 8003e1a:	78fb      	ldrb	r3, [r7, #3]
 8003e1c:	f003 0303 	and.w	r3, r3, #3
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	7a3b      	ldrb	r3, [r7, #8]
 8003e24:	f362 0383 	bfi	r3, r2, #2, #2
 8003e28:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8003e2a:	f107 0208 	add.w	r2, r7, #8
 8003e2e:	2301      	movs	r3, #1
 8003e30:	2110      	movs	r1, #16
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7ff ffc8 	bl	8003dc8 <lsm6dsl_write_reg>
 8003e38:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8003e4e:	f107 0208 	add.w	r2, r7, #8
 8003e52:	2301      	movs	r3, #1
 8003e54:	2110      	movs	r1, #16
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f7ff ff9e 	bl	8003d98 <lsm6dsl_read_reg>
 8003e5c:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl1_xl.fs_xl) {
 8003e5e:	7a3b      	ldrb	r3, [r7, #8]
 8003e60:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	d81a      	bhi.n	8003ea0 <lsm6dsl_xl_full_scale_get+0x5c>
 8003e6a:	a201      	add	r2, pc, #4	; (adr r2, 8003e70 <lsm6dsl_xl_full_scale_get+0x2c>)
 8003e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e70:	08003e81 	.word	0x08003e81
 8003e74:	08003e89 	.word	0x08003e89
 8003e78:	08003e91 	.word	0x08003e91
 8003e7c:	08003e99 	.word	0x08003e99
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	2200      	movs	r2, #0
 8003e84:	701a      	strb	r2, [r3, #0]
      break;
 8003e86:	e00f      	b.n	8003ea8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	701a      	strb	r2, [r3, #0]
      break;
 8003e8e:	e00b      	b.n	8003ea8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2202      	movs	r2, #2
 8003e94:	701a      	strb	r2, [r3, #0]
      break;
 8003e96:	e007      	b.n	8003ea8 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	2203      	movs	r2, #3
 8003e9c:	701a      	strb	r2, [r3, #0]
      break;
 8003e9e:	e003      	b.n	8003ea8 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	2204      	movs	r2, #4
 8003ea4:	701a      	strb	r2, [r3, #0]
      break;
 8003ea6:	bf00      	nop
  }

  return ret;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop

08003eb4 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8003ec0:	f107 0208 	add.w	r2, r7, #8
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	2110      	movs	r1, #16
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f7ff ff65 	bl	8003d98 <lsm6dsl_read_reg>
 8003ece:	60f8      	str	r0, [r7, #12]
                         1);

  if (ret == 0) {
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d10f      	bne.n	8003ef6 <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8003ed6:	78fb      	ldrb	r3, [r7, #3]
 8003ed8:	f003 030f 	and.w	r3, r3, #15
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	7a3b      	ldrb	r3, [r7, #8]
 8003ee0:	f362 1307 	bfi	r3, r2, #4, #4
 8003ee4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8003ee6:	f107 0208 	add.w	r2, r7, #8
 8003eea:	2301      	movs	r3, #1
 8003eec:	2110      	movs	r1, #16
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f7ff ff6a 	bl	8003dc8 <lsm6dsl_write_reg>
 8003ef4:	60f8      	str	r0, [r7, #12]
                            1);
  }

  return ret;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3710      	adds	r7, #16
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}

08003f00 <lsm6dsl_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t *val)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl,
 8003f0a:	f107 0208 	add.w	r2, r7, #8
 8003f0e:	2301      	movs	r3, #1
 8003f10:	2110      	movs	r1, #16
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff ff40 	bl	8003d98 <lsm6dsl_read_reg>
 8003f18:	60f8      	str	r0, [r7, #12]
                         1);

  switch (ctrl1_xl.odr_xl) {
 8003f1a:	7a3b      	ldrb	r3, [r7, #8]
 8003f1c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b0b      	cmp	r3, #11
 8003f24:	d84a      	bhi.n	8003fbc <lsm6dsl_xl_data_rate_get+0xbc>
 8003f26:	a201      	add	r2, pc, #4	; (adr r2, 8003f2c <lsm6dsl_xl_data_rate_get+0x2c>)
 8003f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f2c:	08003f5d 	.word	0x08003f5d
 8003f30:	08003f65 	.word	0x08003f65
 8003f34:	08003f6d 	.word	0x08003f6d
 8003f38:	08003f75 	.word	0x08003f75
 8003f3c:	08003f7d 	.word	0x08003f7d
 8003f40:	08003f85 	.word	0x08003f85
 8003f44:	08003f8d 	.word	0x08003f8d
 8003f48:	08003f95 	.word	0x08003f95
 8003f4c:	08003f9d 	.word	0x08003f9d
 8003f50:	08003fa5 	.word	0x08003fa5
 8003f54:	08003fad 	.word	0x08003fad
 8003f58:	08003fb5 	.word	0x08003fb5
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	701a      	strb	r2, [r3, #0]
      break;
 8003f62:	e02f      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2201      	movs	r2, #1
 8003f68:	701a      	strb	r2, [r3, #0]
      break;
 8003f6a:	e02b      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	701a      	strb	r2, [r3, #0]
      break;
 8003f72:	e027      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	2203      	movs	r2, #3
 8003f78:	701a      	strb	r2, [r3, #0]
      break;
 8003f7a:	e023      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	2204      	movs	r2, #4
 8003f80:	701a      	strb	r2, [r3, #0]
      break;
 8003f82:	e01f      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	2205      	movs	r2, #5
 8003f88:	701a      	strb	r2, [r3, #0]
      break;
 8003f8a:	e01b      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	2206      	movs	r2, #6
 8003f90:	701a      	strb	r2, [r3, #0]
      break;
 8003f92:	e017      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2207      	movs	r2, #7
 8003f98:	701a      	strb	r2, [r3, #0]
      break;
 8003f9a:	e013      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2208      	movs	r2, #8
 8003fa0:	701a      	strb	r2, [r3, #0]
      break;
 8003fa2:	e00f      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2209      	movs	r2, #9
 8003fa8:	701a      	strb	r2, [r3, #0]
      break;
 8003faa:	e00b      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	220a      	movs	r2, #10
 8003fb0:	701a      	strb	r2, [r3, #0]
      break;
 8003fb2:	e007      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	220b      	movs	r2, #11
 8003fb8:	701a      	strb	r2, [r3, #0]
      break;
 8003fba:	e003      	b.n	8003fc4 <lsm6dsl_xl_data_rate_get+0xc4>

    default:
      *val = LSM6DSL_XL_ODR_ND;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	220c      	movs	r2, #12
 8003fc0:	701a      	strb	r2, [r3, #0]
      break;
 8003fc2:	bf00      	nop
  }

  return ret;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop

08003fd0 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	460b      	mov	r3, r1
 8003fda:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8003fdc:	f107 0208 	add.w	r2, r7, #8
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	2111      	movs	r1, #17
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7ff fed7 	bl	8003d98 <lsm6dsl_read_reg>
 8003fea:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10f      	bne.n	8004012 <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8003ff2:	78fb      	ldrb	r3, [r7, #3]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	7a3b      	ldrb	r3, [r7, #8]
 8003ffc:	f362 0343 	bfi	r3, r2, #1, #3
 8004000:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004002:	f107 0208 	add.w	r2, r7, #8
 8004006:	2301      	movs	r3, #1
 8004008:	2111      	movs	r1, #17
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff fedc 	bl	8003dc8 <lsm6dsl_write_reg>
 8004010:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004012:	68fb      	ldr	r3, [r7, #12]
}
 8004014:	4618      	mov	r0, r3
 8004016:	3710      	adds	r7, #16
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <lsm6dsl_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t *val)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004026:	f107 0208 	add.w	r2, r7, #8
 800402a:	2301      	movs	r3, #1
 800402c:	2111      	movs	r1, #17
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7ff feb2 	bl	8003d98 <lsm6dsl_read_reg>
 8004034:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.fs_g) {
 8004036:	7a3b      	ldrb	r3, [r7, #8]
 8004038:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b06      	cmp	r3, #6
 8004040:	d824      	bhi.n	800408c <lsm6dsl_gy_full_scale_get+0x70>
 8004042:	a201      	add	r2, pc, #4	; (adr r2, 8004048 <lsm6dsl_gy_full_scale_get+0x2c>)
 8004044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004048:	08004065 	.word	0x08004065
 800404c:	0800406d 	.word	0x0800406d
 8004050:	08004075 	.word	0x08004075
 8004054:	0800408d 	.word	0x0800408d
 8004058:	0800407d 	.word	0x0800407d
 800405c:	0800408d 	.word	0x0800408d
 8004060:	08004085 	.word	0x08004085
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	2200      	movs	r2, #0
 8004068:	701a      	strb	r2, [r3, #0]
      break;
 800406a:	e013      	b.n	8004094 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	2201      	movs	r2, #1
 8004070:	701a      	strb	r2, [r3, #0]
      break;
 8004072:	e00f      	b.n	8004094 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	2202      	movs	r2, #2
 8004078:	701a      	strb	r2, [r3, #0]
      break;
 800407a:	e00b      	b.n	8004094 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	2204      	movs	r2, #4
 8004080:	701a      	strb	r2, [r3, #0]
      break;
 8004082:	e007      	b.n	8004094 <lsm6dsl_gy_full_scale_get+0x78>

    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	2206      	movs	r2, #6
 8004088:	701a      	strb	r2, [r3, #0]
      break;
 800408a:	e003      	b.n	8004094 <lsm6dsl_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSL_GY_FS_ND;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	2207      	movs	r2, #7
 8004090:	701a      	strb	r2, [r3, #0]
      break;
 8004092:	bf00      	nop
  }

  return ret;
 8004094:	68fb      	ldr	r3, [r7, #12]
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop

080040a0 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	460b      	mov	r3, r1
 80040aa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80040ac:	f107 0208 	add.w	r2, r7, #8
 80040b0:	2301      	movs	r3, #1
 80040b2:	2111      	movs	r1, #17
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff fe6f 	bl	8003d98 <lsm6dsl_read_reg>
 80040ba:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d10f      	bne.n	80040e2 <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 80040c2:	78fb      	ldrb	r3, [r7, #3]
 80040c4:	f003 030f 	and.w	r3, r3, #15
 80040c8:	b2da      	uxtb	r2, r3
 80040ca:	7a3b      	ldrb	r3, [r7, #8]
 80040cc:	f362 1307 	bfi	r3, r2, #4, #4
 80040d0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80040d2:	f107 0208 	add.w	r2, r7, #8
 80040d6:	2301      	movs	r3, #1
 80040d8:	2111      	movs	r1, #17
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7ff fe74 	bl	8003dc8 <lsm6dsl_write_reg>
 80040e0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80040e2:	68fb      	ldr	r3, [r7, #12]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <lsm6dsl_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t *val)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80040f6:	f107 0208 	add.w	r2, r7, #8
 80040fa:	2301      	movs	r3, #1
 80040fc:	2111      	movs	r1, #17
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f7ff fe4a 	bl	8003d98 <lsm6dsl_read_reg>
 8004104:	60f8      	str	r0, [r7, #12]

  switch (ctrl2_g.odr_g) {
 8004106:	7a3b      	ldrb	r3, [r7, #8]
 8004108:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b0a      	cmp	r3, #10
 8004110:	d844      	bhi.n	800419c <lsm6dsl_gy_data_rate_get+0xb0>
 8004112:	a201      	add	r2, pc, #4	; (adr r2, 8004118 <lsm6dsl_gy_data_rate_get+0x2c>)
 8004114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004118:	08004145 	.word	0x08004145
 800411c:	0800414d 	.word	0x0800414d
 8004120:	08004155 	.word	0x08004155
 8004124:	0800415d 	.word	0x0800415d
 8004128:	08004165 	.word	0x08004165
 800412c:	0800416d 	.word	0x0800416d
 8004130:	08004175 	.word	0x08004175
 8004134:	0800417d 	.word	0x0800417d
 8004138:	08004185 	.word	0x08004185
 800413c:	0800418d 	.word	0x0800418d
 8004140:	08004195 	.word	0x08004195
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	2200      	movs	r2, #0
 8004148:	701a      	strb	r2, [r3, #0]
      break;
 800414a:	e02b      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2201      	movs	r2, #1
 8004150:	701a      	strb	r2, [r3, #0]
      break;
 8004152:	e027      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	2202      	movs	r2, #2
 8004158:	701a      	strb	r2, [r3, #0]
      break;
 800415a:	e023      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	2203      	movs	r2, #3
 8004160:	701a      	strb	r2, [r3, #0]
      break;
 8004162:	e01f      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	2204      	movs	r2, #4
 8004168:	701a      	strb	r2, [r3, #0]
      break;
 800416a:	e01b      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	2205      	movs	r2, #5
 8004170:	701a      	strb	r2, [r3, #0]
      break;
 8004172:	e017      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	2206      	movs	r2, #6
 8004178:	701a      	strb	r2, [r3, #0]
      break;
 800417a:	e013      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	2207      	movs	r2, #7
 8004180:	701a      	strb	r2, [r3, #0]
      break;
 8004182:	e00f      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	2208      	movs	r2, #8
 8004188:	701a      	strb	r2, [r3, #0]
      break;
 800418a:	e00b      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	2209      	movs	r2, #9
 8004190:	701a      	strb	r2, [r3, #0]
      break;
 8004192:	e007      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	220a      	movs	r2, #10
 8004198:	701a      	strb	r2, [r3, #0]
      break;
 800419a:	e003      	b.n	80041a4 <lsm6dsl_gy_data_rate_get+0xb8>

    default:
      *val = LSM6DSL_GY_ODR_ND;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	220b      	movs	r2, #11
 80041a0:	701a      	strb	r2, [r3, #0]
      break;
 80041a2:	bf00      	nop
  }

  return ret;
 80041a4:	68fb      	ldr	r3, [r7, #12]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop

080041b0 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80041bc:	f107 0208 	add.w	r2, r7, #8
 80041c0:	2301      	movs	r3, #1
 80041c2:	2112      	movs	r1, #18
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f7ff fde7 	bl	8003d98 <lsm6dsl_read_reg>
 80041ca:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10f      	bne.n	80041f2 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 80041d2:	78fb      	ldrb	r3, [r7, #3]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	7a3b      	ldrb	r3, [r7, #8]
 80041dc:	f362 1386 	bfi	r3, r2, #6, #1
 80041e0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80041e2:	f107 0208 	add.w	r2, r7, #8
 80041e6:	2301      	movs	r3, #1
 80041e8:	2112      	movs	r1, #18
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7ff fdec 	bl	8003dc8 <lsm6dsl_write_reg>
 80041f0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80041f2:	68fb      	ldr	r3, [r7, #12]
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8004206:	f107 020c 	add.w	r2, r7, #12
 800420a:	2306      	movs	r3, #6
 800420c:	2122      	movs	r1, #34	; 0x22
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7ff fdc2 	bl	8003d98 <lsm6dsl_read_reg>
 8004214:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004216:	7b7b      	ldrb	r3, [r7, #13]
 8004218:	b21a      	sxth	r2, r3
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004224:	b29b      	uxth	r3, r3
 8004226:	021b      	lsls	r3, r3, #8
 8004228:	b29a      	uxth	r2, r3
 800422a:	7b3b      	ldrb	r3, [r7, #12]
 800422c:	b29b      	uxth	r3, r3
 800422e:	4413      	add	r3, r2
 8004230:	b29b      	uxth	r3, r3
 8004232:	b21a      	sxth	r2, r3
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004238:	7bfa      	ldrb	r2, [r7, #15]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	3302      	adds	r3, #2
 800423e:	b212      	sxth	r2, r2
 8004240:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	3302      	adds	r3, #2
 8004246:	f9b3 3000 	ldrsh.w	r3, [r3]
 800424a:	b29b      	uxth	r3, r3
 800424c:	021b      	lsls	r3, r3, #8
 800424e:	b29a      	uxth	r2, r3
 8004250:	7bbb      	ldrb	r3, [r7, #14]
 8004252:	b29b      	uxth	r3, r3
 8004254:	4413      	add	r3, r2
 8004256:	b29a      	uxth	r2, r3
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	3302      	adds	r3, #2
 800425c:	b212      	sxth	r2, r2
 800425e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004260:	7c7a      	ldrb	r2, [r7, #17]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	3304      	adds	r3, #4
 8004266:	b212      	sxth	r2, r2
 8004268:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	3304      	adds	r3, #4
 800426e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004272:	b29b      	uxth	r3, r3
 8004274:	021b      	lsls	r3, r3, #8
 8004276:	b29a      	uxth	r2, r3
 8004278:	7c3b      	ldrb	r3, [r7, #16]
 800427a:	b29b      	uxth	r3, r3
 800427c:	4413      	add	r3, r2
 800427e:	b29a      	uxth	r2, r3
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	3304      	adds	r3, #4
 8004284:	b212      	sxth	r2, r2
 8004286:	801a      	strh	r2, [r3, #0]
  return ret;
 8004288:	697b      	ldr	r3, [r7, #20]
}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b086      	sub	sp, #24
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 800429c:	f107 020c 	add.w	r2, r7, #12
 80042a0:	2306      	movs	r3, #6
 80042a2:	2128      	movs	r1, #40	; 0x28
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff fd77 	bl	8003d98 <lsm6dsl_read_reg>
 80042aa:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80042ac:	7b7b      	ldrb	r3, [r7, #13]
 80042ae:	b21a      	sxth	r2, r3
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	021b      	lsls	r3, r3, #8
 80042be:	b29a      	uxth	r2, r3
 80042c0:	7b3b      	ldrb	r3, [r7, #12]
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	4413      	add	r3, r2
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	b21a      	sxth	r2, r3
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80042ce:	7bfa      	ldrb	r2, [r7, #15]
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	3302      	adds	r3, #2
 80042d4:	b212      	sxth	r2, r2
 80042d6:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	3302      	adds	r3, #2
 80042dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	021b      	lsls	r3, r3, #8
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	7bbb      	ldrb	r3, [r7, #14]
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	4413      	add	r3, r2
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	3302      	adds	r3, #2
 80042f2:	b212      	sxth	r2, r2
 80042f4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80042f6:	7c7a      	ldrb	r2, [r7, #17]
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	3304      	adds	r3, #4
 80042fc:	b212      	sxth	r2, r2
 80042fe:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	3304      	adds	r3, #4
 8004304:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004308:	b29b      	uxth	r3, r3
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	b29a      	uxth	r2, r3
 800430e:	7c3b      	ldrb	r3, [r7, #16]
 8004310:	b29b      	uxth	r3, r3
 8004312:	4413      	add	r3, r2
 8004314:	b29a      	uxth	r2, r3
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	3304      	adds	r3, #4
 800431a:	b212      	sxth	r2, r2
 800431c:	801a      	strh	r2, [r3, #0]
  return ret;
 800431e:	697b      	ldr	r3, [r7, #20]
}
 8004320:	4618      	mov	r0, r3
 8004322:	3718      	adds	r7, #24
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <lsm6dsl_data_ready_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_data_ready_mode_set(stmdev_ctx_t *ctx,
                                    lsm6dsl_drdy_pulsed_g_t val)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_drdy_pulse_cfg_g_t drdy_pulse_cfg_g;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G,
 8004334:	f107 0208 	add.w	r2, r7, #8
 8004338:	2301      	movs	r3, #1
 800433a:	210b      	movs	r1, #11
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7ff fd2b 	bl	8003d98 <lsm6dsl_read_reg>
 8004342:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&drdy_pulse_cfg_g, 1);

  if (ret == 0) {
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10f      	bne.n	800436a <lsm6dsl_data_ready_mode_set+0x42>
    drdy_pulse_cfg_g.drdy_pulsed = (uint8_t) val;
 800434a:	78fb      	ldrb	r3, [r7, #3]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	b2da      	uxtb	r2, r3
 8004352:	7a3b      	ldrb	r3, [r7, #8]
 8004354:	f362 13c7 	bfi	r3, r2, #7, #1
 8004358:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_DRDY_PULSE_CFG_G,
 800435a:	f107 0208 	add.w	r2, r7, #8
 800435e:	2301      	movs	r3, #1
 8004360:	210b      	movs	r1, #11
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7ff fd30 	bl	8003dc8 <lsm6dsl_write_reg>
 8004368:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&drdy_pulse_cfg_g, 1);
  }

  return ret;
 800436a:	68fb      	ldr	r3, [r7, #12]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 800437e:	2301      	movs	r3, #1
 8004380:	683a      	ldr	r2, [r7, #0]
 8004382:	210f      	movs	r1, #15
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f7ff fd07 	bl	8003d98 <lsm6dsl_read_reg>
 800438a:	60f8      	str	r0, [r7, #12]
  return ret;
 800438c:	68fb      	ldr	r3, [r7, #12]
}
 800438e:	4618      	mov	r0, r3
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b084      	sub	sp, #16
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	460b      	mov	r3, r1
 80043a0:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80043a2:	f107 0208 	add.w	r2, r7, #8
 80043a6:	2301      	movs	r3, #1
 80043a8:	2112      	movs	r1, #18
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff fcf4 	bl	8003d98 <lsm6dsl_read_reg>
 80043b0:	60f8      	str	r0, [r7, #12]

  if (ret == 0) {
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10f      	bne.n	80043d8 <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 80043b8:	78fb      	ldrb	r3, [r7, #3]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	7a3b      	ldrb	r3, [r7, #8]
 80043c2:	f362 0382 	bfi	r3, r2, #2, #1
 80043c6:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80043c8:	f107 0208 	add.w	r2, r7, #8
 80043cc:	2301      	movs	r3, #1
 80043ce:	2112      	movs	r1, #18
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7ff fcf9 	bl	8003dc8 <lsm6dsl_write_reg>
 80043d6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80043d8:	68fb      	ldr	r3, [r7, #12]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3710      	adds	r7, #16
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b08a      	sub	sp, #40	; 0x28
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	6039      	str	r1, [r7, #0]
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl,
 80043ec:	f107 021c 	add.w	r2, r7, #28
 80043f0:	2301      	movs	r3, #1
 80043f2:	210d      	movs	r1, #13
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f7ff fccf 	bl	8003d98 <lsm6dsl_read_reg>
 80043fa:	6278      	str	r0, [r7, #36]	; 0x24
                         1);

  if (ret == 0) {
 80043fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d147      	bne.n	8004492 <lsm6dsl_pin_int1_route_set+0xb0>
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 8004402:	783b      	ldrb	r3, [r7, #0]
 8004404:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004408:	b2da      	uxtb	r2, r3
 800440a:	7f3b      	ldrb	r3, [r7, #28]
 800440c:	f362 0300 	bfi	r3, r2, #0, #1
 8004410:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 8004412:	783b      	ldrb	r3, [r7, #0]
 8004414:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004418:	b2da      	uxtb	r2, r3
 800441a:	7f3b      	ldrb	r3, [r7, #28]
 800441c:	f362 0341 	bfi	r3, r2, #1, #1
 8004420:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 8004422:	783b      	ldrb	r3, [r7, #0]
 8004424:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004428:	b2da      	uxtb	r2, r3
 800442a:	7f3b      	ldrb	r3, [r7, #28]
 800442c:	f362 0382 	bfi	r3, r2, #2, #1
 8004430:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 8004432:	783b      	ldrb	r3, [r7, #0]
 8004434:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004438:	b2da      	uxtb	r2, r3
 800443a:	7f3b      	ldrb	r3, [r7, #28]
 800443c:	f362 03c3 	bfi	r3, r2, #3, #1
 8004440:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 8004442:	783b      	ldrb	r3, [r7, #0]
 8004444:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004448:	b2da      	uxtb	r2, r3
 800444a:	7f3b      	ldrb	r3, [r7, #28]
 800444c:	f362 1304 	bfi	r3, r2, #4, #1
 8004450:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 8004452:	783b      	ldrb	r3, [r7, #0]
 8004454:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004458:	b2da      	uxtb	r2, r3
 800445a:	7f3b      	ldrb	r3, [r7, #28]
 800445c:	f362 1345 	bfi	r3, r2, #5, #1
 8004460:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 8004462:	783b      	ldrb	r3, [r7, #0]
 8004464:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004468:	b2da      	uxtb	r2, r3
 800446a:	7f3b      	ldrb	r3, [r7, #28]
 800446c:	f362 1386 	bfi	r3, r2, #6, #1
 8004470:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 8004472:	783b      	ldrb	r3, [r7, #0]
 8004474:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004478:	b2da      	uxtb	r2, r3
 800447a:	7f3b      	ldrb	r3, [r7, #28]
 800447c:	f362 13c7 	bfi	r3, r2, #7, #1
 8004480:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl,
 8004482:	f107 021c 	add.w	r2, r7, #28
 8004486:	2301      	movs	r3, #1
 8004488:	210d      	movs	r1, #13
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7ff fc9c 	bl	8003dc8 <lsm6dsl_write_reg>
 8004490:	6278      	str	r0, [r7, #36]	; 0x24
                            1);
  }

  if (ret == 0) {
 8004492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004494:	2b00      	cmp	r3, #0
 8004496:	d107      	bne.n	80044a8 <lsm6dsl_pin_int1_route_set+0xc6>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8004498:	f107 0218 	add.w	r2, r7, #24
 800449c:	2301      	movs	r3, #1
 800449e:	215e      	movs	r1, #94	; 0x5e
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f7ff fc79 	bl	8003d98 <lsm6dsl_read_reg>
 80044a6:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0) {
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d107      	bne.n	80044be <lsm6dsl_pin_int1_route_set+0xdc>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 80044ae:	f107 0214 	add.w	r2, r7, #20
 80044b2:	2301      	movs	r3, #1
 80044b4:	215f      	movs	r1, #95	; 0x5f
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff fc6e 	bl	8003d98 <lsm6dsl_read_reg>
 80044bc:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0) {
 80044be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d147      	bne.n	8004554 <lsm6dsl_pin_int1_route_set+0x172>
    md1_cfg.int1_timer           = val.int1_timer;
 80044c4:	787b      	ldrb	r3, [r7, #1]
 80044c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80044ca:	b2da      	uxtb	r2, r3
 80044cc:	7e3b      	ldrb	r3, [r7, #24]
 80044ce:	f362 0300 	bfi	r3, r2, #0, #1
 80044d2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 80044d4:	787b      	ldrb	r3, [r7, #1]
 80044d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	7e3b      	ldrb	r3, [r7, #24]
 80044de:	f362 0341 	bfi	r3, r2, #1, #1
 80044e2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 80044e4:	787b      	ldrb	r3, [r7, #1]
 80044e6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80044ea:	b2da      	uxtb	r2, r3
 80044ec:	7e3b      	ldrb	r3, [r7, #24]
 80044ee:	f362 0382 	bfi	r3, r2, #2, #1
 80044f2:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 80044f4:	787b      	ldrb	r3, [r7, #1]
 80044f6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80044fa:	b2da      	uxtb	r2, r3
 80044fc:	7e3b      	ldrb	r3, [r7, #24]
 80044fe:	f362 03c3 	bfi	r3, r2, #3, #1
 8004502:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 8004504:	787b      	ldrb	r3, [r7, #1]
 8004506:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800450a:	b2da      	uxtb	r2, r3
 800450c:	7e3b      	ldrb	r3, [r7, #24]
 800450e:	f362 1304 	bfi	r3, r2, #4, #1
 8004512:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 8004514:	787b      	ldrb	r3, [r7, #1]
 8004516:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800451a:	b2da      	uxtb	r2, r3
 800451c:	7e3b      	ldrb	r3, [r7, #24]
 800451e:	f362 1345 	bfi	r3, r2, #5, #1
 8004522:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 8004524:	787b      	ldrb	r3, [r7, #1]
 8004526:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800452a:	b2da      	uxtb	r2, r3
 800452c:	7e3b      	ldrb	r3, [r7, #24]
 800452e:	f362 1386 	bfi	r3, r2, #6, #1
 8004532:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 8004534:	787b      	ldrb	r3, [r7, #1]
 8004536:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800453a:	b2da      	uxtb	r2, r3
 800453c:	7e3b      	ldrb	r3, [r7, #24]
 800453e:	f362 13c7 	bfi	r3, r2, #7, #1
 8004542:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8004544:	f107 0218 	add.w	r2, r7, #24
 8004548:	2301      	movs	r3, #1
 800454a:	215e      	movs	r1, #94	; 0x5e
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f7ff fc3b 	bl	8003dc8 <lsm6dsl_write_reg>
 8004552:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0) {
 8004554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004556:	2b00      	cmp	r3, #0
 8004558:	d107      	bne.n	800456a <lsm6dsl_pin_int1_route_set+0x188>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 800455a:	f107 0210 	add.w	r2, r7, #16
 800455e:	2301      	movs	r3, #1
 8004560:	2113      	movs	r1, #19
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7ff fc18 	bl	8003d98 <lsm6dsl_read_reg>
 8004568:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0) {
 800456a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10f      	bne.n	8004590 <lsm6dsl_pin_int1_route_set+0x1ae>
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8004570:	78bb      	ldrb	r3, [r7, #2]
 8004572:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004576:	b2da      	uxtb	r2, r3
 8004578:	7c3b      	ldrb	r3, [r7, #16]
 800457a:	f362 1304 	bfi	r3, r2, #4, #1
 800457e:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8004580:	f107 0210 	add.w	r2, r7, #16
 8004584:	2301      	movs	r3, #1
 8004586:	2113      	movs	r1, #19
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f7ff fc1d 	bl	8003dc8 <lsm6dsl_write_reg>
 800458e:	6278      	str	r0, [r7, #36]	; 0x24
  }

  if (ret == 0) {
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	2b00      	cmp	r3, #0
 8004594:	d107      	bne.n	80045a6 <lsm6dsl_pin_int1_route_set+0x1c4>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8004596:	f107 0220 	add.w	r2, r7, #32
 800459a:	2301      	movs	r3, #1
 800459c:	211a      	movs	r1, #26
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7ff fbfa 	bl	8003d98 <lsm6dsl_read_reg>
 80045a4:	6278      	str	r0, [r7, #36]	; 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0) {
 80045a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d111      	bne.n	80045d0 <lsm6dsl_pin_int1_route_set+0x1ee>
    master_config.drdy_on_int1   = val.den_drdy_int1;
 80045ac:	78bb      	ldrb	r3, [r7, #2]
 80045ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80045b8:	f362 13c7 	bfi	r3, r2, #7, #1
 80045bc:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80045c0:	f107 0220 	add.w	r2, r7, #32
 80045c4:	2301      	movs	r3, #1
 80045c6:	211a      	movs	r1, #26
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f7ff fbfd 	bl	8003dc8 <lsm6dsl_write_reg>
 80045ce:	6278      	str	r0, [r7, #36]	; 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0) {
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d158      	bne.n	8004688 <lsm6dsl_pin_int1_route_set+0x2a6>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 80045d6:	f107 020c 	add.w	r2, r7, #12
 80045da:	2301      	movs	r3, #1
 80045dc:	2158      	movs	r1, #88	; 0x58
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff fbda 	bl	8003d98 <lsm6dsl_read_reg>
 80045e4:	6278      	str	r0, [r7, #36]	; 0x24

    if ((val.int1_6d != 0x00U) ||
 80045e6:	787b      	ldrb	r3, [r7, #1]
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d141      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 80045f2:	787b      	ldrb	r3, [r7, #1]
 80045f4:	f003 0310 	and.w	r3, r3, #16
 80045f8:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d13b      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 80045fe:	787b      	ldrb	r3, [r7, #1]
 8004600:	f003 0320 	and.w	r3, r3, #32
 8004604:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8004606:	2b00      	cmp	r3, #0
 8004608:	d135      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 800460a:	787b      	ldrb	r3, [r7, #1]
 800460c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004610:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8004612:	2b00      	cmp	r3, #0
 8004614:	d12f      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8004616:	787b      	ldrb	r3, [r7, #1]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 800461e:	2b00      	cmp	r3, #0
 8004620:	d129      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 8004622:	787b      	ldrb	r3, [r7, #1]
 8004624:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004628:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 800462a:	2b00      	cmp	r3, #0
 800462c:	d123      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 800462e:	7d3b      	ldrb	r3, [r7, #20]
 8004630:	f003 0304 	and.w	r3, r3, #4
 8004634:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 8004636:	2b00      	cmp	r3, #0
 8004638:	d11d      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 800463a:	7d3b      	ldrb	r3, [r7, #20]
 800463c:	f003 0310 	and.w	r3, r3, #16
 8004640:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8004642:	2b00      	cmp	r3, #0
 8004644:	d117      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8004646:	7d3b      	ldrb	r3, [r7, #20]
 8004648:	f003 0320 	and.w	r3, r3, #32
 800464c:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 800464e:	2b00      	cmp	r3, #0
 8004650:	d111      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8004652:	7d3b      	ldrb	r3, [r7, #20]
 8004654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004658:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10b      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 800465e:	7d3b      	ldrb	r3, [r7, #20]
 8004660:	f003 0308 	and.w	r3, r3, #8
 8004664:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8004666:	2b00      	cmp	r3, #0
 8004668:	d105      	bne.n	8004676 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U) ) {
 800466a:	7d3b      	ldrb	r3, [r7, #20]
 800466c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004670:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8004672:	2b00      	cmp	r3, #0
 8004674:	d004      	beq.n	8004680 <lsm6dsl_pin_int1_route_set+0x29e>
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8004676:	7b3b      	ldrb	r3, [r7, #12]
 8004678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800467c:	733b      	strb	r3, [r7, #12]
 800467e:	e003      	b.n	8004688 <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8004680:	7b3b      	ldrb	r3, [r7, #12]
 8004682:	f36f 13c7 	bfc	r3, #7, #1
 8004686:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0) {
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	2b00      	cmp	r3, #0
 800468c:	d107      	bne.n	800469e <lsm6dsl_pin_int1_route_set+0x2bc>
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 800468e:	f107 020c 	add.w	r2, r7, #12
 8004692:	2301      	movs	r3, #1
 8004694:	2158      	movs	r1, #88	; 0x58
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f7ff fb96 	bl	8003dc8 <lsm6dsl_write_reg>
 800469c:	6278      	str	r0, [r7, #36]	; 0x24
  }

  return ret;
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3728      	adds	r7, #40	; 0x28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  lsm6dsl_master_config_t master_config;
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl,
 80046b2:	f107 0214 	add.w	r2, r7, #20
 80046b6:	2301      	movs	r3, #1
 80046b8:	210d      	movs	r1, #13
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff fb6c 	bl	8003d98 <lsm6dsl_read_reg>
 80046c0:	61f8      	str	r0, [r7, #28]
                         1);

  if (ret == 0) {
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f040 80c0 	bne.w	800484a <lsm6dsl_pin_int1_route_get+0x1a2>
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 80046ca:	7d3b      	ldrb	r3, [r7, #20]
 80046cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80046d0:	b2d9      	uxtb	r1, r3
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	7813      	ldrb	r3, [r2, #0]
 80046d6:	f361 0300 	bfi	r3, r1, #0, #1
 80046da:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 80046dc:	7d3b      	ldrb	r3, [r7, #20]
 80046de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80046e2:	b2d9      	uxtb	r1, r3
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	7813      	ldrb	r3, [r2, #0]
 80046e8:	f361 0341 	bfi	r3, r1, #1, #1
 80046ec:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 80046ee:	7d3b      	ldrb	r3, [r7, #20]
 80046f0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80046f4:	b2d9      	uxtb	r1, r3
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	7813      	ldrb	r3, [r2, #0]
 80046fa:	f361 0382 	bfi	r3, r1, #2, #1
 80046fe:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8004700:	7d3b      	ldrb	r3, [r7, #20]
 8004702:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004706:	b2d9      	uxtb	r1, r3
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	7813      	ldrb	r3, [r2, #0]
 800470c:	f361 03c3 	bfi	r3, r1, #3, #1
 8004710:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8004712:	7d3b      	ldrb	r3, [r7, #20]
 8004714:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004718:	b2d9      	uxtb	r1, r3
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	7813      	ldrb	r3, [r2, #0]
 800471e:	f361 1304 	bfi	r3, r1, #4, #1
 8004722:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8004724:	7d3b      	ldrb	r3, [r7, #20]
 8004726:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800472a:	b2d9      	uxtb	r1, r3
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	7813      	ldrb	r3, [r2, #0]
 8004730:	f361 1345 	bfi	r3, r1, #5, #1
 8004734:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8004736:	7d3b      	ldrb	r3, [r7, #20]
 8004738:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800473c:	b2d9      	uxtb	r1, r3
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	7813      	ldrb	r3, [r2, #0]
 8004742:	f361 1386 	bfi	r3, r1, #6, #1
 8004746:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8004748:	7d3b      	ldrb	r3, [r7, #20]
 800474a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800474e:	b2d9      	uxtb	r1, r3
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	7813      	ldrb	r3, [r2, #0]
 8004754:	f361 13c7 	bfi	r3, r1, #7, #1
 8004758:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 800475a:	f107 0210 	add.w	r2, r7, #16
 800475e:	2301      	movs	r3, #1
 8004760:	215e      	movs	r1, #94	; 0x5e
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7ff fb18 	bl	8003d98 <lsm6dsl_read_reg>
 8004768:	61f8      	str	r0, [r7, #28]

    if (ret == 0) {
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d16c      	bne.n	800484a <lsm6dsl_pin_int1_route_get+0x1a2>
      val->int1_timer       = md1_cfg.int1_timer;
 8004770:	7c3b      	ldrb	r3, [r7, #16]
 8004772:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004776:	b2d9      	uxtb	r1, r3
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	7853      	ldrb	r3, [r2, #1]
 800477c:	f361 0300 	bfi	r3, r1, #0, #1
 8004780:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 8004782:	7c3b      	ldrb	r3, [r7, #16]
 8004784:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004788:	b2d9      	uxtb	r1, r3
 800478a:	683a      	ldr	r2, [r7, #0]
 800478c:	7853      	ldrb	r3, [r2, #1]
 800478e:	f361 0341 	bfi	r3, r1, #1, #1
 8004792:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 8004794:	7c3b      	ldrb	r3, [r7, #16]
 8004796:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800479a:	b2d9      	uxtb	r1, r3
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	7853      	ldrb	r3, [r2, #1]
 80047a0:	f361 0382 	bfi	r3, r1, #2, #1
 80047a4:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 80047a6:	7c3b      	ldrb	r3, [r7, #16]
 80047a8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80047ac:	b2d9      	uxtb	r1, r3
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	7853      	ldrb	r3, [r2, #1]
 80047b2:	f361 03c3 	bfi	r3, r1, #3, #1
 80047b6:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 80047b8:	7c3b      	ldrb	r3, [r7, #16]
 80047ba:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80047be:	b2d9      	uxtb	r1, r3
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	7853      	ldrb	r3, [r2, #1]
 80047c4:	f361 1304 	bfi	r3, r1, #4, #1
 80047c8:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 80047ca:	7c3b      	ldrb	r3, [r7, #16]
 80047cc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80047d0:	b2d9      	uxtb	r1, r3
 80047d2:	683a      	ldr	r2, [r7, #0]
 80047d4:	7853      	ldrb	r3, [r2, #1]
 80047d6:	f361 1345 	bfi	r3, r1, #5, #1
 80047da:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 80047dc:	7c3b      	ldrb	r3, [r7, #16]
 80047de:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80047e2:	b2d9      	uxtb	r1, r3
 80047e4:	683a      	ldr	r2, [r7, #0]
 80047e6:	7853      	ldrb	r3, [r2, #1]
 80047e8:	f361 1386 	bfi	r3, r1, #6, #1
 80047ec:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 80047ee:	7c3b      	ldrb	r3, [r7, #16]
 80047f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80047f4:	b2d9      	uxtb	r1, r3
 80047f6:	683a      	ldr	r2, [r7, #0]
 80047f8:	7853      	ldrb	r3, [r2, #1]
 80047fa:	f361 13c7 	bfi	r3, r1, #7, #1
 80047fe:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8004800:	f107 020c 	add.w	r2, r7, #12
 8004804:	2301      	movs	r3, #1
 8004806:	2113      	movs	r1, #19
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff fac5 	bl	8003d98 <lsm6dsl_read_reg>
 800480e:	61f8      	str	r0, [r7, #28]

      if (ret == 0) {
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d119      	bne.n	800484a <lsm6dsl_pin_int1_route_get+0x1a2>
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8004816:	7b3b      	ldrb	r3, [r7, #12]
 8004818:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800481c:	b2d9      	uxtb	r1, r3
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	7893      	ldrb	r3, [r2, #2]
 8004822:	f361 0300 	bfi	r3, r1, #0, #1
 8004826:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8004828:	f107 0218 	add.w	r2, r7, #24
 800482c:	2301      	movs	r3, #1
 800482e:	211a      	movs	r1, #26
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f7ff fab1 	bl	8003d98 <lsm6dsl_read_reg>
 8004836:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8004838:	7e3b      	ldrb	r3, [r7, #24]
 800483a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800483e:	b2d9      	uxtb	r1, r3
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	7893      	ldrb	r3, [r2, #2]
 8004844:	f361 0300 	bfi	r3, r1, #0, #1
 8004848:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 800484a:	69fb      	ldr	r3, [r7, #28]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3720      	adds	r7, #32
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <lsm6dsl_fifo_watermark_set>:
  * @param  val    Change the values of fth in reg FIFO_CTRL1
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_watermark_set(stmdev_ctx_t *ctx, uint16_t val)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	460b      	mov	r3, r1
 800485e:	807b      	strh	r3, [r7, #2]
  lsm6dsl_fifo_ctrl1_t fifo_ctrl1;
  lsm6dsl_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL2,
 8004860:	f107 020c 	add.w	r2, r7, #12
 8004864:	2301      	movs	r3, #1
 8004866:	2107      	movs	r1, #7
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f7ff fa95 	bl	8003d98 <lsm6dsl_read_reg>
 800486e:	6178      	str	r0, [r7, #20]
                         (uint8_t *)&fifo_ctrl2, 1);

  if (ret == 0) {
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d11f      	bne.n	80048b6 <lsm6dsl_fifo_watermark_set+0x62>
    fifo_ctrl1.fth = (uint8_t) (0x00FFU & val);
 8004876:	887b      	ldrh	r3, [r7, #2]
 8004878:	b2db      	uxtb	r3, r3
 800487a:	743b      	strb	r3, [r7, #16]
    fifo_ctrl2.fth = (uint8_t) (( 0x0700U & val ) >> 8);
 800487c:	887b      	ldrh	r3, [r7, #2]
 800487e:	0a1b      	lsrs	r3, r3, #8
 8004880:	b29b      	uxth	r3, r3
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	b2da      	uxtb	r2, r3
 8004888:	7b3b      	ldrb	r3, [r7, #12]
 800488a:	f362 0302 	bfi	r3, r2, #0, #3
 800488e:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL1,
 8004890:	f107 0210 	add.w	r2, r7, #16
 8004894:	2301      	movs	r3, #1
 8004896:	2106      	movs	r1, #6
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7ff fa95 	bl	8003dc8 <lsm6dsl_write_reg>
 800489e:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&fifo_ctrl1, 1);

    if (ret == 0) {
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d107      	bne.n	80048b6 <lsm6dsl_fifo_watermark_set+0x62>
      ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL2,
 80048a6:	f107 020c 	add.w	r2, r7, #12
 80048aa:	2301      	movs	r3, #1
 80048ac:	2107      	movs	r1, #7
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f7ff fa8a 	bl	8003dc8 <lsm6dsl_write_reg>
 80048b4:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&fifo_ctrl2, 1);
    }
  }

  return ret;
 80048b6:	697b      	ldr	r3, [r7, #20]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <lsm6dsl_fifo_data_level_get>:
  *                BDU bit.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_data_level_get(stmdev_ctx_t *ctx, uint16_t *val)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_status1_t fifo_status1;
  lsm6dsl_fifo_status2_t fifo_status2;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_STATUS1,
 80048ca:	f107 0210 	add.w	r2, r7, #16
 80048ce:	2301      	movs	r3, #1
 80048d0:	213a      	movs	r1, #58	; 0x3a
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff fa60 	bl	8003d98 <lsm6dsl_read_reg>
 80048d8:	6178      	str	r0, [r7, #20]
                         (uint8_t *)&fifo_status1, 1);

  if (ret == 0) {
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d114      	bne.n	800490a <lsm6dsl_fifo_data_level_get+0x4a>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_STATUS2,
 80048e0:	f107 020c 	add.w	r2, r7, #12
 80048e4:	2301      	movs	r3, #1
 80048e6:	213b      	movs	r1, #59	; 0x3b
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7ff fa55 	bl	8003d98 <lsm6dsl_read_reg>
 80048ee:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&fifo_status2, 1);
    *val = ( (uint16_t) fifo_status2.diff_fifo << 8) +
 80048f0:	7b3b      	ldrb	r3, [r7, #12]
 80048f2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	b29a      	uxth	r2, r3
           (uint16_t) fifo_status1.diff_fifo;
 80048fe:	7c3b      	ldrb	r3, [r7, #16]
 8004900:	b29b      	uxth	r3, r3
    *val = ( (uint16_t) fifo_status2.diff_fifo << 8) +
 8004902:	4413      	add	r3, r2
 8004904:	b29a      	uxth	r2, r3
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800490a:	697b      	ldr	r3, [r7, #20]
}
 800490c:	4618      	mov	r0, r3
 800490e:	3718      	adds	r7, #24
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <lsm6dsl_fifo_pattern_get>:
  *                FIFO_STATUS4, it is recommended to set the BDU bit
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_pattern_get(stmdev_ctx_t *ctx, uint16_t *val)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  lsm6dsl_fifo_status3_t fifo_status3;
  lsm6dsl_fifo_status4_t fifo_status4;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_STATUS3,
 800491e:	f107 0210 	add.w	r2, r7, #16
 8004922:	2301      	movs	r3, #1
 8004924:	213c      	movs	r1, #60	; 0x3c
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7ff fa36 	bl	8003d98 <lsm6dsl_read_reg>
 800492c:	6178      	str	r0, [r7, #20]
                         (uint8_t *)&fifo_status3, 1);

  if (ret == 0) {
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d114      	bne.n	800495e <lsm6dsl_fifo_pattern_get+0x4a>
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_STATUS4,
 8004934:	f107 020c 	add.w	r2, r7, #12
 8004938:	2301      	movs	r3, #1
 800493a:	213d      	movs	r1, #61	; 0x3d
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f7ff fa2b 	bl	8003d98 <lsm6dsl_read_reg>
 8004942:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&fifo_status4, 1);
    *val = ( (uint16_t)fifo_status4.fifo_pattern << 8) +
 8004944:	7b3b      	ldrb	r3, [r7, #12]
 8004946:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800494a:	b2db      	uxtb	r3, r3
 800494c:	b29b      	uxth	r3, r3
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	b29a      	uxth	r2, r3
           fifo_status3.fifo_pattern;
 8004952:	7c3b      	ldrb	r3, [r7, #16]
 8004954:	b29b      	uxth	r3, r3
    *val = ( (uint16_t)fifo_status4.fifo_pattern << 8) +
 8004956:	4413      	add	r3, r2
 8004958:	b29a      	uxth	r2, r3
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	801a      	strh	r2, [r3, #0]
  }

  return ret;
 800495e:	697b      	ldr	r3, [r7, #20]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <lsm6dsl_fifo_xl_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_xl_batch_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_dec_fifo_xl_t val)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	460b      	mov	r3, r1
 8004972:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL3,
 8004974:	f107 0208 	add.w	r2, r7, #8
 8004978:	2301      	movs	r3, #1
 800497a:	2108      	movs	r1, #8
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7ff fa0b 	bl	8003d98 <lsm6dsl_read_reg>
 8004982:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0) {
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10f      	bne.n	80049aa <lsm6dsl_fifo_xl_batch_set+0x42>
    fifo_ctrl3.dec_fifo_xl = (uint8_t)val;
 800498a:	78fb      	ldrb	r3, [r7, #3]
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	b2da      	uxtb	r2, r3
 8004992:	7a3b      	ldrb	r3, [r7, #8]
 8004994:	f362 0302 	bfi	r3, r2, #0, #3
 8004998:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL3,
 800499a:	f107 0208 	add.w	r2, r7, #8
 800499e:	2301      	movs	r3, #1
 80049a0:	2108      	movs	r1, #8
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f7ff fa10 	bl	8003dc8 <lsm6dsl_write_reg>
 80049a8:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 80049aa:	68fb      	ldr	r3, [r7, #12]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <lsm6dsl_fifo_gy_batch_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_gy_batch_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_dec_fifo_gyro_t val)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl3_t fifo_ctrl3;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL3,
 80049c0:	f107 0208 	add.w	r2, r7, #8
 80049c4:	2301      	movs	r3, #1
 80049c6:	2108      	movs	r1, #8
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7ff f9e5 	bl	8003d98 <lsm6dsl_read_reg>
 80049ce:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl3, 1);

  if (ret == 0) {
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10f      	bne.n	80049f6 <lsm6dsl_fifo_gy_batch_set+0x42>
    fifo_ctrl3.dec_fifo_gyro = (uint8_t)val;
 80049d6:	78fb      	ldrb	r3, [r7, #3]
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	7a3b      	ldrb	r3, [r7, #8]
 80049e0:	f362 03c5 	bfi	r3, r2, #3, #3
 80049e4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL3,
 80049e6:	f107 0208 	add.w	r2, r7, #8
 80049ea:	2301      	movs	r3, #1
 80049ec:	2108      	movs	r1, #8
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7ff f9ea 	bl	8003dc8 <lsm6dsl_write_reg>
 80049f4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl3, 1);
  }

  return ret;
 80049f6:	68fb      	ldr	r3, [r7, #12]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <lsm6dsl_fifo_stop_on_wtm_set>:
  * @param  val    Change the values of stop_on_fth in reg FIFO_CTRL4
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_stop_on_wtm_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL4,
 8004a0c:	f107 0208 	add.w	r2, r7, #8
 8004a10:	2301      	movs	r3, #1
 8004a12:	2109      	movs	r1, #9
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f7ff f9bf 	bl	8003d98 <lsm6dsl_read_reg>
 8004a1a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0) {
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10f      	bne.n	8004a42 <lsm6dsl_fifo_stop_on_wtm_set+0x42>
    fifo_ctrl4.stop_on_fth = val;
 8004a22:	78fb      	ldrb	r3, [r7, #3]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	7a3b      	ldrb	r3, [r7, #8]
 8004a2c:	f362 13c7 	bfi	r3, r2, #7, #1
 8004a30:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL4,
 8004a32:	f107 0208 	add.w	r2, r7, #8
 8004a36:	2301      	movs	r3, #1
 8004a38:	2109      	movs	r1, #9
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7ff f9c4 	bl	8003dc8 <lsm6dsl_write_reg>
 8004a40:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 8004a42:	68fb      	ldr	r3, [r7, #12]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	460b      	mov	r3, r1
 8004a56:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8004a58:	f107 0208 	add.w	r2, r7, #8
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	210a      	movs	r1, #10
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f7ff f999 	bl	8003d98 <lsm6dsl_read_reg>
 8004a66:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0) {
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10f      	bne.n	8004a8e <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8004a6e:	78fb      	ldrb	r3, [r7, #3]
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	7a3b      	ldrb	r3, [r7, #8]
 8004a78:	f362 0302 	bfi	r3, r2, #0, #3
 8004a7c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8004a7e:	f107 0208 	add.w	r2, r7, #8
 8004a82:	2301      	movs	r3, #1
 8004a84:	210a      	movs	r1, #10
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7ff f99e 	bl	8003dc8 <lsm6dsl_write_reg>
 8004a8c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <lsm6dsl_fifo_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_data_rate_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_odr_fifo_t val)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8004aa4:	f107 0208 	add.w	r2, r7, #8
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	210a      	movs	r1, #10
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7ff f973 	bl	8003d98 <lsm6dsl_read_reg>
 8004ab2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0) {
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10f      	bne.n	8004ada <lsm6dsl_fifo_data_rate_set+0x42>
    fifo_ctrl5.odr_fifo = (uint8_t)val;
 8004aba:	78fb      	ldrb	r3, [r7, #3]
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	7a3b      	ldrb	r3, [r7, #8]
 8004ac4:	f362 03c6 	bfi	r3, r2, #3, #4
 8004ac8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8004aca:	f107 0208 	add.w	r2, r7, #8
 8004ace:	2301      	movs	r3, #1
 8004ad0:	210a      	movs	r1, #10
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f7ff f978 	bl	8003dc8 <lsm6dsl_write_reg>
 8004ad8:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8004ada:	68fb      	ldr	r3, [r7, #12]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <arm_mult_f32>:
void arm_mult_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b093      	sub	sp, #76	; 0x4c
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	603b      	str	r3, [r7, #0]
  float32_t inA1, inA2, inA3, inA4;              /* temporary input variables */
  float32_t inB1, inB2, inB3, inB4;              /* temporary input variables */
  float32_t out1, out2, out3, out4;              /* temporary output variables */

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	089b      	lsrs	r3, r3, #2
 8004af6:	647b      	str	r3, [r7, #68]	; 0x44

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.        
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8004af8:	e052      	b.n	8004ba0 <arm_mult_f32+0xbc>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    /* read sample from sourceA */
    inA1 = *pSrcA;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	643b      	str	r3, [r7, #64]	; 0x40
    /* read sample from sourceB */
    inB1 = *pSrcB;
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	63fb      	str	r3, [r7, #60]	; 0x3c
    /* read sample from sourceA */
    inA2 = *(pSrcA + 1);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	63bb      	str	r3, [r7, #56]	; 0x38
    /* read sample from sourceB */
    inB2 = *(pSrcB + 1);
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	637b      	str	r3, [r7, #52]	; 0x34

    /* out = sourceA * sourceB */
    out1 = inA1 * inB1;
 8004b12:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004b16:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8004b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b1e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    /* read sample from sourceA */
    inA3 = *(pSrcA + 2);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* read sample from sourceB */
    inB3 = *(pSrcB + 2);
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	62bb      	str	r3, [r7, #40]	; 0x28

    /* out = sourceA * sourceB */
    out2 = inA2 * inB2;
 8004b2e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004b32:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    /* read sample from sourceA */
    inA4 = *(pSrcA + 3);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	623b      	str	r3, [r7, #32]

    /* store result to destination buffer */
    *pDst = out1;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b48:	601a      	str	r2, [r3, #0]

    /* read sample from sourceB */
    inB4 = *(pSrcB + 3);
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	61fb      	str	r3, [r7, #28]

    /* out = sourceA * sourceB */
    out3 = inA3 * inB3;
 8004b50:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004b54:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b5c:	edc7 7a06 	vstr	s15, [r7, #24]

    /* store result to destination buffer */
    *(pDst + 1) = out2;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3304      	adds	r3, #4
 8004b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b66:	601a      	str	r2, [r3, #0]

    /* out = sourceA * sourceB */
    out4 = inA4 * inB4;
 8004b68:	ed97 7a08 	vldr	s14, [r7, #32]
 8004b6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b74:	edc7 7a05 	vstr	s15, [r7, #20]
    /* store result to destination buffer */
    *(pDst + 2) = out3;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3308      	adds	r3, #8
 8004b7c:	69ba      	ldr	r2, [r7, #24]
 8004b7e:	601a      	str	r2, [r3, #0]
    /* store result to destination buffer */
    *(pDst + 3) = out4;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	330c      	adds	r3, #12
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	601a      	str	r2, [r3, #0]


    /* update pointers to process next samples */
    pSrcA += 4u;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	3310      	adds	r3, #16
 8004b8c:	60fb      	str	r3, [r7, #12]
    pSrcB += 4u;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	3310      	adds	r3, #16
 8004b92:	60bb      	str	r3, [r7, #8]
    pDst += 4u;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3310      	adds	r3, #16
 8004b98:	607b      	str	r3, [r7, #4]

    /* Decrement the blockSize loop counter */
    blkCnt--;
 8004b9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	647b      	str	r3, [r7, #68]	; 0x44
  while(blkCnt > 0u)
 8004ba0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1a9      	bne.n	8004afa <arm_mult_f32+0x16>
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.        
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4u;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	647b      	str	r3, [r7, #68]	; 0x44
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8004bae:	e013      	b.n	8004bd8 <arm_mult_f32+0xf4>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	1d1a      	adds	r2, r3, #4
 8004bb4:	60fa      	str	r2, [r7, #12]
 8004bb6:	ed93 7a00 	vldr	s14, [r3]
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	1d1a      	adds	r2, r3, #4
 8004bbe:	60ba      	str	r2, [r7, #8]
 8004bc0:	edd3 7a00 	vldr	s15, [r3]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	1d1a      	adds	r2, r3, #4
 8004bc8:	607a      	str	r2, [r7, #4]
 8004bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bce:	edc3 7a00 	vstr	s15, [r3]

    /* Decrement the blockSize loop counter */
    blkCnt--;
 8004bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	647b      	str	r3, [r7, #68]	; 0x44
  while(blkCnt > 0u)
 8004bd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1e8      	bne.n	8004bb0 <arm_mult_f32+0xcc>
  }
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	374c      	adds	r7, #76	; 0x4c
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	ed87 0a01 	vstr	s0, [r7, #4]
 8004bf6:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 8004bf8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004bfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c04:	db0a      	blt.n	8004c1c <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 8004c06:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c0a:	f00a fc73 	bl	800f4f4 <sqrtf>
 8004c0e:	eef0 7a40 	vmov.f32	s15, s0
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 8004c18:	2300      	movs	r3, #0
 8004c1a:	e005      	b.n	8004c28 <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	f04f 0200 	mov.w	r2, #0
 8004c22:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 8004c24:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <arm_cmplx_mag_f32>:

void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b088      	sub	sp, #32
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  uint32_t blkCnt;                               /* loop counter */

  /*loop Unrolling */
  blkCnt = numSamples >> 2u;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	089b      	lsrs	r3, r3, #2
 8004c40:	61fb      	str	r3, [r7, #28]

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
 8004c42:	e072      	b.n	8004d2a <arm_cmplx_mag_f32+0xfa>
  {

    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	1d1a      	adds	r2, r3, #4
 8004c48:	60fa      	str	r2, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	1d1a      	adds	r2, r3, #4
 8004c52:	60fa      	str	r2, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8004c58:	edd7 7a06 	vldr	s15, [r7, #24]
 8004c5c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004c60:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c64:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	1d1a      	adds	r2, r3, #4
 8004c70:	60ba      	str	r2, [r7, #8]
 8004c72:	4618      	mov	r0, r3
 8004c74:	eeb0 0a67 	vmov.f32	s0, s15
 8004c78:	f7ff ffb8 	bl	8004bec <arm_sqrt_f32>

    realIn = *pSrc++;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	1d1a      	adds	r2, r3, #4
 8004c80:	60fa      	str	r2, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1d1a      	adds	r2, r3, #4
 8004c8a:	60fa      	str	r2, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8004c90:	edd7 7a06 	vldr	s15, [r7, #24]
 8004c94:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004c98:	edd7 7a05 	vldr	s15, [r7, #20]
 8004c9c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	1d1a      	adds	r2, r3, #4
 8004ca8:	60ba      	str	r2, [r7, #8]
 8004caa:	4618      	mov	r0, r3
 8004cac:	eeb0 0a67 	vmov.f32	s0, s15
 8004cb0:	f7ff ff9c 	bl	8004bec <arm_sqrt_f32>

    realIn = *pSrc++;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	1d1a      	adds	r2, r3, #4
 8004cb8:	60fa      	str	r2, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	1d1a      	adds	r2, r3, #4
 8004cc2:	60fa      	str	r2, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8004cc8:	edd7 7a06 	vldr	s15, [r7, #24]
 8004ccc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004cd0:	edd7 7a05 	vldr	s15, [r7, #20]
 8004cd4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004cd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	1d1a      	adds	r2, r3, #4
 8004ce0:	60ba      	str	r2, [r7, #8]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ce8:	f7ff ff80 	bl	8004bec <arm_sqrt_f32>

    realIn = *pSrc++;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	1d1a      	adds	r2, r3, #4
 8004cf0:	60fa      	str	r2, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	1d1a      	adds	r2, r3, #4
 8004cfa:	60fa      	str	r2, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	617b      	str	r3, [r7, #20]
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8004d00:	edd7 7a06 	vldr	s15, [r7, #24]
 8004d04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004d08:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	1d1a      	adds	r2, r3, #4
 8004d18:	60ba      	str	r2, [r7, #8]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	eeb0 0a67 	vmov.f32	s0, s15
 8004d20:	f7ff ff64 	bl	8004bec <arm_sqrt_f32>


    /* Decrement the loop counter */
    blkCnt--;
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	3b01      	subs	r3, #1
 8004d28:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d189      	bne.n	8004c44 <arm_cmplx_mag_f32+0x14>
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	61fb      	str	r3, [r7, #28]

  while(blkCnt > 0u)
 8004d38:	e01e      	b.n	8004d78 <arm_cmplx_mag_f32+0x148>
  {
    /* C[0] = sqrt(A[0] * A[0] + A[1] * A[1]) */
    realIn = *pSrc++;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	1d1a      	adds	r2, r3, #4
 8004d3e:	60fa      	str	r2, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	61bb      	str	r3, [r7, #24]
    imagIn = *pSrc++;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	1d1a      	adds	r2, r3, #4
 8004d48:	60fa      	str	r2, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	617b      	str	r3, [r7, #20]
    /* store the result in the destination buffer. */
    arm_sqrt_f32((realIn * realIn) + (imagIn * imagIn), pDst++);
 8004d4e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004d52:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8004d56:	edd7 7a05 	vldr	s15, [r7, #20]
 8004d5a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004d5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	1d1a      	adds	r2, r3, #4
 8004d66:	60ba      	str	r2, [r7, #8]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d6e:	f7ff ff3d 	bl	8004bec <arm_sqrt_f32>

    /* Decrement the loop counter */
    blkCnt--;
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	61fb      	str	r3, [r7, #28]
  while(blkCnt > 0u)
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1dd      	bne.n	8004d3a <arm_cmplx_mag_f32+0x10a>
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 8004d7e:	bf00      	nop
 8004d80:	bf00      	nop
 8004d82:	3720      	adds	r7, #32
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <arm_cos_f32>:
 * @return cos(x).
 */

float32_t arm_cos_f32(
  float32_t x)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b08b      	sub	sp, #44	; 0x2c
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t n;
  float32_t findex;

  /* input x is in radians */
  /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
  in = x * 0.159154943092f + 0.25f;
 8004d92:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d96:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8004e74 <arm_cos_f32+0xec>
 8004d9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d9e:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8004da2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004da6:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 8004daa:	edd7 7a08 	vldr	s15, [r7, #32]
 8004dae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004db2:	ee17 3a90 	vmov	r3, s15
 8004db6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Make negative values towards -infinity */
  if(in < 0.0f)
 8004db8:	edd7 7a08 	vldr	s15, [r7, #32]
 8004dbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc4:	d502      	bpl.n	8004dcc <arm_cos_f32+0x44>
  {
    n--;
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dce:	ee07 3a90 	vmov	s15, r3
 8004dd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dd6:	ed97 7a08 	vldr	s14, [r7, #32]
 8004dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dde:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of index of the table */
  findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 8004de2:	edd7 7a08 	vldr	s15, [r7, #32]
 8004de6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8004e78 <arm_cos_f32+0xf0>
 8004dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004dee:	edc7 7a07 	vstr	s15, [r7, #28]
  index = ((uint16_t)findex) & 0x1ff;
 8004df2:	edd7 7a07 	vldr	s15, [r7, #28]
 8004df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dfa:	ee17 3a90 	vmov	r3, s15
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e04:	837b      	strh	r3, [r7, #26]

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 8004e06:	8b7b      	ldrh	r3, [r7, #26]
 8004e08:	ee07 3a90 	vmov	s15, r3
 8004e0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e10:	ed97 7a07 	vldr	s14, [r7, #28]
 8004e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e18:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the cos table */
  a = sinTable_f32[index];
 8004e1c:	8b7b      	ldrh	r3, [r7, #26]
 8004e1e:	4a17      	ldr	r2, [pc, #92]	; (8004e7c <arm_cos_f32+0xf4>)
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 8004e28:	8b7b      	ldrh	r3, [r7, #26]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	4a13      	ldr	r2, [pc, #76]	; (8004e7c <arm_cos_f32+0xf4>)
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  cosVal = (1.0f-fract)*a + fract*b;
 8004e36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004e3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8004e3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e42:	edd7 7a04 	vldr	s15, [r7, #16]
 8004e46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e4a:	edd7 6a05 	vldr	s13, [r7, #20]
 8004e4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e5a:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return the output value */
  return (cosVal);
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	ee07 3a90 	vmov	s15, r3
}
 8004e64:	eeb0 0a67 	vmov.f32	s0, s15
 8004e68:	372c      	adds	r7, #44	; 0x2c
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	3e22f983 	.word	0x3e22f983
 8004e78:	44000000 	.word	0x44000000
 8004e7c:	08022e54 	.word	0x08022e54

08004e80 <arm_max_f32>:
void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b08b      	sub	sp, #44	; 0x2c
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
 8004e8c:	603b      	str	r3, [r7, #0]
  /* Run the below code for Cortex-M4 and Cortex-M3 */
  float32_t maxVal1, maxVal2, out;               /* Temporary variables to store the output value. */
  uint32_t blkCnt, outIndex, count;              /* loop counter */

  /* Initialise the count value. */
  count = 0u;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	61bb      	str	r3, [r7, #24]
  /* Initialise the index value to zero. */
  outIndex = 0u;
 8004e92:	2300      	movs	r3, #0
 8004e94:	61fb      	str	r3, [r7, #28]
  /* Load first input value that act as reference value for comparision */
  out = *pSrc++;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	1d1a      	adds	r2, r3, #4
 8004e9a:	60fa      	str	r2, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Loop unrolling */
  blkCnt = (blockSize - 1u) >> 2u;
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	089b      	lsrs	r3, r3, #2
 8004ea6:	623b      	str	r3, [r7, #32]

  /* Run the below code for Cortex-M4 and Cortex-M3 */
  while(blkCnt > 0u)
 8004ea8:	e051      	b.n	8004f4e <arm_max_f32+0xce>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	1d1a      	adds	r2, r3, #4
 8004eae:	60fa      	str	r2, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	617b      	str	r3, [r7, #20]

    maxVal2 = *pSrc++;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	1d1a      	adds	r2, r3, #4
 8004eb8:	60fa      	str	r2, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 8004ebe:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004ec2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ec6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ece:	d504      	bpl.n	8004eda <arm_max_f32+0x5a>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 1u;
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	61fb      	str	r3, [r7, #28]
    }

    maxVal1 = *pSrc++;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	1d1a      	adds	r2, r3, #4
 8004ede:	60fa      	str	r2, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal2)
 8004ee4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004ee8:	edd7 7a04 	vldr	s15, [r7, #16]
 8004eec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef4:	d504      	bpl.n	8004f00 <arm_max_f32+0x80>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 2u;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	3302      	adds	r3, #2
 8004efe:	61fb      	str	r3, [r7, #28]
    }

    maxVal2 = *pSrc++;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	1d1a      	adds	r2, r3, #4
 8004f04:	60fa      	str	r2, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	613b      	str	r3, [r7, #16]

    /* compare for the maximum value */
    if(out < maxVal1)
 8004f0a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004f0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1a:	d504      	bpl.n	8004f26 <arm_max_f32+0xa6>
    {
      /* Update the maximum value and its index */
      out = maxVal1;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 3u;
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	3303      	adds	r3, #3
 8004f24:	61fb      	str	r3, [r7, #28]
    }

    /* compare for the maximum value */
    if(out < maxVal2)
 8004f26:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004f2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8004f2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f36:	d504      	bpl.n	8004f42 <arm_max_f32+0xc2>
    {
      /* Update the maximum value and its index */
      out = maxVal2;
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = count + 4u;
 8004f3c:	69bb      	ldr	r3, [r7, #24]
 8004f3e:	3304      	adds	r3, #4
 8004f40:	61fb      	str	r3, [r7, #28]
    }

    count += 4u;
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	3304      	adds	r3, #4
 8004f46:	61bb      	str	r3, [r7, #24]

    /* Decrement the loop counter */
    blkCnt--;
 8004f48:	6a3b      	ldr	r3, [r7, #32]
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 8004f4e:	6a3b      	ldr	r3, [r7, #32]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1aa      	bne.n	8004eaa <arm_max_f32+0x2a>
  }

  /* if (blockSize - 1u) is not multiple of 4 */
  blkCnt = (blockSize - 1u) % 4u;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	f003 0303 	and.w	r3, r3, #3
 8004f5c:	623b      	str	r3, [r7, #32]

  blkCnt = (blockSize - 1u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
 8004f5e:	e016      	b.n	8004f8e <arm_max_f32+0x10e>
  {
    /* Initialize maxVal to the next consecutive values one by one */
    maxVal1 = *pSrc++;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	1d1a      	adds	r2, r3, #4
 8004f64:	60fa      	str	r2, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	617b      	str	r3, [r7, #20]

    /* compare for the maximum value */
    if(out < maxVal1)
 8004f6a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004f6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7a:	d505      	bpl.n	8004f88 <arm_max_f32+0x108>
    {
      /* Update the maximum value and it's index */
      out = maxVal1;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
      outIndex = blockSize - blkCnt;
 8004f80:	68ba      	ldr	r2, [r7, #8]
 8004f82:	6a3b      	ldr	r3, [r7, #32]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	61fb      	str	r3, [r7, #28]
    }


    /* Decrement the loop counter */
    blkCnt--;
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	623b      	str	r3, [r7, #32]
  while(blkCnt > 0u)
 8004f8e:	6a3b      	ldr	r3, [r7, #32]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e5      	bne.n	8004f60 <arm_max_f32+0xe0>

  }

  /* Store the maximum value and it's index into destination pointers */
  *pResult = out;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f98:	601a      	str	r2, [r3, #0]
  *pIndex = outIndex;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	69fa      	ldr	r2, [r7, #28]
 8004f9e:	601a      	str	r2, [r3, #0]
}
 8004fa0:	bf00      	nop
 8004fa2:	372c      	adds	r7, #44	; 0x2c
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <arm_cfft_radix8by2_f32>:
* \endcode
* 
*/

void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b0a0      	sub	sp, #128	; 0x80
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	66bb      	str	r3, [r7, #104]	; 0x68
    float32_t * pCol1, * pCol2, * pMid1, * pMid2;
    float32_t * p2 = p1 + L;
 8004fbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	677b      	str	r3, [r7, #116]	; 0x74
    const float32_t * tw = (float32_t *) S->pTwiddle;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	673b      	str	r3, [r7, #112]	; 0x70
    float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
    float32_t m0, m1, m2, m3;
    uint32_t l;

    pCol1 = p1;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	667b      	str	r3, [r7, #100]	; 0x64
    pCol2 = p2;
 8004fd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fd2:	663b      	str	r3, [r7, #96]	; 0x60

    //    Define new length
    L >>= 1;
 8004fd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fd6:	085b      	lsrs	r3, r3, #1
 8004fd8:	66bb      	str	r3, [r7, #104]	; 0x68
    //    Initialize mid pointers
    pMid1 = p1 + L;
 8004fda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	67fb      	str	r3, [r7, #124]	; 0x7c
    pMid2 = p2 + L;
 8004fe4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004fea:	4413      	add	r3, r2
 8004fec:	67bb      	str	r3, [r7, #120]	; 0x78

    // do two dot Fourier transform
    for ( l = L >> 2; l > 0; l-- ) 
 8004fee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ff0:	089b      	lsrs	r3, r3, #2
 8004ff2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ff4:	e1b6      	b.n	8005364 <arm_cfft_radix8by2_f32+0x3b8>
    {
        t1[0] = p1[0];
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	63bb      	str	r3, [r7, #56]	; 0x38
        t1[1] = p1[1];
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	63fb      	str	r3, [r7, #60]	; 0x3c
        t1[2] = p1[2];
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	643b      	str	r3, [r7, #64]	; 0x40
        t1[3] = p1[3];
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	647b      	str	r3, [r7, #68]	; 0x44

        t2[0] = p2[0];
 800500e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	62bb      	str	r3, [r7, #40]	; 0x28
        t2[1] = p2[1];
 8005014:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	62fb      	str	r3, [r7, #44]	; 0x2c
        t2[2] = p2[2];
 800501a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	633b      	str	r3, [r7, #48]	; 0x30
        t2[3] = p2[3];
 8005020:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	637b      	str	r3, [r7, #52]	; 0x34

        t3[0] = pMid1[0];
 8005026:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	61bb      	str	r3, [r7, #24]
        t3[1] = pMid1[1];
 800502c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	61fb      	str	r3, [r7, #28]
        t3[2] = pMid1[2];
 8005032:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	623b      	str	r3, [r7, #32]
        t3[3] = pMid1[3];
 8005038:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	627b      	str	r3, [r7, #36]	; 0x24

        t4[0] = pMid2[0];
 800503e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	60bb      	str	r3, [r7, #8]
        t4[1] = pMid2[1];
 8005044:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	60fb      	str	r3, [r7, #12]
        t4[2] = pMid2[2];
 800504a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	613b      	str	r3, [r7, #16]
        t4[3] = pMid2[3];
 8005050:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	617b      	str	r3, [r7, #20]

        *p1++ = t1[0] + t2[0];
 8005056:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800505a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	1d1a      	adds	r2, r3, #4
 8005062:	603a      	str	r2, [r7, #0]
 8005064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005068:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[1] + t2[1];
 800506c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8005070:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	1d1a      	adds	r2, r3, #4
 8005078:	603a      	str	r2, [r7, #0]
 800507a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800507e:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[2] + t2[2];
 8005082:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005086:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	1d1a      	adds	r2, r3, #4
 800508e:	603a      	str	r2, [r7, #0]
 8005090:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005094:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = t1[3] + t2[3];    // col 1
 8005098:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800509c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	1d1a      	adds	r2, r3, #4
 80050a4:	603a      	str	r2, [r7, #0]
 80050a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050aa:	edc3 7a00 	vstr	s15, [r3]

        t2[0] = t1[0] - t2[0];
 80050ae:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80050b2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80050b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050ba:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        t2[1] = t1[1] - t2[1];
 80050be:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80050c2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80050c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050ca:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[2] = t1[2] - t2[2];
 80050ce:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80050d2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80050d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050da:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        t2[3] = t1[3] - t2[3];    // for col 2
 80050de:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80050e2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80050e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050ea:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

        *pMid1++ = t3[0] + t4[0];
 80050ee:	ed97 7a06 	vldr	s14, [r7, #24]
 80050f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80050f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050f8:	1d1a      	adds	r2, r3, #4
 80050fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80050fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005100:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[1] + t4[1];
 8005104:	ed97 7a07 	vldr	s14, [r7, #28]
 8005108:	edd7 7a03 	vldr	s15, [r7, #12]
 800510c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800510e:	1d1a      	adds	r2, r3, #4
 8005110:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005116:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[2] + t4[2];
 800511a:	ed97 7a08 	vldr	s14, [r7, #32]
 800511e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005122:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005124:	1d1a      	adds	r2, r3, #4
 8005126:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005128:	ee77 7a27 	vadd.f32	s15, s14, s15
 800512c:	edc3 7a00 	vstr	s15, [r3]
        *pMid1++ = t3[3] + t4[3]; // col 1
 8005130:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005134:	edd7 7a05 	vldr	s15, [r7, #20]
 8005138:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800513a:	1d1a      	adds	r2, r3, #4
 800513c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800513e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005142:	edc3 7a00 	vstr	s15, [r3]

        t4[0] = t4[0] - t3[0];
 8005146:	ed97 7a02 	vldr	s14, [r7, #8]
 800514a:	edd7 7a06 	vldr	s15, [r7, #24]
 800514e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005152:	edc7 7a02 	vstr	s15, [r7, #8]
        t4[1] = t4[1] - t3[1];
 8005156:	ed97 7a03 	vldr	s14, [r7, #12]
 800515a:	edd7 7a07 	vldr	s15, [r7, #28]
 800515e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005162:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[2] = t4[2] - t3[2];
 8005166:	ed97 7a04 	vldr	s14, [r7, #16]
 800516a:	edd7 7a08 	vldr	s15, [r7, #32]
 800516e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005172:	edc7 7a04 	vstr	s15, [r7, #16]
        t4[3] = t4[3] - t3[3];    // for col 2
 8005176:	ed97 7a05 	vldr	s14, [r7, #20]
 800517a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800517e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005182:	edc7 7a05 	vstr	s15, [r7, #20]

        twR = *tw++;
 8005186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005188:	1d1a      	adds	r2, r3, #4
 800518a:	673a      	str	r2, [r7, #112]	; 0x70
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 8005190:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005192:	1d1a      	adds	r2, r3, #4
 8005194:	673a      	str	r2, [r7, #112]	; 0x70
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	65bb      	str	r3, [r7, #88]	; 0x58

        // multiply by twiddle factors
        m0 = t2[0] * twR;
 800519a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800519e:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80051a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051a6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[1] * twI;
 80051aa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80051ae:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80051b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b6:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[1] * twR;
 80051ba:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80051be:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80051c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051c6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[0] * twI;
 80051ca:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80051ce:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80051d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051d6:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        // R  =  R  *  Tr - I * Ti
        *p2++ = m0 + m1;
 80051da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051dc:	1d1a      	adds	r2, r3, #4
 80051de:	677a      	str	r2, [r7, #116]	; 0x74
 80051e0:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80051e4:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80051e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051ec:	edc3 7a00 	vstr	s15, [r3]
        // I  =  I  *  Tr + R * Ti
        *p2++ = m2 - m3;
 80051f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80051f2:	1d1a      	adds	r2, r3, #4
 80051f4:	677a      	str	r2, [r7, #116]	; 0x74
 80051f6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80051fa:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80051fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005202:	edc3 7a00 	vstr	s15, [r3]
        
        // use vertical symmetry
        //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
        m0 = t4[0] * twI;
 8005206:	edd7 7a02 	vldr	s15, [r7, #8]
 800520a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800520e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005212:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[1] * twR;
 8005216:	edd7 7a03 	vldr	s15, [r7, #12]
 800521a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800521e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005222:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[1] * twI;
 8005226:	edd7 7a03 	vldr	s15, [r7, #12]
 800522a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800522e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005232:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[0] * twR;
 8005236:	edd7 7a02 	vldr	s15, [r7, #8]
 800523a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800523e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005242:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 8005246:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005248:	1d1a      	adds	r2, r3, #4
 800524a:	67ba      	str	r2, [r7, #120]	; 0x78
 800524c:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8005250:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8005254:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005258:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 800525c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800525e:	1d1a      	adds	r2, r3, #4
 8005260:	67ba      	str	r2, [r7, #120]	; 0x78
 8005262:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005266:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800526a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800526e:	edc3 7a00 	vstr	s15, [r3]

        twR = *tw++;
 8005272:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005274:	1d1a      	adds	r2, r3, #4
 8005276:	673a      	str	r2, [r7, #112]	; 0x70
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	65fb      	str	r3, [r7, #92]	; 0x5c
        twI = *tw++;
 800527c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800527e:	1d1a      	adds	r2, r3, #4
 8005280:	673a      	str	r2, [r7, #112]	; 0x70
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	65bb      	str	r3, [r7, #88]	; 0x58
        
        m0 = t2[2] * twR;
 8005286:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800528a:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800528e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005292:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t2[3] * twI;
 8005296:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800529a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800529e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052a2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t2[3] * twR;
 80052a6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80052aa:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80052ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052b2:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t2[2] * twI;
 80052b6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80052ba:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80052be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052c2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *p2++ = m0 + m1;
 80052c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052c8:	1d1a      	adds	r2, r3, #4
 80052ca:	677a      	str	r2, [r7, #116]	; 0x74
 80052cc:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80052d0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80052d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052d8:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 80052dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80052de:	1d1a      	adds	r2, r3, #4
 80052e0:	677a      	str	r2, [r7, #116]	; 0x74
 80052e2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80052e6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80052ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052ee:	edc3 7a00 	vstr	s15, [r3]
        
        m0 = t4[2] * twI;
 80052f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80052f6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80052fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052fe:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        m1 = t4[3] * twR;
 8005302:	edd7 7a05 	vldr	s15, [r7, #20]
 8005306:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800530a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800530e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
        m2 = t4[3] * twI;
 8005312:	edd7 7a05 	vldr	s15, [r7, #20]
 8005316:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800531a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800531e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        m3 = t4[2] * twR;
 8005322:	edd7 7a04 	vldr	s15, [r7, #16]
 8005326:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800532a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800532e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        
        *pMid2++ = m0 - m1;
 8005332:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005334:	1d1a      	adds	r2, r3, #4
 8005336:	67ba      	str	r2, [r7, #120]	; 0x78
 8005338:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 800533c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8005340:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005344:	edc3 7a00 	vstr	s15, [r3]
        *pMid2++ = m2 + m3;
 8005348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800534a:	1d1a      	adds	r2, r3, #4
 800534c:	67ba      	str	r2, [r7, #120]	; 0x78
 800534e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005352:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800535a:	edc3 7a00 	vstr	s15, [r3]
    for ( l = L >> 2; l > 0; l-- ) 
 800535e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005360:	3b01      	subs	r3, #1
 8005362:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005364:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005366:	2b00      	cmp	r3, #0
 8005368:	f47f ae45 	bne.w	8004ff6 <arm_cfft_radix8by2_f32+0x4a>
    }

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2u);
 800536c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800536e:	b299      	uxth	r1, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	2302      	movs	r3, #2
 8005376:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8005378:	f000 fef2 	bl	8006160 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2u);
 800537c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800537e:	b299      	uxth	r1, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	2302      	movs	r3, #2
 8005386:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8005388:	f000 feea 	bl	8006160 <arm_radix8_butterfly_f32>
}
 800538c:	bf00      	nop
 800538e:	3780      	adds	r7, #128	; 0x80
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1) 
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b0ac      	sub	sp, #176	; 0xb0
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
    uint32_t    L  = S->fftLen >> 1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	085b      	lsrs	r3, r3, #1
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
    const float32_t *tw2, *tw3, *tw4;
    float32_t * p2 = p1 + L;
 80053aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	683a      	ldr	r2, [r7, #0]
 80053b2:	4413      	add	r3, r2
 80053b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    float32_t * p3 = p2 + L;
 80053b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80053c2:	4413      	add	r3, r2
 80053c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    float32_t * p4 = p3 + L;
 80053c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80053d2:	4413      	add	r3, r2
 80053d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    float32_t t2[4], t3[4], t4[4], twR, twI;
    float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
    float32_t m0, m1, m2, m3;
    uint32_t l, twMod2, twMod3, twMod4;

    pCol1 = p1;         // points to real values by default
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	67fb      	str	r3, [r7, #124]	; 0x7c
    pCol2 = p2;
 80053dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80053e0:	67bb      	str	r3, [r7, #120]	; 0x78
    pCol3 = p3;
 80053e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053e6:	677b      	str	r3, [r7, #116]	; 0x74
    pCol4 = p4;
 80053e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053ec:	673b      	str	r3, [r7, #112]	; 0x70
    pEnd1 = p2 - 1;     // points to imaginary values by default
 80053ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80053f2:	3b04      	subs	r3, #4
 80053f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    pEnd2 = p3 - 1;
 80053f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053fc:	3b04      	subs	r3, #4
 80053fe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    pEnd3 = p4 - 1;
 8005402:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005406:	3b04      	subs	r3, #4
 8005408:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    pEnd4 = pEnd3 + L;
 800540c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8005416:	4413      	add	r3, r2
 8005418:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005424:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005428:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800542c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005430:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

    L >>= 1;
 8005434:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005438:	085b      	lsrs	r3, r3, #1
 800543a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

    // do four dot Fourier transform

    twMod2 = 2;
 800543e:	2302      	movs	r3, #2
 8005440:	66fb      	str	r3, [r7, #108]	; 0x6c
    twMod3 = 4;
 8005442:	2304      	movs	r3, #4
 8005444:	66bb      	str	r3, [r7, #104]	; 0x68
    twMod4 = 6;
 8005446:	2306      	movs	r3, #6
 8005448:	667b      	str	r3, [r7, #100]	; 0x64

    // TOP
    p1ap3_0 = p1[0] + p3[0];
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	ed93 7a00 	vldr	s14, [r3]
 8005450:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005454:	edd3 7a00 	vldr	s15, [r3]
 8005458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800545c:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	ed93 7a00 	vldr	s14, [r3]
 8005466:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800546a:	edd3 7a00 	vldr	s15, [r3]
 800546e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005472:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	3304      	adds	r3, #4
 800547a:	ed93 7a00 	vldr	s14, [r3]
 800547e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005482:	3304      	adds	r3, #4
 8005484:	edd3 7a00 	vldr	s15, [r3]
 8005488:	ee77 7a27 	vadd.f32	s15, s14, s15
 800548c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	3304      	adds	r3, #4
 8005494:	ed93 7a00 	vldr	s14, [r3]
 8005498:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800549c:	3304      	adds	r3, #4
 800549e:	edd3 7a00 	vldr	s15, [r3]
 80054a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054a6:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 80054aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054ae:	3304      	adds	r3, #4
 80054b0:	ed93 7a00 	vldr	s14, [r3]
 80054b4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80054b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80054c0:	3304      	adds	r3, #4
 80054c2:	edd3 7a00 	vldr	s15, [r3]
 80054c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054ca:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 80054ce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054d2:	edd3 7a00 	vldr	s15, [r3]
 80054d6:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80054da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80054e2:	edd3 7a00 	vldr	s15, [r3]
 80054e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054ea:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 80054ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054f2:	edd3 7a00 	vldr	s15, [r3]
 80054f6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80054fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80054fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005502:	edd3 7a00 	vldr	s15, [r3]
 8005506:	ee77 7a67 	vsub.f32	s15, s14, s15
 800550a:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 800550e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005512:	3304      	adds	r3, #4
 8005514:	edd3 7a00 	vldr	s15, [r3]
 8005518:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800551c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005520:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005524:	3304      	adds	r3, #4
 8005526:	edd3 7a00 	vldr	s15, [r3]
 800552a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800552e:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8005532:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005536:	3304      	adds	r3, #4
 8005538:	edd3 7a00 	vldr	s15, [r3]
 800553c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8005540:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005544:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005548:	3304      	adds	r3, #4
 800554a:	edd3 7a00 	vldr	s15, [r3]
 800554e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005552:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8005556:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800555a:	ed93 7a00 	vldr	s14, [r3]
 800555e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8005562:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005566:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800556a:	edd3 7a00 	vldr	s15, [r3]
 800556e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005572:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8005576:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800557a:	ed93 7a00 	vldr	s14, [r3]
 800557e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005582:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005586:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800558a:	edd3 7a00 	vldr	s15, [r3]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	1d1a      	adds	r2, r3, #4
 8005592:	603a      	str	r2, [r7, #0]
 8005594:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005598:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 800559c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80055a0:	3304      	adds	r3, #4
 80055a2:	ed93 7a00 	vldr	s14, [r3]
 80055a6:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80055aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80055ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055b2:	3304      	adds	r3, #4
 80055b4:	edd3 7a00 	vldr	s15, [r3]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	1d1a      	adds	r2, r3, #4
 80055bc:	603a      	str	r2, [r7, #0]
 80055be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055c2:	edc3 7a00 	vstr	s15, [r3]

    // Twiddle factors are ones
    *p2++ = t2[0];
 80055c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80055ca:	1d1a      	adds	r2, r3, #4
 80055cc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80055d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055d2:	601a      	str	r2, [r3, #0]
    *p2++ = t2[1];
 80055d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80055d8:	1d1a      	adds	r2, r3, #4
 80055da:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80055de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055e0:	601a      	str	r2, [r3, #0]
    *p3++ = t3[0];
 80055e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055e6:	1d1a      	adds	r2, r3, #4
 80055e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80055ec:	69fa      	ldr	r2, [r7, #28]
 80055ee:	601a      	str	r2, [r3, #0]
    *p3++ = t3[1];
 80055f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055f4:	1d1a      	adds	r2, r3, #4
 80055f6:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80055fa:	6a3a      	ldr	r2, [r7, #32]
 80055fc:	601a      	str	r2, [r3, #0]
    *p4++ = t4[0];
 80055fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005602:	1d1a      	adds	r2, r3, #4
 8005604:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	601a      	str	r2, [r3, #0]
    *p4++ = t4[1];
 800560c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005610:	1d1a      	adds	r2, r3, #4
 8005612:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005616:	693a      	ldr	r2, [r7, #16]
 8005618:	601a      	str	r2, [r3, #0]

    tw2 += twMod2;
 800561a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005622:	4413      	add	r3, r2
 8005624:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    tw3 += twMod3;
 8005628:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005630:	4413      	add	r3, r2
 8005632:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    tw4 += twMod4;
 8005636:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800563e:	4413      	add	r3, r2
 8005640:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8005644:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005648:	3b02      	subs	r3, #2
 800564a:	085b      	lsrs	r3, r3, #1
 800564c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005650:	e31a      	b.n	8005c88 <arm_cfft_radix8by4_f32+0x8f4>
    {
        // TOP
        p1ap3_0 = p1[0] + p3[0];
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	ed93 7a00 	vldr	s14, [r3]
 8005658:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800565c:	edd3 7a00 	vldr	s15, [r3]
 8005660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005664:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = p1[0] - p3[0];
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	ed93 7a00 	vldr	s14, [r3]
 800566e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005672:	edd3 7a00 	vldr	s15, [r3]
 8005676:	ee77 7a67 	vsub.f32	s15, s14, s15
 800567a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        p1ap3_1 = p1[1] + p3[1];
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	3304      	adds	r3, #4
 8005682:	ed93 7a00 	vldr	s14, [r3]
 8005686:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800568a:	3304      	adds	r3, #4
 800568c:	edd3 7a00 	vldr	s15, [r3]
 8005690:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005694:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = p1[1] - p3[1];
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	3304      	adds	r3, #4
 800569c:	ed93 7a00 	vldr	s14, [r3]
 80056a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056a4:	3304      	adds	r3, #4
 80056a6:	edd3 7a00 	vldr	s15, [r3]
 80056aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056ae:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        // col 2
        t2[0] = p1sp3_0 + p2[1] - p4[1];
 80056b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056b6:	3304      	adds	r3, #4
 80056b8:	ed93 7a00 	vldr	s14, [r3]
 80056bc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80056c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056c8:	3304      	adds	r3, #4
 80056ca:	edd3 7a00 	vldr	s15, [r3]
 80056ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056d2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        t2[1] = p1sp3_1 - p2[0] + p4[0];
 80056d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056da:	edd3 7a00 	vldr	s15, [r3]
 80056de:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80056e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80056e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056ea:	edd3 7a00 	vldr	s15, [r3]
 80056ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056f2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        // col 3
        t3[0] = p1ap3_0 - p2[0] - p4[0];
 80056f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80056fa:	edd3 7a00 	vldr	s15, [r3]
 80056fe:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8005702:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005706:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800570a:	edd3 7a00 	vldr	s15, [r3]
 800570e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005712:	edc7 7a07 	vstr	s15, [r7, #28]
        t3[1] = p1ap3_1 - p2[1] - p4[1];
 8005716:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800571a:	3304      	adds	r3, #4
 800571c:	edd3 7a00 	vldr	s15, [r3]
 8005720:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8005724:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005728:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800572c:	3304      	adds	r3, #4
 800572e:	edd3 7a00 	vldr	s15, [r3]
 8005732:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005736:	edc7 7a08 	vstr	s15, [r7, #32]
        // col 4
        t4[0] = p1sp3_0 - p2[1] + p4[1];
 800573a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800573e:	3304      	adds	r3, #4
 8005740:	edd3 7a00 	vldr	s15, [r3]
 8005744:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8005748:	ee37 7a67 	vsub.f32	s14, s14, s15
 800574c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005750:	3304      	adds	r3, #4
 8005752:	edd3 7a00 	vldr	s15, [r3]
 8005756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800575a:	edc7 7a03 	vstr	s15, [r7, #12]
        t4[1] = p1sp3_1 + p2[0] - p4[0];
 800575e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005762:	ed93 7a00 	vldr	s14, [r3]
 8005766:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800576a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800576e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005772:	edd3 7a00 	vldr	s15, [r3]
 8005776:	ee77 7a67 	vsub.f32	s15, s14, s15
 800577a:	edc7 7a04 	vstr	s15, [r7, #16]
        // col 1 - top
        *p1++ = p1ap3_0 + p2[0] + p4[0];
 800577e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005782:	ed93 7a00 	vldr	s14, [r3]
 8005786:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800578a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800578e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005792:	edd3 7a00 	vldr	s15, [r3]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	1d1a      	adds	r2, r3, #4
 800579a:	603a      	str	r2, [r7, #0]
 800579c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057a0:	edc3 7a00 	vstr	s15, [r3]
        *p1++ = p1ap3_1 + p2[1] + p4[1];
 80057a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80057a8:	3304      	adds	r3, #4
 80057aa:	ed93 7a00 	vldr	s14, [r3]
 80057ae:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80057b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80057ba:	3304      	adds	r3, #4
 80057bc:	edd3 7a00 	vldr	s15, [r3]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	1d1a      	adds	r2, r3, #4
 80057c4:	603a      	str	r2, [r7, #0]
 80057c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057ca:	edc3 7a00 	vstr	s15, [r3]

        // BOTTOM
        p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 80057ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057d2:	3b04      	subs	r3, #4
 80057d4:	ed93 7a00 	vldr	s14, [r3]
 80057d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80057dc:	3b04      	subs	r3, #4
 80057de:	edd3 7a00 	vldr	s15, [r3]
 80057e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057e6:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 80057ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057ee:	3b04      	subs	r3, #4
 80057f0:	ed93 7a00 	vldr	s14, [r3]
 80057f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80057f8:	3b04      	subs	r3, #4
 80057fa:	edd3 7a00 	vldr	s15, [r3]
 80057fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005802:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        p1ap3_0 = pEnd1[0] + pEnd3[0];
 8005806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800580a:	ed93 7a00 	vldr	s14, [r3]
 800580e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005812:	edd3 7a00 	vldr	s15, [r3]
 8005816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800581a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        p1sp3_0 = pEnd1[0] - pEnd3[0];
 800581e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005822:	ed93 7a00 	vldr	s14, [r3]
 8005826:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800582a:	edd3 7a00 	vldr	s15, [r3]
 800582e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005832:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
        // col 2
        t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 8005836:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800583a:	ed93 7a00 	vldr	s14, [r3]
 800583e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005842:	edd3 7a00 	vldr	s15, [r3]
 8005846:	ee37 7a67 	vsub.f32	s14, s14, s15
 800584a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800584e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005852:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
        t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8005856:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800585a:	ed93 7a00 	vldr	s14, [r3]
 800585e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005862:	edd3 7a00 	vldr	s15, [r3]
 8005866:	ee37 7a67 	vsub.f32	s14, s14, s15
 800586a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800586e:	3b04      	subs	r3, #4
 8005870:	edd3 7a00 	vldr	s15, [r3]
 8005874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005878:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800587c:	3b04      	subs	r3, #4
 800587e:	edd3 7a00 	vldr	s15, [r3]
 8005882:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005886:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
        // col 3
        t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 800588a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800588e:	3b04      	subs	r3, #4
 8005890:	edd3 7a00 	vldr	s15, [r3]
 8005894:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8005898:	ee37 7a67 	vsub.f32	s14, s14, s15
 800589c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80058a0:	3b04      	subs	r3, #4
 80058a2:	edd3 7a00 	vldr	s15, [r3]
 80058a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058aa:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 80058ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80058b2:	edd3 7a00 	vldr	s15, [r3]
 80058b6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80058ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80058c2:	edd3 7a00 	vldr	s15, [r3]
 80058c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058ca:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
        // col 4
        t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 80058ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80058d2:	ed93 7a00 	vldr	s14, [r3]
 80058d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80058da:	edd3 7a00 	vldr	s15, [r3]
 80058de:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058e2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80058e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80058ea:	edc7 7a05 	vstr	s15, [r7, #20]
        t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 80058ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80058f2:	3b04      	subs	r3, #4
 80058f4:	ed93 7a00 	vldr	s14, [r3]
 80058f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80058fc:	3b04      	subs	r3, #4
 80058fe:	edd3 7a00 	vldr	s15, [r3]
 8005902:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005906:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800590a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800590e:	edc7 7a06 	vstr	s15, [r7, #24]
        // col 1 - Bottom
        *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 8005912:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005916:	ed93 7a00 	vldr	s14, [r3]
 800591a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800591e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005922:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005926:	edd3 7a00 	vldr	s15, [r3]
 800592a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800592e:	1f1a      	subs	r2, r3, #4
 8005930:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005938:	edc3 7a00 	vstr	s15, [r3]
        *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 800593c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005940:	3b04      	subs	r3, #4
 8005942:	ed93 7a00 	vldr	s14, [r3]
 8005946:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800594a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800594e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005952:	3b04      	subs	r3, #4
 8005954:	edd3 7a00 	vldr	s15, [r3]
 8005958:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800595c:	1f1a      	subs	r2, r3, #4
 800595e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005962:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005966:	edc3 7a00 	vstr	s15, [r3]

        // COL 2
        // read twiddle factors
        twR = *tw2++;
 800596a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800596e:	1d1a      	adds	r2, r3, #4
 8005970:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	653b      	str	r3, [r7, #80]	; 0x50
        twI = *tw2++;
 8005978:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800597c:	1d1a      	adds	r2, r3, #4
 800597e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	64fb      	str	r3, [r7, #76]	; 0x4c
        // multiply by twiddle factors
        //  let    Z1 = a + i(b),   Z2 = c + i(d)
        //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)
        
        // Top
        m0 = t2[0] * twR;
 8005986:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800598a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800598e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005992:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[1] * twI;
 8005996:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800599a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800599e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059a2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[1] * twR;
 80059a6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80059aa:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80059ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059b2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[0] * twI;
 80059b6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80059ba:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80059be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059c2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p2++ = m0 + m1;
 80059c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80059ca:	1d1a      	adds	r2, r3, #4
 80059cc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80059d0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80059d4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80059d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059dc:	edc3 7a00 	vstr	s15, [r3]
        *p2++ = m2 - m3;
 80059e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80059e4:	1d1a      	adds	r2, r3, #4
 80059e6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80059ea:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80059ee:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80059f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80059f6:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 2
        // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
        // Bottom
        m0 = t2[3] * twI;
 80059fa:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80059fe:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a06:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t2[2] * twR;
 8005a0a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005a0e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a16:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t2[2] * twI;
 8005a1a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8005a1e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a26:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t2[3] * twR;
 8005a2a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005a2e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005a32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a36:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd2-- = m0 - m1;
 8005a3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005a3e:	1f1a      	subs	r2, r3, #4
 8005a40:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005a44:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005a48:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005a4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a50:	edc3 7a00 	vstr	s15, [r3]
        *pEnd2-- = m2 + m3;
 8005a54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005a58:	1f1a      	subs	r2, r3, #4
 8005a5a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005a5e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005a62:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a6a:	edc3 7a00 	vstr	s15, [r3]

        // COL 3
        twR = tw3[0];
 8005a6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw3[1];
 8005a76:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw3 += twMod3;
 8005a7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005a86:	4413      	add	r3, r2
 8005a88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        // Top
        m0 = t3[0] * twR;
 8005a8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a90:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a98:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[1] * twI;
 8005a9c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005aa0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005aa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aa8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[1] * twR;
 8005aac:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ab0:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005ab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ab8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[0] * twI;
 8005abc:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ac0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ac8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p3++ = m0 + m1;
 8005acc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ad0:	1d1a      	adds	r2, r3, #4
 8005ad2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ad6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005ada:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ae2:	edc3 7a00 	vstr	s15, [r3]
        *p3++ = m2 - m3;
 8005ae6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005aea:	1d1a      	adds	r2, r3, #4
 8005aec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005af0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005af4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005af8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005afc:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 3
        // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
        // Bottom
        m0 = -t3[3] * twR;
 8005b00:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005b04:	eef1 7a67 	vneg.f32	s15, s15
 8005b08:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005b0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b10:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t3[2] * twI;
 8005b14:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005b18:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005b1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b20:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t3[2] * twR;
 8005b24:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005b28:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b30:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t3[3] * twI;
 8005b34:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005b38:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b40:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd3-- = m0 - m1;
 8005b44:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005b48:	1f1a      	subs	r2, r3, #4
 8005b4a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b4e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005b52:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005b56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b5a:	edc3 7a00 	vstr	s15, [r3]
        *pEnd3-- = m3 - m2;
 8005b5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005b62:	1f1a      	subs	r2, r3, #4
 8005b64:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005b68:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8005b6c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8005b70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b74:	edc3 7a00 	vstr	s15, [r3]
        
        // COL 4
        twR = tw4[0];
 8005b78:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	653b      	str	r3, [r7, #80]	; 0x50
        twI = tw4[1];
 8005b80:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	64fb      	str	r3, [r7, #76]	; 0x4c
        tw4 += twMod4;
 8005b88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005b90:	4413      	add	r3, r2
 8005b92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        // Top
        m0 = t4[0] * twR;
 8005b96:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b9a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ba2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[1] * twI;
 8005ba6:	edd7 7a04 	vldr	s15, [r7, #16]
 8005baa:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb2:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[1] * twR;
 8005bb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8005bba:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bc2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[0] * twI;
 8005bc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8005bca:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bd2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *p4++ = m0 + m1;
 8005bd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005bda:	1d1a      	adds	r2, r3, #4
 8005bdc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005be0:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005be4:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bec:	edc3 7a00 	vstr	s15, [r3]
        *p4++ = m2 - m3;
 8005bf0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005bf4:	1d1a      	adds	r2, r3, #4
 8005bf6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005bfa:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005bfe:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c06:	edc3 7a00 	vstr	s15, [r3]
        // use vertical symmetry col 4
        // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
        // Bottom
        m0 = t4[3] * twI;
 8005c0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8005c0e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c16:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
        m1 = t4[2] * twR;
 8005c1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005c1e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c26:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        m2 = t4[2] * twI;
 8005c2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005c2e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c36:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
        m3 = t4[3] * twR;
 8005c3a:	edd7 7a06 	vldr	s15, [r7, #24]
 8005c3e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c46:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        
        *pEnd4-- = m0 - m1;
 8005c4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c4e:	1f1a      	subs	r2, r3, #4
 8005c50:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8005c54:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005c58:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c60:	edc3 7a00 	vstr	s15, [r3]
        *pEnd4-- = m2 + m3;
 8005c64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c68:	1f1a      	subs	r2, r3, #4
 8005c6a:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8005c6e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005c72:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c7a:	edc3 7a00 	vstr	s15, [r3]
    for (l = (L - 2) >> 1; l > 0; l-- ) 
 8005c7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c82:	3b01      	subs	r3, #1
 8005c84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f47f ace0 	bne.w	8005652 <arm_cfft_radix8by4_f32+0x2be>
    }

    //MIDDLE
    // Twiddle factors are 
    //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
    p1ap3_0 = p1[0] + p3[0];
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	ed93 7a00 	vldr	s14, [r3]
 8005c98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c9c:	edd3 7a00 	vldr	s15, [r3]
 8005ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ca4:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    p1sp3_0 = p1[0] - p3[0];
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	ed93 7a00 	vldr	s14, [r3]
 8005cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005cb2:	edd3 7a00 	vldr	s15, [r3]
 8005cb6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cba:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
    p1ap3_1 = p1[1] + p3[1];
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	3304      	adds	r3, #4
 8005cc2:	ed93 7a00 	vldr	s14, [r3]
 8005cc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005cca:	3304      	adds	r3, #4
 8005ccc:	edd3 7a00 	vldr	s15, [r3]
 8005cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cd4:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
    p1sp3_1 = p1[1] - p3[1];
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	3304      	adds	r3, #4
 8005cdc:	ed93 7a00 	vldr	s14, [r3]
 8005ce0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	edd3 7a00 	vldr	s15, [r3]
 8005cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cee:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // col 2
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8005cf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005cf6:	3304      	adds	r3, #4
 8005cf8:	ed93 7a00 	vldr	s14, [r3]
 8005cfc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8005d00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d04:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d08:	3304      	adds	r3, #4
 8005d0a:	edd3 7a00 	vldr	s15, [r3]
 8005d0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d12:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8005d16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d1a:	edd3 7a00 	vldr	s15, [r3]
 8005d1e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8005d22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d26:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d2a:	edd3 7a00 	vldr	s15, [r3]
 8005d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d32:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    // col 3
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8005d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d3a:	edd3 7a00 	vldr	s15, [r3]
 8005d3e:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8005d42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d4a:	edd3 7a00 	vldr	s15, [r3]
 8005d4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d52:	edc7 7a07 	vstr	s15, [r7, #28]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8005d56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	edd3 7a00 	vldr	s15, [r3]
 8005d60:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8005d64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	edd3 7a00 	vldr	s15, [r3]
 8005d72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d76:	edc7 7a08 	vstr	s15, [r7, #32]
    // col 4
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8005d7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005d7e:	3304      	adds	r3, #4
 8005d80:	edd3 7a00 	vldr	s15, [r3]
 8005d84:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8005d88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d90:	3304      	adds	r3, #4
 8005d92:	edd3 7a00 	vldr	s15, [r3]
 8005d96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d9a:	edc7 7a03 	vstr	s15, [r7, #12]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8005d9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005da2:	ed93 7a00 	vldr	s14, [r3]
 8005da6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8005daa:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005dae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005db2:	edd3 7a00 	vldr	s15, [r3]
 8005db6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005dba:	edc7 7a04 	vstr	s15, [r7, #16]
    // col 1 - Top
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8005dbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005dc2:	ed93 7a00 	vldr	s14, [r3]
 8005dc6:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8005dca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005dce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005dd2:	edd3 7a00 	vldr	s15, [r3]
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	1d1a      	adds	r2, r3, #4
 8005dda:	603a      	str	r2, [r7, #0]
 8005ddc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005de0:	edc3 7a00 	vstr	s15, [r3]
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8005de4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005de8:	3304      	adds	r3, #4
 8005dea:	ed93 7a00 	vldr	s14, [r3]
 8005dee:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8005df2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005df6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005dfa:	3304      	adds	r3, #4
 8005dfc:	edd3 7a00 	vldr	s15, [r3]
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	1d1a      	adds	r2, r3, #4
 8005e04:	603a      	str	r2, [r7, #0]
 8005e06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e0a:	edc3 7a00 	vstr	s15, [r3]

    // COL 2
    twR = tw2[0];
 8005e0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw2[1];
 8005e16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t2[0] * twR;
 8005e1e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005e22:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e2a:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t2[1] * twI;
 8005e2e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005e32:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e3a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t2[1] * twR;
 8005e3e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005e42:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e4a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t2[0] * twI;
 8005e4e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005e52:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e5a:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p2++ = m0 + m1;
 8005e5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005e62:	1d1a      	adds	r2, r3, #4
 8005e64:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8005e68:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005e6c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005e70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e74:	edc3 7a00 	vstr	s15, [r3]
    *p2++ = m2 - m3;
 8005e78:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005e7c:	1d1a      	adds	r2, r3, #4
 8005e7e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8005e82:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005e86:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005e8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e8e:	edc3 7a00 	vstr	s15, [r3]
    // COL 3
    twR = tw3[0];
 8005e92:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw3[1];
 8005e9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t3[0] * twR;
 8005ea2:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ea6:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eae:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t3[1] * twI;
 8005eb2:	edd7 7a08 	vldr	s15, [r7, #32]
 8005eb6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ebe:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t3[1] * twR;
 8005ec2:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ec6:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ece:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t3[0] * twI;
 8005ed2:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ed6:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ede:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p3++ = m0 + m1;
 8005ee2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ee6:	1d1a      	adds	r2, r3, #4
 8005ee8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005eec:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005ef0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005ef4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ef8:	edc3 7a00 	vstr	s15, [r3]
    *p3++ = m2 - m3;
 8005efc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005f00:	1d1a      	adds	r2, r3, #4
 8005f02:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005f06:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005f0a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005f0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f12:	edc3 7a00 	vstr	s15, [r3]
    // COL 4
    twR = tw4[0];
 8005f16:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	653b      	str	r3, [r7, #80]	; 0x50
    twI = tw4[1];
 8005f1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	64fb      	str	r3, [r7, #76]	; 0x4c

    m0 = t4[0] * twR;
 8005f26:	edd7 7a03 	vldr	s15, [r7, #12]
 8005f2a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f32:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    m1 = t4[1] * twI;
 8005f36:	edd7 7a04 	vldr	s15, [r7, #16]
 8005f3a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f42:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    m2 = t4[1] * twR;
 8005f46:	edd7 7a04 	vldr	s15, [r7, #16]
 8005f4a:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8005f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f52:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    m3 = t4[0] * twI;
 8005f56:	edd7 7a03 	vldr	s15, [r7, #12]
 8005f5a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8005f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f62:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    *p4++ = m0 + m1;
 8005f66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f6a:	1d1a      	adds	r2, r3, #4
 8005f6c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005f70:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8005f74:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8005f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f7c:	edc3 7a00 	vstr	s15, [r3]
    *p4++ = m2 - m3;
 8005f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f84:	1d1a      	adds	r2, r3, #4
 8005f86:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8005f8a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8005f8e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005f92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f96:	edc3 7a00 	vstr	s15, [r3]

    // first col
    arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4u);
 8005f9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f9e:	b299      	uxth	r1, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	2304      	movs	r3, #4
 8005fa6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8005fa8:	f000 f8da 	bl	8006160 <arm_radix8_butterfly_f32>
    // second col
    arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4u);
 8005fac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fb0:	b299      	uxth	r1, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	2304      	movs	r3, #4
 8005fb8:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8005fba:	f000 f8d1 	bl	8006160 <arm_radix8_butterfly_f32>
    // third col
    arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4u);
 8005fbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fc2:	b299      	uxth	r1, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	2304      	movs	r3, #4
 8005fca:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8005fcc:	f000 f8c8 	bl	8006160 <arm_radix8_butterfly_f32>
    // fourth col
    arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4u);
 8005fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005fd4:	b299      	uxth	r1, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	2304      	movs	r3, #4
 8005fdc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8005fde:	f000 f8bf 	bl	8006160 <arm_radix8_butterfly_f32>
}
 8005fe2:	bf00      	nop
 8005fe4:	37b0      	adds	r7, #176	; 0xb0
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <arm_cfft_f32>:
void arm_cfft_f32( 
    const arm_cfft_instance_f32 * S, 
    float32_t * p1,
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b088      	sub	sp, #32
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	60f8      	str	r0, [r7, #12]
 8005ff2:	60b9      	str	r1, [r7, #8]
 8005ff4:	4611      	mov	r1, r2
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	460b      	mov	r3, r1
 8005ffa:	71fb      	strb	r3, [r7, #7]
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	71bb      	strb	r3, [r7, #6]
    uint32_t  L = S->fftLen, l;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	617b      	str	r3, [r7, #20]
    float32_t invL, * pSrc;

    if(ifftFlag == 1u)
 8006006:	79fb      	ldrb	r3, [r7, #7]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d117      	bne.n	800603c <arm_cfft_f32+0x52>
    {
        /*  Conjugate input data  */
        pSrc = p1 + 1;
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	3304      	adds	r3, #4
 8006010:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8006012:	2300      	movs	r3, #0
 8006014:	61fb      	str	r3, [r7, #28]
 8006016:	e00d      	b.n	8006034 <arm_cfft_f32+0x4a>
        {
            *pSrc = -*pSrc;
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	edd3 7a00 	vldr	s15, [r3]
 800601e:	eef1 7a67 	vneg.f32	s15, s15
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	edc3 7a00 	vstr	s15, [r3]
            pSrc += 2;
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	3308      	adds	r3, #8
 800602c:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	3301      	adds	r3, #1
 8006032:	61fb      	str	r3, [r7, #28]
 8006034:	69fa      	ldr	r2, [r7, #28]
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	429a      	cmp	r2, r3
 800603a:	d3ed      	bcc.n	8006018 <arm_cfft_f32+0x2e>
        }
    }

    switch (L) 
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006042:	d040      	beq.n	80060c6 <arm_cfft_f32+0xdc>
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800604a:	d845      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006052:	d033      	beq.n	80060bc <arm_cfft_f32+0xd2>
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800605a:	d83d      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006062:	d026      	beq.n	80060b2 <arm_cfft_f32+0xc8>
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800606a:	d835      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006072:	d028      	beq.n	80060c6 <arm_cfft_f32+0xdc>
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800607a:	d82d      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006082:	d01b      	beq.n	80060bc <arm_cfft_f32+0xd2>
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800608a:	d825      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	2b80      	cmp	r3, #128	; 0x80
 8006090:	d00f      	beq.n	80060b2 <arm_cfft_f32+0xc8>
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	2b80      	cmp	r3, #128	; 0x80
 8006096:	d81f      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	2b40      	cmp	r3, #64	; 0x40
 800609c:	d013      	beq.n	80060c6 <arm_cfft_f32+0xdc>
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2b40      	cmp	r3, #64	; 0x40
 80060a2:	d819      	bhi.n	80060d8 <arm_cfft_f32+0xee>
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2b10      	cmp	r3, #16
 80060a8:	d003      	beq.n	80060b2 <arm_cfft_f32+0xc8>
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	2b20      	cmp	r3, #32
 80060ae:	d005      	beq.n	80060bc <arm_cfft_f32+0xd2>
 80060b0:	e012      	b.n	80060d8 <arm_cfft_f32+0xee>
    {
    case 16: 
    case 128:
    case 1024:
        arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 80060b2:	68b9      	ldr	r1, [r7, #8]
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f7fe ff79 	bl	8004fac <arm_cfft_radix8by2_f32>
        break;
 80060ba:	e00d      	b.n	80060d8 <arm_cfft_f32+0xee>
    case 32:
    case 256:
    case 2048:
        arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 80060bc:	68b9      	ldr	r1, [r7, #8]
 80060be:	68f8      	ldr	r0, [r7, #12]
 80060c0:	f7ff f968 	bl	8005394 <arm_cfft_radix8by4_f32>
        break;
 80060c4:	e008      	b.n	80060d8 <arm_cfft_f32+0xee>
    case 64:
    case 512:
    case 4096:
        arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	b299      	uxth	r1, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	2301      	movs	r3, #1
 80060d0:	68b8      	ldr	r0, [r7, #8]
 80060d2:	f000 f845 	bl	8006160 <arm_radix8_butterfly_f32>
        break;
 80060d6:	bf00      	nop
    }  

    if( bitReverseFlag )
 80060d8:	79bb      	ldrb	r3, [r7, #6]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d007      	beq.n	80060ee <arm_cfft_f32+0x104>
        arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8999      	ldrh	r1, [r3, #12]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	461a      	mov	r2, r3
 80060e8:	68b8      	ldr	r0, [r7, #8]
 80060ea:	f7fa f871 	bl	80001d0 <arm_bitreversal_32>

    if(ifftFlag == 1u)
 80060ee:	79fb      	ldrb	r3, [r7, #7]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d130      	bne.n	8006156 <arm_cfft_f32+0x16c>
    {
        invL = 1.0f/(float32_t)L;
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	ee07 3a90 	vmov	s15, r3
 80060fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006102:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006106:	edc7 7a04 	vstr	s15, [r7, #16]
        /*  Conjugate and scale output data */
        pSrc = p1;
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 800610e:	2300      	movs	r3, #0
 8006110:	61fb      	str	r3, [r7, #28]
 8006112:	e01c      	b.n	800614e <arm_cfft_f32+0x164>
        {
            *pSrc++ *=   invL ;
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	1d1a      	adds	r2, r3, #4
 8006118:	61ba      	str	r2, [r7, #24]
 800611a:	ed93 7a00 	vldr	s14, [r3]
 800611e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006126:	edc3 7a00 	vstr	s15, [r3]
            *pSrc  = -(*pSrc) * invL;
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	edd3 7a00 	vldr	s15, [r3]
 8006130:	eeb1 7a67 	vneg.f32	s14, s15
 8006134:	edd7 7a04 	vldr	s15, [r7, #16]
 8006138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	edc3 7a00 	vstr	s15, [r3]
            pSrc++;
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	3304      	adds	r3, #4
 8006146:	61bb      	str	r3, [r7, #24]
        for(l=0; l<L; l++) 
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	3301      	adds	r3, #1
 800614c:	61fb      	str	r3, [r7, #28]
 800614e:	69fa      	ldr	r2, [r7, #28]
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	429a      	cmp	r2, r3
 8006154:	d3de      	bcc.n	8006114 <arm_cfft_f32+0x12a>
        }
    }
}
 8006156:	bf00      	nop
 8006158:	3720      	adds	r7, #32
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
	...

08006160 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
float32_t * pSrc,
uint16_t fftLen,
const float32_t * pCoef,
uint16_t twidCoefModifier)
{
 8006160:	b480      	push	{r7}
 8006162:	b0bd      	sub	sp, #244	; 0xf4
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	607a      	str	r2, [r7, #4]
 800616a:	461a      	mov	r2, r3
 800616c:	460b      	mov	r3, r1
 800616e:	817b      	strh	r3, [r7, #10]
 8006170:	4613      	mov	r3, r2
 8006172:	813b      	strh	r3, [r7, #8]
   float32_t t1, t2;
   float32_t s1, s2, s3, s4, s5, s6, s7, s8;
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;
 8006174:	4b09      	ldr	r3, [pc, #36]	; (800619c <arm_radix8_butterfly_f32+0x3c>)
 8006176:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

   n2 = fftLen;
 800617a:	897b      	ldrh	r3, [r7, #10]
 800617c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   
   do 
   {
      n1 = n2;
 8006180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006184:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      n2 = n2 >> 3;
 8006188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800618c:	08db      	lsrs	r3, r3, #3
 800618e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
      i1 = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006198:	e002      	b.n	80061a0 <arm_radix8_butterfly_f32+0x40>
 800619a:	bf00      	nop
 800619c:	3f3504f3 	.word	0x3f3504f3
      
      do
      {
         i2 = i1 + n2;
 80061a0:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80061a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061a8:	4413      	add	r3, r2
 80061aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
         i3 = i2 + n2;
 80061ae:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80061b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b6:	4413      	add	r3, r2
 80061b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
         i4 = i3 + n2;
 80061bc:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80061c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061c4:	4413      	add	r3, r2
 80061c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
         i5 = i4 + n2;
 80061ca:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80061ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d2:	4413      	add	r3, r2
 80061d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
         i6 = i5 + n2;
 80061d8:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80061dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061e0:	4413      	add	r3, r2
 80061e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
         i7 = i6 + n2;
 80061e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80061ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ee:	4413      	add	r3, r2
 80061f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
         i8 = i7 + n2;
 80061f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061fc:	4413      	add	r3, r2
 80061fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8006202:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006206:	00db      	lsls	r3, r3, #3
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4413      	add	r3, r2
 800620c:	ed93 7a00 	vldr	s14, [r3]
 8006210:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006214:	00db      	lsls	r3, r3, #3
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	4413      	add	r3, r2
 800621a:	edd3 7a00 	vldr	s15, [r3]
 800621e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006222:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8006226:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800622a:	00db      	lsls	r3, r3, #3
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4413      	add	r3, r2
 8006230:	ed93 7a00 	vldr	s14, [r3]
 8006234:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006238:	00db      	lsls	r3, r3, #3
 800623a:	68fa      	ldr	r2, [r7, #12]
 800623c:	4413      	add	r3, r2
 800623e:	edd3 7a00 	vldr	s15, [r3]
 8006242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006246:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 800624a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800624e:	00db      	lsls	r3, r3, #3
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4413      	add	r3, r2
 8006254:	ed93 7a00 	vldr	s14, [r3]
 8006258:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800625c:	00db      	lsls	r3, r3, #3
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	4413      	add	r3, r2
 8006262:	edd3 7a00 	vldr	s15, [r3]
 8006266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800626a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 800626e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	4413      	add	r3, r2
 8006278:	ed93 7a00 	vldr	s14, [r3]
 800627c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006280:	00db      	lsls	r3, r3, #3
 8006282:	68fa      	ldr	r2, [r7, #12]
 8006284:	4413      	add	r3, r2
 8006286:	edd3 7a00 	vldr	s15, [r3]
 800628a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800628e:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8006292:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006296:	00db      	lsls	r3, r3, #3
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	4413      	add	r3, r2
 800629c:	ed93 7a00 	vldr	s14, [r3]
 80062a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062a4:	00db      	lsls	r3, r3, #3
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	4413      	add	r3, r2
 80062aa:	edd3 7a00 	vldr	s15, [r3]
 80062ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062b2:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80062b6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80062ba:	00db      	lsls	r3, r3, #3
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4413      	add	r3, r2
 80062c0:	ed93 7a00 	vldr	s14, [r3]
 80062c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062c8:	00db      	lsls	r3, r3, #3
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	4413      	add	r3, r2
 80062ce:	edd3 7a00 	vldr	s15, [r3]
 80062d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062d6:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 80062da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80062de:	00db      	lsls	r3, r3, #3
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4413      	add	r3, r2
 80062e4:	ed93 7a00 	vldr	s14, [r3]
 80062e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80062ec:	00db      	lsls	r3, r3, #3
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	4413      	add	r3, r2
 80062f2:	edd3 7a00 	vldr	s15, [r3]
 80062f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062fa:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         r8 = pSrc[2 * i4] - pSrc[2 * i8];
 80062fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006302:	00db      	lsls	r3, r3, #3
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	4413      	add	r3, r2
 8006308:	ed93 7a00 	vldr	s14, [r3]
 800630c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	4413      	add	r3, r2
 8006316:	edd3 7a00 	vldr	s15, [r3]
 800631a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800631e:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         t1 = r1 - r3;
 8006322:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006326:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800632a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800632e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r1 = r1 + r3;
 8006332:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006336:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800633a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800633e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r3 = r2 - r4;
 8006342:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8006346:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800634a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800634e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
         r2 = r2 + r4;
 8006352:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8006356:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800635a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800635e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1] = r1 + r2;   
 8006362:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006366:	00db      	lsls	r3, r3, #3
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4413      	add	r3, r2
 800636c:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006370:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006374:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006378:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5] = r1 - r2;
 800637c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4413      	add	r3, r2
 8006386:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 800638a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800638e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006392:	edc3 7a00 	vstr	s15, [r3]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8006396:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800639a:	00db      	lsls	r3, r3, #3
 800639c:	3304      	adds	r3, #4
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	4413      	add	r3, r2
 80063a2:	ed93 7a00 	vldr	s14, [r3]
 80063a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	3304      	adds	r3, #4
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	4413      	add	r3, r2
 80063b2:	edd3 7a00 	vldr	s15, [r3]
 80063b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063ba:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80063be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80063c2:	00db      	lsls	r3, r3, #3
 80063c4:	3304      	adds	r3, #4
 80063c6:	68fa      	ldr	r2, [r7, #12]
 80063c8:	4413      	add	r3, r2
 80063ca:	ed93 7a00 	vldr	s14, [r3]
 80063ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	3304      	adds	r3, #4
 80063d6:	68fa      	ldr	r2, [r7, #12]
 80063d8:	4413      	add	r3, r2
 80063da:	edd3 7a00 	vldr	s15, [r3]
 80063de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063e2:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80063e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80063ea:	00db      	lsls	r3, r3, #3
 80063ec:	3304      	adds	r3, #4
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	4413      	add	r3, r2
 80063f2:	ed93 7a00 	vldr	s14, [r3]
 80063f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80063fa:	00db      	lsls	r3, r3, #3
 80063fc:	3304      	adds	r3, #4
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4413      	add	r3, r2
 8006402:	edd3 7a00 	vldr	s15, [r3]
 8006406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800640a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 800640e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006412:	00db      	lsls	r3, r3, #3
 8006414:	3304      	adds	r3, #4
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	4413      	add	r3, r2
 800641a:	ed93 7a00 	vldr	s14, [r3]
 800641e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006422:	00db      	lsls	r3, r3, #3
 8006424:	3304      	adds	r3, #4
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	4413      	add	r3, r2
 800642a:	edd3 7a00 	vldr	s15, [r3]
 800642e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006432:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8006436:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800643a:	00db      	lsls	r3, r3, #3
 800643c:	3304      	adds	r3, #4
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	4413      	add	r3, r2
 8006442:	ed93 7a00 	vldr	s14, [r3]
 8006446:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800644a:	00db      	lsls	r3, r3, #3
 800644c:	3304      	adds	r3, #4
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	4413      	add	r3, r2
 8006452:	edd3 7a00 	vldr	s15, [r3]
 8006456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800645a:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800645e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006462:	00db      	lsls	r3, r3, #3
 8006464:	3304      	adds	r3, #4
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	4413      	add	r3, r2
 800646a:	ed93 7a00 	vldr	s14, [r3]
 800646e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006472:	00db      	lsls	r3, r3, #3
 8006474:	3304      	adds	r3, #4
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	4413      	add	r3, r2
 800647a:	edd3 7a00 	vldr	s15, [r3]
 800647e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006482:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8006486:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	3304      	adds	r3, #4
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4413      	add	r3, r2
 8006492:	ed93 7a00 	vldr	s14, [r3]
 8006496:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800649a:	00db      	lsls	r3, r3, #3
 800649c:	3304      	adds	r3, #4
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4413      	add	r3, r2
 80064a2:	edd3 7a00 	vldr	s15, [r3]
 80064a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064aa:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
         s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 80064ae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80064b2:	00db      	lsls	r3, r3, #3
 80064b4:	3304      	adds	r3, #4
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	4413      	add	r3, r2
 80064ba:	ed93 7a00 	vldr	s14, [r3]
 80064be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80064c2:	00db      	lsls	r3, r3, #3
 80064c4:	3304      	adds	r3, #4
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4413      	add	r3, r2
 80064ca:	edd3 7a00 	vldr	s15, [r3]
 80064ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064d2:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         t2 = r1 - s3;
 80064d6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80064da:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80064de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064e2:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         r1 = r1 + s3;
 80064e6:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80064ea:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80064ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064f2:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         s3 = r2 - r4;
 80064f6:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80064fa:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80064fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006502:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
         r2 = r2 + r4;
 8006506:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800650a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800650e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006512:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         pSrc[2 * i1 + 1] = r1 + r2;
 8006516:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	3304      	adds	r3, #4
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	4413      	add	r3, r2
 8006522:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006526:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800652a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800652e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i5 + 1] = r1 - r2;
 8006532:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006536:	00db      	lsls	r3, r3, #3
 8006538:	3304      	adds	r3, #4
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	4413      	add	r3, r2
 800653e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006542:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800654a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3]     = t1 + s3;
 800654e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006552:	00db      	lsls	r3, r3, #3
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4413      	add	r3, r2
 8006558:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800655c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006560:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006564:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7]     = t1 - s3;
 8006568:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4413      	add	r3, r2
 8006572:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8006576:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800657a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800657e:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i3 + 1] = t2 - r3;
 8006582:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006586:	00db      	lsls	r3, r3, #3
 8006588:	3304      	adds	r3, #4
 800658a:	68fa      	ldr	r2, [r7, #12]
 800658c:	4413      	add	r3, r2
 800658e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8006592:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8006596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800659a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i7 + 1] = t2 + r3;
 800659e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	3304      	adds	r3, #4
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	4413      	add	r3, r2
 80065aa:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80065ae:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80065b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065b6:	edc3 7a00 	vstr	s15, [r3]
         r1 = (r6 - r8) * C81;
 80065ba:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80065be:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80065c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065c6:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80065ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ce:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
         r6 = (r6 + r8) * C81;
 80065d2:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80065d6:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80065da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065de:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80065e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065e6:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
         r2 = (s6 - s8) * C81;
 80065ea:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80065ee:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80065f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065f6:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 80065fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065fe:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
         s6 = (s6 + s8) * C81;
 8006602:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8006606:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800660a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800660e:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8006612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006616:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
         t1 = r5 - r1;
 800661a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800661e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006622:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006626:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
         r5 = r5 + r1;
 800662a:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800662e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006636:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
         r8 = r7 - r6;
 800663a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800663e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8006642:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006646:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
         r7 = r7 + r6;
 800664a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800664e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8006652:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006656:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
         t2 = s5 - r2;
 800665a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800665e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006662:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006666:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
         s5 = s5 + r2;
 800666a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800666e:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006672:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006676:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
         s8 = s7 - s6;
 800667a:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800667e:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8006682:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006686:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
         s7 = s7 + s6;
 800668a:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800668e:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8006692:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006696:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
         pSrc[2 * i2]     = r5 + s7;
 800669a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800669e:	00db      	lsls	r3, r3, #3
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80066a8:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80066ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066b0:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8]     = r5 - s7;
 80066b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80066b8:	00db      	lsls	r3, r3, #3
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4413      	add	r3, r2
 80066be:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80066c2:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80066c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066ca:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6]     = t1 + s8;
 80066ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	4413      	add	r3, r2
 80066d8:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80066dc:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80066e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066e4:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4]     = t1 - s8;
 80066e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80066ec:	00db      	lsls	r3, r3, #3
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	4413      	add	r3, r2
 80066f2:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 80066f6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80066fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066fe:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i2 + 1] = s5 - r7;
 8006702:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	3304      	adds	r3, #4
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4413      	add	r3, r2
 800670e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8006712:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8006716:	ee77 7a67 	vsub.f32	s15, s14, s15
 800671a:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i8 + 1] = s5 + r7;
 800671e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006722:	00db      	lsls	r3, r3, #3
 8006724:	3304      	adds	r3, #4
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	4413      	add	r3, r2
 800672a:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 800672e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8006732:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006736:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i6 + 1] = t2 - r8;
 800673a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800673e:	00db      	lsls	r3, r3, #3
 8006740:	3304      	adds	r3, #4
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	4413      	add	r3, r2
 8006746:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800674a:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800674e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006752:	edc3 7a00 	vstr	s15, [r3]
         pSrc[2 * i4 + 1] = t2 + r8;
 8006756:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800675a:	00db      	lsls	r3, r3, #3
 800675c:	3304      	adds	r3, #4
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	4413      	add	r3, r2
 8006762:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8006766:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800676a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800676e:	edc3 7a00 	vstr	s15, [r3]
         
         i1 += n1;
 8006772:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8006776:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800677a:	4413      	add	r3, r2
 800677c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
      } while(i1 < fftLen);
 8006780:	897b      	ldrh	r3, [r7, #10]
 8006782:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 8006786:	429a      	cmp	r2, r3
 8006788:	f4ff ad0a 	bcc.w	80061a0 <arm_radix8_butterfly_f32+0x40>
      
      if(n2 < 8)
 800678c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006790:	2b07      	cmp	r3, #7
 8006792:	f240 84e3 	bls.w	800715c <arm_radix8_butterfly_f32+0xffc>
         break;
      
      ia1 = 0;
 8006796:	2300      	movs	r3, #0
 8006798:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
      j = 1;
 800679c:	2301      	movs	r3, #1
 800679e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      
      do
      {      
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80067a2:	893b      	ldrh	r3, [r7, #8]
 80067a4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80067a8:	4413      	add	r3, r2
 80067aa:	67fb      	str	r3, [r7, #124]	; 0x7c
         ia1 = id;
 80067ac:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067ae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
         ia2 = ia1 + id;
 80067b2:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80067b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067b8:	4413      	add	r3, r2
 80067ba:	67bb      	str	r3, [r7, #120]	; 0x78
         ia3 = ia2 + id;
 80067bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80067be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067c0:	4413      	add	r3, r2
 80067c2:	677b      	str	r3, [r7, #116]	; 0x74
         ia4 = ia3 + id;
 80067c4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80067c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067c8:	4413      	add	r3, r2
 80067ca:	673b      	str	r3, [r7, #112]	; 0x70
         ia5 = ia4 + id;
 80067cc:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80067ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067d0:	4413      	add	r3, r2
 80067d2:	66fb      	str	r3, [r7, #108]	; 0x6c
         ia6 = ia5 + id;
 80067d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80067d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067d8:	4413      	add	r3, r2
 80067da:	66bb      	str	r3, [r7, #104]	; 0x68
         ia7 = ia6 + id;
 80067dc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80067de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80067e0:	4413      	add	r3, r2
 80067e2:	667b      	str	r3, [r7, #100]	; 0x64
                  
         co2 = pCoef[2 * ia1];
 80067e4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80067e8:	00db      	lsls	r3, r3, #3
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	4413      	add	r3, r2
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	663b      	str	r3, [r7, #96]	; 0x60
         co3 = pCoef[2 * ia2];
 80067f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067f4:	00db      	lsls	r3, r3, #3
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	4413      	add	r3, r2
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	65fb      	str	r3, [r7, #92]	; 0x5c
         co4 = pCoef[2 * ia3];
 80067fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006800:	00db      	lsls	r3, r3, #3
 8006802:	687a      	ldr	r2, [r7, #4]
 8006804:	4413      	add	r3, r2
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	65bb      	str	r3, [r7, #88]	; 0x58
         co5 = pCoef[2 * ia4];
 800680a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800680c:	00db      	lsls	r3, r3, #3
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	4413      	add	r3, r2
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	657b      	str	r3, [r7, #84]	; 0x54
         co6 = pCoef[2 * ia5];
 8006816:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006818:	00db      	lsls	r3, r3, #3
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	4413      	add	r3, r2
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	653b      	str	r3, [r7, #80]	; 0x50
         co7 = pCoef[2 * ia6];
 8006822:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006824:	00db      	lsls	r3, r3, #3
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	4413      	add	r3, r2
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	64fb      	str	r3, [r7, #76]	; 0x4c
         co8 = pCoef[2 * ia7];
 800682e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006830:	00db      	lsls	r3, r3, #3
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	4413      	add	r3, r2
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	64bb      	str	r3, [r7, #72]	; 0x48
         si2 = pCoef[2 * ia1 + 1];
 800683a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	3304      	adds	r3, #4
 8006842:	687a      	ldr	r2, [r7, #4]
 8006844:	4413      	add	r3, r2
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	647b      	str	r3, [r7, #68]	; 0x44
         si3 = pCoef[2 * ia2 + 1];
 800684a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800684c:	00db      	lsls	r3, r3, #3
 800684e:	3304      	adds	r3, #4
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	4413      	add	r3, r2
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	643b      	str	r3, [r7, #64]	; 0x40
         si4 = pCoef[2 * ia3 + 1];
 8006858:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	3304      	adds	r3, #4
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	4413      	add	r3, r2
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	63fb      	str	r3, [r7, #60]	; 0x3c
         si5 = pCoef[2 * ia4 + 1];
 8006866:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006868:	00db      	lsls	r3, r3, #3
 800686a:	3304      	adds	r3, #4
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	4413      	add	r3, r2
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	63bb      	str	r3, [r7, #56]	; 0x38
         si6 = pCoef[2 * ia5 + 1];
 8006874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006876:	00db      	lsls	r3, r3, #3
 8006878:	3304      	adds	r3, #4
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	4413      	add	r3, r2
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	637b      	str	r3, [r7, #52]	; 0x34
         si7 = pCoef[2 * ia6 + 1];
 8006882:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006884:	00db      	lsls	r3, r3, #3
 8006886:	3304      	adds	r3, #4
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	4413      	add	r3, r2
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	633b      	str	r3, [r7, #48]	; 0x30
         si8 = pCoef[2 * ia7 + 1];         
 8006890:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006892:	00db      	lsls	r3, r3, #3
 8006894:	3304      	adds	r3, #4
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	4413      	add	r3, r2
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	62fb      	str	r3, [r7, #44]	; 0x2c
         
         i1 = j;
 800689e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         
         do
         {
            /*  index calculation for the input */
            i2 = i1 + n2;
 80068a6:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80068aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ae:	4413      	add	r3, r2
 80068b0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
            i3 = i2 + n2;
 80068b4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80068b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068bc:	4413      	add	r3, r2
 80068be:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
            i4 = i3 + n2;
 80068c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80068c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ca:	4413      	add	r3, r2
 80068cc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
            i5 = i4 + n2;
 80068d0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80068d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068d8:	4413      	add	r3, r2
 80068da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
            i6 = i5 + n2;
 80068de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80068e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068e6:	4413      	add	r3, r2
 80068e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            i7 = i6 + n2;
 80068ec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068f4:	4413      	add	r3, r2
 80068f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
            i8 = i7 + n2;
 80068fa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80068fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006902:	4413      	add	r3, r2
 8006904:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8006908:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800690c:	00db      	lsls	r3, r3, #3
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	4413      	add	r3, r2
 8006912:	ed93 7a00 	vldr	s14, [r3]
 8006916:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	edd3 7a00 	vldr	s15, [r3]
 8006924:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006928:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 800692c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006930:	00db      	lsls	r3, r3, #3
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	4413      	add	r3, r2
 8006936:	ed93 7a00 	vldr	s14, [r3]
 800693a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800693e:	00db      	lsls	r3, r3, #3
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	4413      	add	r3, r2
 8006944:	edd3 7a00 	vldr	s15, [r3]
 8006948:	ee77 7a67 	vsub.f32	s15, s14, s15
 800694c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8006950:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006954:	00db      	lsls	r3, r3, #3
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	4413      	add	r3, r2
 800695a:	ed93 7a00 	vldr	s14, [r3]
 800695e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006962:	00db      	lsls	r3, r3, #3
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	4413      	add	r3, r2
 8006968:	edd3 7a00 	vldr	s15, [r3]
 800696c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006970:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8006974:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006978:	00db      	lsls	r3, r3, #3
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	4413      	add	r3, r2
 800697e:	ed93 7a00 	vldr	s14, [r3]
 8006982:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	edd3 7a00 	vldr	s15, [r3]
 8006990:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006994:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8006998:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800699c:	00db      	lsls	r3, r3, #3
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	4413      	add	r3, r2
 80069a2:	ed93 7a00 	vldr	s14, [r3]
 80069a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80069aa:	00db      	lsls	r3, r3, #3
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	4413      	add	r3, r2
 80069b0:	edd3 7a00 	vldr	s15, [r3]
 80069b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069b8:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 80069bc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80069c0:	00db      	lsls	r3, r3, #3
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	4413      	add	r3, r2
 80069c6:	ed93 7a00 	vldr	s14, [r3]
 80069ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4413      	add	r3, r2
 80069d4:	edd3 7a00 	vldr	s15, [r3]
 80069d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069dc:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 80069e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80069e4:	00db      	lsls	r3, r3, #3
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	4413      	add	r3, r2
 80069ea:	ed93 7a00 	vldr	s14, [r3]
 80069ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80069f2:	00db      	lsls	r3, r3, #3
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	4413      	add	r3, r2
 80069f8:	edd3 7a00 	vldr	s15, [r3]
 80069fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a00:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
            r8 = pSrc[2 * i4] - pSrc[2 * i8];
 8006a04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006a08:	00db      	lsls	r3, r3, #3
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	ed93 7a00 	vldr	s14, [r3]
 8006a12:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006a16:	00db      	lsls	r3, r3, #3
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	4413      	add	r3, r2
 8006a1c:	edd3 7a00 	vldr	s15, [r3]
 8006a20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a24:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            t1 = r1 - r3;
 8006a28:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006a2c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8006a30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a34:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r1 = r1 + r3;
 8006a38:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006a3c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8006a40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a44:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r3 = r2 - r4;
 8006a48:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8006a4c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8006a50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a54:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
            r2 = r2 + r4;
 8006a58:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8006a5c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8006a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a64:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            pSrc[2 * i1] = r1 + r2;
 8006a68:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006a6c:	00db      	lsls	r3, r3, #3
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	4413      	add	r3, r2
 8006a72:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006a76:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006a7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a7e:	edc3 7a00 	vstr	s15, [r3]
            r2 = r1 - r2;
 8006a82:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8006a86:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a8e:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8006a92:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006a96:	00db      	lsls	r3, r3, #3
 8006a98:	3304      	adds	r3, #4
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	ed93 7a00 	vldr	s14, [r3]
 8006aa2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006aa6:	00db      	lsls	r3, r3, #3
 8006aa8:	3304      	adds	r3, #4
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	4413      	add	r3, r2
 8006aae:	edd3 7a00 	vldr	s15, [r3]
 8006ab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ab6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8006aba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006abe:	00db      	lsls	r3, r3, #3
 8006ac0:	3304      	adds	r3, #4
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	ed93 7a00 	vldr	s14, [r3]
 8006aca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006ace:	00db      	lsls	r3, r3, #3
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	68fa      	ldr	r2, [r7, #12]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	edd3 7a00 	vldr	s15, [r3]
 8006ada:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ade:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8006ae2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ae6:	00db      	lsls	r3, r3, #3
 8006ae8:	3304      	adds	r3, #4
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	4413      	add	r3, r2
 8006aee:	ed93 7a00 	vldr	s14, [r3]
 8006af2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006af6:	00db      	lsls	r3, r3, #3
 8006af8:	3304      	adds	r3, #4
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4413      	add	r3, r2
 8006afe:	edd3 7a00 	vldr	s15, [r3]
 8006b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b06:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8006b0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b0e:	00db      	lsls	r3, r3, #3
 8006b10:	3304      	adds	r3, #4
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	4413      	add	r3, r2
 8006b16:	ed93 7a00 	vldr	s14, [r3]
 8006b1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006b1e:	00db      	lsls	r3, r3, #3
 8006b20:	3304      	adds	r3, #4
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	4413      	add	r3, r2
 8006b26:	edd3 7a00 	vldr	s15, [r3]
 8006b2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b2e:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8006b32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006b36:	00db      	lsls	r3, r3, #3
 8006b38:	3304      	adds	r3, #4
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	ed93 7a00 	vldr	s14, [r3]
 8006b42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006b46:	00db      	lsls	r3, r3, #3
 8006b48:	3304      	adds	r3, #4
 8006b4a:	68fa      	ldr	r2, [r7, #12]
 8006b4c:	4413      	add	r3, r2
 8006b4e:	edd3 7a00 	vldr	s15, [r3]
 8006b52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b56:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8006b5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006b5e:	00db      	lsls	r3, r3, #3
 8006b60:	3304      	adds	r3, #4
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	4413      	add	r3, r2
 8006b66:	ed93 7a00 	vldr	s14, [r3]
 8006b6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006b6e:	00db      	lsls	r3, r3, #3
 8006b70:	3304      	adds	r3, #4
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4413      	add	r3, r2
 8006b76:	edd3 7a00 	vldr	s15, [r3]
 8006b7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b7e:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8006b82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006b86:	00db      	lsls	r3, r3, #3
 8006b88:	3304      	adds	r3, #4
 8006b8a:	68fa      	ldr	r2, [r7, #12]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	ed93 7a00 	vldr	s14, [r3]
 8006b92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006b96:	00db      	lsls	r3, r3, #3
 8006b98:	3304      	adds	r3, #4
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	edd3 7a00 	vldr	s15, [r3]
 8006ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ba6:	edc7 7a08 	vstr	s15, [r7, #32]
            s8 = pSrc[2 * i4 + 1] - pSrc[2 * i8 + 1];
 8006baa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	3304      	adds	r3, #4
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	ed93 7a00 	vldr	s14, [r3]
 8006bba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006bbe:	00db      	lsls	r3, r3, #3
 8006bc0:	3304      	adds	r3, #4
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	edd3 7a00 	vldr	s15, [r3]
 8006bca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bce:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            t2 = s1 - s3;
 8006bd2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006bd6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006bda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bde:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s1 = s1 + s3;
 8006be2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006be6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006bee:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s3 = s2 - s4;
 8006bf2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006bf6:	edd7 7a08 	vldr	s15, [r7, #32]
 8006bfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006bfe:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
            s2 = s2 + s4;
 8006c02:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006c06:	edd7 7a08 	vldr	s15, [r7, #32]
 8006c0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c0e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            r1 = t1 + s3;
 8006c12:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8006c16:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006c1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c1e:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            t1 = t1 - s3;
 8006c22:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8006c26:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8006c2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c2e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            pSrc[2 * i1 + 1] = s1 + s2;
 8006c32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006c36:	00db      	lsls	r3, r3, #3
 8006c38:	3304      	adds	r3, #4
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006c42:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006c46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c4a:	edc3 7a00 	vstr	s15, [r3]
            s2 = s1 - s2;
 8006c4e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006c52:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006c56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c5a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            s1 = t2 - r3;
 8006c5e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8006c62:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8006c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c6a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            t2 = t2 + r3;
 8006c6e:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8006c72:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8006c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c7a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co5 * r2;
 8006c7e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8006c82:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c8a:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si5 * s2;
 8006c8e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8006c92:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c9a:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co5 * s2;
 8006c9e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8006ca2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006caa:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si5 * r2;
 8006cae:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8006cb2:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8006cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cba:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i5]     = p1 + p2;
 8006cbe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cc2:	00db      	lsls	r3, r3, #3
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	ed97 7a07 	vldr	s14, [r7, #28]
 8006ccc:	edd7 7a06 	vldr	s15, [r7, #24]
 8006cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006cd4:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i5 + 1] = p3 - p4;
 8006cd8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	3304      	adds	r3, #4
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	ed97 7a05 	vldr	s14, [r7, #20]
 8006ce8:	edd7 7a04 	vldr	s15, [r7, #16]
 8006cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006cf0:	edc3 7a00 	vstr	s15, [r3]
            p1 = co3 * r1;
 8006cf4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8006cf8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d00:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si3 * s1;
 8006d04:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8006d08:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d10:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co3 * s1;
 8006d14:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8006d18:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d20:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si3 * r1;
 8006d24:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8006d28:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006d2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d30:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i3]     = p1 + p2;
 8006d34:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006d38:	00db      	lsls	r3, r3, #3
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8006d42:	edd7 7a06 	vldr	s15, [r7, #24]
 8006d46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d4a:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i3 + 1] = p3 - p4;
 8006d4e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	3304      	adds	r3, #4
 8006d56:	68fa      	ldr	r2, [r7, #12]
 8006d58:	4413      	add	r3, r2
 8006d5a:	ed97 7a05 	vldr	s14, [r7, #20]
 8006d5e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d66:	edc3 7a00 	vstr	s15, [r3]
            p1 = co7 * t1;
 8006d6a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8006d6e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8006d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d76:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si7 * t2;
 8006d7a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8006d7e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8006d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d86:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co7 * t2;
 8006d8a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8006d8e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8006d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d96:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si7 * t1;
 8006d9a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8006d9e:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8006da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da6:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i7]     = p1 + p2;
 8006daa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	68fa      	ldr	r2, [r7, #12]
 8006db2:	4413      	add	r3, r2
 8006db4:	ed97 7a07 	vldr	s14, [r7, #28]
 8006db8:	edd7 7a06 	vldr	s15, [r7, #24]
 8006dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006dc0:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i7 + 1] = p3 - p4;
 8006dc4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006dc8:	00db      	lsls	r3, r3, #3
 8006dca:	3304      	adds	r3, #4
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	4413      	add	r3, r2
 8006dd0:	ed97 7a05 	vldr	s14, [r7, #20]
 8006dd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8006dd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ddc:	edc3 7a00 	vstr	s15, [r3]
            r1 = (r6 - r8) * C81;
 8006de0:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8006de4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006de8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006dec:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8006df0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006df4:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r6 = (r6 + r8) * C81;
 8006df8:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8006dfc:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e04:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8006e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e0c:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            s1 = (s6 - s8) * C81;
 8006e10:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8006e14:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8006e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e1c:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8006e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e24:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s6 = (s6 + s8) * C81;
 8006e28:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8006e2c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8006e30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e34:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8006e38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e3c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t1 = r5 - r1;
 8006e40:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8006e44:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e4c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            r5 = r5 + r1;
 8006e50:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8006e54:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006e58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e5c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r8 = r7 - r6;
 8006e60:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8006e64:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8006e68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e6c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
            r7 = r7 + r6;
 8006e70:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8006e74:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8006e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e7c:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
            t2 = s5 - s1;
 8006e80:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8006e84:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006e88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e8c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            s5 = s5 + s1;
 8006e90:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8006e94:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006e98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e9c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s8 = s7 - s6;
 8006ea0:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8006ea4:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8006ea8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006eac:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
            s7 = s7 + s6;
 8006eb0:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8006eb4:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8006eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ebc:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
            r1 = r5 + s7;
 8006ec0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8006ec4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8006ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ecc:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8
            r5 = r5 - s7;
 8006ed0:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8006ed4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8006ed8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006edc:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
            r6 = t1 + s8;
 8006ee0:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8006ee4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8006ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006eec:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
            t1 = t1 - s8;
 8006ef0:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8006ef4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8006ef8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006efc:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
            s1 = s5 - r7;
 8006f00:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8006f04:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8006f08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f0c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            s5 = s5 + r7;
 8006f10:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8006f14:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8006f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f1c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
            s6 = t2 - r8;
 8006f20:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8006f24:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f2c:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
            t2 = t2 + r8;
 8006f30:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8006f34:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8006f38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f3c:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
            p1 = co2 * r1;
 8006f40:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8006f44:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f4c:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si2 * s1;
 8006f50:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8006f54:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006f58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f5c:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co2 * s1;
 8006f60:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8006f64:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8006f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6c:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si2 * r1;
 8006f70:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8006f74:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8006f78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f7c:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i2]     = p1 + p2;
 8006f80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f84:	00db      	lsls	r3, r3, #3
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	4413      	add	r3, r2
 8006f8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8006f8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006f92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f96:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i2 + 1] = p3 - p4;
 8006f9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f9e:	00db      	lsls	r3, r3, #3
 8006fa0:	3304      	adds	r3, #4
 8006fa2:	68fa      	ldr	r2, [r7, #12]
 8006fa4:	4413      	add	r3, r2
 8006fa6:	ed97 7a05 	vldr	s14, [r7, #20]
 8006faa:	edd7 7a04 	vldr	s15, [r7, #16]
 8006fae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006fb2:	edc3 7a00 	vstr	s15, [r3]
            p1 = co8 * r5;
 8006fb6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8006fba:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8006fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fc2:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si8 * s5;
 8006fc6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8006fca:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8006fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fd2:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co8 * s5;
 8006fd6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8006fda:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8006fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fe2:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si8 * r5;
 8006fe6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8006fea:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8006fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ff2:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i8]     = p1 + p2;
 8006ff6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006ffa:	00db      	lsls	r3, r3, #3
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	ed97 7a07 	vldr	s14, [r7, #28]
 8007004:	edd7 7a06 	vldr	s15, [r7, #24]
 8007008:	ee77 7a27 	vadd.f32	s15, s14, s15
 800700c:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i8 + 1] = p3 - p4;
 8007010:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	3304      	adds	r3, #4
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	4413      	add	r3, r2
 800701c:	ed97 7a05 	vldr	s14, [r7, #20]
 8007020:	edd7 7a04 	vldr	s15, [r7, #16]
 8007024:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007028:	edc3 7a00 	vstr	s15, [r3]
            p1 = co6 * r6;
 800702c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8007030:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8007034:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007038:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si6 * s6;
 800703c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8007040:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8007044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007048:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co6 * s6;
 800704c:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8007050:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8007054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007058:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si6 * r6;
 800705c:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8007060:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8007064:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007068:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i6]     = p1 + p2;
 800706c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8007070:	00db      	lsls	r3, r3, #3
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	4413      	add	r3, r2
 8007076:	ed97 7a07 	vldr	s14, [r7, #28]
 800707a:	edd7 7a06 	vldr	s15, [r7, #24]
 800707e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007082:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i6 + 1] = p3 - p4;
 8007086:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800708a:	00db      	lsls	r3, r3, #3
 800708c:	3304      	adds	r3, #4
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	4413      	add	r3, r2
 8007092:	ed97 7a05 	vldr	s14, [r7, #20]
 8007096:	edd7 7a04 	vldr	s15, [r7, #16]
 800709a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800709e:	edc3 7a00 	vstr	s15, [r3]
            p1 = co4 * t1;
 80070a2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80070a6:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80070aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ae:	edc7 7a07 	vstr	s15, [r7, #28]
            p2 = si4 * t2;
 80070b2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80070b6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80070ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070be:	edc7 7a06 	vstr	s15, [r7, #24]
            p3 = co4 * t2;
 80070c2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80070c6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80070ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ce:	edc7 7a05 	vstr	s15, [r7, #20]
            p4 = si4 * t1;
 80070d2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80070d6:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80070da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070de:	edc7 7a04 	vstr	s15, [r7, #16]
            pSrc[2 * i4]     = p1 + p2;
 80070e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80070e6:	00db      	lsls	r3, r3, #3
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	4413      	add	r3, r2
 80070ec:	ed97 7a07 	vldr	s14, [r7, #28]
 80070f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80070f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070f8:	edc3 7a00 	vstr	s15, [r3]
            pSrc[2 * i4 + 1] = p3 - p4;
 80070fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007100:	00db      	lsls	r3, r3, #3
 8007102:	3304      	adds	r3, #4
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	4413      	add	r3, r2
 8007108:	ed97 7a05 	vldr	s14, [r7, #20]
 800710c:	edd7 7a04 	vldr	s15, [r7, #16]
 8007110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007114:	edc3 7a00 	vstr	s15, [r3]
            
            i1 += n1;
 8007118:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800711c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007120:	4413      	add	r3, r2
 8007122:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
         } while(i1 < fftLen);
 8007126:	897b      	ldrh	r3, [r7, #10]
 8007128:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800712c:	429a      	cmp	r2, r3
 800712e:	f4ff abba 	bcc.w	80068a6 <arm_radix8_butterfly_f32+0x746>
         
         j++;
 8007132:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007136:	3301      	adds	r3, #1
 8007138:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
      } while(j < n2);
 800713c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007144:	429a      	cmp	r2, r3
 8007146:	f4ff ab2c 	bcc.w	80067a2 <arm_radix8_butterfly_f32+0x642>
      
      twidCoefModifier <<= 3;
 800714a:	893b      	ldrh	r3, [r7, #8]
 800714c:	00db      	lsls	r3, r3, #3
 800714e:	813b      	strh	r3, [r7, #8]
   } while(n2 > 7);   
 8007150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007154:	2b07      	cmp	r3, #7
 8007156:	f63f a813 	bhi.w	8006180 <arm_radix8_butterfly_f32+0x20>
}
 800715a:	e000      	b.n	800715e <arm_radix8_butterfly_f32+0xffe>
         break;
 800715c:	bf00      	nop
}
 800715e:	bf00      	nop
 8007160:	37f4      	adds	r7, #244	; 0xf4
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop

0800716c <stage_rfft_f32>:
#include "arm_math.h"

void stage_rfft_f32(
  arm_rfft_fast_instance_f32 * S,
  float32_t * p, float32_t * pOut)
{
 800716c:	b480      	push	{r7}
 800716e:	b095      	sub	sp, #84	; 0x54
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]
   uint32_t  k;								   /* Loop Counter                     */
   float32_t twR, twI;						   /* RFFT Twiddle coefficients        */
   float32_t * pCoeff = S->pTwiddleRFFT;  /* Points to RFFT Twiddle factors   */
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	64bb      	str	r3, [r7, #72]	; 0x48
   float32_t *pA = p;						   /* increasing pointer               */
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	647b      	str	r3, [r7, #68]	; 0x44
   float32_t *pB = p;						   /* decreasing pointer               */
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	643b      	str	r3, [r7, #64]	; 0x40
   float32_t xAR, xAI, xBR, xBI;				/* temporary variables              */
   float32_t t1a, t1b;				         /* temporary variables              */
   float32_t p0, p1, p2, p3;				   /* temporary variables              */


   k = (S->Sint).fftLen - 1;					
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	881b      	ldrh	r3, [r3, #0]
 800718a:	3b01      	subs	r3, #1
 800718c:	64fb      	str	r3, [r7, #76]	; 0x4c

   /* Pack first and last sample of the frequency domain together */

   xBR = pB[0];
 800718e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	63fb      	str	r3, [r7, #60]	; 0x3c
   xBI = pB[1];
 8007194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	63bb      	str	r3, [r7, #56]	; 0x38
   xAR = pA[0];
 800719a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	637b      	str	r3, [r7, #52]	; 0x34
   xAI = pA[1];
 80071a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	633b      	str	r3, [r7, #48]	; 0x30

   twR = *pCoeff++ ;
 80071a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071a8:	1d1a      	adds	r2, r3, #4
 80071aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   twI = *pCoeff++ ;
 80071b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071b2:	1d1a      	adds	r2, r3, #4
 80071b4:	64ba      	str	r2, [r7, #72]	; 0x48
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	62bb      	str	r3, [r7, #40]	; 0x28
   
   // U1 = XA(1) + XB(1); % It is real
   t1a = xBR + xAR  ;
 80071ba:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80071be:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80071c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071c6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
   
   // U2 = XB(1) - XA(1); % It is imaginary
   t1b = xBI + xAI  ;
 80071ca:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80071ce:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80071d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071d6:	edc7 7a08 	vstr	s15, [r7, #32]

   // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
   // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
   *pOut++ = 0.5f * ( t1a + t1b );
 80071da:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80071de:	edd7 7a08 	vldr	s15, [r7, #32]
 80071e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	1d1a      	adds	r2, r3, #4
 80071ea:	607a      	str	r2, [r7, #4]
 80071ec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80071f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071f4:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( t1a - t1b );
 80071f8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80071fc:	edd7 7a08 	vldr	s15, [r7, #32]
 8007200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	1d1a      	adds	r2, r3, #4
 8007208:	607a      	str	r2, [r7, #4]
 800720a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800720e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007212:	edc3 7a00 	vstr	s15, [r3]

   // XA(1) = 1/2*( U1 - imag(U2) +  i*( U1 +imag(U2) ));
   pB  = p + 2*k;
 8007216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007218:	00db      	lsls	r3, r3, #3
 800721a:	68ba      	ldr	r2, [r7, #8]
 800721c:	4413      	add	r3, r2
 800721e:	643b      	str	r3, [r7, #64]	; 0x40
   pA += 2;
 8007220:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007222:	3308      	adds	r3, #8
 8007224:	647b      	str	r3, [r7, #68]	; 0x44
         end
         XA(1) = 1/2* (XA(1) + XB(1) + TW(1) * (XB(1) - XA(1))) + i*( 1/2*( XA(1) + XB(1) + i*( XA(1) - XB(1))));
         X = XA;
      */

      xBI = pB[1];
 8007226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	63bb      	str	r3, [r7, #56]	; 0x38
      xBR = pB[0];
 800722c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAR = pA[0];
 8007232:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	637b      	str	r3, [r7, #52]	; 0x34
      xAI = pA[1];
 8007238:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	633b      	str	r3, [r7, #48]	; 0x30

      twR = *pCoeff++;
 800723e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007240:	1d1a      	adds	r2, r3, #4
 8007242:	64ba      	str	r2, [r7, #72]	; 0x48
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 8007248:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800724a:	1d1a      	adds	r2, r3, #4
 800724c:	64ba      	str	r2, [r7, #72]	; 0x48
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xBR - xAR ;
 8007252:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8007256:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800725a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800725e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xBI + xAI ;
 8007262:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8007266:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800726a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800726e:	edc7 7a08 	vstr	s15, [r7, #32]

      // real(tw * (xB - xA)) = twR * (xBR - xAR) - twI * (xBI - xAI);
      // imag(tw * (xB - xA)) = twI * (xBR - xAR) + twR * (xBI - xAI);
      p0 = twR * t1a;
 8007272:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007276:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800727a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800727e:	edc7 7a07 	vstr	s15, [r7, #28]
      p1 = twI * t1a;
 8007282:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007286:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800728a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800728e:	edc7 7a06 	vstr	s15, [r7, #24]
      p2 = twR * t1b;
 8007292:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007296:	edd7 7a08 	vldr	s15, [r7, #32]
 800729a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800729e:	edc7 7a05 	vstr	s15, [r7, #20]
      p3 = twI * t1b;
 80072a2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80072a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80072aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ae:	edc7 7a04 	vstr	s15, [r7, #16]

      *pOut++ = 0.5f * (xAR + xBR + p0 + p3 ); //xAR
 80072b2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80072b6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80072ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072be:	edd7 7a07 	vldr	s15, [r7, #28]
 80072c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80072ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	1d1a      	adds	r2, r3, #4
 80072d2:	607a      	str	r2, [r7, #4]
 80072d4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80072d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80072dc:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + p1 - p2 ); //xAI
 80072e0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80072e4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80072e8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80072ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80072f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80072f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	1d1a      	adds	r2, r3, #4
 8007300:	607a      	str	r2, [r7, #4]
 8007302:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800730a:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 800730e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007310:	3308      	adds	r3, #8
 8007312:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 8007314:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007316:	3b08      	subs	r3, #8
 8007318:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 800731a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800731c:	3b01      	subs	r3, #1
 800731e:	64fb      	str	r3, [r7, #76]	; 0x4c
   } while(k > 0u);
 8007320:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007322:	2b00      	cmp	r3, #0
 8007324:	f47f af7f 	bne.w	8007226 <stage_rfft_f32+0xba>
}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	3754      	adds	r7, #84	; 0x54
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <merge_rfft_f32>:

/* Prepares data for inverse cfft */
void merge_rfft_f32(
arm_rfft_fast_instance_f32 * S,
float32_t * p, float32_t * pOut)
{
 8007336:	b480      	push	{r7}
 8007338:	b095      	sub	sp, #84	; 0x54
 800733a:	af00      	add	r7, sp, #0
 800733c:	60f8      	str	r0, [r7, #12]
 800733e:	60b9      	str	r1, [r7, #8]
 8007340:	607a      	str	r2, [r7, #4]
   uint32_t  k;								/* Loop Counter                     */
   float32_t twR, twI;						/* RFFT Twiddle coefficients        */
   float32_t *pCoeff = S->pTwiddleRFFT;		/* Points to RFFT Twiddle factors   */
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	695b      	ldr	r3, [r3, #20]
 8007346:	64bb      	str	r3, [r7, #72]	; 0x48
   float32_t *pA = p;						/* increasing pointer               */
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	647b      	str	r3, [r7, #68]	; 0x44
   float32_t *pB = p;						/* decreasing pointer               */
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	643b      	str	r3, [r7, #64]	; 0x40
   float32_t xAR, xAI, xBR, xBI;			/* temporary variables              */
   float32_t t1a, t1b, r, s, t, u;			/* temporary variables              */

   k = (S->Sint).fftLen - 1;					
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	881b      	ldrh	r3, [r3, #0]
 8007354:	3b01      	subs	r3, #1
 8007356:	64fb      	str	r3, [r7, #76]	; 0x4c

   xAR = pA[0];
 8007358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	63fb      	str	r3, [r7, #60]	; 0x3c
   xAI = pA[1];
 800735e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	63bb      	str	r3, [r7, #56]	; 0x38

   pCoeff += 2 ;
 8007364:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007366:	3308      	adds	r3, #8
 8007368:	64bb      	str	r3, [r7, #72]	; 0x48

   *pOut++ = 0.5f * ( xAR + xAI );
 800736a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800736e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8007372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	1d1a      	adds	r2, r3, #4
 800737a:	607a      	str	r2, [r7, #4]
 800737c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007380:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007384:	edc3 7a00 	vstr	s15, [r3]
   *pOut++ = 0.5f * ( xAR - xAI );
 8007388:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800738c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8007390:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	1d1a      	adds	r2, r3, #4
 8007398:	607a      	str	r2, [r7, #4]
 800739a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800739e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073a2:	edc3 7a00 	vstr	s15, [r3]

   pB  =  p + 2*k ;
 80073a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073a8:	00db      	lsls	r3, r3, #3
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	4413      	add	r3, r2
 80073ae:	643b      	str	r3, [r7, #64]	; 0x40
   pA +=  2	   ;
 80073b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073b2:	3308      	adds	r3, #8
 80073b4:	647b      	str	r3, [r7, #68]	; 0x44

   while(k > 0u)
 80073b6:	e07c      	b.n	80074b2 <merge_rfft_f32+0x17c>
   {
      /* G is half of the frequency complex spectrum */
      //for k = 2:N
      //    Xk(k) = 1/2 * (G(k) + conj(G(N-k+2)) + Tw(k)*( G(k) - conj(G(N-k+2))));
      xBI =   pB[1]    ;
 80073b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	637b      	str	r3, [r7, #52]	; 0x34
      xBR =   pB[0]    ;
 80073be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	633b      	str	r3, [r7, #48]	; 0x30
      xAR =  pA[0];
 80073c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	63fb      	str	r3, [r7, #60]	; 0x3c
      xAI =  pA[1];
 80073ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	63bb      	str	r3, [r7, #56]	; 0x38

      twR = *pCoeff++;
 80073d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073d2:	1d1a      	adds	r2, r3, #4
 80073d4:	64ba      	str	r2, [r7, #72]	; 0x48
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      twI = *pCoeff++;
 80073da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073dc:	1d1a      	adds	r2, r3, #4
 80073de:	64ba      	str	r2, [r7, #72]	; 0x48
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	62bb      	str	r3, [r7, #40]	; 0x28

      t1a = xAR - xBR ;
 80073e4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80073e8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80073ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073f0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      t1b = xAI + xBI ;
 80073f4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80073f8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80073fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007400:	edc7 7a08 	vstr	s15, [r7, #32]

      r = twR * t1a;
 8007404:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007408:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800740c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007410:	edc7 7a07 	vstr	s15, [r7, #28]
      s = twI * t1b;
 8007414:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007418:	edd7 7a08 	vldr	s15, [r7, #32]
 800741c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007420:	edc7 7a06 	vstr	s15, [r7, #24]
      t = twI * t1a;
 8007424:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007428:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800742c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007430:	edc7 7a05 	vstr	s15, [r7, #20]
      u = twR * t1b;
 8007434:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007438:	edd7 7a08 	vldr	s15, [r7, #32]
 800743c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007440:	edc7 7a04 	vstr	s15, [r7, #16]

      // real(tw * (xA - xB)) = twR * (xAR - xBR) - twI * (xAI - xBI);
      // imag(tw * (xA - xB)) = twI * (xAR - xBR) + twR * (xAI - xBI);
      *pOut++ = 0.5f * (xAR + xBR - r - s ); //xAR
 8007444:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8007448:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800744c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007450:	edd7 7a07 	vldr	s15, [r7, #28]
 8007454:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007458:	edd7 7a06 	vldr	s15, [r7, #24]
 800745c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	1d1a      	adds	r2, r3, #4
 8007464:	607a      	str	r2, [r7, #4]
 8007466:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800746a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800746e:	edc3 7a00 	vstr	s15, [r3]
      *pOut++ = 0.5f * (xAI - xBI + t - u ); //xAI
 8007472:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8007476:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800747a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800747e:	edd7 7a05 	vldr	s15, [r7, #20]
 8007482:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007486:	edd7 7a04 	vldr	s15, [r7, #16]
 800748a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	1d1a      	adds	r2, r3, #4
 8007492:	607a      	str	r2, [r7, #4]
 8007494:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800749c:	edc3 7a00 	vstr	s15, [r3]

      pA += 2;
 80074a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074a2:	3308      	adds	r3, #8
 80074a4:	647b      	str	r3, [r7, #68]	; 0x44
      pB -= 2;
 80074a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074a8:	3b08      	subs	r3, #8
 80074aa:	643b      	str	r3, [r7, #64]	; 0x40
      k--;
 80074ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074ae:	3b01      	subs	r3, #1
 80074b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   while(k > 0u)
 80074b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f47f af7f 	bne.w	80073b8 <merge_rfft_f32+0x82>
   }

}
 80074ba:	bf00      	nop
 80074bc:	bf00      	nop
 80074be:	3754      	adds	r7, #84	; 0x54
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <arm_rfft_fast_f32>:

void arm_rfft_fast_f32(
arm_rfft_fast_instance_f32 * S,
float32_t * p, float32_t * pOut,
uint8_t ifftFlag)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	70fb      	strb	r3, [r7, #3]
   arm_cfft_instance_f32 * Sint = &(S->Sint);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	617b      	str	r3, [r7, #20]
   Sint->fftLen = S->fftLenRFFT / 2;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	8a1b      	ldrh	r3, [r3, #16]
 80074de:	085b      	lsrs	r3, r3, #1
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	801a      	strh	r2, [r3, #0]

   /* Calculation of Real FFT */
   if(ifftFlag)
 80074e6:	78fb      	ldrb	r3, [r7, #3]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d00b      	beq.n	8007504 <arm_rfft_fast_f32+0x3c>
   {
      /*  Real FFT compression */
      merge_rfft_f32(S, p, pOut);
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	68b9      	ldr	r1, [r7, #8]
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f7ff ff20 	bl	8007336 <merge_rfft_f32>

      /* Complex radix-4 IFFT process */
      arm_cfft_f32( Sint, pOut, ifftFlag, 1);
 80074f6:	78fa      	ldrb	r2, [r7, #3]
 80074f8:	2301      	movs	r3, #1
 80074fa:	6879      	ldr	r1, [r7, #4]
 80074fc:	6978      	ldr	r0, [r7, #20]
 80074fe:	f7fe fd74 	bl	8005fea <arm_cfft_f32>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
   
      /*  Real FFT extraction */
      stage_rfft_f32(S, p, pOut);
   }
}
 8007502:	e00a      	b.n	800751a <arm_rfft_fast_f32+0x52>
      arm_cfft_f32( Sint, p, ifftFlag, 1);
 8007504:	78fa      	ldrb	r2, [r7, #3]
 8007506:	2301      	movs	r3, #1
 8007508:	68b9      	ldr	r1, [r7, #8]
 800750a:	6978      	ldr	r0, [r7, #20]
 800750c:	f7fe fd6d 	bl	8005fea <arm_cfft_f32>
      stage_rfft_f32(S, p, pOut);
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	68b9      	ldr	r1, [r7, #8]
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f7ff fe29 	bl	800716c <stage_rfft_f32>
}
 800751a:	bf00      	nop
 800751c:	3718      	adds	r7, #24
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
	...

08007524 <arm_rfft_fast_init_f32>:
* This Function also initializes Twiddle factor table pointer and Bit reversal table pointer.   
*/
arm_status arm_rfft_fast_init_f32(
  arm_rfft_fast_instance_f32 * S,
  uint16_t fftLen)
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	807b      	strh	r3, [r7, #2]
  arm_cfft_instance_f32 * Sint;
  /*  Initialise the default arm status */
  arm_status status = ARM_MATH_SUCCESS;
 8007530:	2300      	movs	r3, #0
 8007532:	73fb      	strb	r3, [r7, #15]
  /*  Initialise the FFT length */
  Sint = &(S->Sint);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	60bb      	str	r3, [r7, #8]
  Sint->fftLen = fftLen/2;
 8007538:	887b      	ldrh	r3, [r7, #2]
 800753a:	085b      	lsrs	r3, r3, #1
 800753c:	b29a      	uxth	r2, r3
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	801a      	strh	r2, [r3, #0]
  S->fftLenRFFT = fftLen;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	887a      	ldrh	r2, [r7, #2]
 8007546:	821a      	strh	r2, [r3, #16]

  /*  Initializations of structure parameters depending on the FFT length */
  switch (Sint->fftLen)
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	881b      	ldrh	r3, [r3, #0]
 800754c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007550:	d023      	beq.n	800759a <arm_rfft_fast_init_f32+0x76>
 8007552:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007556:	f300 808c 	bgt.w	8007672 <arm_rfft_fast_init_f32+0x14e>
 800755a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800755e:	d02a      	beq.n	80075b6 <arm_rfft_fast_init_f32+0x92>
 8007560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007564:	f300 8085 	bgt.w	8007672 <arm_rfft_fast_init_f32+0x14e>
 8007568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800756c:	d031      	beq.n	80075d2 <arm_rfft_fast_init_f32+0xae>
 800756e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007572:	dc7e      	bgt.n	8007672 <arm_rfft_fast_init_f32+0x14e>
 8007574:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007578:	d039      	beq.n	80075ee <arm_rfft_fast_init_f32+0xca>
 800757a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800757e:	dc78      	bgt.n	8007672 <arm_rfft_fast_init_f32+0x14e>
 8007580:	2b80      	cmp	r3, #128	; 0x80
 8007582:	d042      	beq.n	800760a <arm_rfft_fast_init_f32+0xe6>
 8007584:	2b80      	cmp	r3, #128	; 0x80
 8007586:	dc74      	bgt.n	8007672 <arm_rfft_fast_init_f32+0x14e>
 8007588:	2b40      	cmp	r3, #64	; 0x40
 800758a:	d04b      	beq.n	8007624 <arm_rfft_fast_init_f32+0x100>
 800758c:	2b40      	cmp	r3, #64	; 0x40
 800758e:	dc70      	bgt.n	8007672 <arm_rfft_fast_init_f32+0x14e>
 8007590:	2b10      	cmp	r3, #16
 8007592:	d061      	beq.n	8007658 <arm_rfft_fast_init_f32+0x134>
 8007594:	2b20      	cmp	r3, #32
 8007596:	d052      	beq.n	800763e <arm_rfft_fast_init_f32+0x11a>
 8007598:	e06b      	b.n	8007672 <arm_rfft_fast_init_f32+0x14e>
  {
  case 2048u:
    /*  Initializations of structure parameters for 2048 point FFT */
    /*  Initialise the bit reversal table length */
    Sint->bitRevLength = ARMBITREVINDEXTABLE2048_TABLE_LENGTH;
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	f44f 626e 	mov.w	r2, #3808	; 0xee0
 80075a0:	819a      	strh	r2, [r3, #12]
    /*  Initialise the bit reversal table pointer */
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable2048;
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	4a38      	ldr	r2, [pc, #224]	; (8007688 <arm_rfft_fast_init_f32+0x164>)
 80075a6:	609a      	str	r2, [r3, #8]
    /*  Initialise the Twiddle coefficient pointers */
		Sint->pTwiddle     = (float32_t *) twiddleCoef_2048;
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	4a38      	ldr	r2, [pc, #224]	; (800768c <arm_rfft_fast_init_f32+0x168>)
 80075ac:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a37      	ldr	r2, [pc, #220]	; (8007690 <arm_rfft_fast_init_f32+0x16c>)
 80075b2:	615a      	str	r2, [r3, #20]
    break;
 80075b4:	e060      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 1024u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE1024_TABLE_LENGTH;
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80075bc:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable1024;
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	4a34      	ldr	r2, [pc, #208]	; (8007694 <arm_rfft_fast_init_f32+0x170>)
 80075c2:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_1024;
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	4a34      	ldr	r2, [pc, #208]	; (8007698 <arm_rfft_fast_init_f32+0x174>)
 80075c8:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a33      	ldr	r2, [pc, #204]	; (800769c <arm_rfft_fast_init_f32+0x178>)
 80075ce:	615a      	str	r2, [r3, #20]
    break;
 80075d0:	e052      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 512u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_512_TABLE_LENGTH;
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80075d8:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable512;
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	4a30      	ldr	r2, [pc, #192]	; (80076a0 <arm_rfft_fast_init_f32+0x17c>)
 80075de:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_512;
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	4a30      	ldr	r2, [pc, #192]	; (80076a4 <arm_rfft_fast_init_f32+0x180>)
 80075e4:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a2f      	ldr	r2, [pc, #188]	; (80076a8 <arm_rfft_fast_init_f32+0x184>)
 80075ea:	615a      	str	r2, [r3, #20]
    break;
 80075ec:	e044      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 256u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_256_TABLE_LENGTH;
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80075f4:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable256;
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	4a2c      	ldr	r2, [pc, #176]	; (80076ac <arm_rfft_fast_init_f32+0x188>)
 80075fa:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_256;
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	4a2c      	ldr	r2, [pc, #176]	; (80076b0 <arm_rfft_fast_init_f32+0x18c>)
 8007600:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a2b      	ldr	r2, [pc, #172]	; (80076b4 <arm_rfft_fast_init_f32+0x190>)
 8007606:	615a      	str	r2, [r3, #20]
    break;
 8007608:	e036      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 128u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE_128_TABLE_LENGTH;
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	22d0      	movs	r2, #208	; 0xd0
 800760e:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable128;
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	4a29      	ldr	r2, [pc, #164]	; (80076b8 <arm_rfft_fast_init_f32+0x194>)
 8007614:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_128;
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	4a28      	ldr	r2, [pc, #160]	; (80076bc <arm_rfft_fast_init_f32+0x198>)
 800761a:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a28      	ldr	r2, [pc, #160]	; (80076c0 <arm_rfft_fast_init_f32+0x19c>)
 8007620:	615a      	str	r2, [r3, #20]
    break;
 8007622:	e029      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 64u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE__64_TABLE_LENGTH;
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2238      	movs	r2, #56	; 0x38
 8007628:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable64;
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	4a25      	ldr	r2, [pc, #148]	; (80076c4 <arm_rfft_fast_init_f32+0x1a0>)
 800762e:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_64;
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	4a25      	ldr	r2, [pc, #148]	; (80076c8 <arm_rfft_fast_init_f32+0x1a4>)
 8007634:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a24      	ldr	r2, [pc, #144]	; (80076cc <arm_rfft_fast_init_f32+0x1a8>)
 800763a:	615a      	str	r2, [r3, #20]
    break;
 800763c:	e01c      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 32u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE__32_TABLE_LENGTH;
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2230      	movs	r2, #48	; 0x30
 8007642:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable32;
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	4a22      	ldr	r2, [pc, #136]	; (80076d0 <arm_rfft_fast_init_f32+0x1ac>)
 8007648:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_32;
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	4a21      	ldr	r2, [pc, #132]	; (80076d4 <arm_rfft_fast_init_f32+0x1b0>)
 800764e:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a21      	ldr	r2, [pc, #132]	; (80076d8 <arm_rfft_fast_init_f32+0x1b4>)
 8007654:	615a      	str	r2, [r3, #20]
    break;
 8007656:	e00f      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  case 16u:
    Sint->bitRevLength = ARMBITREVINDEXTABLE__16_TABLE_LENGTH;
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2214      	movs	r2, #20
 800765c:	819a      	strh	r2, [r3, #12]
    Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable16;
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	4a1e      	ldr	r2, [pc, #120]	; (80076dc <arm_rfft_fast_init_f32+0x1b8>)
 8007662:	609a      	str	r2, [r3, #8]
		Sint->pTwiddle     = (float32_t *) twiddleCoef_16;
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	4a1e      	ldr	r2, [pc, #120]	; (80076e0 <arm_rfft_fast_init_f32+0x1bc>)
 8007668:	605a      	str	r2, [r3, #4]
		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	4a1d      	ldr	r2, [pc, #116]	; (80076e4 <arm_rfft_fast_init_f32+0x1c0>)
 800766e:	615a      	str	r2, [r3, #20]
    break;
 8007670:	e002      	b.n	8007678 <arm_rfft_fast_init_f32+0x154>
  default:
    /*  Reporting argument error if fftSize is not valid value */
    status = ARM_MATH_ARGUMENT_ERROR;
 8007672:	23ff      	movs	r3, #255	; 0xff
 8007674:	73fb      	strb	r3, [r7, #15]
    break;
 8007676:	bf00      	nop
  }

  return (status);
 8007678:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3714      	adds	r7, #20
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr
 8007688:	08019114 	.word	0x08019114
 800768c:	0801397c 	.word	0x0801397c
 8007690:	0801ee54 	.word	0x0801ee54
 8007694:	08018304 	.word	0x08018304
 8007698:	0801197c 	.word	0x0801197c
 800769c:	0801ce54 	.word	0x0801ce54
 80076a0:	08017f84 	.word	0x08017f84
 80076a4:	0801097c 	.word	0x0801097c
 80076a8:	0801be54 	.word	0x0801be54
 80076ac:	08017c14 	.word	0x08017c14
 80076b0:	0801017c 	.word	0x0801017c
 80076b4:	0801b654 	.word	0x0801b654
 80076b8:	08017a74 	.word	0x08017a74
 80076bc:	0800fd7c 	.word	0x0800fd7c
 80076c0:	0801b254 	.word	0x0801b254
 80076c4:	08017a04 	.word	0x08017a04
 80076c8:	0800fb7c 	.word	0x0800fb7c
 80076cc:	0801b054 	.word	0x0801b054
 80076d0:	080179a4 	.word	0x080179a4
 80076d4:	0800fa7c 	.word	0x0800fa7c
 80076d8:	0801af54 	.word	0x0801af54
 80076dc:	0801797c 	.word	0x0801797c
 80076e0:	0800f9fc 	.word	0x0800f9fc
 80076e4:	0801aed4 	.word	0x0801aed4

080076e8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80076ee:	2300      	movs	r3, #0
 80076f0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80076f2:	2003      	movs	r0, #3
 80076f4:	f000 f984 	bl	8007a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80076f8:	2000      	movs	r0, #0
 80076fa:	f000 f80d 	bl	8007718 <HAL_InitTick>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d002      	beq.n	800770a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	71fb      	strb	r3, [r7, #7]
 8007708:	e001      	b.n	800770e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800770a:	f7fa fc4d 	bl	8001fa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800770e:	79fb      	ldrb	r3, [r7, #7]
}
 8007710:	4618      	mov	r0, r3
 8007712:	3708      	adds	r7, #8
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}

08007718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007720:	2300      	movs	r3, #0
 8007722:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8007724:	4b17      	ldr	r3, [pc, #92]	; (8007784 <HAL_InitTick+0x6c>)
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d023      	beq.n	8007774 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800772c:	4b16      	ldr	r3, [pc, #88]	; (8007788 <HAL_InitTick+0x70>)
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	4b14      	ldr	r3, [pc, #80]	; (8007784 <HAL_InitTick+0x6c>)
 8007732:	781b      	ldrb	r3, [r3, #0]
 8007734:	4619      	mov	r1, r3
 8007736:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800773a:	fbb3 f3f1 	udiv	r3, r3, r1
 800773e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007742:	4618      	mov	r0, r3
 8007744:	f000 f99f 	bl	8007a86 <HAL_SYSTICK_Config>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10f      	bne.n	800776e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2b0f      	cmp	r3, #15
 8007752:	d809      	bhi.n	8007768 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007754:	2200      	movs	r2, #0
 8007756:	6879      	ldr	r1, [r7, #4]
 8007758:	f04f 30ff 	mov.w	r0, #4294967295
 800775c:	f000 f95b 	bl	8007a16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007760:	4a0a      	ldr	r2, [pc, #40]	; (800778c <HAL_InitTick+0x74>)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6013      	str	r3, [r2, #0]
 8007766:	e007      	b.n	8007778 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	73fb      	strb	r3, [r7, #15]
 800776c:	e004      	b.n	8007778 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	73fb      	strb	r3, [r7, #15]
 8007772:	e001      	b.n	8007778 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007778:	7bfb      	ldrb	r3, [r7, #15]
}
 800777a:	4618      	mov	r0, r3
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	20000070 	.word	0x20000070
 8007788:	20000004 	.word	0x20000004
 800778c:	2000006c 	.word	0x2000006c

08007790 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007790:	b480      	push	{r7}
 8007792:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007794:	4b06      	ldr	r3, [pc, #24]	; (80077b0 <HAL_IncTick+0x20>)
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	461a      	mov	r2, r3
 800779a:	4b06      	ldr	r3, [pc, #24]	; (80077b4 <HAL_IncTick+0x24>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4413      	add	r3, r2
 80077a0:	4a04      	ldr	r2, [pc, #16]	; (80077b4 <HAL_IncTick+0x24>)
 80077a2:	6013      	str	r3, [r2, #0]
}
 80077a4:	bf00      	nop
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	20000070 	.word	0x20000070
 80077b4:	20004514 	.word	0x20004514

080077b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80077b8:	b480      	push	{r7}
 80077ba:	af00      	add	r7, sp, #0
  return uwTick;
 80077bc:	4b03      	ldr	r3, [pc, #12]	; (80077cc <HAL_GetTick+0x14>)
 80077be:	681b      	ldr	r3, [r3, #0]
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	20004514 	.word	0x20004514

080077d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80077d8:	f7ff ffee 	bl	80077b8 <HAL_GetTick>
 80077dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e8:	d005      	beq.n	80077f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80077ea:	4b0a      	ldr	r3, [pc, #40]	; (8007814 <HAL_Delay+0x44>)
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	461a      	mov	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	4413      	add	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80077f6:	bf00      	nop
 80077f8:	f7ff ffde 	bl	80077b8 <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	68fa      	ldr	r2, [r7, #12]
 8007804:	429a      	cmp	r2, r3
 8007806:	d8f7      	bhi.n	80077f8 <HAL_Delay+0x28>
  {
  }
}
 8007808:	bf00      	nop
 800780a:	bf00      	nop
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	20000070 	.word	0x20000070

08007818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f003 0307 	and.w	r3, r3, #7
 8007826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007828:	4b0c      	ldr	r3, [pc, #48]	; (800785c <__NVIC_SetPriorityGrouping+0x44>)
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007834:	4013      	ands	r3, r2
 8007836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007840:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800784a:	4a04      	ldr	r2, [pc, #16]	; (800785c <__NVIC_SetPriorityGrouping+0x44>)
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	60d3      	str	r3, [r2, #12]
}
 8007850:	bf00      	nop
 8007852:	3714      	adds	r7, #20
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	e000ed00 	.word	0xe000ed00

08007860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007860:	b480      	push	{r7}
 8007862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007864:	4b04      	ldr	r3, [pc, #16]	; (8007878 <__NVIC_GetPriorityGrouping+0x18>)
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	0a1b      	lsrs	r3, r3, #8
 800786a:	f003 0307 	and.w	r3, r3, #7
}
 800786e:	4618      	mov	r0, r3
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr
 8007878:	e000ed00 	.word	0xe000ed00

0800787c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800788a:	2b00      	cmp	r3, #0
 800788c:	db0b      	blt.n	80078a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800788e:	79fb      	ldrb	r3, [r7, #7]
 8007890:	f003 021f 	and.w	r2, r3, #31
 8007894:	4907      	ldr	r1, [pc, #28]	; (80078b4 <__NVIC_EnableIRQ+0x38>)
 8007896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800789a:	095b      	lsrs	r3, r3, #5
 800789c:	2001      	movs	r0, #1
 800789e:	fa00 f202 	lsl.w	r2, r0, r2
 80078a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80078a6:	bf00      	nop
 80078a8:	370c      	adds	r7, #12
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr
 80078b2:	bf00      	nop
 80078b4:	e000e100 	.word	0xe000e100

080078b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	4603      	mov	r3, r0
 80078c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	db12      	blt.n	80078f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80078ca:	79fb      	ldrb	r3, [r7, #7]
 80078cc:	f003 021f 	and.w	r2, r3, #31
 80078d0:	490a      	ldr	r1, [pc, #40]	; (80078fc <__NVIC_DisableIRQ+0x44>)
 80078d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80078d6:	095b      	lsrs	r3, r3, #5
 80078d8:	2001      	movs	r0, #1
 80078da:	fa00 f202 	lsl.w	r2, r0, r2
 80078de:	3320      	adds	r3, #32
 80078e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80078e4:	f3bf 8f4f 	dsb	sy
}
 80078e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80078ea:	f3bf 8f6f 	isb	sy
}
 80078ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	e000e100 	.word	0xe000e100

08007900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	4603      	mov	r3, r0
 8007908:	6039      	str	r1, [r7, #0]
 800790a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800790c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007910:	2b00      	cmp	r3, #0
 8007912:	db0a      	blt.n	800792a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	b2da      	uxtb	r2, r3
 8007918:	490c      	ldr	r1, [pc, #48]	; (800794c <__NVIC_SetPriority+0x4c>)
 800791a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800791e:	0112      	lsls	r2, r2, #4
 8007920:	b2d2      	uxtb	r2, r2
 8007922:	440b      	add	r3, r1
 8007924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007928:	e00a      	b.n	8007940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	b2da      	uxtb	r2, r3
 800792e:	4908      	ldr	r1, [pc, #32]	; (8007950 <__NVIC_SetPriority+0x50>)
 8007930:	79fb      	ldrb	r3, [r7, #7]
 8007932:	f003 030f 	and.w	r3, r3, #15
 8007936:	3b04      	subs	r3, #4
 8007938:	0112      	lsls	r2, r2, #4
 800793a:	b2d2      	uxtb	r2, r2
 800793c:	440b      	add	r3, r1
 800793e:	761a      	strb	r2, [r3, #24]
}
 8007940:	bf00      	nop
 8007942:	370c      	adds	r7, #12
 8007944:	46bd      	mov	sp, r7
 8007946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794a:	4770      	bx	lr
 800794c:	e000e100 	.word	0xe000e100
 8007950:	e000ed00 	.word	0xe000ed00

08007954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007954:	b480      	push	{r7}
 8007956:	b089      	sub	sp, #36	; 0x24
 8007958:	af00      	add	r7, sp, #0
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	f1c3 0307 	rsb	r3, r3, #7
 800796e:	2b04      	cmp	r3, #4
 8007970:	bf28      	it	cs
 8007972:	2304      	movcs	r3, #4
 8007974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	3304      	adds	r3, #4
 800797a:	2b06      	cmp	r3, #6
 800797c:	d902      	bls.n	8007984 <NVIC_EncodePriority+0x30>
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	3b03      	subs	r3, #3
 8007982:	e000      	b.n	8007986 <NVIC_EncodePriority+0x32>
 8007984:	2300      	movs	r3, #0
 8007986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007988:	f04f 32ff 	mov.w	r2, #4294967295
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	fa02 f303 	lsl.w	r3, r2, r3
 8007992:	43da      	mvns	r2, r3
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	401a      	ands	r2, r3
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800799c:	f04f 31ff 	mov.w	r1, #4294967295
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	fa01 f303 	lsl.w	r3, r1, r3
 80079a6:	43d9      	mvns	r1, r3
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80079ac:	4313      	orrs	r3, r2
         );
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3724      	adds	r7, #36	; 0x24
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
	...

080079bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b082      	sub	sp, #8
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80079cc:	d301      	bcc.n	80079d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80079ce:	2301      	movs	r3, #1
 80079d0:	e00f      	b.n	80079f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80079d2:	4a0a      	ldr	r2, [pc, #40]	; (80079fc <SysTick_Config+0x40>)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	3b01      	subs	r3, #1
 80079d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80079da:	210f      	movs	r1, #15
 80079dc:	f04f 30ff 	mov.w	r0, #4294967295
 80079e0:	f7ff ff8e 	bl	8007900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80079e4:	4b05      	ldr	r3, [pc, #20]	; (80079fc <SysTick_Config+0x40>)
 80079e6:	2200      	movs	r2, #0
 80079e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80079ea:	4b04      	ldr	r3, [pc, #16]	; (80079fc <SysTick_Config+0x40>)
 80079ec:	2207      	movs	r2, #7
 80079ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3708      	adds	r7, #8
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	e000e010 	.word	0xe000e010

08007a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b082      	sub	sp, #8
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f7ff ff05 	bl	8007818 <__NVIC_SetPriorityGrouping>
}
 8007a0e:	bf00      	nop
 8007a10:	3708      	adds	r7, #8
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b086      	sub	sp, #24
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	60b9      	str	r1, [r7, #8]
 8007a20:	607a      	str	r2, [r7, #4]
 8007a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007a24:	2300      	movs	r3, #0
 8007a26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007a28:	f7ff ff1a 	bl	8007860 <__NVIC_GetPriorityGrouping>
 8007a2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	68b9      	ldr	r1, [r7, #8]
 8007a32:	6978      	ldr	r0, [r7, #20]
 8007a34:	f7ff ff8e 	bl	8007954 <NVIC_EncodePriority>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7ff ff5d 	bl	8007900 <__NVIC_SetPriority>
}
 8007a46:	bf00      	nop
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	4603      	mov	r3, r0
 8007a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f7ff ff0d 	bl	800787c <__NVIC_EnableIRQ>
}
 8007a62:	bf00      	nop
 8007a64:	3708      	adds	r7, #8
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b082      	sub	sp, #8
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	4603      	mov	r3, r0
 8007a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	f7ff ff1d 	bl	80078b8 <__NVIC_DisableIRQ>
}
 8007a7e:	bf00      	nop
 8007a80:	3708      	adds	r7, #8
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b082      	sub	sp, #8
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7ff ff94 	bl	80079bc <SysTick_Config>
 8007a94:	4603      	mov	r3, r0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3708      	adds	r7, #8
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e0ac      	b.n	8007c0c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f000 f8b2 	bl	8007c20 <DFSDM_GetChannelFromInstance>
 8007abc:	4603      	mov	r3, r0
 8007abe:	4a55      	ldr	r2, [pc, #340]	; (8007c14 <HAL_DFSDM_ChannelInit+0x174>)
 8007ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d001      	beq.n	8007acc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e09f      	b.n	8007c0c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f7f9 fe5d 	bl	800178c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8007ad2:	4b51      	ldr	r3, [pc, #324]	; (8007c18 <HAL_DFSDM_ChannelInit+0x178>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	4a4f      	ldr	r2, [pc, #316]	; (8007c18 <HAL_DFSDM_ChannelInit+0x178>)
 8007ada:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8007adc:	4b4e      	ldr	r3, [pc, #312]	; (8007c18 <HAL_DFSDM_ChannelInit+0x178>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d125      	bne.n	8007b30 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8007ae4:	4b4d      	ldr	r3, [pc, #308]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a4c      	ldr	r2, [pc, #304]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007aea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007aee:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8007af0:	4b4a      	ldr	r3, [pc, #296]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	4948      	ldr	r1, [pc, #288]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8007afe:	4b47      	ldr	r3, [pc, #284]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a46      	ldr	r2, [pc, #280]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007b04:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8007b08:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	791b      	ldrb	r3, [r3, #4]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d108      	bne.n	8007b24 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8007b12:	4b42      	ldr	r3, [pc, #264]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	041b      	lsls	r3, r3, #16
 8007b1e:	493f      	ldr	r1, [pc, #252]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007b20:	4313      	orrs	r3, r2
 8007b22:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8007b24:	4b3d      	ldr	r3, [pc, #244]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a3c      	ldr	r2, [pc, #240]	; (8007c1c <HAL_DFSDM_ChannelInit+0x17c>)
 8007b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007b2e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8007b3e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	6819      	ldr	r1, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8007b4e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8007b54:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f022 020f 	bic.w	r2, r2, #15
 8007b6c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6819      	ldr	r1, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8007b7c:	431a      	orrs	r2, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	689a      	ldr	r2, [r3, #8]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8007b94:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	6899      	ldr	r1, [r3, #8]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	430a      	orrs	r2, r1
 8007bb0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	685a      	ldr	r2, [r3, #4]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f002 0207 	and.w	r2, r2, #7
 8007bc0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	6859      	ldr	r1, [r3, #4]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bcc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8007bd4:	431a      	orrs	r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	430a      	orrs	r2, r1
 8007bdc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007bec:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 f810 	bl	8007c20 <DFSDM_GetChannelFromInstance>
 8007c00:	4602      	mov	r2, r0
 8007c02:	4904      	ldr	r1, [pc, #16]	; (8007c14 <HAL_DFSDM_ChannelInit+0x174>)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3708      	adds	r7, #8
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	2000032c 	.word	0x2000032c
 8007c18:	20000328 	.word	0x20000328
 8007c1c:	40016000 	.word	0x40016000

08007c20 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	4a1c      	ldr	r2, [pc, #112]	; (8007c9c <DFSDM_GetChannelFromInstance+0x7c>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d102      	bne.n	8007c36 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8007c30:	2300      	movs	r3, #0
 8007c32:	60fb      	str	r3, [r7, #12]
 8007c34:	e02b      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4a19      	ldr	r2, [pc, #100]	; (8007ca0 <DFSDM_GetChannelFromInstance+0x80>)
 8007c3a:	4293      	cmp	r3, r2
 8007c3c:	d102      	bne.n	8007c44 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	60fb      	str	r3, [r7, #12]
 8007c42:	e024      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a17      	ldr	r2, [pc, #92]	; (8007ca4 <DFSDM_GetChannelFromInstance+0x84>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d102      	bne.n	8007c52 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8007c4c:	2302      	movs	r3, #2
 8007c4e:	60fb      	str	r3, [r7, #12]
 8007c50:	e01d      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a14      	ldr	r2, [pc, #80]	; (8007ca8 <DFSDM_GetChannelFromInstance+0x88>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d102      	bne.n	8007c60 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8007c5a:	2304      	movs	r3, #4
 8007c5c:	60fb      	str	r3, [r7, #12]
 8007c5e:	e016      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a12      	ldr	r2, [pc, #72]	; (8007cac <DFSDM_GetChannelFromInstance+0x8c>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d102      	bne.n	8007c6e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8007c68:	2305      	movs	r3, #5
 8007c6a:	60fb      	str	r3, [r7, #12]
 8007c6c:	e00f      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a0f      	ldr	r2, [pc, #60]	; (8007cb0 <DFSDM_GetChannelFromInstance+0x90>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d102      	bne.n	8007c7c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8007c76:	2306      	movs	r3, #6
 8007c78:	60fb      	str	r3, [r7, #12]
 8007c7a:	e008      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	4a0d      	ldr	r2, [pc, #52]	; (8007cb4 <DFSDM_GetChannelFromInstance+0x94>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d102      	bne.n	8007c8a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8007c84:	2307      	movs	r3, #7
 8007c86:	60fb      	str	r3, [r7, #12]
 8007c88:	e001      	b.n	8007c8e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3714      	adds	r7, #20
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr
 8007c9c:	40016000 	.word	0x40016000
 8007ca0:	40016020 	.word	0x40016020
 8007ca4:	40016040 	.word	0x40016040
 8007ca8:	40016080 	.word	0x40016080
 8007cac:	400160a0 	.word	0x400160a0
 8007cb0:	400160c0 	.word	0x400160c0
 8007cb4:	400160e0 	.word	0x400160e0

08007cb8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8007cca:	7afb      	ldrb	r3, [r7, #11]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d103      	bne.n	8007cd8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	605a      	str	r2, [r3, #4]
      break;
 8007cd6:	e002      	b.n	8007cde <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	75fb      	strb	r3, [r7, #23]
      break;
 8007cdc:	bf00      	nop
  }

  return status;
 8007cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	371c      	adds	r7, #28
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d101      	bne.n	8007d00 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e003      	b.n	8007d08 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007d06:	2300      	movs	r3, #0
  }
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b086      	sub	sp, #24
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	0c1b      	lsrs	r3, r3, #16
 8007d22:	f003 0301 	and.w	r3, r3, #1
 8007d26:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f003 031f 	and.w	r3, r3, #31
 8007d30:	2201      	movs	r2, #1
 8007d32:	fa02 f303 	lsl.w	r3, r2, r3
 8007d36:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	015a      	lsls	r2, r3, #5
 8007d3c:	4b0c      	ldr	r3, [pc, #48]	; (8007d70 <HAL_EXTI_IRQHandler+0x5c>)
 8007d3e:	4413      	add	r3, r2
 8007d40:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	4013      	ands	r3, r2
 8007d4a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d009      	beq.n	8007d66 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	4798      	blx	r3
    }
  }
}
 8007d66:	bf00      	nop
 8007d68:	3718      	adds	r7, #24
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
 8007d6e:	bf00      	nop
 8007d70:	40010414 	.word	0x40010414

08007d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b087      	sub	sp, #28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007d82:	e17f      	b.n	8008084 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	2101      	movs	r1, #1
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d90:	4013      	ands	r3, r2
 8007d92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 8171 	beq.w	800807e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d00b      	beq.n	8007dbc <HAL_GPIO_Init+0x48>
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	d007      	beq.n	8007dbc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007db0:	2b11      	cmp	r3, #17
 8007db2:	d003      	beq.n	8007dbc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	2b12      	cmp	r3, #18
 8007dba:	d130      	bne.n	8007e1e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	005b      	lsls	r3, r3, #1
 8007dc6:	2203      	movs	r2, #3
 8007dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dcc:	43db      	mvns	r3, r3
 8007dce:	693a      	ldr	r2, [r7, #16]
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	68da      	ldr	r2, [r3, #12]
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	005b      	lsls	r3, r3, #1
 8007ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8007de0:	693a      	ldr	r2, [r7, #16]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007df2:	2201      	movs	r2, #1
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dfa:	43db      	mvns	r3, r3
 8007dfc:	693a      	ldr	r2, [r7, #16]
 8007dfe:	4013      	ands	r3, r2
 8007e00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	091b      	lsrs	r3, r3, #4
 8007e08:	f003 0201 	and.w	r2, r3, #1
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	4313      	orrs	r3, r2
 8007e16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	f003 0303 	and.w	r3, r3, #3
 8007e26:	2b03      	cmp	r3, #3
 8007e28:	d118      	bne.n	8007e5c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8007e30:	2201      	movs	r2, #1
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	fa02 f303 	lsl.w	r3, r2, r3
 8007e38:	43db      	mvns	r3, r3
 8007e3a:	693a      	ldr	r2, [r7, #16]
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	08db      	lsrs	r3, r3, #3
 8007e46:	f003 0201 	and.w	r2, r3, #1
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e50:	693a      	ldr	r2, [r7, #16]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	2203      	movs	r2, #3
 8007e68:	fa02 f303 	lsl.w	r3, r2, r3
 8007e6c:	43db      	mvns	r3, r3
 8007e6e:	693a      	ldr	r2, [r7, #16]
 8007e70:	4013      	ands	r3, r2
 8007e72:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	689a      	ldr	r2, [r3, #8]
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	005b      	lsls	r3, r3, #1
 8007e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d003      	beq.n	8007e9c <HAL_GPIO_Init+0x128>
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	2b12      	cmp	r3, #18
 8007e9a:	d123      	bne.n	8007ee4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	08da      	lsrs	r2, r3, #3
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	3208      	adds	r2, #8
 8007ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	220f      	movs	r2, #15
 8007eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb8:	43db      	mvns	r3, r3
 8007eba:	693a      	ldr	r2, [r7, #16]
 8007ebc:	4013      	ands	r3, r2
 8007ebe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	691a      	ldr	r2, [r3, #16]
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f003 0307 	and.w	r3, r3, #7
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	08da      	lsrs	r2, r3, #3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	3208      	adds	r2, #8
 8007ede:	6939      	ldr	r1, [r7, #16]
 8007ee0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	2203      	movs	r2, #3
 8007ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef4:	43db      	mvns	r3, r3
 8007ef6:	693a      	ldr	r2, [r7, #16]
 8007ef8:	4013      	ands	r3, r2
 8007efa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	f003 0203 	and.w	r2, r3, #3
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	005b      	lsls	r3, r3, #1
 8007f08:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0c:	693a      	ldr	r2, [r7, #16]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 80ac 	beq.w	800807e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f26:	4b5f      	ldr	r3, [pc, #380]	; (80080a4 <HAL_GPIO_Init+0x330>)
 8007f28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f2a:	4a5e      	ldr	r2, [pc, #376]	; (80080a4 <HAL_GPIO_Init+0x330>)
 8007f2c:	f043 0301 	orr.w	r3, r3, #1
 8007f30:	6613      	str	r3, [r2, #96]	; 0x60
 8007f32:	4b5c      	ldr	r3, [pc, #368]	; (80080a4 <HAL_GPIO_Init+0x330>)
 8007f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f36:	f003 0301 	and.w	r3, r3, #1
 8007f3a:	60bb      	str	r3, [r7, #8]
 8007f3c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8007f3e:	4a5a      	ldr	r2, [pc, #360]	; (80080a8 <HAL_GPIO_Init+0x334>)
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	089b      	lsrs	r3, r3, #2
 8007f44:	3302      	adds	r3, #2
 8007f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	f003 0303 	and.w	r3, r3, #3
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	220f      	movs	r2, #15
 8007f56:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5a:	43db      	mvns	r3, r3
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	4013      	ands	r3, r2
 8007f60:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007f68:	d025      	beq.n	8007fb6 <HAL_GPIO_Init+0x242>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4a4f      	ldr	r2, [pc, #316]	; (80080ac <HAL_GPIO_Init+0x338>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d01f      	beq.n	8007fb2 <HAL_GPIO_Init+0x23e>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	4a4e      	ldr	r2, [pc, #312]	; (80080b0 <HAL_GPIO_Init+0x33c>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d019      	beq.n	8007fae <HAL_GPIO_Init+0x23a>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	4a4d      	ldr	r2, [pc, #308]	; (80080b4 <HAL_GPIO_Init+0x340>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d013      	beq.n	8007faa <HAL_GPIO_Init+0x236>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a4c      	ldr	r2, [pc, #304]	; (80080b8 <HAL_GPIO_Init+0x344>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d00d      	beq.n	8007fa6 <HAL_GPIO_Init+0x232>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a4b      	ldr	r2, [pc, #300]	; (80080bc <HAL_GPIO_Init+0x348>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d007      	beq.n	8007fa2 <HAL_GPIO_Init+0x22e>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4a4a      	ldr	r2, [pc, #296]	; (80080c0 <HAL_GPIO_Init+0x34c>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d101      	bne.n	8007f9e <HAL_GPIO_Init+0x22a>
 8007f9a:	2306      	movs	r3, #6
 8007f9c:	e00c      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007f9e:	2307      	movs	r3, #7
 8007fa0:	e00a      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007fa2:	2305      	movs	r3, #5
 8007fa4:	e008      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007fa6:	2304      	movs	r3, #4
 8007fa8:	e006      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007faa:	2303      	movs	r3, #3
 8007fac:	e004      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007fae:	2302      	movs	r3, #2
 8007fb0:	e002      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	e000      	b.n	8007fb8 <HAL_GPIO_Init+0x244>
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	697a      	ldr	r2, [r7, #20]
 8007fba:	f002 0203 	and.w	r2, r2, #3
 8007fbe:	0092      	lsls	r2, r2, #2
 8007fc0:	4093      	lsls	r3, r2
 8007fc2:	693a      	ldr	r2, [r7, #16]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007fc8:	4937      	ldr	r1, [pc, #220]	; (80080a8 <HAL_GPIO_Init+0x334>)
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	089b      	lsrs	r3, r3, #2
 8007fce:	3302      	adds	r3, #2
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007fd6:	4b3b      	ldr	r3, [pc, #236]	; (80080c4 <HAL_GPIO_Init+0x350>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	43db      	mvns	r3, r3
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007ffa:	4a32      	ldr	r2, [pc, #200]	; (80080c4 <HAL_GPIO_Init+0x350>)
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008000:	4b30      	ldr	r3, [pc, #192]	; (80080c4 <HAL_GPIO_Init+0x350>)
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	43db      	mvns	r3, r3
 800800a:	693a      	ldr	r2, [r7, #16]
 800800c:	4013      	ands	r3, r2
 800800e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008018:	2b00      	cmp	r3, #0
 800801a:	d003      	beq.n	8008024 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800801c:	693a      	ldr	r2, [r7, #16]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	4313      	orrs	r3, r2
 8008022:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008024:	4a27      	ldr	r2, [pc, #156]	; (80080c4 <HAL_GPIO_Init+0x350>)
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800802a:	4b26      	ldr	r3, [pc, #152]	; (80080c4 <HAL_GPIO_Init+0x350>)
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	43db      	mvns	r3, r3
 8008034:	693a      	ldr	r2, [r7, #16]
 8008036:	4013      	ands	r3, r2
 8008038:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008042:	2b00      	cmp	r3, #0
 8008044:	d003      	beq.n	800804e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8008046:	693a      	ldr	r2, [r7, #16]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	4313      	orrs	r3, r2
 800804c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800804e:	4a1d      	ldr	r2, [pc, #116]	; (80080c4 <HAL_GPIO_Init+0x350>)
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008054:	4b1b      	ldr	r3, [pc, #108]	; (80080c4 <HAL_GPIO_Init+0x350>)
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	43db      	mvns	r3, r3
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	4013      	ands	r3, r2
 8008062:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d003      	beq.n	8008078 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	4313      	orrs	r3, r2
 8008076:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008078:	4a12      	ldr	r2, [pc, #72]	; (80080c4 <HAL_GPIO_Init+0x350>)
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	3301      	adds	r3, #1
 8008082:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	fa22 f303 	lsr.w	r3, r2, r3
 800808e:	2b00      	cmp	r3, #0
 8008090:	f47f ae78 	bne.w	8007d84 <HAL_GPIO_Init+0x10>
  }
}
 8008094:	bf00      	nop
 8008096:	bf00      	nop
 8008098:	371c      	adds	r7, #28
 800809a:	46bd      	mov	sp, r7
 800809c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	40021000 	.word	0x40021000
 80080a8:	40010000 	.word	0x40010000
 80080ac:	48000400 	.word	0x48000400
 80080b0:	48000800 	.word	0x48000800
 80080b4:	48000c00 	.word	0x48000c00
 80080b8:	48001000 	.word	0x48001000
 80080bc:	48001400 	.word	0x48001400
 80080c0:	48001800 	.word	0x48001800
 80080c4:	40010400 	.word	0x40010400

080080c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b087      	sub	sp, #28
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80080d2:	2300      	movs	r3, #0
 80080d4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80080d6:	e0cd      	b.n	8008274 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80080d8:	2201      	movs	r2, #1
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	fa02 f303 	lsl.w	r3, r2, r3
 80080e0:	683a      	ldr	r2, [r7, #0]
 80080e2:	4013      	ands	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 80c0 	beq.w	800826e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80080ee:	4a68      	ldr	r2, [pc, #416]	; (8008290 <HAL_GPIO_DeInit+0x1c8>)
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	089b      	lsrs	r3, r3, #2
 80080f4:	3302      	adds	r3, #2
 80080f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080fa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	f003 0303 	and.w	r3, r3, #3
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	220f      	movs	r2, #15
 8008106:	fa02 f303 	lsl.w	r3, r2, r3
 800810a:	68fa      	ldr	r2, [r7, #12]
 800810c:	4013      	ands	r3, r2
 800810e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008116:	d025      	beq.n	8008164 <HAL_GPIO_DeInit+0x9c>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4a5e      	ldr	r2, [pc, #376]	; (8008294 <HAL_GPIO_DeInit+0x1cc>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d01f      	beq.n	8008160 <HAL_GPIO_DeInit+0x98>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a5d      	ldr	r2, [pc, #372]	; (8008298 <HAL_GPIO_DeInit+0x1d0>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d019      	beq.n	800815c <HAL_GPIO_DeInit+0x94>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4a5c      	ldr	r2, [pc, #368]	; (800829c <HAL_GPIO_DeInit+0x1d4>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d013      	beq.n	8008158 <HAL_GPIO_DeInit+0x90>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a5b      	ldr	r2, [pc, #364]	; (80082a0 <HAL_GPIO_DeInit+0x1d8>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d00d      	beq.n	8008154 <HAL_GPIO_DeInit+0x8c>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a5a      	ldr	r2, [pc, #360]	; (80082a4 <HAL_GPIO_DeInit+0x1dc>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d007      	beq.n	8008150 <HAL_GPIO_DeInit+0x88>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a59      	ldr	r2, [pc, #356]	; (80082a8 <HAL_GPIO_DeInit+0x1e0>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d101      	bne.n	800814c <HAL_GPIO_DeInit+0x84>
 8008148:	2306      	movs	r3, #6
 800814a:	e00c      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 800814c:	2307      	movs	r3, #7
 800814e:	e00a      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 8008150:	2305      	movs	r3, #5
 8008152:	e008      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 8008154:	2304      	movs	r3, #4
 8008156:	e006      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 8008158:	2303      	movs	r3, #3
 800815a:	e004      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 800815c:	2302      	movs	r3, #2
 800815e:	e002      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 8008160:	2301      	movs	r3, #1
 8008162:	e000      	b.n	8008166 <HAL_GPIO_DeInit+0x9e>
 8008164:	2300      	movs	r3, #0
 8008166:	697a      	ldr	r2, [r7, #20]
 8008168:	f002 0203 	and.w	r2, r2, #3
 800816c:	0092      	lsls	r2, r2, #2
 800816e:	4093      	lsls	r3, r2
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	429a      	cmp	r2, r3
 8008174:	d132      	bne.n	80081dc <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008176:	4b4d      	ldr	r3, [pc, #308]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 8008178:	681a      	ldr	r2, [r3, #0]
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	43db      	mvns	r3, r3
 800817e:	494b      	ldr	r1, [pc, #300]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 8008180:	4013      	ands	r3, r2
 8008182:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8008184:	4b49      	ldr	r3, [pc, #292]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 8008186:	685a      	ldr	r2, [r3, #4]
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	43db      	mvns	r3, r3
 800818c:	4947      	ldr	r1, [pc, #284]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 800818e:	4013      	ands	r3, r2
 8008190:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8008192:	4b46      	ldr	r3, [pc, #280]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 8008194:	689a      	ldr	r2, [r3, #8]
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	43db      	mvns	r3, r3
 800819a:	4944      	ldr	r1, [pc, #272]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 800819c:	4013      	ands	r3, r2
 800819e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80081a0:	4b42      	ldr	r3, [pc, #264]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 80081a2:	68da      	ldr	r2, [r3, #12]
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	43db      	mvns	r3, r3
 80081a8:	4940      	ldr	r1, [pc, #256]	; (80082ac <HAL_GPIO_DeInit+0x1e4>)
 80081aa:	4013      	ands	r3, r2
 80081ac:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	f003 0303 	and.w	r3, r3, #3
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	220f      	movs	r2, #15
 80081b8:	fa02 f303 	lsl.w	r3, r2, r3
 80081bc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80081be:	4a34      	ldr	r2, [pc, #208]	; (8008290 <HAL_GPIO_DeInit+0x1c8>)
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	089b      	lsrs	r3, r3, #2
 80081c4:	3302      	adds	r3, #2
 80081c6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	43da      	mvns	r2, r3
 80081ce:	4830      	ldr	r0, [pc, #192]	; (8008290 <HAL_GPIO_DeInit+0x1c8>)
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	089b      	lsrs	r3, r3, #2
 80081d4:	400a      	ands	r2, r1
 80081d6:	3302      	adds	r3, #2
 80081d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	005b      	lsls	r3, r3, #1
 80081e4:	2103      	movs	r1, #3
 80081e6:	fa01 f303 	lsl.w	r3, r1, r3
 80081ea:	431a      	orrs	r2, r3
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	08da      	lsrs	r2, r3, #3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	3208      	adds	r2, #8
 80081f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f003 0307 	and.w	r3, r3, #7
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	220f      	movs	r2, #15
 8008206:	fa02 f303 	lsl.w	r3, r2, r3
 800820a:	43db      	mvns	r3, r3
 800820c:	697a      	ldr	r2, [r7, #20]
 800820e:	08d2      	lsrs	r2, r2, #3
 8008210:	4019      	ands	r1, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	3208      	adds	r2, #8
 8008216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	689a      	ldr	r2, [r3, #8]
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	005b      	lsls	r3, r3, #1
 8008222:	2103      	movs	r1, #3
 8008224:	fa01 f303 	lsl.w	r3, r1, r3
 8008228:	43db      	mvns	r3, r3
 800822a:	401a      	ands	r2, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	2101      	movs	r1, #1
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	fa01 f303 	lsl.w	r3, r1, r3
 800823c:	43db      	mvns	r3, r3
 800823e:	401a      	ands	r2, r3
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	68da      	ldr	r2, [r3, #12]
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	005b      	lsls	r3, r3, #1
 800824c:	2103      	movs	r1, #3
 800824e:	fa01 f303 	lsl.w	r3, r1, r3
 8008252:	43db      	mvns	r3, r3
 8008254:	401a      	ands	r2, r3
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800825e:	2101      	movs	r1, #1
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	fa01 f303 	lsl.w	r3, r1, r3
 8008266:	43db      	mvns	r3, r3
 8008268:	401a      	ands	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	3301      	adds	r3, #1
 8008272:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8008274:	683a      	ldr	r2, [r7, #0]
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	fa22 f303 	lsr.w	r3, r2, r3
 800827c:	2b00      	cmp	r3, #0
 800827e:	f47f af2b 	bne.w	80080d8 <HAL_GPIO_DeInit+0x10>
  }
}
 8008282:	bf00      	nop
 8008284:	bf00      	nop
 8008286:	371c      	adds	r7, #28
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr
 8008290:	40010000 	.word	0x40010000
 8008294:	48000400 	.word	0x48000400
 8008298:	48000800 	.word	0x48000800
 800829c:	48000c00 	.word	0x48000c00
 80082a0:	48001000 	.word	0x48001000
 80082a4:	48001400 	.word	0x48001400
 80082a8:	48001800 	.word	0x48001800
 80082ac:	40010400 	.word	0x40010400

080082b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	460b      	mov	r3, r1
 80082ba:	807b      	strh	r3, [r7, #2]
 80082bc:	4613      	mov	r3, r2
 80082be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80082c0:	787b      	ldrb	r3, [r7, #1]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80082c6:	887a      	ldrh	r2, [r7, #2]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80082cc:	e002      	b.n	80082d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80082ce:	887a      	ldrh	r2, [r7, #2]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80082d4:	bf00      	nop
 80082d6:	370c      	adds	r7, #12
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	4603      	mov	r3, r0
 80082e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80082ea:	4b08      	ldr	r3, [pc, #32]	; (800830c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80082ec:	695a      	ldr	r2, [r3, #20]
 80082ee:	88fb      	ldrh	r3, [r7, #6]
 80082f0:	4013      	ands	r3, r2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d006      	beq.n	8008304 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80082f6:	4a05      	ldr	r2, [pc, #20]	; (800830c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80082f8:	88fb      	ldrh	r3, [r7, #6]
 80082fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80082fc:	88fb      	ldrh	r3, [r7, #6]
 80082fe:	4618      	mov	r0, r3
 8008300:	f000 f806 	bl	8008310 <HAL_GPIO_EXTI_Callback>
  }
}
 8008304:	bf00      	nop
 8008306:	3708      	adds	r7, #8
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	40010400 	.word	0x40010400

08008310 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008310:	b480      	push	{r7}
 8008312:	b083      	sub	sp, #12
 8008314:	af00      	add	r7, sp, #0
 8008316:	4603      	mov	r3, r0
 8008318:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr

08008326 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008326:	b580      	push	{r7, lr}
 8008328:	b082      	sub	sp, #8
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d101      	bne.n	8008338 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e081      	b.n	800843c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800833e:	b2db      	uxtb	r3, r3
 8008340:	2b00      	cmp	r3, #0
 8008342:	d106      	bne.n	8008352 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f8a8 	bl	80084a2 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2224      	movs	r2, #36	; 0x24
 8008356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f022 0201 	bic.w	r2, r2, #1
 8008368:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	685a      	ldr	r2, [r3, #4]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008376:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	689a      	ldr	r2, [r3, #8]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008386:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	2b01      	cmp	r3, #1
 800838e:	d107      	bne.n	80083a0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	689a      	ldr	r2, [r3, #8]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800839c:	609a      	str	r2, [r3, #8]
 800839e:	e006      	b.n	80083ae <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	689a      	ldr	r2, [r3, #8]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80083ac:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d104      	bne.n	80083c0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083be:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	6812      	ldr	r2, [r2, #0]
 80083ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80083ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083d2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68da      	ldr	r2, [r3, #12]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80083e2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	691a      	ldr	r2, [r3, #16]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	695b      	ldr	r3, [r3, #20]
 80083ec:	ea42 0103 	orr.w	r1, r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	021a      	lsls	r2, r3, #8
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	430a      	orrs	r2, r1
 80083fc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	69d9      	ldr	r1, [r3, #28]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a1a      	ldr	r2, [r3, #32]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	430a      	orrs	r2, r1
 800840c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f042 0201 	orr.w	r2, r2, #1
 800841c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2200      	movs	r2, #0
 8008422:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3708      	adds	r7, #8
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b082      	sub	sp, #8
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d101      	bne.n	8008456 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e021      	b.n	800849a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2224      	movs	r2, #36	; 0x24
 800845a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f022 0201 	bic.w	r2, r2, #1
 800846c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 f821 	bl	80084b6 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3708      	adds	r7, #8
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b083      	sub	sp, #12
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80084aa:	bf00      	nop
 80084ac:	370c      	adds	r7, #12
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b083      	sub	sp, #12
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80084be:	bf00      	nop
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
	...

080084cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b088      	sub	sp, #32
 80084d0:	af02      	add	r7, sp, #8
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	4608      	mov	r0, r1
 80084d6:	4611      	mov	r1, r2
 80084d8:	461a      	mov	r2, r3
 80084da:	4603      	mov	r3, r0
 80084dc:	817b      	strh	r3, [r7, #10]
 80084de:	460b      	mov	r3, r1
 80084e0:	813b      	strh	r3, [r7, #8]
 80084e2:	4613      	mov	r3, r2
 80084e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	2b20      	cmp	r3, #32
 80084f0:	f040 80f9 	bne.w	80086e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80084f4:	6a3b      	ldr	r3, [r7, #32]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d002      	beq.n	8008500 <HAL_I2C_Mem_Write+0x34>
 80084fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d105      	bne.n	800850c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008506:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e0ed      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008512:	2b01      	cmp	r3, #1
 8008514:	d101      	bne.n	800851a <HAL_I2C_Mem_Write+0x4e>
 8008516:	2302      	movs	r3, #2
 8008518:	e0e6      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2201      	movs	r2, #1
 800851e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008522:	f7ff f949 	bl	80077b8 <HAL_GetTick>
 8008526:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	9300      	str	r3, [sp, #0]
 800852c:	2319      	movs	r3, #25
 800852e:	2201      	movs	r2, #1
 8008530:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f000 faf7 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d001      	beq.n	8008544 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e0d1      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2221      	movs	r2, #33	; 0x21
 8008548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2240      	movs	r2, #64	; 0x40
 8008550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	6a3a      	ldr	r2, [r7, #32]
 800855e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008564:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800856c:	88f8      	ldrh	r0, [r7, #6]
 800856e:	893a      	ldrh	r2, [r7, #8]
 8008570:	8979      	ldrh	r1, [r7, #10]
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	9301      	str	r3, [sp, #4]
 8008576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	4603      	mov	r3, r0
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f000 fa07 	bl	8008990 <I2C_RequestMemoryWrite>
 8008582:	4603      	mov	r3, r0
 8008584:	2b00      	cmp	r3, #0
 8008586:	d005      	beq.n	8008594 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2200      	movs	r2, #0
 800858c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	e0a9      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008598:	b29b      	uxth	r3, r3
 800859a:	2bff      	cmp	r3, #255	; 0xff
 800859c:	d90e      	bls.n	80085bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	22ff      	movs	r2, #255	; 0xff
 80085a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	8979      	ldrh	r1, [r7, #10]
 80085ac:	2300      	movs	r3, #0
 80085ae:	9300      	str	r3, [sp, #0]
 80085b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f000 fbd9 	bl	8008d6c <I2C_TransferConfig>
 80085ba:	e00f      	b.n	80085dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085c0:	b29a      	uxth	r2, r3
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	8979      	ldrh	r1, [r7, #10]
 80085ce:	2300      	movs	r3, #0
 80085d0:	9300      	str	r3, [sp, #0]
 80085d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80085d6:	68f8      	ldr	r0, [r7, #12]
 80085d8:	f000 fbc8 	bl	8008d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 fae1 	bl	8008ba8 <I2C_WaitOnTXISFlagUntilTimeout>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d001      	beq.n	80085f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80085ec:	2301      	movs	r3, #1
 80085ee:	e07b      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f4:	781a      	ldrb	r2, [r3, #0]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008600:	1c5a      	adds	r2, r3, #1
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800860a:	b29b      	uxth	r3, r3
 800860c:	3b01      	subs	r3, #1
 800860e:	b29a      	uxth	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008618:	3b01      	subs	r3, #1
 800861a:	b29a      	uxth	r2, r3
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008624:	b29b      	uxth	r3, r3
 8008626:	2b00      	cmp	r3, #0
 8008628:	d034      	beq.n	8008694 <HAL_I2C_Mem_Write+0x1c8>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800862e:	2b00      	cmp	r3, #0
 8008630:	d130      	bne.n	8008694 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008638:	2200      	movs	r2, #0
 800863a:	2180      	movs	r1, #128	; 0x80
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f000 fa73 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d001      	beq.n	800864c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008648:	2301      	movs	r3, #1
 800864a:	e04d      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008650:	b29b      	uxth	r3, r3
 8008652:	2bff      	cmp	r3, #255	; 0xff
 8008654:	d90e      	bls.n	8008674 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	22ff      	movs	r2, #255	; 0xff
 800865a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008660:	b2da      	uxtb	r2, r3
 8008662:	8979      	ldrh	r1, [r7, #10]
 8008664:	2300      	movs	r3, #0
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800866c:	68f8      	ldr	r0, [r7, #12]
 800866e:	f000 fb7d 	bl	8008d6c <I2C_TransferConfig>
 8008672:	e00f      	b.n	8008694 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008678:	b29a      	uxth	r2, r3
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008682:	b2da      	uxtb	r2, r3
 8008684:	8979      	ldrh	r1, [r7, #10]
 8008686:	2300      	movs	r3, #0
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800868e:	68f8      	ldr	r0, [r7, #12]
 8008690:	f000 fb6c 	bl	8008d6c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008698:	b29b      	uxth	r3, r3
 800869a:	2b00      	cmp	r3, #0
 800869c:	d19e      	bne.n	80085dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f000 fac0 	bl	8008c28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d001      	beq.n	80086b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e01a      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2220      	movs	r2, #32
 80086b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	6859      	ldr	r1, [r3, #4]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	4b0a      	ldr	r3, [pc, #40]	; (80086f0 <HAL_I2C_Mem_Write+0x224>)
 80086c6:	400b      	ands	r3, r1
 80086c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2220      	movs	r2, #32
 80086ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80086e2:	2300      	movs	r3, #0
 80086e4:	e000      	b.n	80086e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80086e6:	2302      	movs	r3, #2
  }
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3718      	adds	r7, #24
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}
 80086f0:	fe00e800 	.word	0xfe00e800

080086f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b088      	sub	sp, #32
 80086f8:	af02      	add	r7, sp, #8
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	4608      	mov	r0, r1
 80086fe:	4611      	mov	r1, r2
 8008700:	461a      	mov	r2, r3
 8008702:	4603      	mov	r3, r0
 8008704:	817b      	strh	r3, [r7, #10]
 8008706:	460b      	mov	r3, r1
 8008708:	813b      	strh	r3, [r7, #8]
 800870a:	4613      	mov	r3, r2
 800870c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b20      	cmp	r3, #32
 8008718:	f040 80fd 	bne.w	8008916 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800871c:	6a3b      	ldr	r3, [r7, #32]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d002      	beq.n	8008728 <HAL_I2C_Mem_Read+0x34>
 8008722:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008724:	2b00      	cmp	r3, #0
 8008726:	d105      	bne.n	8008734 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800872e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008730:	2301      	movs	r3, #1
 8008732:	e0f1      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800873a:	2b01      	cmp	r3, #1
 800873c:	d101      	bne.n	8008742 <HAL_I2C_Mem_Read+0x4e>
 800873e:	2302      	movs	r3, #2
 8008740:	e0ea      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2201      	movs	r2, #1
 8008746:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800874a:	f7ff f835 	bl	80077b8 <HAL_GetTick>
 800874e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	9300      	str	r3, [sp, #0]
 8008754:	2319      	movs	r3, #25
 8008756:	2201      	movs	r2, #1
 8008758:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f000 f9e3 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 8008762:	4603      	mov	r3, r0
 8008764:	2b00      	cmp	r3, #0
 8008766:	d001      	beq.n	800876c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8008768:	2301      	movs	r3, #1
 800876a:	e0d5      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2222      	movs	r2, #34	; 0x22
 8008770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2240      	movs	r2, #64	; 0x40
 8008778:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	6a3a      	ldr	r2, [r7, #32]
 8008786:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800878c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008794:	88f8      	ldrh	r0, [r7, #6]
 8008796:	893a      	ldrh	r2, [r7, #8]
 8008798:	8979      	ldrh	r1, [r7, #10]
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	4603      	mov	r3, r0
 80087a4:	68f8      	ldr	r0, [r7, #12]
 80087a6:	f000 f947 	bl	8008a38 <I2C_RequestMemoryRead>
 80087aa:	4603      	mov	r3, r0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d005      	beq.n	80087bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	e0ad      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	2bff      	cmp	r3, #255	; 0xff
 80087c4:	d90e      	bls.n	80087e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	22ff      	movs	r2, #255	; 0xff
 80087ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087d0:	b2da      	uxtb	r2, r3
 80087d2:	8979      	ldrh	r1, [r7, #10]
 80087d4:	4b52      	ldr	r3, [pc, #328]	; (8008920 <HAL_I2C_Mem_Read+0x22c>)
 80087d6:	9300      	str	r3, [sp, #0]
 80087d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80087dc:	68f8      	ldr	r0, [r7, #12]
 80087de:	f000 fac5 	bl	8008d6c <I2C_TransferConfig>
 80087e2:	e00f      	b.n	8008804 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087f2:	b2da      	uxtb	r2, r3
 80087f4:	8979      	ldrh	r1, [r7, #10]
 80087f6:	4b4a      	ldr	r3, [pc, #296]	; (8008920 <HAL_I2C_Mem_Read+0x22c>)
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	f000 fab4 	bl	8008d6c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	9300      	str	r3, [sp, #0]
 8008808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880a:	2200      	movs	r2, #0
 800880c:	2104      	movs	r1, #4
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 f98a 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d001      	beq.n	800881e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e07c      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008828:	b2d2      	uxtb	r2, r2
 800882a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008830:	1c5a      	adds	r2, r3, #1
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800883a:	3b01      	subs	r3, #1
 800883c:	b29a      	uxth	r2, r3
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008846:	b29b      	uxth	r3, r3
 8008848:	3b01      	subs	r3, #1
 800884a:	b29a      	uxth	r2, r3
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008854:	b29b      	uxth	r3, r3
 8008856:	2b00      	cmp	r3, #0
 8008858:	d034      	beq.n	80088c4 <HAL_I2C_Mem_Read+0x1d0>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800885e:	2b00      	cmp	r3, #0
 8008860:	d130      	bne.n	80088c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	9300      	str	r3, [sp, #0]
 8008866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008868:	2200      	movs	r2, #0
 800886a:	2180      	movs	r1, #128	; 0x80
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f000 f95b 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d001      	beq.n	800887c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e04d      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008880:	b29b      	uxth	r3, r3
 8008882:	2bff      	cmp	r3, #255	; 0xff
 8008884:	d90e      	bls.n	80088a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	22ff      	movs	r2, #255	; 0xff
 800888a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008890:	b2da      	uxtb	r2, r3
 8008892:	8979      	ldrh	r1, [r7, #10]
 8008894:	2300      	movs	r3, #0
 8008896:	9300      	str	r3, [sp, #0]
 8008898:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f000 fa65 	bl	8008d6c <I2C_TransferConfig>
 80088a2:	e00f      	b.n	80088c4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088b2:	b2da      	uxtb	r2, r3
 80088b4:	8979      	ldrh	r1, [r7, #10]
 80088b6:	2300      	movs	r3, #0
 80088b8:	9300      	str	r3, [sp, #0]
 80088ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80088be:	68f8      	ldr	r0, [r7, #12]
 80088c0:	f000 fa54 	bl	8008d6c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d19a      	bne.n	8008804 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f000 f9a8 	bl	8008c28 <I2C_WaitOnSTOPFlagUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d001      	beq.n	80088e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	e01a      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2220      	movs	r2, #32
 80088e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	6859      	ldr	r1, [r3, #4]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	4b0b      	ldr	r3, [pc, #44]	; (8008924 <HAL_I2C_Mem_Read+0x230>)
 80088f6:	400b      	ands	r3, r1
 80088f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2220      	movs	r2, #32
 80088fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2200      	movs	r2, #0
 8008906:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2200      	movs	r2, #0
 800890e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008912:	2300      	movs	r3, #0
 8008914:	e000      	b.n	8008918 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008916:	2302      	movs	r3, #2
  }
}
 8008918:	4618      	mov	r0, r3
 800891a:	3718      	adds	r7, #24
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	80002400 	.word	0x80002400
 8008924:	fe00e800 	.word	0xfe00e800

08008928 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	699b      	ldr	r3, [r3, #24]
 8008936:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008944:	2b00      	cmp	r3, #0
 8008946:	d005      	beq.n	8008954 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800894c:	68ba      	ldr	r2, [r7, #8]
 800894e:	68f9      	ldr	r1, [r7, #12]
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	4798      	blx	r3
  }
}
 8008954:	bf00      	nop
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800896a:	b2db      	uxtb	r3, r3
}
 800896c:	4618      	mov	r0, r3
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8008984:	4618      	mov	r0, r3
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b086      	sub	sp, #24
 8008994:	af02      	add	r7, sp, #8
 8008996:	60f8      	str	r0, [r7, #12]
 8008998:	4608      	mov	r0, r1
 800899a:	4611      	mov	r1, r2
 800899c:	461a      	mov	r2, r3
 800899e:	4603      	mov	r3, r0
 80089a0:	817b      	strh	r3, [r7, #10]
 80089a2:	460b      	mov	r3, r1
 80089a4:	813b      	strh	r3, [r7, #8]
 80089a6:	4613      	mov	r3, r2
 80089a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80089aa:	88fb      	ldrh	r3, [r7, #6]
 80089ac:	b2da      	uxtb	r2, r3
 80089ae:	8979      	ldrh	r1, [r7, #10]
 80089b0:	4b20      	ldr	r3, [pc, #128]	; (8008a34 <I2C_RequestMemoryWrite+0xa4>)
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80089b8:	68f8      	ldr	r0, [r7, #12]
 80089ba:	f000 f9d7 	bl	8008d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80089be:	69fa      	ldr	r2, [r7, #28]
 80089c0:	69b9      	ldr	r1, [r7, #24]
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f000 f8f0 	bl	8008ba8 <I2C_WaitOnTXISFlagUntilTimeout>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d001      	beq.n	80089d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e02c      	b.n	8008a2c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80089d2:	88fb      	ldrh	r3, [r7, #6]
 80089d4:	2b01      	cmp	r3, #1
 80089d6:	d105      	bne.n	80089e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80089d8:	893b      	ldrh	r3, [r7, #8]
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	629a      	str	r2, [r3, #40]	; 0x28
 80089e2:	e015      	b.n	8008a10 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80089e4:	893b      	ldrh	r3, [r7, #8]
 80089e6:	0a1b      	lsrs	r3, r3, #8
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	b2da      	uxtb	r2, r3
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80089f2:	69fa      	ldr	r2, [r7, #28]
 80089f4:	69b9      	ldr	r1, [r7, #24]
 80089f6:	68f8      	ldr	r0, [r7, #12]
 80089f8:	f000 f8d6 	bl	8008ba8 <I2C_WaitOnTXISFlagUntilTimeout>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d001      	beq.n	8008a06 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008a02:	2301      	movs	r3, #1
 8008a04:	e012      	b.n	8008a2c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008a06:	893b      	ldrh	r3, [r7, #8]
 8008a08:	b2da      	uxtb	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	9300      	str	r3, [sp, #0]
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	2200      	movs	r2, #0
 8008a18:	2180      	movs	r1, #128	; 0x80
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f000 f884 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d001      	beq.n	8008a2a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	e000      	b.n	8008a2c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3710      	adds	r7, #16
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	80002000 	.word	0x80002000

08008a38 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b086      	sub	sp, #24
 8008a3c:	af02      	add	r7, sp, #8
 8008a3e:	60f8      	str	r0, [r7, #12]
 8008a40:	4608      	mov	r0, r1
 8008a42:	4611      	mov	r1, r2
 8008a44:	461a      	mov	r2, r3
 8008a46:	4603      	mov	r3, r0
 8008a48:	817b      	strh	r3, [r7, #10]
 8008a4a:	460b      	mov	r3, r1
 8008a4c:	813b      	strh	r3, [r7, #8]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008a52:	88fb      	ldrh	r3, [r7, #6]
 8008a54:	b2da      	uxtb	r2, r3
 8008a56:	8979      	ldrh	r1, [r7, #10]
 8008a58:	4b20      	ldr	r3, [pc, #128]	; (8008adc <I2C_RequestMemoryRead+0xa4>)
 8008a5a:	9300      	str	r3, [sp, #0]
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	f000 f984 	bl	8008d6c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a64:	69fa      	ldr	r2, [r7, #28]
 8008a66:	69b9      	ldr	r1, [r7, #24]
 8008a68:	68f8      	ldr	r0, [r7, #12]
 8008a6a:	f000 f89d 	bl	8008ba8 <I2C_WaitOnTXISFlagUntilTimeout>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d001      	beq.n	8008a78 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8008a74:	2301      	movs	r3, #1
 8008a76:	e02c      	b.n	8008ad2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008a78:	88fb      	ldrh	r3, [r7, #6]
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d105      	bne.n	8008a8a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008a7e:	893b      	ldrh	r3, [r7, #8]
 8008a80:	b2da      	uxtb	r2, r3
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	629a      	str	r2, [r3, #40]	; 0x28
 8008a88:	e015      	b.n	8008ab6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008a8a:	893b      	ldrh	r3, [r7, #8]
 8008a8c:	0a1b      	lsrs	r3, r3, #8
 8008a8e:	b29b      	uxth	r3, r3
 8008a90:	b2da      	uxtb	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a98:	69fa      	ldr	r2, [r7, #28]
 8008a9a:	69b9      	ldr	r1, [r7, #24]
 8008a9c:	68f8      	ldr	r0, [r7, #12]
 8008a9e:	f000 f883 	bl	8008ba8 <I2C_WaitOnTXISFlagUntilTimeout>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d001      	beq.n	8008aac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	e012      	b.n	8008ad2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008aac:	893b      	ldrh	r3, [r7, #8]
 8008aae:	b2da      	uxtb	r2, r3
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	9300      	str	r3, [sp, #0]
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	2200      	movs	r2, #0
 8008abe:	2140      	movs	r1, #64	; 0x40
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f000 f831 	bl	8008b28 <I2C_WaitOnFlagUntilTimeout>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d001      	beq.n	8008ad0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e000      	b.n	8008ad2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008ad0:	2300      	movs	r3, #0
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	bf00      	nop
 8008adc:	80002000 	.word	0x80002000

08008ae0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b083      	sub	sp, #12
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	699b      	ldr	r3, [r3, #24]
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d103      	bne.n	8008afe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2200      	movs	r2, #0
 8008afc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	699b      	ldr	r3, [r3, #24]
 8008b04:	f003 0301 	and.w	r3, r3, #1
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d007      	beq.n	8008b1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	699a      	ldr	r2, [r3, #24]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0201 	orr.w	r2, r2, #1
 8008b1a:	619a      	str	r2, [r3, #24]
  }
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	603b      	str	r3, [r7, #0]
 8008b34:	4613      	mov	r3, r2
 8008b36:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b38:	e022      	b.n	8008b80 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b40:	d01e      	beq.n	8008b80 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b42:	f7fe fe39 	bl	80077b8 <HAL_GetTick>
 8008b46:	4602      	mov	r2, r0
 8008b48:	69bb      	ldr	r3, [r7, #24]
 8008b4a:	1ad3      	subs	r3, r2, r3
 8008b4c:	683a      	ldr	r2, [r7, #0]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d302      	bcc.n	8008b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d113      	bne.n	8008b80 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b5c:	f043 0220 	orr.w	r2, r3, #32
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2220      	movs	r2, #32
 8008b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	e00f      	b.n	8008ba0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	699a      	ldr	r2, [r3, #24]
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	4013      	ands	r3, r2
 8008b8a:	68ba      	ldr	r2, [r7, #8]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	bf0c      	ite	eq
 8008b90:	2301      	moveq	r3, #1
 8008b92:	2300      	movne	r3, #0
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	461a      	mov	r2, r3
 8008b98:	79fb      	ldrb	r3, [r7, #7]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d0cd      	beq.n	8008b3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008b9e:	2300      	movs	r3, #0
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	3710      	adds	r7, #16
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	bd80      	pop	{r7, pc}

08008ba8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b084      	sub	sp, #16
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008bb4:	e02c      	b.n	8008c10 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8008bb6:	687a      	ldr	r2, [r7, #4]
 8008bb8:	68b9      	ldr	r1, [r7, #8]
 8008bba:	68f8      	ldr	r0, [r7, #12]
 8008bbc:	f000 f870 	bl	8008ca0 <I2C_IsAcknowledgeFailed>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e02a      	b.n	8008c20 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bd0:	d01e      	beq.n	8008c10 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bd2:	f7fe fdf1 	bl	80077b8 <HAL_GetTick>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	1ad3      	subs	r3, r2, r3
 8008bdc:	68ba      	ldr	r2, [r7, #8]
 8008bde:	429a      	cmp	r2, r3
 8008be0:	d302      	bcc.n	8008be8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d113      	bne.n	8008c10 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bec:	f043 0220 	orr.w	r2, r3, #32
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2220      	movs	r2, #32
 8008bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e007      	b.n	8008c20 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	f003 0302 	and.w	r3, r3, #2
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	d1cb      	bne.n	8008bb6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b084      	sub	sp, #16
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c34:	e028      	b.n	8008c88 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	68b9      	ldr	r1, [r7, #8]
 8008c3a:	68f8      	ldr	r0, [r7, #12]
 8008c3c:	f000 f830 	bl	8008ca0 <I2C_IsAcknowledgeFailed>
 8008c40:	4603      	mov	r3, r0
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d001      	beq.n	8008c4a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008c46:	2301      	movs	r3, #1
 8008c48:	e026      	b.n	8008c98 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c4a:	f7fe fdb5 	bl	80077b8 <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	68ba      	ldr	r2, [r7, #8]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d302      	bcc.n	8008c60 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d113      	bne.n	8008c88 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c64:	f043 0220 	orr.w	r2, r3, #32
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2220      	movs	r2, #32
 8008c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	e007      	b.n	8008c98 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	699b      	ldr	r3, [r3, #24]
 8008c8e:	f003 0320 	and.w	r3, r3, #32
 8008c92:	2b20      	cmp	r3, #32
 8008c94:	d1cf      	bne.n	8008c36 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008c96:	2300      	movs	r3, #0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3710      	adds	r7, #16
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	60f8      	str	r0, [r7, #12]
 8008ca8:	60b9      	str	r1, [r7, #8]
 8008caa:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	699b      	ldr	r3, [r3, #24]
 8008cb2:	f003 0310 	and.w	r3, r3, #16
 8008cb6:	2b10      	cmp	r3, #16
 8008cb8:	d151      	bne.n	8008d5e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008cba:	e022      	b.n	8008d02 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc2:	d01e      	beq.n	8008d02 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008cc4:	f7fe fd78 	bl	80077b8 <HAL_GetTick>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d302      	bcc.n	8008cda <I2C_IsAcknowledgeFailed+0x3a>
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d113      	bne.n	8008d02 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cde:	f043 0220 	orr.w	r2, r3, #32
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2220      	movs	r2, #32
 8008cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e02e      	b.n	8008d60 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	699b      	ldr	r3, [r3, #24]
 8008d08:	f003 0320 	and.w	r3, r3, #32
 8008d0c:	2b20      	cmp	r3, #32
 8008d0e:	d1d5      	bne.n	8008cbc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2210      	movs	r2, #16
 8008d16:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	2220      	movs	r2, #32
 8008d1e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008d20:	68f8      	ldr	r0, [r7, #12]
 8008d22:	f7ff fedd 	bl	8008ae0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	6859      	ldr	r1, [r3, #4]
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	4b0d      	ldr	r3, [pc, #52]	; (8008d68 <I2C_IsAcknowledgeFailed+0xc8>)
 8008d32:	400b      	ands	r3, r1
 8008d34:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d3a:	f043 0204 	orr.w	r2, r3, #4
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2220      	movs	r2, #32
 8008d46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e000      	b.n	8008d60 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	fe00e800 	.word	0xfe00e800

08008d6c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	607b      	str	r3, [r7, #4]
 8008d76:	460b      	mov	r3, r1
 8008d78:	817b      	strh	r3, [r7, #10]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	0d5b      	lsrs	r3, r3, #21
 8008d88:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008d8c:	4b0d      	ldr	r3, [pc, #52]	; (8008dc4 <I2C_TransferConfig+0x58>)
 8008d8e:	430b      	orrs	r3, r1
 8008d90:	43db      	mvns	r3, r3
 8008d92:	ea02 0103 	and.w	r1, r2, r3
 8008d96:	897b      	ldrh	r3, [r7, #10]
 8008d98:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008d9c:	7a7b      	ldrb	r3, [r7, #9]
 8008d9e:	041b      	lsls	r3, r3, #16
 8008da0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008da4:	431a      	orrs	r2, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	431a      	orrs	r2, r3
 8008daa:	69bb      	ldr	r3, [r7, #24]
 8008dac:	431a      	orrs	r2, r3
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	430a      	orrs	r2, r1
 8008db4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8008db6:	bf00      	nop
 8008db8:	3714      	adds	r7, #20
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	03ff63ff 	.word	0x03ff63ff

08008dc8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008dc8:	b480      	push	{r7}
 8008dca:	b083      	sub	sp, #12
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
 8008dd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	2b20      	cmp	r3, #32
 8008ddc:	d138      	bne.n	8008e50 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d101      	bne.n	8008dec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008de8:	2302      	movs	r3, #2
 8008dea:	e032      	b.n	8008e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2224      	movs	r2, #36	; 0x24
 8008df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f022 0201 	bic.w	r2, r2, #1
 8008e0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e1a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	6819      	ldr	r1, [r3, #0]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	683a      	ldr	r2, [r7, #0]
 8008e28:	430a      	orrs	r2, r1
 8008e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f042 0201 	orr.w	r2, r2, #1
 8008e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	e000      	b.n	8008e52 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008e50:	2302      	movs	r3, #2
  }
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr

08008e5e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b085      	sub	sp, #20
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	2b20      	cmp	r3, #32
 8008e72:	d139      	bne.n	8008ee8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d101      	bne.n	8008e82 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008e7e:	2302      	movs	r3, #2
 8008e80:	e033      	b.n	8008eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2201      	movs	r2, #1
 8008e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2224      	movs	r2, #36	; 0x24
 8008e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f022 0201 	bic.w	r2, r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008eb0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	021b      	lsls	r3, r3, #8
 8008eb6:	68fa      	ldr	r2, [r7, #12]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	681a      	ldr	r2, [r3, #0]
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f042 0201 	orr.w	r2, r2, #1
 8008ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2220      	movs	r2, #32
 8008ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	e000      	b.n	8008eea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008ee8:	2302      	movs	r3, #2
  }
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3714      	adds	r7, #20
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
	...

08008ef8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008efc:	4b05      	ldr	r3, [pc, #20]	; (8008f14 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a04      	ldr	r2, [pc, #16]	; (8008f14 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f06:	6013      	str	r3, [r2, #0]
}
 8008f08:	bf00      	nop
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
 8008f12:	bf00      	nop
 8008f14:	40007000 	.word	0x40007000

08008f18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008f1c:	4b04      	ldr	r3, [pc, #16]	; (8008f30 <HAL_PWREx_GetVoltageRange+0x18>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	40007000 	.word	0x40007000

08008f34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f42:	d130      	bne.n	8008fa6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f44:	4b23      	ldr	r3, [pc, #140]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f50:	d038      	beq.n	8008fc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008f52:	4b20      	ldr	r3, [pc, #128]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008f5a:	4a1e      	ldr	r2, [pc, #120]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008f5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008f60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008f62:	4b1d      	ldr	r3, [pc, #116]	; (8008fd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2232      	movs	r2, #50	; 0x32
 8008f68:	fb02 f303 	mul.w	r3, r2, r3
 8008f6c:	4a1b      	ldr	r2, [pc, #108]	; (8008fdc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f72:	0c9b      	lsrs	r3, r3, #18
 8008f74:	3301      	adds	r3, #1
 8008f76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f78:	e002      	b.n	8008f80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f80:	4b14      	ldr	r3, [pc, #80]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008f82:	695b      	ldr	r3, [r3, #20]
 8008f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f8c:	d102      	bne.n	8008f94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d1f2      	bne.n	8008f7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f94:	4b0f      	ldr	r3, [pc, #60]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008f96:	695b      	ldr	r3, [r3, #20]
 8008f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fa0:	d110      	bne.n	8008fc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e00f      	b.n	8008fc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8008fa6:	4b0b      	ldr	r3, [pc, #44]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fb2:	d007      	beq.n	8008fc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008fb4:	4b07      	ldr	r3, [pc, #28]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008fbc:	4a05      	ldr	r2, [pc, #20]	; (8008fd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008fbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008fc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr
 8008fd2:	bf00      	nop
 8008fd4:	40007000 	.word	0x40007000
 8008fd8:	20000004 	.word	0x20000004
 8008fdc:	431bde83 	.word	0x431bde83

08008fe0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b088      	sub	sp, #32
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d101      	bne.n	8008ff2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	e3d4      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008ff2:	4ba1      	ldr	r3, [pc, #644]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	f003 030c 	and.w	r3, r3, #12
 8008ffa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008ffc:	4b9e      	ldr	r3, [pc, #632]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	f003 0303 	and.w	r3, r3, #3
 8009004:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f003 0310 	and.w	r3, r3, #16
 800900e:	2b00      	cmp	r3, #0
 8009010:	f000 80e4 	beq.w	80091dc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d007      	beq.n	800902a <HAL_RCC_OscConfig+0x4a>
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	2b0c      	cmp	r3, #12
 800901e:	f040 808b 	bne.w	8009138 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	2b01      	cmp	r3, #1
 8009026:	f040 8087 	bne.w	8009138 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800902a:	4b93      	ldr	r3, [pc, #588]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f003 0302 	and.w	r3, r3, #2
 8009032:	2b00      	cmp	r3, #0
 8009034:	d005      	beq.n	8009042 <HAL_RCC_OscConfig+0x62>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	699b      	ldr	r3, [r3, #24]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d101      	bne.n	8009042 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	e3ac      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a1a      	ldr	r2, [r3, #32]
 8009046:	4b8c      	ldr	r3, [pc, #560]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f003 0308 	and.w	r3, r3, #8
 800904e:	2b00      	cmp	r3, #0
 8009050:	d004      	beq.n	800905c <HAL_RCC_OscConfig+0x7c>
 8009052:	4b89      	ldr	r3, [pc, #548]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800905a:	e005      	b.n	8009068 <HAL_RCC_OscConfig+0x88>
 800905c:	4b86      	ldr	r3, [pc, #536]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800905e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009062:	091b      	lsrs	r3, r3, #4
 8009064:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009068:	4293      	cmp	r3, r2
 800906a:	d223      	bcs.n	80090b4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a1b      	ldr	r3, [r3, #32]
 8009070:	4618      	mov	r0, r3
 8009072:	f000 fd41 	bl	8009af8 <RCC_SetFlashLatencyFromMSIRange>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d001      	beq.n	8009080 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e38d      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009080:	4b7d      	ldr	r3, [pc, #500]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a7c      	ldr	r2, [pc, #496]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009086:	f043 0308 	orr.w	r3, r3, #8
 800908a:	6013      	str	r3, [r2, #0]
 800908c:	4b7a      	ldr	r3, [pc, #488]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	4977      	ldr	r1, [pc, #476]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800909a:	4313      	orrs	r3, r2
 800909c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800909e:	4b76      	ldr	r3, [pc, #472]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090a0:	685b      	ldr	r3, [r3, #4]
 80090a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	69db      	ldr	r3, [r3, #28]
 80090aa:	021b      	lsls	r3, r3, #8
 80090ac:	4972      	ldr	r1, [pc, #456]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	604b      	str	r3, [r1, #4]
 80090b2:	e025      	b.n	8009100 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80090b4:	4b70      	ldr	r3, [pc, #448]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a6f      	ldr	r2, [pc, #444]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090ba:	f043 0308 	orr.w	r3, r3, #8
 80090be:	6013      	str	r3, [r2, #0]
 80090c0:	4b6d      	ldr	r3, [pc, #436]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	496a      	ldr	r1, [pc, #424]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090ce:	4313      	orrs	r3, r2
 80090d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80090d2:	4b69      	ldr	r3, [pc, #420]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	69db      	ldr	r3, [r3, #28]
 80090de:	021b      	lsls	r3, r3, #8
 80090e0:	4965      	ldr	r1, [pc, #404]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80090e2:	4313      	orrs	r3, r2
 80090e4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d109      	bne.n	8009100 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6a1b      	ldr	r3, [r3, #32]
 80090f0:	4618      	mov	r0, r3
 80090f2:	f000 fd01 	bl	8009af8 <RCC_SetFlashLatencyFromMSIRange>
 80090f6:	4603      	mov	r3, r0
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d001      	beq.n	8009100 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e34d      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009100:	f000 fc36 	bl	8009970 <HAL_RCC_GetSysClockFreq>
 8009104:	4602      	mov	r2, r0
 8009106:	4b5c      	ldr	r3, [pc, #368]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	091b      	lsrs	r3, r3, #4
 800910c:	f003 030f 	and.w	r3, r3, #15
 8009110:	495a      	ldr	r1, [pc, #360]	; (800927c <HAL_RCC_OscConfig+0x29c>)
 8009112:	5ccb      	ldrb	r3, [r1, r3]
 8009114:	f003 031f 	and.w	r3, r3, #31
 8009118:	fa22 f303 	lsr.w	r3, r2, r3
 800911c:	4a58      	ldr	r2, [pc, #352]	; (8009280 <HAL_RCC_OscConfig+0x2a0>)
 800911e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009120:	4b58      	ldr	r3, [pc, #352]	; (8009284 <HAL_RCC_OscConfig+0x2a4>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4618      	mov	r0, r3
 8009126:	f7fe faf7 	bl	8007718 <HAL_InitTick>
 800912a:	4603      	mov	r3, r0
 800912c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800912e:	7bfb      	ldrb	r3, [r7, #15]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d052      	beq.n	80091da <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8009134:	7bfb      	ldrb	r3, [r7, #15]
 8009136:	e331      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	699b      	ldr	r3, [r3, #24]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d032      	beq.n	80091a6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009140:	4b4d      	ldr	r3, [pc, #308]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a4c      	ldr	r2, [pc, #304]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009146:	f043 0301 	orr.w	r3, r3, #1
 800914a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800914c:	f7fe fb34 	bl	80077b8 <HAL_GetTick>
 8009150:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009152:	e008      	b.n	8009166 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009154:	f7fe fb30 	bl	80077b8 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	2b02      	cmp	r3, #2
 8009160:	d901      	bls.n	8009166 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8009162:	2303      	movs	r3, #3
 8009164:	e31a      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009166:	4b44      	ldr	r3, [pc, #272]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 0302 	and.w	r3, r3, #2
 800916e:	2b00      	cmp	r3, #0
 8009170:	d0f0      	beq.n	8009154 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009172:	4b41      	ldr	r3, [pc, #260]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a40      	ldr	r2, [pc, #256]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009178:	f043 0308 	orr.w	r3, r3, #8
 800917c:	6013      	str	r3, [r2, #0]
 800917e:	4b3e      	ldr	r3, [pc, #248]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6a1b      	ldr	r3, [r3, #32]
 800918a:	493b      	ldr	r1, [pc, #236]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800918c:	4313      	orrs	r3, r2
 800918e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009190:	4b39      	ldr	r3, [pc, #228]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	69db      	ldr	r3, [r3, #28]
 800919c:	021b      	lsls	r3, r3, #8
 800919e:	4936      	ldr	r1, [pc, #216]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80091a0:	4313      	orrs	r3, r2
 80091a2:	604b      	str	r3, [r1, #4]
 80091a4:	e01a      	b.n	80091dc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80091a6:	4b34      	ldr	r3, [pc, #208]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a33      	ldr	r2, [pc, #204]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80091ac:	f023 0301 	bic.w	r3, r3, #1
 80091b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80091b2:	f7fe fb01 	bl	80077b8 <HAL_GetTick>
 80091b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80091b8:	e008      	b.n	80091cc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80091ba:	f7fe fafd 	bl	80077b8 <HAL_GetTick>
 80091be:	4602      	mov	r2, r0
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	1ad3      	subs	r3, r2, r3
 80091c4:	2b02      	cmp	r3, #2
 80091c6:	d901      	bls.n	80091cc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e2e7      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80091cc:	4b2a      	ldr	r3, [pc, #168]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f003 0302 	and.w	r3, r3, #2
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d1f0      	bne.n	80091ba <HAL_RCC_OscConfig+0x1da>
 80091d8:	e000      	b.n	80091dc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80091da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0301 	and.w	r3, r3, #1
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d074      	beq.n	80092d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	2b08      	cmp	r3, #8
 80091ec:	d005      	beq.n	80091fa <HAL_RCC_OscConfig+0x21a>
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	2b0c      	cmp	r3, #12
 80091f2:	d10e      	bne.n	8009212 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	2b03      	cmp	r3, #3
 80091f8:	d10b      	bne.n	8009212 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091fa:	4b1f      	ldr	r3, [pc, #124]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009202:	2b00      	cmp	r3, #0
 8009204:	d064      	beq.n	80092d0 <HAL_RCC_OscConfig+0x2f0>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d160      	bne.n	80092d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	e2c4      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800921a:	d106      	bne.n	800922a <HAL_RCC_OscConfig+0x24a>
 800921c:	4b16      	ldr	r3, [pc, #88]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a15      	ldr	r2, [pc, #84]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009226:	6013      	str	r3, [r2, #0]
 8009228:	e01d      	b.n	8009266 <HAL_RCC_OscConfig+0x286>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009232:	d10c      	bne.n	800924e <HAL_RCC_OscConfig+0x26e>
 8009234:	4b10      	ldr	r3, [pc, #64]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a0f      	ldr	r2, [pc, #60]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800923a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800923e:	6013      	str	r3, [r2, #0]
 8009240:	4b0d      	ldr	r3, [pc, #52]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a0c      	ldr	r2, [pc, #48]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800924a:	6013      	str	r3, [r2, #0]
 800924c:	e00b      	b.n	8009266 <HAL_RCC_OscConfig+0x286>
 800924e:	4b0a      	ldr	r3, [pc, #40]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4a09      	ldr	r2, [pc, #36]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009258:	6013      	str	r3, [r2, #0]
 800925a:	4b07      	ldr	r3, [pc, #28]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a06      	ldr	r2, [pc, #24]	; (8009278 <HAL_RCC_OscConfig+0x298>)
 8009260:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009264:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d01c      	beq.n	80092a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800926e:	f7fe faa3 	bl	80077b8 <HAL_GetTick>
 8009272:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009274:	e011      	b.n	800929a <HAL_RCC_OscConfig+0x2ba>
 8009276:	bf00      	nop
 8009278:	40021000 	.word	0x40021000
 800927c:	0800f9b4 	.word	0x0800f9b4
 8009280:	20000004 	.word	0x20000004
 8009284:	2000006c 	.word	0x2000006c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009288:	f7fe fa96 	bl	80077b8 <HAL_GetTick>
 800928c:	4602      	mov	r2, r0
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	1ad3      	subs	r3, r2, r3
 8009292:	2b64      	cmp	r3, #100	; 0x64
 8009294:	d901      	bls.n	800929a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009296:	2303      	movs	r3, #3
 8009298:	e280      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800929a:	4baf      	ldr	r3, [pc, #700]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d0f0      	beq.n	8009288 <HAL_RCC_OscConfig+0x2a8>
 80092a6:	e014      	b.n	80092d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092a8:	f7fe fa86 	bl	80077b8 <HAL_GetTick>
 80092ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80092ae:	e008      	b.n	80092c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092b0:	f7fe fa82 	bl	80077b8 <HAL_GetTick>
 80092b4:	4602      	mov	r2, r0
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	1ad3      	subs	r3, r2, r3
 80092ba:	2b64      	cmp	r3, #100	; 0x64
 80092bc:	d901      	bls.n	80092c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80092be:	2303      	movs	r3, #3
 80092c0:	e26c      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80092c2:	4ba5      	ldr	r3, [pc, #660]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d1f0      	bne.n	80092b0 <HAL_RCC_OscConfig+0x2d0>
 80092ce:	e000      	b.n	80092d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0302 	and.w	r3, r3, #2
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d060      	beq.n	80093a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	2b04      	cmp	r3, #4
 80092e2:	d005      	beq.n	80092f0 <HAL_RCC_OscConfig+0x310>
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	2b0c      	cmp	r3, #12
 80092e8:	d119      	bne.n	800931e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	d116      	bne.n	800931e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80092f0:	4b99      	ldr	r3, [pc, #612]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d005      	beq.n	8009308 <HAL_RCC_OscConfig+0x328>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d101      	bne.n	8009308 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	e249      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009308:	4b93      	ldr	r3, [pc, #588]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	691b      	ldr	r3, [r3, #16]
 8009314:	061b      	lsls	r3, r3, #24
 8009316:	4990      	ldr	r1, [pc, #576]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009318:	4313      	orrs	r3, r2
 800931a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800931c:	e040      	b.n	80093a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d023      	beq.n	800936e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009326:	4b8c      	ldr	r3, [pc, #560]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a8b      	ldr	r2, [pc, #556]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800932c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009330:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009332:	f7fe fa41 	bl	80077b8 <HAL_GetTick>
 8009336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009338:	e008      	b.n	800934c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800933a:	f7fe fa3d 	bl	80077b8 <HAL_GetTick>
 800933e:	4602      	mov	r2, r0
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	1ad3      	subs	r3, r2, r3
 8009344:	2b02      	cmp	r3, #2
 8009346:	d901      	bls.n	800934c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009348:	2303      	movs	r3, #3
 800934a:	e227      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800934c:	4b82      	ldr	r3, [pc, #520]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009354:	2b00      	cmp	r3, #0
 8009356:	d0f0      	beq.n	800933a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009358:	4b7f      	ldr	r3, [pc, #508]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800935a:	685b      	ldr	r3, [r3, #4]
 800935c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	691b      	ldr	r3, [r3, #16]
 8009364:	061b      	lsls	r3, r3, #24
 8009366:	497c      	ldr	r1, [pc, #496]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009368:	4313      	orrs	r3, r2
 800936a:	604b      	str	r3, [r1, #4]
 800936c:	e018      	b.n	80093a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800936e:	4b7a      	ldr	r3, [pc, #488]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a79      	ldr	r2, [pc, #484]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009378:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800937a:	f7fe fa1d 	bl	80077b8 <HAL_GetTick>
 800937e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009380:	e008      	b.n	8009394 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009382:	f7fe fa19 	bl	80077b8 <HAL_GetTick>
 8009386:	4602      	mov	r2, r0
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	1ad3      	subs	r3, r2, r3
 800938c:	2b02      	cmp	r3, #2
 800938e:	d901      	bls.n	8009394 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009390:	2303      	movs	r3, #3
 8009392:	e203      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009394:	4b70      	ldr	r3, [pc, #448]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800939c:	2b00      	cmp	r3, #0
 800939e:	d1f0      	bne.n	8009382 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0308 	and.w	r3, r3, #8
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d03c      	beq.n	8009426 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	695b      	ldr	r3, [r3, #20]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d01c      	beq.n	80093ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093b4:	4b68      	ldr	r3, [pc, #416]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80093b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80093ba:	4a67      	ldr	r2, [pc, #412]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80093bc:	f043 0301 	orr.w	r3, r3, #1
 80093c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093c4:	f7fe f9f8 	bl	80077b8 <HAL_GetTick>
 80093c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80093ca:	e008      	b.n	80093de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80093cc:	f7fe f9f4 	bl	80077b8 <HAL_GetTick>
 80093d0:	4602      	mov	r2, r0
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	1ad3      	subs	r3, r2, r3
 80093d6:	2b02      	cmp	r3, #2
 80093d8:	d901      	bls.n	80093de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80093da:	2303      	movs	r3, #3
 80093dc:	e1de      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80093de:	4b5e      	ldr	r3, [pc, #376]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80093e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80093e4:	f003 0302 	and.w	r3, r3, #2
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d0ef      	beq.n	80093cc <HAL_RCC_OscConfig+0x3ec>
 80093ec:	e01b      	b.n	8009426 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80093ee:	4b5a      	ldr	r3, [pc, #360]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80093f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80093f4:	4a58      	ldr	r2, [pc, #352]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80093f6:	f023 0301 	bic.w	r3, r3, #1
 80093fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093fe:	f7fe f9db 	bl	80077b8 <HAL_GetTick>
 8009402:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009404:	e008      	b.n	8009418 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009406:	f7fe f9d7 	bl	80077b8 <HAL_GetTick>
 800940a:	4602      	mov	r2, r0
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	1ad3      	subs	r3, r2, r3
 8009410:	2b02      	cmp	r3, #2
 8009412:	d901      	bls.n	8009418 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009414:	2303      	movs	r3, #3
 8009416:	e1c1      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009418:	4b4f      	ldr	r3, [pc, #316]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800941a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800941e:	f003 0302 	and.w	r3, r3, #2
 8009422:	2b00      	cmp	r3, #0
 8009424:	d1ef      	bne.n	8009406 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f003 0304 	and.w	r3, r3, #4
 800942e:	2b00      	cmp	r3, #0
 8009430:	f000 80a6 	beq.w	8009580 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009434:	2300      	movs	r3, #0
 8009436:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009438:	4b47      	ldr	r3, [pc, #284]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800943a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800943c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10d      	bne.n	8009460 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009444:	4b44      	ldr	r3, [pc, #272]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009448:	4a43      	ldr	r2, [pc, #268]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800944a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800944e:	6593      	str	r3, [r2, #88]	; 0x58
 8009450:	4b41      	ldr	r3, [pc, #260]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 8009452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009458:	60bb      	str	r3, [r7, #8]
 800945a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800945c:	2301      	movs	r3, #1
 800945e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009460:	4b3e      	ldr	r3, [pc, #248]	; (800955c <HAL_RCC_OscConfig+0x57c>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009468:	2b00      	cmp	r3, #0
 800946a:	d118      	bne.n	800949e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800946c:	4b3b      	ldr	r3, [pc, #236]	; (800955c <HAL_RCC_OscConfig+0x57c>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a3a      	ldr	r2, [pc, #232]	; (800955c <HAL_RCC_OscConfig+0x57c>)
 8009472:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009476:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009478:	f7fe f99e 	bl	80077b8 <HAL_GetTick>
 800947c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800947e:	e008      	b.n	8009492 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009480:	f7fe f99a 	bl	80077b8 <HAL_GetTick>
 8009484:	4602      	mov	r2, r0
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	1ad3      	subs	r3, r2, r3
 800948a:	2b02      	cmp	r3, #2
 800948c:	d901      	bls.n	8009492 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800948e:	2303      	movs	r3, #3
 8009490:	e184      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009492:	4b32      	ldr	r3, [pc, #200]	; (800955c <HAL_RCC_OscConfig+0x57c>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800949a:	2b00      	cmp	r3, #0
 800949c:	d0f0      	beq.n	8009480 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	689b      	ldr	r3, [r3, #8]
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d108      	bne.n	80094b8 <HAL_RCC_OscConfig+0x4d8>
 80094a6:	4b2c      	ldr	r3, [pc, #176]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094ac:	4a2a      	ldr	r2, [pc, #168]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094ae:	f043 0301 	orr.w	r3, r3, #1
 80094b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80094b6:	e024      	b.n	8009502 <HAL_RCC_OscConfig+0x522>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	2b05      	cmp	r3, #5
 80094be:	d110      	bne.n	80094e2 <HAL_RCC_OscConfig+0x502>
 80094c0:	4b25      	ldr	r3, [pc, #148]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094c6:	4a24      	ldr	r2, [pc, #144]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094c8:	f043 0304 	orr.w	r3, r3, #4
 80094cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80094d0:	4b21      	ldr	r3, [pc, #132]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094d6:	4a20      	ldr	r2, [pc, #128]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094d8:	f043 0301 	orr.w	r3, r3, #1
 80094dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80094e0:	e00f      	b.n	8009502 <HAL_RCC_OscConfig+0x522>
 80094e2:	4b1d      	ldr	r3, [pc, #116]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094e8:	4a1b      	ldr	r2, [pc, #108]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094ea:	f023 0301 	bic.w	r3, r3, #1
 80094ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80094f2:	4b19      	ldr	r3, [pc, #100]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094f8:	4a17      	ldr	r2, [pc, #92]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 80094fa:	f023 0304 	bic.w	r3, r3, #4
 80094fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d016      	beq.n	8009538 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800950a:	f7fe f955 	bl	80077b8 <HAL_GetTick>
 800950e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009510:	e00a      	b.n	8009528 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009512:	f7fe f951 	bl	80077b8 <HAL_GetTick>
 8009516:	4602      	mov	r2, r0
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009520:	4293      	cmp	r3, r2
 8009522:	d901      	bls.n	8009528 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8009524:	2303      	movs	r3, #3
 8009526:	e139      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009528:	4b0b      	ldr	r3, [pc, #44]	; (8009558 <HAL_RCC_OscConfig+0x578>)
 800952a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800952e:	f003 0302 	and.w	r3, r3, #2
 8009532:	2b00      	cmp	r3, #0
 8009534:	d0ed      	beq.n	8009512 <HAL_RCC_OscConfig+0x532>
 8009536:	e01a      	b.n	800956e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009538:	f7fe f93e 	bl	80077b8 <HAL_GetTick>
 800953c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800953e:	e00f      	b.n	8009560 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009540:	f7fe f93a 	bl	80077b8 <HAL_GetTick>
 8009544:	4602      	mov	r2, r0
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	f241 3288 	movw	r2, #5000	; 0x1388
 800954e:	4293      	cmp	r3, r2
 8009550:	d906      	bls.n	8009560 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009552:	2303      	movs	r3, #3
 8009554:	e122      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
 8009556:	bf00      	nop
 8009558:	40021000 	.word	0x40021000
 800955c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009560:	4b90      	ldr	r3, [pc, #576]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009566:	f003 0302 	and.w	r3, r3, #2
 800956a:	2b00      	cmp	r3, #0
 800956c:	d1e8      	bne.n	8009540 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800956e:	7ffb      	ldrb	r3, [r7, #31]
 8009570:	2b01      	cmp	r3, #1
 8009572:	d105      	bne.n	8009580 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009574:	4b8b      	ldr	r3, [pc, #556]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009578:	4a8a      	ldr	r2, [pc, #552]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 800957a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800957e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 8108 	beq.w	800979a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800958e:	2b02      	cmp	r3, #2
 8009590:	f040 80d0 	bne.w	8009734 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009594:	4b83      	ldr	r3, [pc, #524]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	f003 0203 	and.w	r2, r3, #3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d130      	bne.n	800960a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095b2:	3b01      	subs	r3, #1
 80095b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d127      	bne.n	800960a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d11f      	bne.n	800960a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80095d4:	2a07      	cmp	r2, #7
 80095d6:	bf14      	ite	ne
 80095d8:	2201      	movne	r2, #1
 80095da:	2200      	moveq	r2, #0
 80095dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80095de:	4293      	cmp	r3, r2
 80095e0:	d113      	bne.n	800960a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095ec:	085b      	lsrs	r3, r3, #1
 80095ee:	3b01      	subs	r3, #1
 80095f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d109      	bne.n	800960a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009600:	085b      	lsrs	r3, r3, #1
 8009602:	3b01      	subs	r3, #1
 8009604:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009606:	429a      	cmp	r2, r3
 8009608:	d06e      	beq.n	80096e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	2b0c      	cmp	r3, #12
 800960e:	d069      	beq.n	80096e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009610:	4b64      	ldr	r3, [pc, #400]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009618:	2b00      	cmp	r3, #0
 800961a:	d105      	bne.n	8009628 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800961c:	4b61      	ldr	r3, [pc, #388]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009624:	2b00      	cmp	r3, #0
 8009626:	d001      	beq.n	800962c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e0b7      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800962c:	4b5d      	ldr	r3, [pc, #372]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a5c      	ldr	r2, [pc, #368]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009636:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009638:	f7fe f8be 	bl	80077b8 <HAL_GetTick>
 800963c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800963e:	e008      	b.n	8009652 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009640:	f7fe f8ba 	bl	80077b8 <HAL_GetTick>
 8009644:	4602      	mov	r2, r0
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	1ad3      	subs	r3, r2, r3
 800964a:	2b02      	cmp	r3, #2
 800964c:	d901      	bls.n	8009652 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800964e:	2303      	movs	r3, #3
 8009650:	e0a4      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009652:	4b54      	ldr	r3, [pc, #336]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800965a:	2b00      	cmp	r3, #0
 800965c:	d1f0      	bne.n	8009640 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800965e:	4b51      	ldr	r3, [pc, #324]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009660:	68da      	ldr	r2, [r3, #12]
 8009662:	4b51      	ldr	r3, [pc, #324]	; (80097a8 <HAL_RCC_OscConfig+0x7c8>)
 8009664:	4013      	ands	r3, r2
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800966a:	687a      	ldr	r2, [r7, #4]
 800966c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800966e:	3a01      	subs	r2, #1
 8009670:	0112      	lsls	r2, r2, #4
 8009672:	4311      	orrs	r1, r2
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009678:	0212      	lsls	r2, r2, #8
 800967a:	4311      	orrs	r1, r2
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009680:	0852      	lsrs	r2, r2, #1
 8009682:	3a01      	subs	r2, #1
 8009684:	0552      	lsls	r2, r2, #21
 8009686:	4311      	orrs	r1, r2
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800968c:	0852      	lsrs	r2, r2, #1
 800968e:	3a01      	subs	r2, #1
 8009690:	0652      	lsls	r2, r2, #25
 8009692:	4311      	orrs	r1, r2
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009698:	0912      	lsrs	r2, r2, #4
 800969a:	0452      	lsls	r2, r2, #17
 800969c:	430a      	orrs	r2, r1
 800969e:	4941      	ldr	r1, [pc, #260]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096a0:	4313      	orrs	r3, r2
 80096a2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80096a4:	4b3f      	ldr	r3, [pc, #252]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4a3e      	ldr	r2, [pc, #248]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80096ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80096b0:	4b3c      	ldr	r3, [pc, #240]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096b2:	68db      	ldr	r3, [r3, #12]
 80096b4:	4a3b      	ldr	r2, [pc, #236]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80096ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80096bc:	f7fe f87c 	bl	80077b8 <HAL_GetTick>
 80096c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80096c2:	e008      	b.n	80096d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096c4:	f7fe f878 	bl	80077b8 <HAL_GetTick>
 80096c8:	4602      	mov	r2, r0
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	1ad3      	subs	r3, r2, r3
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d901      	bls.n	80096d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80096d2:	2303      	movs	r3, #3
 80096d4:	e062      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80096d6:	4b33      	ldr	r3, [pc, #204]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d0f0      	beq.n	80096c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80096e2:	e05a      	b.n	800979a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e059      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80096e8:	4b2e      	ldr	r3, [pc, #184]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d152      	bne.n	800979a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80096f4:	4b2b      	ldr	r3, [pc, #172]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a2a      	ldr	r2, [pc, #168]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 80096fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80096fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009700:	4b28      	ldr	r3, [pc, #160]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	4a27      	ldr	r2, [pc, #156]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009706:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800970a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800970c:	f7fe f854 	bl	80077b8 <HAL_GetTick>
 8009710:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009712:	e008      	b.n	8009726 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009714:	f7fe f850 	bl	80077b8 <HAL_GetTick>
 8009718:	4602      	mov	r2, r0
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	1ad3      	subs	r3, r2, r3
 800971e:	2b02      	cmp	r3, #2
 8009720:	d901      	bls.n	8009726 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8009722:	2303      	movs	r3, #3
 8009724:	e03a      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009726:	4b1f      	ldr	r3, [pc, #124]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800972e:	2b00      	cmp	r3, #0
 8009730:	d0f0      	beq.n	8009714 <HAL_RCC_OscConfig+0x734>
 8009732:	e032      	b.n	800979a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	2b0c      	cmp	r3, #12
 8009738:	d02d      	beq.n	8009796 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800973a:	4b1a      	ldr	r3, [pc, #104]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a19      	ldr	r2, [pc, #100]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009740:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009744:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8009746:	4b17      	ldr	r3, [pc, #92]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800974e:	2b00      	cmp	r3, #0
 8009750:	d105      	bne.n	800975e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009752:	4b14      	ldr	r3, [pc, #80]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009754:	68db      	ldr	r3, [r3, #12]
 8009756:	4a13      	ldr	r2, [pc, #76]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009758:	f023 0303 	bic.w	r3, r3, #3
 800975c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800975e:	4b11      	ldr	r3, [pc, #68]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009760:	68db      	ldr	r3, [r3, #12]
 8009762:	4a10      	ldr	r2, [pc, #64]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 8009764:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8009768:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800976c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800976e:	f7fe f823 	bl	80077b8 <HAL_GetTick>
 8009772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009774:	e008      	b.n	8009788 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009776:	f7fe f81f 	bl	80077b8 <HAL_GetTick>
 800977a:	4602      	mov	r2, r0
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	2b02      	cmp	r3, #2
 8009782:	d901      	bls.n	8009788 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8009784:	2303      	movs	r3, #3
 8009786:	e009      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009788:	4b06      	ldr	r3, [pc, #24]	; (80097a4 <HAL_RCC_OscConfig+0x7c4>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1f0      	bne.n	8009776 <HAL_RCC_OscConfig+0x796>
 8009794:	e001      	b.n	800979a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	e000      	b.n	800979c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	3720      	adds	r7, #32
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	40021000 	.word	0x40021000
 80097a8:	f99d808c 	.word	0xf99d808c

080097ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d101      	bne.n	80097c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	e0c8      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80097c0:	4b66      	ldr	r3, [pc, #408]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f003 0307 	and.w	r3, r3, #7
 80097c8:	683a      	ldr	r2, [r7, #0]
 80097ca:	429a      	cmp	r2, r3
 80097cc:	d910      	bls.n	80097f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80097ce:	4b63      	ldr	r3, [pc, #396]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f023 0207 	bic.w	r2, r3, #7
 80097d6:	4961      	ldr	r1, [pc, #388]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	4313      	orrs	r3, r2
 80097dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80097de:	4b5f      	ldr	r3, [pc, #380]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f003 0307 	and.w	r3, r3, #7
 80097e6:	683a      	ldr	r2, [r7, #0]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d001      	beq.n	80097f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	e0b0      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 0301 	and.w	r3, r3, #1
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d04c      	beq.n	8009896 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	2b03      	cmp	r3, #3
 8009802:	d107      	bne.n	8009814 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009804:	4b56      	ldr	r3, [pc, #344]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800980c:	2b00      	cmp	r3, #0
 800980e:	d121      	bne.n	8009854 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8009810:	2301      	movs	r3, #1
 8009812:	e09e      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	685b      	ldr	r3, [r3, #4]
 8009818:	2b02      	cmp	r3, #2
 800981a:	d107      	bne.n	800982c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800981c:	4b50      	ldr	r3, [pc, #320]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009824:	2b00      	cmp	r3, #0
 8009826:	d115      	bne.n	8009854 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009828:	2301      	movs	r3, #1
 800982a:	e092      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d107      	bne.n	8009844 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009834:	4b4a      	ldr	r3, [pc, #296]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f003 0302 	and.w	r3, r3, #2
 800983c:	2b00      	cmp	r3, #0
 800983e:	d109      	bne.n	8009854 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009840:	2301      	movs	r3, #1
 8009842:	e086      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009844:	4b46      	ldr	r3, [pc, #280]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800984c:	2b00      	cmp	r3, #0
 800984e:	d101      	bne.n	8009854 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009850:	2301      	movs	r3, #1
 8009852:	e07e      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009854:	4b42      	ldr	r3, [pc, #264]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009856:	689b      	ldr	r3, [r3, #8]
 8009858:	f023 0203 	bic.w	r2, r3, #3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	493f      	ldr	r1, [pc, #252]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009862:	4313      	orrs	r3, r2
 8009864:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009866:	f7fd ffa7 	bl	80077b8 <HAL_GetTick>
 800986a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800986c:	e00a      	b.n	8009884 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800986e:	f7fd ffa3 	bl	80077b8 <HAL_GetTick>
 8009872:	4602      	mov	r2, r0
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	1ad3      	subs	r3, r2, r3
 8009878:	f241 3288 	movw	r2, #5000	; 0x1388
 800987c:	4293      	cmp	r3, r2
 800987e:	d901      	bls.n	8009884 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8009880:	2303      	movs	r3, #3
 8009882:	e066      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009884:	4b36      	ldr	r3, [pc, #216]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f003 020c 	and.w	r2, r3, #12
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	429a      	cmp	r2, r3
 8009894:	d1eb      	bne.n	800986e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f003 0302 	and.w	r3, r3, #2
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d008      	beq.n	80098b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80098a2:	4b2f      	ldr	r3, [pc, #188]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	492c      	ldr	r1, [pc, #176]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 80098b0:	4313      	orrs	r3, r2
 80098b2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80098b4:	4b29      	ldr	r3, [pc, #164]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f003 0307 	and.w	r3, r3, #7
 80098bc:	683a      	ldr	r2, [r7, #0]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d210      	bcs.n	80098e4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098c2:	4b26      	ldr	r3, [pc, #152]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f023 0207 	bic.w	r2, r3, #7
 80098ca:	4924      	ldr	r1, [pc, #144]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	4313      	orrs	r3, r2
 80098d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80098d2:	4b22      	ldr	r3, [pc, #136]	; (800995c <HAL_RCC_ClockConfig+0x1b0>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 0307 	and.w	r3, r3, #7
 80098da:	683a      	ldr	r2, [r7, #0]
 80098dc:	429a      	cmp	r2, r3
 80098de:	d001      	beq.n	80098e4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e036      	b.n	8009952 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 0304 	and.w	r3, r3, #4
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d008      	beq.n	8009902 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80098f0:	4b1b      	ldr	r3, [pc, #108]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 80098f2:	689b      	ldr	r3, [r3, #8]
 80098f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	4918      	ldr	r1, [pc, #96]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f003 0308 	and.w	r3, r3, #8
 800990a:	2b00      	cmp	r3, #0
 800990c:	d009      	beq.n	8009922 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800990e:	4b14      	ldr	r3, [pc, #80]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	00db      	lsls	r3, r3, #3
 800991c:	4910      	ldr	r1, [pc, #64]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 800991e:	4313      	orrs	r3, r2
 8009920:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009922:	f000 f825 	bl	8009970 <HAL_RCC_GetSysClockFreq>
 8009926:	4602      	mov	r2, r0
 8009928:	4b0d      	ldr	r3, [pc, #52]	; (8009960 <HAL_RCC_ClockConfig+0x1b4>)
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	091b      	lsrs	r3, r3, #4
 800992e:	f003 030f 	and.w	r3, r3, #15
 8009932:	490c      	ldr	r1, [pc, #48]	; (8009964 <HAL_RCC_ClockConfig+0x1b8>)
 8009934:	5ccb      	ldrb	r3, [r1, r3]
 8009936:	f003 031f 	and.w	r3, r3, #31
 800993a:	fa22 f303 	lsr.w	r3, r2, r3
 800993e:	4a0a      	ldr	r2, [pc, #40]	; (8009968 <HAL_RCC_ClockConfig+0x1bc>)
 8009940:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009942:	4b0a      	ldr	r3, [pc, #40]	; (800996c <HAL_RCC_ClockConfig+0x1c0>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4618      	mov	r0, r3
 8009948:	f7fd fee6 	bl	8007718 <HAL_InitTick>
 800994c:	4603      	mov	r3, r0
 800994e:	72fb      	strb	r3, [r7, #11]

  return status;
 8009950:	7afb      	ldrb	r3, [r7, #11]
}
 8009952:	4618      	mov	r0, r3
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}
 800995a:	bf00      	nop
 800995c:	40022000 	.word	0x40022000
 8009960:	40021000 	.word	0x40021000
 8009964:	0800f9b4 	.word	0x0800f9b4
 8009968:	20000004 	.word	0x20000004
 800996c:	2000006c 	.word	0x2000006c

08009970 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009970:	b480      	push	{r7}
 8009972:	b089      	sub	sp, #36	; 0x24
 8009974:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009976:	2300      	movs	r3, #0
 8009978:	61fb      	str	r3, [r7, #28]
 800997a:	2300      	movs	r3, #0
 800997c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800997e:	4b3e      	ldr	r3, [pc, #248]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	f003 030c 	and.w	r3, r3, #12
 8009986:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009988:	4b3b      	ldr	r3, [pc, #236]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	f003 0303 	and.w	r3, r3, #3
 8009990:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d005      	beq.n	80099a4 <HAL_RCC_GetSysClockFreq+0x34>
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	2b0c      	cmp	r3, #12
 800999c:	d121      	bne.n	80099e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d11e      	bne.n	80099e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80099a4:	4b34      	ldr	r3, [pc, #208]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f003 0308 	and.w	r3, r3, #8
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d107      	bne.n	80099c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80099b0:	4b31      	ldr	r3, [pc, #196]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 80099b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80099b6:	0a1b      	lsrs	r3, r3, #8
 80099b8:	f003 030f 	and.w	r3, r3, #15
 80099bc:	61fb      	str	r3, [r7, #28]
 80099be:	e005      	b.n	80099cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80099c0:	4b2d      	ldr	r3, [pc, #180]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	091b      	lsrs	r3, r3, #4
 80099c6:	f003 030f 	and.w	r3, r3, #15
 80099ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80099cc:	4a2b      	ldr	r2, [pc, #172]	; (8009a7c <HAL_RCC_GetSysClockFreq+0x10c>)
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10d      	bne.n	80099f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80099dc:	69fb      	ldr	r3, [r7, #28]
 80099de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80099e0:	e00a      	b.n	80099f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80099e2:	693b      	ldr	r3, [r7, #16]
 80099e4:	2b04      	cmp	r3, #4
 80099e6:	d102      	bne.n	80099ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80099e8:	4b25      	ldr	r3, [pc, #148]	; (8009a80 <HAL_RCC_GetSysClockFreq+0x110>)
 80099ea:	61bb      	str	r3, [r7, #24]
 80099ec:	e004      	b.n	80099f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	2b08      	cmp	r3, #8
 80099f2:	d101      	bne.n	80099f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80099f4:	4b23      	ldr	r3, [pc, #140]	; (8009a84 <HAL_RCC_GetSysClockFreq+0x114>)
 80099f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	2b0c      	cmp	r3, #12
 80099fc:	d134      	bne.n	8009a68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80099fe:	4b1e      	ldr	r3, [pc, #120]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8009a00:	68db      	ldr	r3, [r3, #12]
 8009a02:	f003 0303 	and.w	r3, r3, #3
 8009a06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d003      	beq.n	8009a16 <HAL_RCC_GetSysClockFreq+0xa6>
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b03      	cmp	r3, #3
 8009a12:	d003      	beq.n	8009a1c <HAL_RCC_GetSysClockFreq+0xac>
 8009a14:	e005      	b.n	8009a22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009a16:	4b1a      	ldr	r3, [pc, #104]	; (8009a80 <HAL_RCC_GetSysClockFreq+0x110>)
 8009a18:	617b      	str	r3, [r7, #20]
      break;
 8009a1a:	e005      	b.n	8009a28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009a1c:	4b19      	ldr	r3, [pc, #100]	; (8009a84 <HAL_RCC_GetSysClockFreq+0x114>)
 8009a1e:	617b      	str	r3, [r7, #20]
      break;
 8009a20:	e002      	b.n	8009a28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	617b      	str	r3, [r7, #20]
      break;
 8009a26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009a28:	4b13      	ldr	r3, [pc, #76]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	091b      	lsrs	r3, r3, #4
 8009a2e:	f003 0307 	and.w	r3, r3, #7
 8009a32:	3301      	adds	r3, #1
 8009a34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009a36:	4b10      	ldr	r3, [pc, #64]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8009a38:	68db      	ldr	r3, [r3, #12]
 8009a3a:	0a1b      	lsrs	r3, r3, #8
 8009a3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a40:	697a      	ldr	r2, [r7, #20]
 8009a42:	fb02 f203 	mul.w	r2, r2, r3
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009a4e:	4b0a      	ldr	r3, [pc, #40]	; (8009a78 <HAL_RCC_GetSysClockFreq+0x108>)
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	0e5b      	lsrs	r3, r3, #25
 8009a54:	f003 0303 	and.w	r3, r3, #3
 8009a58:	3301      	adds	r3, #1
 8009a5a:	005b      	lsls	r3, r3, #1
 8009a5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009a5e:	697a      	ldr	r2, [r7, #20]
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009a68:	69bb      	ldr	r3, [r7, #24]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3724      	adds	r7, #36	; 0x24
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop
 8009a78:	40021000 	.word	0x40021000
 8009a7c:	0800f9cc 	.word	0x0800f9cc
 8009a80:	00f42400 	.word	0x00f42400
 8009a84:	007a1200 	.word	0x007a1200

08009a88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009a8c:	4b03      	ldr	r3, [pc, #12]	; (8009a9c <HAL_RCC_GetHCLKFreq+0x14>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	20000004 	.word	0x20000004

08009aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009aa4:	f7ff fff0 	bl	8009a88 <HAL_RCC_GetHCLKFreq>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	4b06      	ldr	r3, [pc, #24]	; (8009ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	0a1b      	lsrs	r3, r3, #8
 8009ab0:	f003 0307 	and.w	r3, r3, #7
 8009ab4:	4904      	ldr	r1, [pc, #16]	; (8009ac8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009ab6:	5ccb      	ldrb	r3, [r1, r3]
 8009ab8:	f003 031f 	and.w	r3, r3, #31
 8009abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	bd80      	pop	{r7, pc}
 8009ac4:	40021000 	.word	0x40021000
 8009ac8:	0800f9c4 	.word	0x0800f9c4

08009acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009ad0:	f7ff ffda 	bl	8009a88 <HAL_RCC_GetHCLKFreq>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	4b06      	ldr	r3, [pc, #24]	; (8009af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	0adb      	lsrs	r3, r3, #11
 8009adc:	f003 0307 	and.w	r3, r3, #7
 8009ae0:	4904      	ldr	r1, [pc, #16]	; (8009af4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009ae2:	5ccb      	ldrb	r3, [r1, r3]
 8009ae4:	f003 031f 	and.w	r3, r3, #31
 8009ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	40021000 	.word	0x40021000
 8009af4:	0800f9c4 	.word	0x0800f9c4

08009af8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b086      	sub	sp, #24
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009b00:	2300      	movs	r3, #0
 8009b02:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009b04:	4b2a      	ldr	r3, [pc, #168]	; (8009bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d003      	beq.n	8009b18 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009b10:	f7ff fa02 	bl	8008f18 <HAL_PWREx_GetVoltageRange>
 8009b14:	6178      	str	r0, [r7, #20]
 8009b16:	e014      	b.n	8009b42 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009b18:	4b25      	ldr	r3, [pc, #148]	; (8009bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b1c:	4a24      	ldr	r2, [pc, #144]	; (8009bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b22:	6593      	str	r3, [r2, #88]	; 0x58
 8009b24:	4b22      	ldr	r3, [pc, #136]	; (8009bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b2c:	60fb      	str	r3, [r7, #12]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009b30:	f7ff f9f2 	bl	8008f18 <HAL_PWREx_GetVoltageRange>
 8009b34:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009b36:	4b1e      	ldr	r3, [pc, #120]	; (8009bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b3a:	4a1d      	ldr	r2, [pc, #116]	; (8009bb0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009b3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b40:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b48:	d10b      	bne.n	8009b62 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2b80      	cmp	r3, #128	; 0x80
 8009b4e:	d919      	bls.n	8009b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2ba0      	cmp	r3, #160	; 0xa0
 8009b54:	d902      	bls.n	8009b5c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009b56:	2302      	movs	r3, #2
 8009b58:	613b      	str	r3, [r7, #16]
 8009b5a:	e013      	b.n	8009b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	613b      	str	r3, [r7, #16]
 8009b60:	e010      	b.n	8009b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2b80      	cmp	r3, #128	; 0x80
 8009b66:	d902      	bls.n	8009b6e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009b68:	2303      	movs	r3, #3
 8009b6a:	613b      	str	r3, [r7, #16]
 8009b6c:	e00a      	b.n	8009b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2b80      	cmp	r3, #128	; 0x80
 8009b72:	d102      	bne.n	8009b7a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009b74:	2302      	movs	r3, #2
 8009b76:	613b      	str	r3, [r7, #16]
 8009b78:	e004      	b.n	8009b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2b70      	cmp	r3, #112	; 0x70
 8009b7e:	d101      	bne.n	8009b84 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009b80:	2301      	movs	r3, #1
 8009b82:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009b84:	4b0b      	ldr	r3, [pc, #44]	; (8009bb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f023 0207 	bic.w	r2, r3, #7
 8009b8c:	4909      	ldr	r1, [pc, #36]	; (8009bb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	4313      	orrs	r3, r2
 8009b92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009b94:	4b07      	ldr	r3, [pc, #28]	; (8009bb4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	f003 0307 	and.w	r3, r3, #7
 8009b9c:	693a      	ldr	r2, [r7, #16]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d001      	beq.n	8009ba6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e000      	b.n	8009ba8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	40021000 	.word	0x40021000
 8009bb4:	40022000 	.word	0x40022000

08009bb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b086      	sub	sp, #24
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d041      	beq.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bd8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009bdc:	d02a      	beq.n	8009c34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8009bde:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009be2:	d824      	bhi.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009be4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009be8:	d008      	beq.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009bea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009bee:	d81e      	bhi.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d00a      	beq.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009bf4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009bf8:	d010      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009bfa:	e018      	b.n	8009c2e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009bfc:	4b86      	ldr	r3, [pc, #536]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	4a85      	ldr	r2, [pc, #532]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c06:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009c08:	e015      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	3304      	adds	r3, #4
 8009c0e:	2100      	movs	r1, #0
 8009c10:	4618      	mov	r0, r3
 8009c12:	f000 facb 	bl	800a1ac <RCCEx_PLLSAI1_Config>
 8009c16:	4603      	mov	r3, r0
 8009c18:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009c1a:	e00c      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	3320      	adds	r3, #32
 8009c20:	2100      	movs	r1, #0
 8009c22:	4618      	mov	r0, r3
 8009c24:	f000 fbb6 	bl	800a394 <RCCEx_PLLSAI2_Config>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009c2c:	e003      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	74fb      	strb	r3, [r7, #19]
      break;
 8009c32:	e000      	b.n	8009c36 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009c34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009c36:	7cfb      	ldrb	r3, [r7, #19]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d10b      	bne.n	8009c54 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009c3c:	4b76      	ldr	r3, [pc, #472]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c42:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c4a:	4973      	ldr	r1, [pc, #460]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009c52:	e001      	b.n	8009c58 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c54:	7cfb      	ldrb	r3, [r7, #19]
 8009c56:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d041      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009c68:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009c6c:	d02a      	beq.n	8009cc4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8009c6e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009c72:	d824      	bhi.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009c74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c78:	d008      	beq.n	8009c8c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009c7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009c7e:	d81e      	bhi.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d00a      	beq.n	8009c9a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009c88:	d010      	beq.n	8009cac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009c8a:	e018      	b.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009c8c:	4b62      	ldr	r3, [pc, #392]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c8e:	68db      	ldr	r3, [r3, #12]
 8009c90:	4a61      	ldr	r2, [pc, #388]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c96:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009c98:	e015      	b.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	3304      	adds	r3, #4
 8009c9e:	2100      	movs	r1, #0
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f000 fa83 	bl	800a1ac <RCCEx_PLLSAI1_Config>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009caa:	e00c      	b.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	3320      	adds	r3, #32
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f000 fb6e 	bl	800a394 <RCCEx_PLLSAI2_Config>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009cbc:	e003      	b.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	74fb      	strb	r3, [r7, #19]
      break;
 8009cc2:	e000      	b.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8009cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009cc6:	7cfb      	ldrb	r3, [r7, #19]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d10b      	bne.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009ccc:	4b52      	ldr	r3, [pc, #328]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cd2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009cda:	494f      	ldr	r1, [pc, #316]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009ce2:	e001      	b.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ce4:	7cfb      	ldrb	r3, [r7, #19]
 8009ce6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	f000 80a0 	beq.w	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009cfa:	4b47      	ldr	r3, [pc, #284]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d101      	bne.n	8009d0a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8009d06:	2301      	movs	r3, #1
 8009d08:	e000      	b.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00d      	beq.n	8009d2c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d10:	4b41      	ldr	r3, [pc, #260]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d14:	4a40      	ldr	r2, [pc, #256]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8009d1c:	4b3e      	ldr	r3, [pc, #248]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d24:	60bb      	str	r3, [r7, #8]
 8009d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d2c:	4b3b      	ldr	r3, [pc, #236]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a3a      	ldr	r2, [pc, #232]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d38:	f7fd fd3e 	bl	80077b8 <HAL_GetTick>
 8009d3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009d3e:	e009      	b.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d40:	f7fd fd3a 	bl	80077b8 <HAL_GetTick>
 8009d44:	4602      	mov	r2, r0
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	1ad3      	subs	r3, r2, r3
 8009d4a:	2b02      	cmp	r3, #2
 8009d4c:	d902      	bls.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	74fb      	strb	r3, [r7, #19]
        break;
 8009d52:	e005      	b.n	8009d60 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009d54:	4b31      	ldr	r3, [pc, #196]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d0ef      	beq.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8009d60:	7cfb      	ldrb	r3, [r7, #19]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d15c      	bne.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009d66:	4b2c      	ldr	r3, [pc, #176]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d01f      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d7e:	697a      	ldr	r2, [r7, #20]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d019      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009d84:	4b24      	ldr	r3, [pc, #144]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009d90:	4b21      	ldr	r3, [pc, #132]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d96:	4a20      	ldr	r2, [pc, #128]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009da0:	4b1d      	ldr	r3, [pc, #116]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009da6:	4a1c      	ldr	r2, [pc, #112]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009dac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009db0:	4a19      	ldr	r2, [pc, #100]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	f003 0301 	and.w	r3, r3, #1
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d016      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc2:	f7fd fcf9 	bl	80077b8 <HAL_GetTick>
 8009dc6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009dc8:	e00b      	b.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dca:	f7fd fcf5 	bl	80077b8 <HAL_GetTick>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	1ad3      	subs	r3, r2, r3
 8009dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d902      	bls.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	74fb      	strb	r3, [r7, #19]
            break;
 8009de0:	e006      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009de2:	4b0d      	ldr	r3, [pc, #52]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009de8:	f003 0302 	and.w	r3, r3, #2
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d0ec      	beq.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8009df0:	7cfb      	ldrb	r3, [r7, #19]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d10c      	bne.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009df6:	4b08      	ldr	r3, [pc, #32]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009e06:	4904      	ldr	r1, [pc, #16]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009e0e:	e009      	b.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009e10:	7cfb      	ldrb	r3, [r7, #19]
 8009e12:	74bb      	strb	r3, [r7, #18]
 8009e14:	e006      	b.n	8009e24 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8009e16:	bf00      	nop
 8009e18:	40021000 	.word	0x40021000
 8009e1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e20:	7cfb      	ldrb	r3, [r7, #19]
 8009e22:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e24:	7c7b      	ldrb	r3, [r7, #17]
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d105      	bne.n	8009e36 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e2a:	4b9e      	ldr	r3, [pc, #632]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e2e:	4a9d      	ldr	r2, [pc, #628]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e34:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f003 0301 	and.w	r3, r3, #1
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d00a      	beq.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009e42:	4b98      	ldr	r3, [pc, #608]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e48:	f023 0203 	bic.w	r2, r3, #3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e50:	4994      	ldr	r1, [pc, #592]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e52:	4313      	orrs	r3, r2
 8009e54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 0302 	and.w	r3, r3, #2
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d00a      	beq.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009e64:	4b8f      	ldr	r3, [pc, #572]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e6a:	f023 020c 	bic.w	r2, r3, #12
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e72:	498c      	ldr	r1, [pc, #560]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e74:	4313      	orrs	r3, r2
 8009e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f003 0304 	and.w	r3, r3, #4
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d00a      	beq.n	8009e9c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009e86:	4b87      	ldr	r3, [pc, #540]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e8c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e94:	4983      	ldr	r1, [pc, #524]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009e96:	4313      	orrs	r3, r2
 8009e98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f003 0308 	and.w	r3, r3, #8
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00a      	beq.n	8009ebe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009ea8:	4b7e      	ldr	r3, [pc, #504]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009eae:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009eb6:	497b      	ldr	r1, [pc, #492]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f003 0310 	and.w	r3, r3, #16
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d00a      	beq.n	8009ee0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009eca:	4b76      	ldr	r3, [pc, #472]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ed0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ed8:	4972      	ldr	r1, [pc, #456]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009eda:	4313      	orrs	r3, r2
 8009edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f003 0320 	and.w	r3, r3, #32
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d00a      	beq.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009eec:	4b6d      	ldr	r3, [pc, #436]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ef2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009efa:	496a      	ldr	r1, [pc, #424]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009efc:	4313      	orrs	r3, r2
 8009efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00a      	beq.n	8009f24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f0e:	4b65      	ldr	r3, [pc, #404]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f14:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009f1c:	4961      	ldr	r1, [pc, #388]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d00a      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009f30:	4b5c      	ldr	r3, [pc, #368]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f36:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f3e:	4959      	ldr	r1, [pc, #356]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f40:	4313      	orrs	r3, r2
 8009f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00a      	beq.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009f52:	4b54      	ldr	r3, [pc, #336]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f58:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f60:	4950      	ldr	r1, [pc, #320]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f62:	4313      	orrs	r3, r2
 8009f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d00a      	beq.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009f74:	4b4b      	ldr	r3, [pc, #300]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f7a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f82:	4948      	ldr	r1, [pc, #288]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f84:	4313      	orrs	r3, r2
 8009f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00a      	beq.n	8009fac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009f96:	4b43      	ldr	r3, [pc, #268]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f9c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009fa4:	493f      	ldr	r1, [pc, #252]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d028      	beq.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009fb8:	4b3a      	ldr	r3, [pc, #232]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009fc6:	4937      	ldr	r1, [pc, #220]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009fd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009fd6:	d106      	bne.n	8009fe6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fd8:	4b32      	ldr	r3, [pc, #200]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fda:	68db      	ldr	r3, [r3, #12]
 8009fdc:	4a31      	ldr	r2, [pc, #196]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009fde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009fe2:	60d3      	str	r3, [r2, #12]
 8009fe4:	e011      	b.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009fea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009fee:	d10c      	bne.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	2101      	movs	r1, #1
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f000 f8d8 	bl	800a1ac <RCCEx_PLLSAI1_Config>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a000:	7cfb      	ldrb	r3, [r7, #19]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d001      	beq.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800a006:	7cfb      	ldrb	r3, [r7, #19]
 800a008:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a012:	2b00      	cmp	r3, #0
 800a014:	d028      	beq.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800a016:	4b23      	ldr	r3, [pc, #140]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a01c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a024:	491f      	ldr	r1, [pc, #124]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a026:	4313      	orrs	r3, r2
 800a028:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a030:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a034:	d106      	bne.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a036:	4b1b      	ldr	r3, [pc, #108]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a038:	68db      	ldr	r3, [r3, #12]
 800a03a:	4a1a      	ldr	r2, [pc, #104]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a03c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a040:	60d3      	str	r3, [r2, #12]
 800a042:	e011      	b.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a048:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a04c:	d10c      	bne.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	3304      	adds	r3, #4
 800a052:	2101      	movs	r1, #1
 800a054:	4618      	mov	r0, r3
 800a056:	f000 f8a9 	bl	800a1ac <RCCEx_PLLSAI1_Config>
 800a05a:	4603      	mov	r3, r0
 800a05c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a05e:	7cfb      	ldrb	r3, [r7, #19]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d001      	beq.n	800a068 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800a064:	7cfb      	ldrb	r3, [r7, #19]
 800a066:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a070:	2b00      	cmp	r3, #0
 800a072:	d02b      	beq.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a074:	4b0b      	ldr	r3, [pc, #44]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a07a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a082:	4908      	ldr	r1, [pc, #32]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a084:	4313      	orrs	r3, r2
 800a086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a08e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a092:	d109      	bne.n	800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a094:	4b03      	ldr	r3, [pc, #12]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	4a02      	ldr	r2, [pc, #8]	; (800a0a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800a09a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a09e:	60d3      	str	r3, [r2, #12]
 800a0a0:	e014      	b.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x514>
 800a0a2:	bf00      	nop
 800a0a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a0b0:	d10c      	bne.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	3304      	adds	r3, #4
 800a0b6:	2101      	movs	r1, #1
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 f877 	bl	800a1ac <RCCEx_PLLSAI1_Config>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a0c2:	7cfb      	ldrb	r3, [r7, #19]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d001      	beq.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800a0c8:	7cfb      	ldrb	r3, [r7, #19]
 800a0ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d02f      	beq.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a0d8:	4b2b      	ldr	r3, [pc, #172]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a0da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a0de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0e6:	4928      	ldr	r1, [pc, #160]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a0f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a0f6:	d10d      	bne.n	800a114 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	3304      	adds	r3, #4
 800a0fc:	2102      	movs	r1, #2
 800a0fe:	4618      	mov	r0, r3
 800a100:	f000 f854 	bl	800a1ac <RCCEx_PLLSAI1_Config>
 800a104:	4603      	mov	r3, r0
 800a106:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a108:	7cfb      	ldrb	r3, [r7, #19]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d014      	beq.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800a10e:	7cfb      	ldrb	r3, [r7, #19]
 800a110:	74bb      	strb	r3, [r7, #18]
 800a112:	e011      	b.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a118:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a11c:	d10c      	bne.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	3320      	adds	r3, #32
 800a122:	2102      	movs	r1, #2
 800a124:	4618      	mov	r0, r3
 800a126:	f000 f935 	bl	800a394 <RCCEx_PLLSAI2_Config>
 800a12a:	4603      	mov	r3, r0
 800a12c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a12e:	7cfb      	ldrb	r3, [r7, #19]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d001      	beq.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800a134:	7cfb      	ldrb	r3, [r7, #19]
 800a136:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a140:	2b00      	cmp	r3, #0
 800a142:	d00a      	beq.n	800a15a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a144:	4b10      	ldr	r3, [pc, #64]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a14a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a152:	490d      	ldr	r1, [pc, #52]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a154:	4313      	orrs	r3, r2
 800a156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00b      	beq.n	800a17e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a166:	4b08      	ldr	r3, [pc, #32]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a16c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a176:	4904      	ldr	r1, [pc, #16]	; (800a188 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800a178:	4313      	orrs	r3, r2
 800a17a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a17e:	7cbb      	ldrb	r3, [r7, #18]
}
 800a180:	4618      	mov	r0, r3
 800a182:	3718      	adds	r7, #24
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}
 800a188:	40021000 	.word	0x40021000

0800a18c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800a18c:	b480      	push	{r7}
 800a18e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a190:	4b05      	ldr	r3, [pc, #20]	; (800a1a8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a04      	ldr	r2, [pc, #16]	; (800a1a8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a196:	f043 0304 	orr.w	r3, r3, #4
 800a19a:	6013      	str	r3, [r2, #0]
}
 800a19c:	bf00      	nop
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	40021000 	.word	0x40021000

0800a1ac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a1ba:	4b75      	ldr	r3, [pc, #468]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a1bc:	68db      	ldr	r3, [r3, #12]
 800a1be:	f003 0303 	and.w	r3, r3, #3
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d018      	beq.n	800a1f8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a1c6:	4b72      	ldr	r3, [pc, #456]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	f003 0203 	and.w	r2, r3, #3
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	d10d      	bne.n	800a1f2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
       ||
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d009      	beq.n	800a1f2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a1de:	4b6c      	ldr	r3, [pc, #432]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a1e0:	68db      	ldr	r3, [r3, #12]
 800a1e2:	091b      	lsrs	r3, r3, #4
 800a1e4:	f003 0307 	and.w	r3, r3, #7
 800a1e8:	1c5a      	adds	r2, r3, #1
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685b      	ldr	r3, [r3, #4]
       ||
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	d047      	beq.n	800a282 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	73fb      	strb	r3, [r7, #15]
 800a1f6:	e044      	b.n	800a282 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	2b03      	cmp	r3, #3
 800a1fe:	d018      	beq.n	800a232 <RCCEx_PLLSAI1_Config+0x86>
 800a200:	2b03      	cmp	r3, #3
 800a202:	d825      	bhi.n	800a250 <RCCEx_PLLSAI1_Config+0xa4>
 800a204:	2b01      	cmp	r3, #1
 800a206:	d002      	beq.n	800a20e <RCCEx_PLLSAI1_Config+0x62>
 800a208:	2b02      	cmp	r3, #2
 800a20a:	d009      	beq.n	800a220 <RCCEx_PLLSAI1_Config+0x74>
 800a20c:	e020      	b.n	800a250 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a20e:	4b60      	ldr	r3, [pc, #384]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f003 0302 	and.w	r3, r3, #2
 800a216:	2b00      	cmp	r3, #0
 800a218:	d11d      	bne.n	800a256 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a21a:	2301      	movs	r3, #1
 800a21c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a21e:	e01a      	b.n	800a256 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a220:	4b5b      	ldr	r3, [pc, #364]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d116      	bne.n	800a25a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a230:	e013      	b.n	800a25a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a232:	4b57      	ldr	r3, [pc, #348]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d10f      	bne.n	800a25e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a23e:	4b54      	ldr	r3, [pc, #336]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a246:	2b00      	cmp	r3, #0
 800a248:	d109      	bne.n	800a25e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a24e:	e006      	b.n	800a25e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a250:	2301      	movs	r3, #1
 800a252:	73fb      	strb	r3, [r7, #15]
      break;
 800a254:	e004      	b.n	800a260 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a256:	bf00      	nop
 800a258:	e002      	b.n	800a260 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a25a:	bf00      	nop
 800a25c:	e000      	b.n	800a260 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a25e:	bf00      	nop
    }

    if(status == HAL_OK)
 800a260:	7bfb      	ldrb	r3, [r7, #15]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d10d      	bne.n	800a282 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a266:	4b4a      	ldr	r3, [pc, #296]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a268:	68db      	ldr	r3, [r3, #12]
 800a26a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6819      	ldr	r1, [r3, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	3b01      	subs	r3, #1
 800a278:	011b      	lsls	r3, r3, #4
 800a27a:	430b      	orrs	r3, r1
 800a27c:	4944      	ldr	r1, [pc, #272]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a27e:	4313      	orrs	r3, r2
 800a280:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a282:	7bfb      	ldrb	r3, [r7, #15]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d17d      	bne.n	800a384 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a288:	4b41      	ldr	r3, [pc, #260]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	4a40      	ldr	r2, [pc, #256]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a28e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a294:	f7fd fa90 	bl	80077b8 <HAL_GetTick>
 800a298:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a29a:	e009      	b.n	800a2b0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a29c:	f7fd fa8c 	bl	80077b8 <HAL_GetTick>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	1ad3      	subs	r3, r2, r3
 800a2a6:	2b02      	cmp	r3, #2
 800a2a8:	d902      	bls.n	800a2b0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	73fb      	strb	r3, [r7, #15]
        break;
 800a2ae:	e005      	b.n	800a2bc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a2b0:	4b37      	ldr	r3, [pc, #220]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d1ef      	bne.n	800a29c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a2bc:	7bfb      	ldrb	r3, [r7, #15]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d160      	bne.n	800a384 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d111      	bne.n	800a2ec <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a2c8:	4b31      	ldr	r3, [pc, #196]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2ca:	691b      	ldr	r3, [r3, #16]
 800a2cc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a2d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2d4:	687a      	ldr	r2, [r7, #4]
 800a2d6:	6892      	ldr	r2, [r2, #8]
 800a2d8:	0211      	lsls	r1, r2, #8
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	68d2      	ldr	r2, [r2, #12]
 800a2de:	0912      	lsrs	r2, r2, #4
 800a2e0:	0452      	lsls	r2, r2, #17
 800a2e2:	430a      	orrs	r2, r1
 800a2e4:	492a      	ldr	r1, [pc, #168]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	610b      	str	r3, [r1, #16]
 800a2ea:	e027      	b.n	800a33c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d112      	bne.n	800a318 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a2f2:	4b27      	ldr	r3, [pc, #156]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a2f4:	691b      	ldr	r3, [r3, #16]
 800a2f6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a2fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	6892      	ldr	r2, [r2, #8]
 800a302:	0211      	lsls	r1, r2, #8
 800a304:	687a      	ldr	r2, [r7, #4]
 800a306:	6912      	ldr	r2, [r2, #16]
 800a308:	0852      	lsrs	r2, r2, #1
 800a30a:	3a01      	subs	r2, #1
 800a30c:	0552      	lsls	r2, r2, #21
 800a30e:	430a      	orrs	r2, r1
 800a310:	491f      	ldr	r1, [pc, #124]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a312:	4313      	orrs	r3, r2
 800a314:	610b      	str	r3, [r1, #16]
 800a316:	e011      	b.n	800a33c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a318:	4b1d      	ldr	r3, [pc, #116]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a31a:	691b      	ldr	r3, [r3, #16]
 800a31c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a320:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a324:	687a      	ldr	r2, [r7, #4]
 800a326:	6892      	ldr	r2, [r2, #8]
 800a328:	0211      	lsls	r1, r2, #8
 800a32a:	687a      	ldr	r2, [r7, #4]
 800a32c:	6952      	ldr	r2, [r2, #20]
 800a32e:	0852      	lsrs	r2, r2, #1
 800a330:	3a01      	subs	r2, #1
 800a332:	0652      	lsls	r2, r2, #25
 800a334:	430a      	orrs	r2, r1
 800a336:	4916      	ldr	r1, [pc, #88]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a338:	4313      	orrs	r3, r2
 800a33a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a33c:	4b14      	ldr	r3, [pc, #80]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a13      	ldr	r2, [pc, #76]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a342:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a346:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a348:	f7fd fa36 	bl	80077b8 <HAL_GetTick>
 800a34c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a34e:	e009      	b.n	800a364 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a350:	f7fd fa32 	bl	80077b8 <HAL_GetTick>
 800a354:	4602      	mov	r2, r0
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	1ad3      	subs	r3, r2, r3
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d902      	bls.n	800a364 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800a35e:	2303      	movs	r3, #3
 800a360:	73fb      	strb	r3, [r7, #15]
          break;
 800a362:	e005      	b.n	800a370 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a364:	4b0a      	ldr	r3, [pc, #40]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d0ef      	beq.n	800a350 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800a370:	7bfb      	ldrb	r3, [r7, #15]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d106      	bne.n	800a384 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a376:	4b06      	ldr	r3, [pc, #24]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a378:	691a      	ldr	r2, [r3, #16]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	699b      	ldr	r3, [r3, #24]
 800a37e:	4904      	ldr	r1, [pc, #16]	; (800a390 <RCCEx_PLLSAI1_Config+0x1e4>)
 800a380:	4313      	orrs	r3, r2
 800a382:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a384:	7bfb      	ldrb	r3, [r7, #15]
}
 800a386:	4618      	mov	r0, r3
 800a388:	3710      	adds	r7, #16
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	40021000 	.word	0x40021000

0800a394 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
 800a39c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a3a2:	4b6a      	ldr	r3, [pc, #424]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	f003 0303 	and.w	r3, r3, #3
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d018      	beq.n	800a3e0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800a3ae:	4b67      	ldr	r3, [pc, #412]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	f003 0203 	and.w	r2, r3, #3
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	429a      	cmp	r2, r3
 800a3bc:	d10d      	bne.n	800a3da <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
       ||
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d009      	beq.n	800a3da <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800a3c6:	4b61      	ldr	r3, [pc, #388]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a3c8:	68db      	ldr	r3, [r3, #12]
 800a3ca:	091b      	lsrs	r3, r3, #4
 800a3cc:	f003 0307 	and.w	r3, r3, #7
 800a3d0:	1c5a      	adds	r2, r3, #1
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	685b      	ldr	r3, [r3, #4]
       ||
 800a3d6:	429a      	cmp	r2, r3
 800a3d8:	d047      	beq.n	800a46a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	73fb      	strb	r3, [r7, #15]
 800a3de:	e044      	b.n	800a46a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	2b03      	cmp	r3, #3
 800a3e6:	d018      	beq.n	800a41a <RCCEx_PLLSAI2_Config+0x86>
 800a3e8:	2b03      	cmp	r3, #3
 800a3ea:	d825      	bhi.n	800a438 <RCCEx_PLLSAI2_Config+0xa4>
 800a3ec:	2b01      	cmp	r3, #1
 800a3ee:	d002      	beq.n	800a3f6 <RCCEx_PLLSAI2_Config+0x62>
 800a3f0:	2b02      	cmp	r3, #2
 800a3f2:	d009      	beq.n	800a408 <RCCEx_PLLSAI2_Config+0x74>
 800a3f4:	e020      	b.n	800a438 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a3f6:	4b55      	ldr	r3, [pc, #340]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 0302 	and.w	r3, r3, #2
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d11d      	bne.n	800a43e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a406:	e01a      	b.n	800a43e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a408:	4b50      	ldr	r3, [pc, #320]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a410:	2b00      	cmp	r3, #0
 800a412:	d116      	bne.n	800a442 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800a414:	2301      	movs	r3, #1
 800a416:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a418:	e013      	b.n	800a442 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a41a:	4b4c      	ldr	r3, [pc, #304]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10f      	bne.n	800a446 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a426:	4b49      	ldr	r3, [pc, #292]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d109      	bne.n	800a446 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a436:	e006      	b.n	800a446 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a438:	2301      	movs	r3, #1
 800a43a:	73fb      	strb	r3, [r7, #15]
      break;
 800a43c:	e004      	b.n	800a448 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a43e:	bf00      	nop
 800a440:	e002      	b.n	800a448 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a442:	bf00      	nop
 800a444:	e000      	b.n	800a448 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800a446:	bf00      	nop
    }

    if(status == HAL_OK)
 800a448:	7bfb      	ldrb	r3, [r7, #15]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d10d      	bne.n	800a46a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a44e:	4b3f      	ldr	r3, [pc, #252]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a450:	68db      	ldr	r3, [r3, #12]
 800a452:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6819      	ldr	r1, [r3, #0]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	3b01      	subs	r3, #1
 800a460:	011b      	lsls	r3, r3, #4
 800a462:	430b      	orrs	r3, r1
 800a464:	4939      	ldr	r1, [pc, #228]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a466:	4313      	orrs	r3, r2
 800a468:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a46a:	7bfb      	ldrb	r3, [r7, #15]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d167      	bne.n	800a540 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800a470:	4b36      	ldr	r3, [pc, #216]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a35      	ldr	r2, [pc, #212]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a476:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a47a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a47c:	f7fd f99c 	bl	80077b8 <HAL_GetTick>
 800a480:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a482:	e009      	b.n	800a498 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a484:	f7fd f998 	bl	80077b8 <HAL_GetTick>
 800a488:	4602      	mov	r2, r0
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	1ad3      	subs	r3, r2, r3
 800a48e:	2b02      	cmp	r3, #2
 800a490:	d902      	bls.n	800a498 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	73fb      	strb	r3, [r7, #15]
        break;
 800a496:	e005      	b.n	800a4a4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800a498:	4b2c      	ldr	r3, [pc, #176]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d1ef      	bne.n	800a484 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a4a4:	7bfb      	ldrb	r3, [r7, #15]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d14a      	bne.n	800a540 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d111      	bne.n	800a4d4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a4b0:	4b26      	ldr	r3, [pc, #152]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4b2:	695b      	ldr	r3, [r3, #20]
 800a4b4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a4b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	6892      	ldr	r2, [r2, #8]
 800a4c0:	0211      	lsls	r1, r2, #8
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	68d2      	ldr	r2, [r2, #12]
 800a4c6:	0912      	lsrs	r2, r2, #4
 800a4c8:	0452      	lsls	r2, r2, #17
 800a4ca:	430a      	orrs	r2, r1
 800a4cc:	491f      	ldr	r1, [pc, #124]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	614b      	str	r3, [r1, #20]
 800a4d2:	e011      	b.n	800a4f8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800a4d4:	4b1d      	ldr	r3, [pc, #116]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4d6:	695b      	ldr	r3, [r3, #20]
 800a4d8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a4dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a4e0:	687a      	ldr	r2, [r7, #4]
 800a4e2:	6892      	ldr	r2, [r2, #8]
 800a4e4:	0211      	lsls	r1, r2, #8
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	6912      	ldr	r2, [r2, #16]
 800a4ea:	0852      	lsrs	r2, r2, #1
 800a4ec:	3a01      	subs	r2, #1
 800a4ee:	0652      	lsls	r2, r2, #25
 800a4f0:	430a      	orrs	r2, r1
 800a4f2:	4916      	ldr	r1, [pc, #88]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800a4f8:	4b14      	ldr	r3, [pc, #80]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4a13      	ldr	r2, [pc, #76]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a4fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a502:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a504:	f7fd f958 	bl	80077b8 <HAL_GetTick>
 800a508:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a50a:	e009      	b.n	800a520 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800a50c:	f7fd f954 	bl	80077b8 <HAL_GetTick>
 800a510:	4602      	mov	r2, r0
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	1ad3      	subs	r3, r2, r3
 800a516:	2b02      	cmp	r3, #2
 800a518:	d902      	bls.n	800a520 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800a51a:	2303      	movs	r3, #3
 800a51c:	73fb      	strb	r3, [r7, #15]
          break;
 800a51e:	e005      	b.n	800a52c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800a520:	4b0a      	ldr	r3, [pc, #40]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d0ef      	beq.n	800a50c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800a52c:	7bfb      	ldrb	r3, [r7, #15]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d106      	bne.n	800a540 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800a532:	4b06      	ldr	r3, [pc, #24]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a534:	695a      	ldr	r2, [r3, #20]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	695b      	ldr	r3, [r3, #20]
 800a53a:	4904      	ldr	r1, [pc, #16]	; (800a54c <RCCEx_PLLSAI2_Config+0x1b8>)
 800a53c:	4313      	orrs	r3, r2
 800a53e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800a540:	7bfb      	ldrb	r3, [r7, #15]
}
 800a542:	4618      	mov	r0, r3
 800a544:	3710      	adds	r7, #16
 800a546:	46bd      	mov	sp, r7
 800a548:	bd80      	pop	{r7, pc}
 800a54a:	bf00      	nop
 800a54c:	40021000 	.word	0x40021000

0800a550 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d101      	bne.n	800a562 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a55e:	2301      	movs	r3, #1
 800a560:	e049      	b.n	800a5f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d106      	bne.n	800a57c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2200      	movs	r2, #0
 800a572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f7f7 fed2 	bl	8002320 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2202      	movs	r2, #2
 800a580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	3304      	adds	r3, #4
 800a58c:	4619      	mov	r1, r3
 800a58e:	4610      	mov	r0, r2
 800a590:	f000 f97c 	bl	800a88c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2201      	movs	r2, #1
 800a5e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2201      	movs	r2, #1
 800a5f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a5f4:	2300      	movs	r3, #0
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3708      	adds	r7, #8
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}

0800a5fe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b082      	sub	sp, #8
 800a602:	af00      	add	r7, sp, #0
 800a604:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	691b      	ldr	r3, [r3, #16]
 800a60c:	f003 0302 	and.w	r3, r3, #2
 800a610:	2b02      	cmp	r3, #2
 800a612:	d122      	bne.n	800a65a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	68db      	ldr	r3, [r3, #12]
 800a61a:	f003 0302 	and.w	r3, r3, #2
 800a61e:	2b02      	cmp	r3, #2
 800a620:	d11b      	bne.n	800a65a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f06f 0202 	mvn.w	r2, #2
 800a62a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2201      	movs	r2, #1
 800a630:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	699b      	ldr	r3, [r3, #24]
 800a638:	f003 0303 	and.w	r3, r3, #3
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d003      	beq.n	800a648 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 f905 	bl	800a850 <HAL_TIM_IC_CaptureCallback>
 800a646:	e005      	b.n	800a654 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f8f7 	bl	800a83c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f000 f908 	bl	800a864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	f003 0304 	and.w	r3, r3, #4
 800a664:	2b04      	cmp	r3, #4
 800a666:	d122      	bne.n	800a6ae <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68db      	ldr	r3, [r3, #12]
 800a66e:	f003 0304 	and.w	r3, r3, #4
 800a672:	2b04      	cmp	r3, #4
 800a674:	d11b      	bne.n	800a6ae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f06f 0204 	mvn.w	r2, #4
 800a67e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2202      	movs	r2, #2
 800a684:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	699b      	ldr	r3, [r3, #24]
 800a68c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a690:	2b00      	cmp	r3, #0
 800a692:	d003      	beq.n	800a69c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 f8db 	bl	800a850 <HAL_TIM_IC_CaptureCallback>
 800a69a:	e005      	b.n	800a6a8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f000 f8cd 	bl	800a83c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 f8de 	bl	800a864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	f003 0308 	and.w	r3, r3, #8
 800a6b8:	2b08      	cmp	r3, #8
 800a6ba:	d122      	bne.n	800a702 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	68db      	ldr	r3, [r3, #12]
 800a6c2:	f003 0308 	and.w	r3, r3, #8
 800a6c6:	2b08      	cmp	r3, #8
 800a6c8:	d11b      	bne.n	800a702 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f06f 0208 	mvn.w	r2, #8
 800a6d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2204      	movs	r2, #4
 800a6d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	69db      	ldr	r3, [r3, #28]
 800a6e0:	f003 0303 	and.w	r3, r3, #3
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d003      	beq.n	800a6f0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 f8b1 	bl	800a850 <HAL_TIM_IC_CaptureCallback>
 800a6ee:	e005      	b.n	800a6fc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f8a3 	bl	800a83c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 f8b4 	bl	800a864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	691b      	ldr	r3, [r3, #16]
 800a708:	f003 0310 	and.w	r3, r3, #16
 800a70c:	2b10      	cmp	r3, #16
 800a70e:	d122      	bne.n	800a756 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	f003 0310 	and.w	r3, r3, #16
 800a71a:	2b10      	cmp	r3, #16
 800a71c:	d11b      	bne.n	800a756 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f06f 0210 	mvn.w	r2, #16
 800a726:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2208      	movs	r2, #8
 800a72c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	69db      	ldr	r3, [r3, #28]
 800a734:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d003      	beq.n	800a744 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f000 f887 	bl	800a850 <HAL_TIM_IC_CaptureCallback>
 800a742:	e005      	b.n	800a750 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f000 f879 	bl	800a83c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f88a 	bl	800a864 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	691b      	ldr	r3, [r3, #16]
 800a75c:	f003 0301 	and.w	r3, r3, #1
 800a760:	2b01      	cmp	r3, #1
 800a762:	d10e      	bne.n	800a782 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	f003 0301 	and.w	r3, r3, #1
 800a76e:	2b01      	cmp	r3, #1
 800a770:	d107      	bne.n	800a782 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	f06f 0201 	mvn.w	r2, #1
 800a77a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f7f7 fbfb 	bl	8001f78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a78c:	2b80      	cmp	r3, #128	; 0x80
 800a78e:	d10e      	bne.n	800a7ae <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a79a:	2b80      	cmp	r3, #128	; 0x80
 800a79c:	d107      	bne.n	800a7ae <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a7a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a7a8:	6878      	ldr	r0, [r7, #4]
 800a7aa:	f000 f99b 	bl	800aae4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	691b      	ldr	r3, [r3, #16]
 800a7b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7bc:	d10e      	bne.n	800a7dc <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7c8:	2b80      	cmp	r3, #128	; 0x80
 800a7ca:	d107      	bne.n	800a7dc <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a7d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 f98e 	bl	800aaf8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	691b      	ldr	r3, [r3, #16]
 800a7e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e6:	2b40      	cmp	r3, #64	; 0x40
 800a7e8:	d10e      	bne.n	800a808 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7f4:	2b40      	cmp	r3, #64	; 0x40
 800a7f6:	d107      	bne.n	800a808 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f838 	bl	800a878 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	691b      	ldr	r3, [r3, #16]
 800a80e:	f003 0320 	and.w	r3, r3, #32
 800a812:	2b20      	cmp	r3, #32
 800a814:	d10e      	bne.n	800a834 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	68db      	ldr	r3, [r3, #12]
 800a81c:	f003 0320 	and.w	r3, r3, #32
 800a820:	2b20      	cmp	r3, #32
 800a822:	d107      	bne.n	800a834 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f06f 0220 	mvn.w	r2, #32
 800a82c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 f94e 	bl	800aad0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a834:	bf00      	nop
 800a836:	3708      	adds	r7, #8
 800a838:	46bd      	mov	sp, r7
 800a83a:	bd80      	pop	{r7, pc}

0800a83c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a83c:	b480      	push	{r7}
 800a83e:	b083      	sub	sp, #12
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a844:	bf00      	nop
 800a846:	370c      	adds	r7, #12
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr

0800a850 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a850:	b480      	push	{r7}
 800a852:	b083      	sub	sp, #12
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a858:	bf00      	nop
 800a85a:	370c      	adds	r7, #12
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a864:	b480      	push	{r7}
 800a866:	b083      	sub	sp, #12
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a86c:	bf00      	nop
 800a86e:	370c      	adds	r7, #12
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b085      	sub	sp, #20
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	4a40      	ldr	r2, [pc, #256]	; (800a9a0 <TIM_Base_SetConfig+0x114>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d013      	beq.n	800a8cc <TIM_Base_SetConfig+0x40>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8aa:	d00f      	beq.n	800a8cc <TIM_Base_SetConfig+0x40>
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a3d      	ldr	r2, [pc, #244]	; (800a9a4 <TIM_Base_SetConfig+0x118>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d00b      	beq.n	800a8cc <TIM_Base_SetConfig+0x40>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a3c      	ldr	r2, [pc, #240]	; (800a9a8 <TIM_Base_SetConfig+0x11c>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d007      	beq.n	800a8cc <TIM_Base_SetConfig+0x40>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	4a3b      	ldr	r2, [pc, #236]	; (800a9ac <TIM_Base_SetConfig+0x120>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d003      	beq.n	800a8cc <TIM_Base_SetConfig+0x40>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a3a      	ldr	r2, [pc, #232]	; (800a9b0 <TIM_Base_SetConfig+0x124>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d108      	bne.n	800a8de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a2f      	ldr	r2, [pc, #188]	; (800a9a0 <TIM_Base_SetConfig+0x114>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d01f      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8ec:	d01b      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	4a2c      	ldr	r2, [pc, #176]	; (800a9a4 <TIM_Base_SetConfig+0x118>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d017      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	4a2b      	ldr	r2, [pc, #172]	; (800a9a8 <TIM_Base_SetConfig+0x11c>)
 800a8fa:	4293      	cmp	r3, r2
 800a8fc:	d013      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	4a2a      	ldr	r2, [pc, #168]	; (800a9ac <TIM_Base_SetConfig+0x120>)
 800a902:	4293      	cmp	r3, r2
 800a904:	d00f      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4a29      	ldr	r2, [pc, #164]	; (800a9b0 <TIM_Base_SetConfig+0x124>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d00b      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	4a28      	ldr	r2, [pc, #160]	; (800a9b4 <TIM_Base_SetConfig+0x128>)
 800a912:	4293      	cmp	r3, r2
 800a914:	d007      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	4a27      	ldr	r2, [pc, #156]	; (800a9b8 <TIM_Base_SetConfig+0x12c>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d003      	beq.n	800a926 <TIM_Base_SetConfig+0x9a>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	4a26      	ldr	r2, [pc, #152]	; (800a9bc <TIM_Base_SetConfig+0x130>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d108      	bne.n	800a938 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a92c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	68db      	ldr	r3, [r3, #12]
 800a932:	68fa      	ldr	r2, [r7, #12]
 800a934:	4313      	orrs	r3, r2
 800a936:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	695b      	ldr	r3, [r3, #20]
 800a942:	4313      	orrs	r3, r2
 800a944:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	689a      	ldr	r2, [r3, #8]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	681a      	ldr	r2, [r3, #0]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	4a10      	ldr	r2, [pc, #64]	; (800a9a0 <TIM_Base_SetConfig+0x114>)
 800a960:	4293      	cmp	r3, r2
 800a962:	d00f      	beq.n	800a984 <TIM_Base_SetConfig+0xf8>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	4a12      	ldr	r2, [pc, #72]	; (800a9b0 <TIM_Base_SetConfig+0x124>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	d00b      	beq.n	800a984 <TIM_Base_SetConfig+0xf8>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4a11      	ldr	r2, [pc, #68]	; (800a9b4 <TIM_Base_SetConfig+0x128>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d007      	beq.n	800a984 <TIM_Base_SetConfig+0xf8>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	4a10      	ldr	r2, [pc, #64]	; (800a9b8 <TIM_Base_SetConfig+0x12c>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d003      	beq.n	800a984 <TIM_Base_SetConfig+0xf8>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	4a0f      	ldr	r2, [pc, #60]	; (800a9bc <TIM_Base_SetConfig+0x130>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d103      	bne.n	800a98c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	691a      	ldr	r2, [r3, #16]
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	615a      	str	r2, [r3, #20]
}
 800a992:	bf00      	nop
 800a994:	3714      	adds	r7, #20
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	40012c00 	.word	0x40012c00
 800a9a4:	40000400 	.word	0x40000400
 800a9a8:	40000800 	.word	0x40000800
 800a9ac:	40000c00 	.word	0x40000c00
 800a9b0:	40013400 	.word	0x40013400
 800a9b4:	40014000 	.word	0x40014000
 800a9b8:	40014400 	.word	0x40014400
 800a9bc:	40014800 	.word	0x40014800

0800a9c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b085      	sub	sp, #20
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d101      	bne.n	800a9d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a9d4:	2302      	movs	r3, #2
 800a9d6:	e068      	b.n	800aaaa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2202      	movs	r2, #2
 800a9e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a2e      	ldr	r2, [pc, #184]	; (800aab8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d004      	beq.n	800aa0c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4a2d      	ldr	r2, [pc, #180]	; (800aabc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d108      	bne.n	800aa1e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aa12:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	685b      	ldr	r3, [r3, #4]
 800aa18:	68fa      	ldr	r2, [r7, #12]
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa24:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	68fa      	ldr	r2, [r7, #12]
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	68fa      	ldr	r2, [r7, #12]
 800aa36:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4a1e      	ldr	r2, [pc, #120]	; (800aab8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d01d      	beq.n	800aa7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa4a:	d018      	beq.n	800aa7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4a1b      	ldr	r2, [pc, #108]	; (800aac0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d013      	beq.n	800aa7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	4a1a      	ldr	r2, [pc, #104]	; (800aac4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d00e      	beq.n	800aa7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a18      	ldr	r2, [pc, #96]	; (800aac8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d009      	beq.n	800aa7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	4a13      	ldr	r2, [pc, #76]	; (800aabc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d004      	beq.n	800aa7e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a14      	ldr	r2, [pc, #80]	; (800aacc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d10c      	bne.n	800aa98 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	689b      	ldr	r3, [r3, #8]
 800aa8a:	68ba      	ldr	r2, [r7, #8]
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	68ba      	ldr	r2, [r7, #8]
 800aa96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aaa8:	2300      	movs	r3, #0
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3714      	adds	r7, #20
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	40012c00 	.word	0x40012c00
 800aabc:	40013400 	.word	0x40013400
 800aac0:	40000400 	.word	0x40000400
 800aac4:	40000800 	.word	0x40000800
 800aac8:	40000c00 	.word	0x40000c00
 800aacc:	40014000 	.word	0x40014000

0800aad0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aad8:	bf00      	nop
 800aada:	370c      	adds	r7, #12
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr

0800aae4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aaec:	bf00      	nop
 800aaee:	370c      	adds	r7, #12
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr

0800aaf8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab00:	bf00      	nop
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b082      	sub	sp, #8
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d101      	bne.n	800ab1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	e040      	b.n	800aba0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d106      	bne.n	800ab34 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 f83a 	bl	800aba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2224      	movs	r2, #36	; 0x24
 800ab38:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	681a      	ldr	r2, [r3, #0]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f022 0201 	bic.w	r2, r2, #1
 800ab48:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f000 f8ca 	bl	800ace4 <UART_SetConfig>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b01      	cmp	r3, #1
 800ab54:	d101      	bne.n	800ab5a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ab56:	2301      	movs	r3, #1
 800ab58:	e022      	b.n	800aba0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d002      	beq.n	800ab68 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f000 fb48 	bl	800b1f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	685a      	ldr	r2, [r3, #4]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	689a      	ldr	r2, [r3, #8]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f042 0201 	orr.w	r2, r2, #1
 800ab96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 fbcf 	bl	800b33c <UART_CheckIdleState>
 800ab9e:	4603      	mov	r3, r0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3708      	adds	r7, #8
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800aba8:	b480      	push	{r7}
 800abaa:	b083      	sub	sp, #12
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800abb0:	bf00      	nop
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b08a      	sub	sp, #40	; 0x28
 800abc0:	af02      	add	r7, sp, #8
 800abc2:	60f8      	str	r0, [r7, #12]
 800abc4:	60b9      	str	r1, [r7, #8]
 800abc6:	603b      	str	r3, [r7, #0]
 800abc8:	4613      	mov	r3, r2
 800abca:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abd0:	2b20      	cmp	r3, #32
 800abd2:	f040 8082 	bne.w	800acda <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800abd6:	68bb      	ldr	r3, [r7, #8]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d002      	beq.n	800abe2 <HAL_UART_Transmit+0x26>
 800abdc:	88fb      	ldrh	r3, [r7, #6]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d101      	bne.n	800abe6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800abe2:	2301      	movs	r3, #1
 800abe4:	e07a      	b.n	800acdc <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800abec:	2b01      	cmp	r3, #1
 800abee:	d101      	bne.n	800abf4 <HAL_UART_Transmit+0x38>
 800abf0:	2302      	movs	r3, #2
 800abf2:	e073      	b.n	800acdc <HAL_UART_Transmit+0x120>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2201      	movs	r2, #1
 800abf8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	2200      	movs	r2, #0
 800ac00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2221      	movs	r2, #33	; 0x21
 800ac08:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ac0a:	f7fc fdd5 	bl	80077b8 <HAL_GetTick>
 800ac0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	88fa      	ldrh	r2, [r7, #6]
 800ac14:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	88fa      	ldrh	r2, [r7, #6]
 800ac1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac28:	d108      	bne.n	800ac3c <HAL_UART_Transmit+0x80>
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	691b      	ldr	r3, [r3, #16]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d104      	bne.n	800ac3c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800ac32:	2300      	movs	r3, #0
 800ac34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	61bb      	str	r3, [r7, #24]
 800ac3a:	e003      	b.n	800ac44 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ac40:	2300      	movs	r3, #0
 800ac42:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2200      	movs	r2, #0
 800ac48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800ac4c:	e02d      	b.n	800acaa <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	9300      	str	r3, [sp, #0]
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	2200      	movs	r2, #0
 800ac56:	2180      	movs	r1, #128	; 0x80
 800ac58:	68f8      	ldr	r0, [r7, #12]
 800ac5a:	f000 fbb8 	bl	800b3ce <UART_WaitOnFlagUntilTimeout>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d001      	beq.n	800ac68 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800ac64:	2303      	movs	r3, #3
 800ac66:	e039      	b.n	800acdc <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800ac68:	69fb      	ldr	r3, [r7, #28]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d10b      	bne.n	800ac86 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ac6e:	69bb      	ldr	r3, [r7, #24]
 800ac70:	881a      	ldrh	r2, [r3, #0]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac7a:	b292      	uxth	r2, r2
 800ac7c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ac7e:	69bb      	ldr	r3, [r7, #24]
 800ac80:	3302      	adds	r3, #2
 800ac82:	61bb      	str	r3, [r7, #24]
 800ac84:	e008      	b.n	800ac98 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	781a      	ldrb	r2, [r3, #0]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	b292      	uxth	r2, r2
 800ac90:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	3301      	adds	r3, #1
 800ac96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ac9e:	b29b      	uxth	r3, r3
 800aca0:	3b01      	subs	r3, #1
 800aca2:	b29a      	uxth	r2, r3
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d1cb      	bne.n	800ac4e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	9300      	str	r3, [sp, #0]
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	2200      	movs	r2, #0
 800acbe:	2140      	movs	r1, #64	; 0x40
 800acc0:	68f8      	ldr	r0, [r7, #12]
 800acc2:	f000 fb84 	bl	800b3ce <UART_WaitOnFlagUntilTimeout>
 800acc6:	4603      	mov	r3, r0
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d001      	beq.n	800acd0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800accc:	2303      	movs	r3, #3
 800acce:	e005      	b.n	800acdc <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2220      	movs	r2, #32
 800acd4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800acd6:	2300      	movs	r3, #0
 800acd8:	e000      	b.n	800acdc <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800acda:	2302      	movs	r3, #2
  }
}
 800acdc:	4618      	mov	r0, r3
 800acde:	3720      	adds	r7, #32
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}

0800ace4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ace4:	b5b0      	push	{r4, r5, r7, lr}
 800ace6:	b088      	sub	sp, #32
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800acec:	2300      	movs	r3, #0
 800acee:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	689a      	ldr	r2, [r3, #8]
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	691b      	ldr	r3, [r3, #16]
 800acf8:	431a      	orrs	r2, r3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	695b      	ldr	r3, [r3, #20]
 800acfe:	431a      	orrs	r2, r3
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	69db      	ldr	r3, [r3, #28]
 800ad04:	4313      	orrs	r3, r2
 800ad06:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	4bad      	ldr	r3, [pc, #692]	; (800afc4 <UART_SetConfig+0x2e0>)
 800ad10:	4013      	ands	r3, r2
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	6812      	ldr	r2, [r2, #0]
 800ad16:	69f9      	ldr	r1, [r7, #28]
 800ad18:	430b      	orrs	r3, r1
 800ad1a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	68da      	ldr	r2, [r3, #12]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	430a      	orrs	r2, r1
 800ad30:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	699b      	ldr	r3, [r3, #24]
 800ad36:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4aa2      	ldr	r2, [pc, #648]	; (800afc8 <UART_SetConfig+0x2e4>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d004      	beq.n	800ad4c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	6a1b      	ldr	r3, [r3, #32]
 800ad46:	69fa      	ldr	r2, [r7, #28]
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	689b      	ldr	r3, [r3, #8]
 800ad52:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	69fa      	ldr	r2, [r7, #28]
 800ad5c:	430a      	orrs	r2, r1
 800ad5e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a99      	ldr	r2, [pc, #612]	; (800afcc <UART_SetConfig+0x2e8>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d121      	bne.n	800adae <UART_SetConfig+0xca>
 800ad6a:	4b99      	ldr	r3, [pc, #612]	; (800afd0 <UART_SetConfig+0x2ec>)
 800ad6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad70:	f003 0303 	and.w	r3, r3, #3
 800ad74:	2b03      	cmp	r3, #3
 800ad76:	d817      	bhi.n	800ada8 <UART_SetConfig+0xc4>
 800ad78:	a201      	add	r2, pc, #4	; (adr r2, 800ad80 <UART_SetConfig+0x9c>)
 800ad7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad7e:	bf00      	nop
 800ad80:	0800ad91 	.word	0x0800ad91
 800ad84:	0800ad9d 	.word	0x0800ad9d
 800ad88:	0800ad97 	.word	0x0800ad97
 800ad8c:	0800ada3 	.word	0x0800ada3
 800ad90:	2301      	movs	r3, #1
 800ad92:	76fb      	strb	r3, [r7, #27]
 800ad94:	e0e7      	b.n	800af66 <UART_SetConfig+0x282>
 800ad96:	2302      	movs	r3, #2
 800ad98:	76fb      	strb	r3, [r7, #27]
 800ad9a:	e0e4      	b.n	800af66 <UART_SetConfig+0x282>
 800ad9c:	2304      	movs	r3, #4
 800ad9e:	76fb      	strb	r3, [r7, #27]
 800ada0:	e0e1      	b.n	800af66 <UART_SetConfig+0x282>
 800ada2:	2308      	movs	r3, #8
 800ada4:	76fb      	strb	r3, [r7, #27]
 800ada6:	e0de      	b.n	800af66 <UART_SetConfig+0x282>
 800ada8:	2310      	movs	r3, #16
 800adaa:	76fb      	strb	r3, [r7, #27]
 800adac:	e0db      	b.n	800af66 <UART_SetConfig+0x282>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4a88      	ldr	r2, [pc, #544]	; (800afd4 <UART_SetConfig+0x2f0>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d132      	bne.n	800ae1e <UART_SetConfig+0x13a>
 800adb8:	4b85      	ldr	r3, [pc, #532]	; (800afd0 <UART_SetConfig+0x2ec>)
 800adba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800adbe:	f003 030c 	and.w	r3, r3, #12
 800adc2:	2b0c      	cmp	r3, #12
 800adc4:	d828      	bhi.n	800ae18 <UART_SetConfig+0x134>
 800adc6:	a201      	add	r2, pc, #4	; (adr r2, 800adcc <UART_SetConfig+0xe8>)
 800adc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adcc:	0800ae01 	.word	0x0800ae01
 800add0:	0800ae19 	.word	0x0800ae19
 800add4:	0800ae19 	.word	0x0800ae19
 800add8:	0800ae19 	.word	0x0800ae19
 800addc:	0800ae0d 	.word	0x0800ae0d
 800ade0:	0800ae19 	.word	0x0800ae19
 800ade4:	0800ae19 	.word	0x0800ae19
 800ade8:	0800ae19 	.word	0x0800ae19
 800adec:	0800ae07 	.word	0x0800ae07
 800adf0:	0800ae19 	.word	0x0800ae19
 800adf4:	0800ae19 	.word	0x0800ae19
 800adf8:	0800ae19 	.word	0x0800ae19
 800adfc:	0800ae13 	.word	0x0800ae13
 800ae00:	2300      	movs	r3, #0
 800ae02:	76fb      	strb	r3, [r7, #27]
 800ae04:	e0af      	b.n	800af66 <UART_SetConfig+0x282>
 800ae06:	2302      	movs	r3, #2
 800ae08:	76fb      	strb	r3, [r7, #27]
 800ae0a:	e0ac      	b.n	800af66 <UART_SetConfig+0x282>
 800ae0c:	2304      	movs	r3, #4
 800ae0e:	76fb      	strb	r3, [r7, #27]
 800ae10:	e0a9      	b.n	800af66 <UART_SetConfig+0x282>
 800ae12:	2308      	movs	r3, #8
 800ae14:	76fb      	strb	r3, [r7, #27]
 800ae16:	e0a6      	b.n	800af66 <UART_SetConfig+0x282>
 800ae18:	2310      	movs	r3, #16
 800ae1a:	76fb      	strb	r3, [r7, #27]
 800ae1c:	e0a3      	b.n	800af66 <UART_SetConfig+0x282>
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4a6d      	ldr	r2, [pc, #436]	; (800afd8 <UART_SetConfig+0x2f4>)
 800ae24:	4293      	cmp	r3, r2
 800ae26:	d120      	bne.n	800ae6a <UART_SetConfig+0x186>
 800ae28:	4b69      	ldr	r3, [pc, #420]	; (800afd0 <UART_SetConfig+0x2ec>)
 800ae2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae2e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ae32:	2b30      	cmp	r3, #48	; 0x30
 800ae34:	d013      	beq.n	800ae5e <UART_SetConfig+0x17a>
 800ae36:	2b30      	cmp	r3, #48	; 0x30
 800ae38:	d814      	bhi.n	800ae64 <UART_SetConfig+0x180>
 800ae3a:	2b20      	cmp	r3, #32
 800ae3c:	d009      	beq.n	800ae52 <UART_SetConfig+0x16e>
 800ae3e:	2b20      	cmp	r3, #32
 800ae40:	d810      	bhi.n	800ae64 <UART_SetConfig+0x180>
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d002      	beq.n	800ae4c <UART_SetConfig+0x168>
 800ae46:	2b10      	cmp	r3, #16
 800ae48:	d006      	beq.n	800ae58 <UART_SetConfig+0x174>
 800ae4a:	e00b      	b.n	800ae64 <UART_SetConfig+0x180>
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	76fb      	strb	r3, [r7, #27]
 800ae50:	e089      	b.n	800af66 <UART_SetConfig+0x282>
 800ae52:	2302      	movs	r3, #2
 800ae54:	76fb      	strb	r3, [r7, #27]
 800ae56:	e086      	b.n	800af66 <UART_SetConfig+0x282>
 800ae58:	2304      	movs	r3, #4
 800ae5a:	76fb      	strb	r3, [r7, #27]
 800ae5c:	e083      	b.n	800af66 <UART_SetConfig+0x282>
 800ae5e:	2308      	movs	r3, #8
 800ae60:	76fb      	strb	r3, [r7, #27]
 800ae62:	e080      	b.n	800af66 <UART_SetConfig+0x282>
 800ae64:	2310      	movs	r3, #16
 800ae66:	76fb      	strb	r3, [r7, #27]
 800ae68:	e07d      	b.n	800af66 <UART_SetConfig+0x282>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4a5b      	ldr	r2, [pc, #364]	; (800afdc <UART_SetConfig+0x2f8>)
 800ae70:	4293      	cmp	r3, r2
 800ae72:	d120      	bne.n	800aeb6 <UART_SetConfig+0x1d2>
 800ae74:	4b56      	ldr	r3, [pc, #344]	; (800afd0 <UART_SetConfig+0x2ec>)
 800ae76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae7a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ae7e:	2bc0      	cmp	r3, #192	; 0xc0
 800ae80:	d013      	beq.n	800aeaa <UART_SetConfig+0x1c6>
 800ae82:	2bc0      	cmp	r3, #192	; 0xc0
 800ae84:	d814      	bhi.n	800aeb0 <UART_SetConfig+0x1cc>
 800ae86:	2b80      	cmp	r3, #128	; 0x80
 800ae88:	d009      	beq.n	800ae9e <UART_SetConfig+0x1ba>
 800ae8a:	2b80      	cmp	r3, #128	; 0x80
 800ae8c:	d810      	bhi.n	800aeb0 <UART_SetConfig+0x1cc>
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d002      	beq.n	800ae98 <UART_SetConfig+0x1b4>
 800ae92:	2b40      	cmp	r3, #64	; 0x40
 800ae94:	d006      	beq.n	800aea4 <UART_SetConfig+0x1c0>
 800ae96:	e00b      	b.n	800aeb0 <UART_SetConfig+0x1cc>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	76fb      	strb	r3, [r7, #27]
 800ae9c:	e063      	b.n	800af66 <UART_SetConfig+0x282>
 800ae9e:	2302      	movs	r3, #2
 800aea0:	76fb      	strb	r3, [r7, #27]
 800aea2:	e060      	b.n	800af66 <UART_SetConfig+0x282>
 800aea4:	2304      	movs	r3, #4
 800aea6:	76fb      	strb	r3, [r7, #27]
 800aea8:	e05d      	b.n	800af66 <UART_SetConfig+0x282>
 800aeaa:	2308      	movs	r3, #8
 800aeac:	76fb      	strb	r3, [r7, #27]
 800aeae:	e05a      	b.n	800af66 <UART_SetConfig+0x282>
 800aeb0:	2310      	movs	r3, #16
 800aeb2:	76fb      	strb	r3, [r7, #27]
 800aeb4:	e057      	b.n	800af66 <UART_SetConfig+0x282>
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a49      	ldr	r2, [pc, #292]	; (800afe0 <UART_SetConfig+0x2fc>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d125      	bne.n	800af0c <UART_SetConfig+0x228>
 800aec0:	4b43      	ldr	r3, [pc, #268]	; (800afd0 <UART_SetConfig+0x2ec>)
 800aec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aeca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aece:	d017      	beq.n	800af00 <UART_SetConfig+0x21c>
 800aed0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aed4:	d817      	bhi.n	800af06 <UART_SetConfig+0x222>
 800aed6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aeda:	d00b      	beq.n	800aef4 <UART_SetConfig+0x210>
 800aedc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aee0:	d811      	bhi.n	800af06 <UART_SetConfig+0x222>
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d003      	beq.n	800aeee <UART_SetConfig+0x20a>
 800aee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aeea:	d006      	beq.n	800aefa <UART_SetConfig+0x216>
 800aeec:	e00b      	b.n	800af06 <UART_SetConfig+0x222>
 800aeee:	2300      	movs	r3, #0
 800aef0:	76fb      	strb	r3, [r7, #27]
 800aef2:	e038      	b.n	800af66 <UART_SetConfig+0x282>
 800aef4:	2302      	movs	r3, #2
 800aef6:	76fb      	strb	r3, [r7, #27]
 800aef8:	e035      	b.n	800af66 <UART_SetConfig+0x282>
 800aefa:	2304      	movs	r3, #4
 800aefc:	76fb      	strb	r3, [r7, #27]
 800aefe:	e032      	b.n	800af66 <UART_SetConfig+0x282>
 800af00:	2308      	movs	r3, #8
 800af02:	76fb      	strb	r3, [r7, #27]
 800af04:	e02f      	b.n	800af66 <UART_SetConfig+0x282>
 800af06:	2310      	movs	r3, #16
 800af08:	76fb      	strb	r3, [r7, #27]
 800af0a:	e02c      	b.n	800af66 <UART_SetConfig+0x282>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4a2d      	ldr	r2, [pc, #180]	; (800afc8 <UART_SetConfig+0x2e4>)
 800af12:	4293      	cmp	r3, r2
 800af14:	d125      	bne.n	800af62 <UART_SetConfig+0x27e>
 800af16:	4b2e      	ldr	r3, [pc, #184]	; (800afd0 <UART_SetConfig+0x2ec>)
 800af18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800af20:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800af24:	d017      	beq.n	800af56 <UART_SetConfig+0x272>
 800af26:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800af2a:	d817      	bhi.n	800af5c <UART_SetConfig+0x278>
 800af2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af30:	d00b      	beq.n	800af4a <UART_SetConfig+0x266>
 800af32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af36:	d811      	bhi.n	800af5c <UART_SetConfig+0x278>
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d003      	beq.n	800af44 <UART_SetConfig+0x260>
 800af3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af40:	d006      	beq.n	800af50 <UART_SetConfig+0x26c>
 800af42:	e00b      	b.n	800af5c <UART_SetConfig+0x278>
 800af44:	2300      	movs	r3, #0
 800af46:	76fb      	strb	r3, [r7, #27]
 800af48:	e00d      	b.n	800af66 <UART_SetConfig+0x282>
 800af4a:	2302      	movs	r3, #2
 800af4c:	76fb      	strb	r3, [r7, #27]
 800af4e:	e00a      	b.n	800af66 <UART_SetConfig+0x282>
 800af50:	2304      	movs	r3, #4
 800af52:	76fb      	strb	r3, [r7, #27]
 800af54:	e007      	b.n	800af66 <UART_SetConfig+0x282>
 800af56:	2308      	movs	r3, #8
 800af58:	76fb      	strb	r3, [r7, #27]
 800af5a:	e004      	b.n	800af66 <UART_SetConfig+0x282>
 800af5c:	2310      	movs	r3, #16
 800af5e:	76fb      	strb	r3, [r7, #27]
 800af60:	e001      	b.n	800af66 <UART_SetConfig+0x282>
 800af62:	2310      	movs	r3, #16
 800af64:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4a17      	ldr	r2, [pc, #92]	; (800afc8 <UART_SetConfig+0x2e4>)
 800af6c:	4293      	cmp	r3, r2
 800af6e:	f040 8087 	bne.w	800b080 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af72:	7efb      	ldrb	r3, [r7, #27]
 800af74:	2b08      	cmp	r3, #8
 800af76:	d837      	bhi.n	800afe8 <UART_SetConfig+0x304>
 800af78:	a201      	add	r2, pc, #4	; (adr r2, 800af80 <UART_SetConfig+0x29c>)
 800af7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af7e:	bf00      	nop
 800af80:	0800afa5 	.word	0x0800afa5
 800af84:	0800afe9 	.word	0x0800afe9
 800af88:	0800afad 	.word	0x0800afad
 800af8c:	0800afe9 	.word	0x0800afe9
 800af90:	0800afb3 	.word	0x0800afb3
 800af94:	0800afe9 	.word	0x0800afe9
 800af98:	0800afe9 	.word	0x0800afe9
 800af9c:	0800afe9 	.word	0x0800afe9
 800afa0:	0800afbb 	.word	0x0800afbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800afa4:	f7fe fd7c 	bl	8009aa0 <HAL_RCC_GetPCLK1Freq>
 800afa8:	6178      	str	r0, [r7, #20]
        break;
 800afaa:	e022      	b.n	800aff2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800afac:	4b0d      	ldr	r3, [pc, #52]	; (800afe4 <UART_SetConfig+0x300>)
 800afae:	617b      	str	r3, [r7, #20]
        break;
 800afb0:	e01f      	b.n	800aff2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800afb2:	f7fe fcdd 	bl	8009970 <HAL_RCC_GetSysClockFreq>
 800afb6:	6178      	str	r0, [r7, #20]
        break;
 800afb8:	e01b      	b.n	800aff2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800afbe:	617b      	str	r3, [r7, #20]
        break;
 800afc0:	e017      	b.n	800aff2 <UART_SetConfig+0x30e>
 800afc2:	bf00      	nop
 800afc4:	efff69f3 	.word	0xefff69f3
 800afc8:	40008000 	.word	0x40008000
 800afcc:	40013800 	.word	0x40013800
 800afd0:	40021000 	.word	0x40021000
 800afd4:	40004400 	.word	0x40004400
 800afd8:	40004800 	.word	0x40004800
 800afdc:	40004c00 	.word	0x40004c00
 800afe0:	40005000 	.word	0x40005000
 800afe4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800afe8:	2300      	movs	r3, #0
 800afea:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	76bb      	strb	r3, [r7, #26]
        break;
 800aff0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	f000 80f1 	beq.w	800b1dc <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	685a      	ldr	r2, [r3, #4]
 800affe:	4613      	mov	r3, r2
 800b000:	005b      	lsls	r3, r3, #1
 800b002:	4413      	add	r3, r2
 800b004:	697a      	ldr	r2, [r7, #20]
 800b006:	429a      	cmp	r2, r3
 800b008:	d305      	bcc.n	800b016 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800b010:	697a      	ldr	r2, [r7, #20]
 800b012:	429a      	cmp	r2, r3
 800b014:	d902      	bls.n	800b01c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800b016:	2301      	movs	r3, #1
 800b018:	76bb      	strb	r3, [r7, #26]
 800b01a:	e0df      	b.n	800b1dc <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	4618      	mov	r0, r3
 800b020:	f04f 0100 	mov.w	r1, #0
 800b024:	f04f 0200 	mov.w	r2, #0
 800b028:	f04f 0300 	mov.w	r3, #0
 800b02c:	020b      	lsls	r3, r1, #8
 800b02e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b032:	0202      	lsls	r2, r0, #8
 800b034:	6879      	ldr	r1, [r7, #4]
 800b036:	6849      	ldr	r1, [r1, #4]
 800b038:	0849      	lsrs	r1, r1, #1
 800b03a:	4608      	mov	r0, r1
 800b03c:	f04f 0100 	mov.w	r1, #0
 800b040:	1814      	adds	r4, r2, r0
 800b042:	eb43 0501 	adc.w	r5, r3, r1
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	461a      	mov	r2, r3
 800b04c:	f04f 0300 	mov.w	r3, #0
 800b050:	4620      	mov	r0, r4
 800b052:	4629      	mov	r1, r5
 800b054:	f7f5 fe58 	bl	8000d08 <__aeabi_uldivmod>
 800b058:	4602      	mov	r2, r0
 800b05a:	460b      	mov	r3, r1
 800b05c:	4613      	mov	r3, r2
 800b05e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b066:	d308      	bcc.n	800b07a <UART_SetConfig+0x396>
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b06e:	d204      	bcs.n	800b07a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	693a      	ldr	r2, [r7, #16]
 800b076:	60da      	str	r2, [r3, #12]
 800b078:	e0b0      	b.n	800b1dc <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	76bb      	strb	r3, [r7, #26]
 800b07e:	e0ad      	b.n	800b1dc <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	69db      	ldr	r3, [r3, #28]
 800b084:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b088:	d15c      	bne.n	800b144 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800b08a:	7efb      	ldrb	r3, [r7, #27]
 800b08c:	2b08      	cmp	r3, #8
 800b08e:	d828      	bhi.n	800b0e2 <UART_SetConfig+0x3fe>
 800b090:	a201      	add	r2, pc, #4	; (adr r2, 800b098 <UART_SetConfig+0x3b4>)
 800b092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b096:	bf00      	nop
 800b098:	0800b0bd 	.word	0x0800b0bd
 800b09c:	0800b0c5 	.word	0x0800b0c5
 800b0a0:	0800b0cd 	.word	0x0800b0cd
 800b0a4:	0800b0e3 	.word	0x0800b0e3
 800b0a8:	0800b0d3 	.word	0x0800b0d3
 800b0ac:	0800b0e3 	.word	0x0800b0e3
 800b0b0:	0800b0e3 	.word	0x0800b0e3
 800b0b4:	0800b0e3 	.word	0x0800b0e3
 800b0b8:	0800b0db 	.word	0x0800b0db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0bc:	f7fe fcf0 	bl	8009aa0 <HAL_RCC_GetPCLK1Freq>
 800b0c0:	6178      	str	r0, [r7, #20]
        break;
 800b0c2:	e013      	b.n	800b0ec <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0c4:	f7fe fd02 	bl	8009acc <HAL_RCC_GetPCLK2Freq>
 800b0c8:	6178      	str	r0, [r7, #20]
        break;
 800b0ca:	e00f      	b.n	800b0ec <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0cc:	4b49      	ldr	r3, [pc, #292]	; (800b1f4 <UART_SetConfig+0x510>)
 800b0ce:	617b      	str	r3, [r7, #20]
        break;
 800b0d0:	e00c      	b.n	800b0ec <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0d2:	f7fe fc4d 	bl	8009970 <HAL_RCC_GetSysClockFreq>
 800b0d6:	6178      	str	r0, [r7, #20]
        break;
 800b0d8:	e008      	b.n	800b0ec <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b0de:	617b      	str	r3, [r7, #20]
        break;
 800b0e0:	e004      	b.n	800b0ec <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	76bb      	strb	r3, [r7, #26]
        break;
 800b0ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d074      	beq.n	800b1dc <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	005a      	lsls	r2, r3, #1
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	085b      	lsrs	r3, r3, #1
 800b0fc:	441a      	add	r2, r3
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	fbb2 f3f3 	udiv	r3, r2, r3
 800b106:	b29b      	uxth	r3, r3
 800b108:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	2b0f      	cmp	r3, #15
 800b10e:	d916      	bls.n	800b13e <UART_SetConfig+0x45a>
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b116:	d212      	bcs.n	800b13e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	f023 030f 	bic.w	r3, r3, #15
 800b120:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	085b      	lsrs	r3, r3, #1
 800b126:	b29b      	uxth	r3, r3
 800b128:	f003 0307 	and.w	r3, r3, #7
 800b12c:	b29a      	uxth	r2, r3
 800b12e:	89fb      	ldrh	r3, [r7, #14]
 800b130:	4313      	orrs	r3, r2
 800b132:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	89fa      	ldrh	r2, [r7, #14]
 800b13a:	60da      	str	r2, [r3, #12]
 800b13c:	e04e      	b.n	800b1dc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800b13e:	2301      	movs	r3, #1
 800b140:	76bb      	strb	r3, [r7, #26]
 800b142:	e04b      	b.n	800b1dc <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b144:	7efb      	ldrb	r3, [r7, #27]
 800b146:	2b08      	cmp	r3, #8
 800b148:	d827      	bhi.n	800b19a <UART_SetConfig+0x4b6>
 800b14a:	a201      	add	r2, pc, #4	; (adr r2, 800b150 <UART_SetConfig+0x46c>)
 800b14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b150:	0800b175 	.word	0x0800b175
 800b154:	0800b17d 	.word	0x0800b17d
 800b158:	0800b185 	.word	0x0800b185
 800b15c:	0800b19b 	.word	0x0800b19b
 800b160:	0800b18b 	.word	0x0800b18b
 800b164:	0800b19b 	.word	0x0800b19b
 800b168:	0800b19b 	.word	0x0800b19b
 800b16c:	0800b19b 	.word	0x0800b19b
 800b170:	0800b193 	.word	0x0800b193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b174:	f7fe fc94 	bl	8009aa0 <HAL_RCC_GetPCLK1Freq>
 800b178:	6178      	str	r0, [r7, #20]
        break;
 800b17a:	e013      	b.n	800b1a4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b17c:	f7fe fca6 	bl	8009acc <HAL_RCC_GetPCLK2Freq>
 800b180:	6178      	str	r0, [r7, #20]
        break;
 800b182:	e00f      	b.n	800b1a4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b184:	4b1b      	ldr	r3, [pc, #108]	; (800b1f4 <UART_SetConfig+0x510>)
 800b186:	617b      	str	r3, [r7, #20]
        break;
 800b188:	e00c      	b.n	800b1a4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b18a:	f7fe fbf1 	bl	8009970 <HAL_RCC_GetSysClockFreq>
 800b18e:	6178      	str	r0, [r7, #20]
        break;
 800b190:	e008      	b.n	800b1a4 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b196:	617b      	str	r3, [r7, #20]
        break;
 800b198:	e004      	b.n	800b1a4 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800b19a:	2300      	movs	r3, #0
 800b19c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	76bb      	strb	r3, [r7, #26]
        break;
 800b1a2:	bf00      	nop
    }

    if (pclk != 0U)
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d018      	beq.n	800b1dc <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	085a      	lsrs	r2, r3, #1
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	441a      	add	r2, r3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1bc:	b29b      	uxth	r3, r3
 800b1be:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1c0:	693b      	ldr	r3, [r7, #16]
 800b1c2:	2b0f      	cmp	r3, #15
 800b1c4:	d908      	bls.n	800b1d8 <UART_SetConfig+0x4f4>
 800b1c6:	693b      	ldr	r3, [r7, #16]
 800b1c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1cc:	d204      	bcs.n	800b1d8 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	693a      	ldr	r2, [r7, #16]
 800b1d4:	60da      	str	r2, [r3, #12]
 800b1d6:	e001      	b.n	800b1dc <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800b1e8:	7ebb      	ldrb	r3, [r7, #26]
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	3720      	adds	r7, #32
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bdb0      	pop	{r4, r5, r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	00f42400 	.word	0x00f42400

0800b1f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b083      	sub	sp, #12
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b204:	f003 0301 	and.w	r3, r3, #1
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d00a      	beq.n	800b222 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	430a      	orrs	r2, r1
 800b220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b226:	f003 0302 	and.w	r3, r3, #2
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00a      	beq.n	800b244 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	685b      	ldr	r3, [r3, #4]
 800b234:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	430a      	orrs	r2, r1
 800b242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b248:	f003 0304 	and.w	r3, r3, #4
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d00a      	beq.n	800b266 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	430a      	orrs	r2, r1
 800b264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b26a:	f003 0308 	and.w	r3, r3, #8
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d00a      	beq.n	800b288 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	430a      	orrs	r2, r1
 800b286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b28c:	f003 0310 	and.w	r3, r3, #16
 800b290:	2b00      	cmp	r3, #0
 800b292:	d00a      	beq.n	800b2aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	430a      	orrs	r2, r1
 800b2a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ae:	f003 0320 	and.w	r3, r3, #32
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00a      	beq.n	800b2cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	430a      	orrs	r2, r1
 800b2ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d01a      	beq.n	800b30e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	430a      	orrs	r2, r1
 800b2ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b2f6:	d10a      	bne.n	800b30e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	430a      	orrs	r2, r1
 800b30c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b316:	2b00      	cmp	r3, #0
 800b318:	d00a      	beq.n	800b330 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	685b      	ldr	r3, [r3, #4]
 800b320:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	430a      	orrs	r2, r1
 800b32e:	605a      	str	r2, [r3, #4]
  }
}
 800b330:	bf00      	nop
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b086      	sub	sp, #24
 800b340:	af02      	add	r7, sp, #8
 800b342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2200      	movs	r2, #0
 800b348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b34c:	f7fc fa34 	bl	80077b8 <HAL_GetTick>
 800b350:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f003 0308 	and.w	r3, r3, #8
 800b35c:	2b08      	cmp	r3, #8
 800b35e:	d10e      	bne.n	800b37e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b360:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b364:	9300      	str	r3, [sp, #0]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2200      	movs	r2, #0
 800b36a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 f82d 	bl	800b3ce <UART_WaitOnFlagUntilTimeout>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d001      	beq.n	800b37e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b37a:	2303      	movs	r3, #3
 800b37c:	e023      	b.n	800b3c6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f003 0304 	and.w	r3, r3, #4
 800b388:	2b04      	cmp	r3, #4
 800b38a:	d10e      	bne.n	800b3aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b38c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b390:	9300      	str	r3, [sp, #0]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2200      	movs	r2, #0
 800b396:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f000 f817 	bl	800b3ce <UART_WaitOnFlagUntilTimeout>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d001      	beq.n	800b3aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	e00d      	b.n	800b3c6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2220      	movs	r2, #32
 800b3ae:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2220      	movs	r2, #32
 800b3b4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b3c4:	2300      	movs	r3, #0
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3710      	adds	r7, #16
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}

0800b3ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b3ce:	b580      	push	{r7, lr}
 800b3d0:	b084      	sub	sp, #16
 800b3d2:	af00      	add	r7, sp, #0
 800b3d4:	60f8      	str	r0, [r7, #12]
 800b3d6:	60b9      	str	r1, [r7, #8]
 800b3d8:	603b      	str	r3, [r7, #0]
 800b3da:	4613      	mov	r3, r2
 800b3dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3de:	e05e      	b.n	800b49e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3e0:	69bb      	ldr	r3, [r7, #24]
 800b3e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e6:	d05a      	beq.n	800b49e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b3e8:	f7fc f9e6 	bl	80077b8 <HAL_GetTick>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	1ad3      	subs	r3, r2, r3
 800b3f2:	69ba      	ldr	r2, [r7, #24]
 800b3f4:	429a      	cmp	r2, r3
 800b3f6:	d302      	bcc.n	800b3fe <UART_WaitOnFlagUntilTimeout+0x30>
 800b3f8:	69bb      	ldr	r3, [r7, #24]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d11b      	bne.n	800b436 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	681a      	ldr	r2, [r3, #0]
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b40c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	689a      	ldr	r2, [r3, #8]
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	f022 0201 	bic.w	r2, r2, #1
 800b41c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	2220      	movs	r2, #32
 800b422:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	2220      	movs	r2, #32
 800b428:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	2200      	movs	r2, #0
 800b42e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b432:	2303      	movs	r3, #3
 800b434:	e043      	b.n	800b4be <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f003 0304 	and.w	r3, r3, #4
 800b440:	2b00      	cmp	r3, #0
 800b442:	d02c      	beq.n	800b49e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	69db      	ldr	r3, [r3, #28]
 800b44a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b44e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b452:	d124      	bne.n	800b49e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b45c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	681a      	ldr	r2, [r3, #0]
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b46c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	689a      	ldr	r2, [r3, #8]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f022 0201 	bic.w	r2, r2, #1
 800b47c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2220      	movs	r2, #32
 800b482:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	2220      	movs	r2, #32
 800b488:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2220      	movs	r2, #32
 800b48e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2200      	movs	r2, #0
 800b496:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b49a:	2303      	movs	r3, #3
 800b49c:	e00f      	b.n	800b4be <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	69da      	ldr	r2, [r3, #28]
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	4013      	ands	r3, r2
 800b4a8:	68ba      	ldr	r2, [r7, #8]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	bf0c      	ite	eq
 800b4ae:	2301      	moveq	r3, #1
 800b4b0:	2300      	movne	r3, #0
 800b4b2:	b2db      	uxtb	r3, r3
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	79fb      	ldrb	r3, [r7, #7]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d091      	beq.n	800b3e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b4bc:	2300      	movs	r3, #0
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3710      	adds	r7, #16
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}
	...

0800b4c8 <set_mems_int_pin_a_exti>:


static void mems_int_pin_a_hardware_event_isr(void);

void set_mems_int_pin_a_exti(void)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	af00      	add	r7, sp, #0
  /* register event irq handler */
  HAL_EXTI_GetHandle(&hexti11, EXTI_LINE_11);
 800b4cc:	4909      	ldr	r1, [pc, #36]	; (800b4f4 <set_mems_int_pin_a_exti+0x2c>)
 800b4ce:	480a      	ldr	r0, [pc, #40]	; (800b4f8 <set_mems_int_pin_a_exti+0x30>)
 800b4d0:	f7fc fc0c 	bl	8007cec <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti11, HAL_EXTI_COMMON_CB_ID, mems_int_pin_a_hardware_event_isr);
 800b4d4:	4a09      	ldr	r2, [pc, #36]	; (800b4fc <set_mems_int_pin_a_exti+0x34>)
 800b4d6:	2100      	movs	r1, #0
 800b4d8:	4807      	ldr	r0, [pc, #28]	; (800b4f8 <set_mems_int_pin_a_exti+0x30>)
 800b4da:	f7fc fbed 	bl	8007cb8 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800b4de:	2200      	movs	r2, #0
 800b4e0:	2100      	movs	r1, #0
 800b4e2:	2028      	movs	r0, #40	; 0x28
 800b4e4:	f7fc fa97 	bl	8007a16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800b4e8:	2028      	movs	r0, #40	; 0x28
 800b4ea:	f7fc fab0 	bl	8007a4e <HAL_NVIC_EnableIRQ>
}
 800b4ee:	bf00      	nop
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	1600000b 	.word	0x1600000b
 800b4f8:	20000074 	.word	0x20000074
 800b4fc:	0800b501 	.word	0x0800b501

0800b500 <mems_int_pin_a_hardware_event_isr>:

static void mems_int_pin_a_hardware_event_isr(void)
{
 800b500:	b480      	push	{r7}
 800b502:	af00      	add	r7, sp, #0
  MemsEventDetected = 1;
 800b504:	4b05      	ldr	r3, [pc, #20]	; (800b51c <mems_int_pin_a_hardware_event_isr+0x1c>)
 800b506:	2201      	movs	r2, #1
 800b508:	701a      	strb	r2, [r3, #0]
  AccIntReceived = 1;
 800b50a:	4b05      	ldr	r3, [pc, #20]	; (800b520 <mems_int_pin_a_hardware_event_isr+0x20>)
 800b50c:	2201      	movs	r2, #1
 800b50e:	701a      	strb	r2, [r3, #0]

}
 800b510:	bf00      	nop
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr
 800b51a:	bf00      	nop
 800b51c:	2000034c 	.word	0x2000034c
 800b520:	20000280 	.word	0x20000280

0800b524 <CUSTOM_MOTION_SENSOR_Init>:
  *         - MOTION_ACCELERO
  *         - MOTION_MAGNETO
  * @retval BSP status
  */
int32_t CUSTOM_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b08e      	sub	sp, #56	; 0x38
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800b52e:	2300      	movs	r3, #0
 800b530:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 800b532:	2301      	movs	r3, #1
 800b534:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 800b536:	2300      	movs	r3, #0
 800b538:	62bb      	str	r3, [r7, #40]	; 0x28
  CUSTOM_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d131      	bne.n	800b5a4 <CUSTOM_MOTION_SENSOR_Init+0x80>
  {

    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_0_Probe(Functions) != BSP_ERROR_NONE)
 800b540:	6838      	ldr	r0, [r7, #0]
 800b542:	f000 f9c9 	bl	800b8d8 <LSM6DSL_0_Probe>
 800b546:	4603      	mov	r3, r0
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d002      	beq.n	800b552 <CUSTOM_MOTION_SENSOR_Init+0x2e>
      {
        return BSP_ERROR_NO_INIT;
 800b54c:	f04f 33ff 	mov.w	r3, #4294967295
 800b550:	e064      	b.n	800b61c <CUSTOM_MOTION_SENSOR_Init+0xf8>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800b552:	4a34      	ldr	r2, [pc, #208]	; (800b624 <CUSTOM_MOTION_SENSOR_Init+0x100>)
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b55a:	68db      	ldr	r3, [r3, #12]
 800b55c:	4932      	ldr	r1, [pc, #200]	; (800b628 <CUSTOM_MOTION_SENSOR_Init+0x104>)
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b564:	f107 010c 	add.w	r1, r7, #12
 800b568:	4610      	mov	r0, r2
 800b56a:	4798      	blx	r3
 800b56c:	4603      	mov	r3, r0
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d002      	beq.n	800b578 <CUSTOM_MOTION_SENSOR_Init+0x54>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800b572:	f06f 0306 	mvn.w	r3, #6
 800b576:	e051      	b.n	800b61c <CUSTOM_MOTION_SENSOR_Init+0xf8>
      }
      if (cap.Acc == 1U)
 800b578:	7b3b      	ldrb	r3, [r7, #12]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d103      	bne.n	800b586 <CUSTOM_MOTION_SENSOR_Init+0x62>
      {
        component_functions |= MOTION_ACCELERO;
 800b57e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b580:	f043 0302 	orr.w	r3, r3, #2
 800b584:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 800b586:	7b7b      	ldrb	r3, [r7, #13]
 800b588:	2b01      	cmp	r3, #1
 800b58a:	d103      	bne.n	800b594 <CUSTOM_MOTION_SENSOR_Init+0x70>
      {
        component_functions |= MOTION_GYRO;
 800b58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b58e:	f043 0301 	orr.w	r3, r3, #1
 800b592:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 800b594:	7bbb      	ldrb	r3, [r7, #14]
 800b596:	2b01      	cmp	r3, #1
 800b598:	d108      	bne.n	800b5ac <CUSTOM_MOTION_SENSOR_Init+0x88>
      {
        component_functions |= MOTION_MAGNETO;
 800b59a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b59c:	f043 0304 	orr.w	r3, r3, #4
 800b5a0:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 800b5a2:	e003      	b.n	800b5ac <CUSTOM_MOTION_SENSOR_Init+0x88>

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800b5a4:	f06f 0301 	mvn.w	r3, #1
 800b5a8:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 800b5aa:	e000      	b.n	800b5ae <CUSTOM_MOTION_SENSOR_Init+0x8a>
      break;
 800b5ac:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800b5ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d001      	beq.n	800b5b8 <CUSTOM_MOTION_SENSOR_Init+0x94>
  {
    return ret;
 800b5b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5b6:	e031      	b.n	800b61c <CUSTOM_MOTION_SENSOR_Init+0xf8>
  }

  for (i = 0; i < CUSTOM_MOTION_FUNCTIONS_NBR; i++)
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5bc:	e02a      	b.n	800b614 <CUSTOM_MOTION_SENSOR_Init+0xf0>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800b5be:	683a      	ldr	r2, [r7, #0]
 800b5c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c2:	4013      	ands	r3, r2
 800b5c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d11e      	bne.n	800b608 <CUSTOM_MOTION_SENSOR_Init+0xe4>
 800b5ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b5cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ce:	4013      	ands	r3, r2
 800b5d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d118      	bne.n	800b608 <CUSTOM_MOTION_SENSOR_Init+0xe4>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800b5d6:	4a15      	ldr	r2, [pc, #84]	; (800b62c <CUSTOM_MOTION_SENSOR_Init+0x108>)
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b5de:	4814      	ldr	r0, [pc, #80]	; (800b630 <CUSTOM_MOTION_SENSOR_Init+0x10c>)
 800b5e0:	687a      	ldr	r2, [r7, #4]
 800b5e2:	4613      	mov	r3, r2
 800b5e4:	005b      	lsls	r3, r3, #1
 800b5e6:	4413      	add	r3, r2
 800b5e8:	440b      	add	r3, r1
 800b5ea:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	490d      	ldr	r1, [pc, #52]	; (800b628 <CUSTOM_MOTION_SENSOR_Init+0x104>)
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b5f8:	4610      	mov	r0, r2
 800b5fa:	4798      	blx	r3
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d002      	beq.n	800b608 <CUSTOM_MOTION_SENSOR_Init+0xe4>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800b602:	f06f 0304 	mvn.w	r3, #4
 800b606:	e009      	b.n	800b61c <CUSTOM_MOTION_SENSOR_Init+0xf8>
      }
    }
    function = function << 1;
 800b608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b60a:	005b      	lsls	r3, r3, #1
 800b60c:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < CUSTOM_MOTION_FUNCTIONS_NBR; i++)
 800b60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b610:	3301      	adds	r3, #1
 800b612:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b616:	2b02      	cmp	r3, #2
 800b618:	d9d1      	bls.n	800b5be <CUSTOM_MOTION_SENSOR_Init+0x9a>
  }

  return ret;
 800b61a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3738      	adds	r7, #56	; 0x38
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}
 800b624:	2000035c 	.word	0x2000035c
 800b628:	20004518 	.word	0x20004518
 800b62c:	2000007c 	.word	0x2000007c
 800b630:	20000350 	.word	0x20000350

0800b634 <CUSTOM_MOTION_SENSOR_Enable>:
 *         - MOTION_ACCELERO
 *         - MOTION_MAGNETO
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b084      	sub	sp, #16
 800b638:	af00      	add	r7, sp, #0
 800b63a:	6078      	str	r0, [r7, #4]
 800b63c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d003      	beq.n	800b64c <CUSTOM_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b644:	f06f 0301 	mvn.w	r3, #1
 800b648:	60fb      	str	r3, [r7, #12]
 800b64a:	e028      	b.n	800b69e <CUSTOM_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800b64c:	4a16      	ldr	r2, [pc, #88]	; (800b6a8 <CUSTOM_MOTION_SENSOR_Enable+0x74>)
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	4013      	ands	r3, r2
 800b658:	683a      	ldr	r2, [r7, #0]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d11c      	bne.n	800b698 <CUSTOM_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800b65e:	4a13      	ldr	r2, [pc, #76]	; (800b6ac <CUSTOM_MOTION_SENSOR_Enable+0x78>)
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b666:	4812      	ldr	r0, [pc, #72]	; (800b6b0 <CUSTOM_MOTION_SENSOR_Enable+0x7c>)
 800b668:	687a      	ldr	r2, [r7, #4]
 800b66a:	4613      	mov	r3, r2
 800b66c:	005b      	lsls	r3, r3, #1
 800b66e:	4413      	add	r3, r2
 800b670:	440b      	add	r3, r1
 800b672:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	490e      	ldr	r1, [pc, #56]	; (800b6b4 <CUSTOM_MOTION_SENSOR_Enable+0x80>)
 800b67a:	687a      	ldr	r2, [r7, #4]
 800b67c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b680:	4610      	mov	r0, r2
 800b682:	4798      	blx	r3
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d003      	beq.n	800b692 <CUSTOM_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b68a:	f06f 0304 	mvn.w	r3, #4
 800b68e:	60fb      	str	r3, [r7, #12]
 800b690:	e005      	b.n	800b69e <CUSTOM_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b692:	2300      	movs	r3, #0
 800b694:	60fb      	str	r3, [r7, #12]
 800b696:	e002      	b.n	800b69e <CUSTOM_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800b698:	f06f 0301 	mvn.w	r3, #1
 800b69c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800b69e:	68fb      	ldr	r3, [r7, #12]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}
 800b6a8:	20000360 	.word	0x20000360
 800b6ac:	2000007c 	.word	0x2000007c
 800b6b0:	20000350 	.word	0x20000350
 800b6b4:	20004518 	.word	0x20004518

0800b6b8 <CUSTOM_MOTION_SENSOR_Disable>:
 *         - MOTION_ACCELERO
 *         - MOTION_MAGNETO
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Disable(uint32_t Instance, uint32_t Function)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d003      	beq.n	800b6d0 <CUSTOM_MOTION_SENSOR_Disable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b6c8:	f06f 0301 	mvn.w	r3, #1
 800b6cc:	60fb      	str	r3, [r7, #12]
 800b6ce:	e028      	b.n	800b722 <CUSTOM_MOTION_SENSOR_Disable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800b6d0:	4a16      	ldr	r2, [pc, #88]	; (800b72c <CUSTOM_MOTION_SENSOR_Disable+0x74>)
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	4013      	ands	r3, r2
 800b6dc:	683a      	ldr	r2, [r7, #0]
 800b6de:	429a      	cmp	r2, r3
 800b6e0:	d11c      	bne.n	800b71c <CUSTOM_MOTION_SENSOR_Disable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Disable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800b6e2:	4a13      	ldr	r2, [pc, #76]	; (800b730 <CUSTOM_MOTION_SENSOR_Disable+0x78>)
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b6ea:	4812      	ldr	r0, [pc, #72]	; (800b734 <CUSTOM_MOTION_SENSOR_Disable+0x7c>)
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	005b      	lsls	r3, r3, #1
 800b6f2:	4413      	add	r3, r2
 800b6f4:	440b      	add	r3, r1
 800b6f6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	490e      	ldr	r1, [pc, #56]	; (800b738 <CUSTOM_MOTION_SENSOR_Disable+0x80>)
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b704:	4610      	mov	r0, r2
 800b706:	4798      	blx	r3
 800b708:	4603      	mov	r3, r0
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d003      	beq.n	800b716 <CUSTOM_MOTION_SENSOR_Disable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b70e:	f06f 0304 	mvn.w	r3, #4
 800b712:	60fb      	str	r3, [r7, #12]
 800b714:	e005      	b.n	800b722 <CUSTOM_MOTION_SENSOR_Disable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b716:	2300      	movs	r3, #0
 800b718:	60fb      	str	r3, [r7, #12]
 800b71a:	e002      	b.n	800b722 <CUSTOM_MOTION_SENSOR_Disable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800b71c:	f06f 0301 	mvn.w	r3, #1
 800b720:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800b722:	68fb      	ldr	r3, [r7, #12]
}
 800b724:	4618      	mov	r0, r3
 800b726:	3710      	adds	r7, #16
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}
 800b72c:	20000360 	.word	0x20000360
 800b730:	2000007c 	.word	0x2000007c
 800b734:	20000350 	.word	0x20000350
 800b738:	20004518 	.word	0x20004518

0800b73c <CUSTOM_MOTION_SENSOR_GetAxesRaw>:
 *         - MOTION_MAGNETO
 * @param  Axes pointer to axes raw data structure
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_GetAxesRaw(uint32_t Instance, uint32_t Function, CUSTOM_MOTION_SENSOR_AxesRaw_t *Axes)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b086      	sub	sp, #24
 800b740:	af00      	add	r7, sp, #0
 800b742:	60f8      	str	r0, [r7, #12]
 800b744:	60b9      	str	r1, [r7, #8]
 800b746:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d003      	beq.n	800b756 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b74e:	f06f 0301 	mvn.w	r3, #1
 800b752:	617b      	str	r3, [r7, #20]
 800b754:	e029      	b.n	800b7aa <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800b756:	4a17      	ldr	r2, [pc, #92]	; (800b7b4 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x78>)
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	4013      	ands	r3, r2
 800b762:	68ba      	ldr	r2, [r7, #8]
 800b764:	429a      	cmp	r2, r3
 800b766:	d11d      	bne.n	800b7a4 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxesRaw(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 800b768:	4a13      	ldr	r2, [pc, #76]	; (800b7b8 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x7c>)
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b770:	4812      	ldr	r0, [pc, #72]	; (800b7bc <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x80>)
 800b772:	68fa      	ldr	r2, [r7, #12]
 800b774:	4613      	mov	r3, r2
 800b776:	005b      	lsls	r3, r3, #1
 800b778:	4413      	add	r3, r2
 800b77a:	440b      	add	r3, r1
 800b77c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b780:	6a1b      	ldr	r3, [r3, #32]
 800b782:	490f      	ldr	r1, [pc, #60]	; (800b7c0 <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x84>)
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b78a:	6879      	ldr	r1, [r7, #4]
 800b78c:	4610      	mov	r0, r2
 800b78e:	4798      	blx	r3
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	d003      	beq.n	800b79e <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b796:	f06f 0304 	mvn.w	r3, #4
 800b79a:	617b      	str	r3, [r7, #20]
 800b79c:	e005      	b.n	800b7aa <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	617b      	str	r3, [r7, #20]
 800b7a2:	e002      	b.n	800b7aa <CUSTOM_MOTION_SENSOR_GetAxesRaw+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800b7a4:	f06f 0301 	mvn.w	r3, #1
 800b7a8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800b7aa:	697b      	ldr	r3, [r7, #20]
}
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	3718      	adds	r7, #24
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}
 800b7b4:	20000360 	.word	0x20000360
 800b7b8:	2000007c 	.word	0x2000007c
 800b7bc:	20000350 	.word	0x20000350
 800b7c0:	20004518 	.word	0x20004518

0800b7c4 <CUSTOM_MOTION_SENSOR_SetOutputDataRate>:
 *         - MOTION_MAGNETO
 * @param  Odr Output Data Rate value to be set
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_SetOutputDataRate(uint32_t Instance, uint32_t Function, float Odr)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b086      	sub	sp, #24
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	60f8      	str	r0, [r7, #12]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d003      	beq.n	800b7e0 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b7d8:	f06f 0301 	mvn.w	r3, #1
 800b7dc:	617b      	str	r3, [r7, #20]
 800b7de:	e02a      	b.n	800b836 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x72>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800b7e0:	4a17      	ldr	r2, [pc, #92]	; (800b840 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x7c>)
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	4013      	ands	r3, r2
 800b7ec:	68ba      	ldr	r2, [r7, #8]
 800b7ee:	429a      	cmp	r2, r3
 800b7f0:	d11e      	bne.n	800b830 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x6c>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 800b7f2:	4a14      	ldr	r2, [pc, #80]	; (800b844 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x80>)
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b7fa:	4813      	ldr	r0, [pc, #76]	; (800b848 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x84>)
 800b7fc:	68fa      	ldr	r2, [r7, #12]
 800b7fe:	4613      	mov	r3, r2
 800b800:	005b      	lsls	r3, r3, #1
 800b802:	4413      	add	r3, r2
 800b804:	440b      	add	r3, r1
 800b806:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b80a:	691b      	ldr	r3, [r3, #16]
 800b80c:	490f      	ldr	r1, [pc, #60]	; (800b84c <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x88>)
 800b80e:	68fa      	ldr	r2, [r7, #12]
 800b810:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b814:	ed97 0a01 	vldr	s0, [r7, #4]
 800b818:	4610      	mov	r0, r2
 800b81a:	4798      	blx	r3
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d003      	beq.n	800b82a <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x66>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b822:	f06f 0304 	mvn.w	r3, #4
 800b826:	617b      	str	r3, [r7, #20]
 800b828:	e005      	b.n	800b836 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b82a:	2300      	movs	r3, #0
 800b82c:	617b      	str	r3, [r7, #20]
 800b82e:	e002      	b.n	800b836 <CUSTOM_MOTION_SENSOR_SetOutputDataRate+0x72>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800b830:	f06f 0301 	mvn.w	r3, #1
 800b834:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800b836:	697b      	ldr	r3, [r7, #20]
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3718      	adds	r7, #24
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}
 800b840:	20000360 	.word	0x20000360
 800b844:	2000007c 	.word	0x2000007c
 800b848:	20000350 	.word	0x20000350
 800b84c:	20004518 	.word	0x20004518

0800b850 <CUSTOM_MOTION_SENSOR_SetFullScale>:
 *         - MOTION_MAGNETO
 * @param  Fullscale Fullscale value to be set
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_SetFullScale(uint32_t Instance, uint32_t Function, int32_t Fullscale)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b086      	sub	sp, #24
 800b854:	af00      	add	r7, sp, #0
 800b856:	60f8      	str	r0, [r7, #12]
 800b858:	60b9      	str	r1, [r7, #8]
 800b85a:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_MOTION_INSTANCES_NBR)
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d003      	beq.n	800b86a <CUSTOM_MOTION_SENSOR_SetFullScale+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800b862:	f06f 0301 	mvn.w	r3, #1
 800b866:	617b      	str	r3, [r7, #20]
 800b868:	e029      	b.n	800b8be <CUSTOM_MOTION_SENSOR_SetFullScale+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800b86a:	4a17      	ldr	r2, [pc, #92]	; (800b8c8 <CUSTOM_MOTION_SENSOR_SetFullScale+0x78>)
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	4013      	ands	r3, r2
 800b876:	68ba      	ldr	r2, [r7, #8]
 800b878:	429a      	cmp	r2, r3
 800b87a:	d11d      	bne.n	800b8b8 <CUSTOM_MOTION_SENSOR_SetFullScale+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->SetFullScale(MotionCompObj[Instance], Fullscale) != BSP_ERROR_NONE)
 800b87c:	4a13      	ldr	r2, [pc, #76]	; (800b8cc <CUSTOM_MOTION_SENSOR_SetFullScale+0x7c>)
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b884:	4812      	ldr	r0, [pc, #72]	; (800b8d0 <CUSTOM_MOTION_SENSOR_SetFullScale+0x80>)
 800b886:	68fa      	ldr	r2, [r7, #12]
 800b888:	4613      	mov	r3, r2
 800b88a:	005b      	lsls	r3, r3, #1
 800b88c:	4413      	add	r3, r2
 800b88e:	440b      	add	r3, r1
 800b890:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800b894:	699b      	ldr	r3, [r3, #24]
 800b896:	490f      	ldr	r1, [pc, #60]	; (800b8d4 <CUSTOM_MOTION_SENSOR_SetFullScale+0x84>)
 800b898:	68fa      	ldr	r2, [r7, #12]
 800b89a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b89e:	6879      	ldr	r1, [r7, #4]
 800b8a0:	4610      	mov	r0, r2
 800b8a2:	4798      	blx	r3
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d003      	beq.n	800b8b2 <CUSTOM_MOTION_SENSOR_SetFullScale+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b8aa:	f06f 0304 	mvn.w	r3, #4
 800b8ae:	617b      	str	r3, [r7, #20]
 800b8b0:	e005      	b.n	800b8be <CUSTOM_MOTION_SENSOR_SetFullScale+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	617b      	str	r3, [r7, #20]
 800b8b6:	e002      	b.n	800b8be <CUSTOM_MOTION_SENSOR_SetFullScale+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800b8b8:	f06f 0301 	mvn.w	r3, #1
 800b8bc:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800b8be:	697b      	ldr	r3, [r7, #20]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3718      	adds	r7, #24
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	20000360 	.word	0x20000360
 800b8cc:	2000007c 	.word	0x2000007c
 800b8d0:	20000350 	.word	0x20000350
 800b8d4:	20004518 	.word	0x20004518

0800b8d8 <LSM6DSL_0_Probe>:
 * @param  Functions Motion sensor functions. Could be :
 *         - MOTION_GYRO and/or MOTION_ACCELERO
 * @retval BSP status
 */
static int32_t LSM6DSL_0_Probe(uint32_t Functions)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b092      	sub	sp, #72	; 0x48
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
  LSM6DSL_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSL_Object_t lsm6dsl_obj_0;
  LSM6DSL_Capabilities_t  cap;
  int32_t                 ret = BSP_ERROR_NONE;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the driver */
  io_ctx.BusType     = LSM6DSL_I2C_BUS; /* I2C */
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM6DSL_I2C_ADD_L; /* SA0 = GND */
 800b8e8:	23d5      	movs	r3, #213	; 0xd5
 800b8ea:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = CUSTOM_LSM6DSL_0_I2C_Init;
 800b8ee:	4b4a      	ldr	r3, [pc, #296]	; (800ba18 <LSM6DSL_0_Probe+0x140>)
 800b8f0:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = CUSTOM_LSM6DSL_0_I2C_DeInit;
 800b8f2:	4b4a      	ldr	r3, [pc, #296]	; (800ba1c <LSM6DSL_0_Probe+0x144>)
 800b8f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = CUSTOM_LSM6DSL_0_I2C_ReadReg;
 800b8f6:	4b4a      	ldr	r3, [pc, #296]	; (800ba20 <LSM6DSL_0_Probe+0x148>)
 800b8f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = CUSTOM_LSM6DSL_0_I2C_WriteReg;
 800b8fa:	4b4a      	ldr	r3, [pc, #296]	; (800ba24 <LSM6DSL_0_Probe+0x14c>)
 800b8fc:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = BSP_GetTick;
 800b8fe:	4b4a      	ldr	r3, [pc, #296]	; (800ba28 <LSM6DSL_0_Probe+0x150>)
 800b900:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM6DSL_RegisterBusIO(&lsm6dsl_obj_0, &io_ctx) != LSM6DSL_OK)
 800b902:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800b906:	4619      	mov	r1, r3
 800b908:	4848      	ldr	r0, [pc, #288]	; (800ba2c <LSM6DSL_0_Probe+0x154>)
 800b90a:	f7f6 ffa9 	bl	8002860 <LSM6DSL_RegisterBusIO>
 800b90e:	4603      	mov	r3, r0
 800b910:	2b00      	cmp	r3, #0
 800b912:	d003      	beq.n	800b91c <LSM6DSL_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b914:	f06f 0306 	mvn.w	r3, #6
 800b918:	647b      	str	r3, [r7, #68]	; 0x44
 800b91a:	e077      	b.n	800ba0c <LSM6DSL_0_Probe+0x134>
  }
  else if (LSM6DSL_ReadID(&lsm6dsl_obj_0, &id) != LSM6DSL_OK)
 800b91c:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800b920:	4619      	mov	r1, r3
 800b922:	4842      	ldr	r0, [pc, #264]	; (800ba2c <LSM6DSL_0_Probe+0x154>)
 800b924:	f7f7 f892 	bl	8002a4c <LSM6DSL_ReadID>
 800b928:	4603      	mov	r3, r0
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d003      	beq.n	800b936 <LSM6DSL_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b92e:	f06f 0306 	mvn.w	r3, #6
 800b932:	647b      	str	r3, [r7, #68]	; 0x44
 800b934:	e06a      	b.n	800ba0c <LSM6DSL_0_Probe+0x134>
  }
  else if (id != LSM6DSL_ID)
 800b936:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b93a:	2b6a      	cmp	r3, #106	; 0x6a
 800b93c:	d003      	beq.n	800b946 <LSM6DSL_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800b93e:	f06f 0306 	mvn.w	r3, #6
 800b942:	647b      	str	r3, [r7, #68]	; 0x44
 800b944:	e062      	b.n	800ba0c <LSM6DSL_0_Probe+0x134>
  }
  else
  {
    (void)LSM6DSL_GetCapabilities(&lsm6dsl_obj_0, &cap);
 800b946:	f107 0308 	add.w	r3, r7, #8
 800b94a:	4619      	mov	r1, r3
 800b94c:	4837      	ldr	r0, [pc, #220]	; (800ba2c <LSM6DSL_0_Probe+0x154>)
 800b94e:	f7f7 f893 	bl	8002a78 <LSM6DSL_GetCapabilities>
    MotionCtx[CUSTOM_LSM6DSL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 800b952:	7a7b      	ldrb	r3, [r7, #9]
 800b954:	461a      	mov	r2, r3
 800b956:	7a3b      	ldrb	r3, [r7, #8]
 800b958:	005b      	lsls	r3, r3, #1
 800b95a:	431a      	orrs	r2, r3
 800b95c:	7abb      	ldrb	r3, [r7, #10]
 800b95e:	009b      	lsls	r3, r3, #2
 800b960:	4313      	orrs	r3, r2
 800b962:	4a33      	ldr	r2, [pc, #204]	; (800ba30 <LSM6DSL_0_Probe+0x158>)
 800b964:	6013      	str	r3, [r2, #0]

    MotionCompObj[CUSTOM_LSM6DSL_0] = &lsm6dsl_obj_0;
 800b966:	4b33      	ldr	r3, [pc, #204]	; (800ba34 <LSM6DSL_0_Probe+0x15c>)
 800b968:	4a30      	ldr	r2, [pc, #192]	; (800ba2c <LSM6DSL_0_Probe+0x154>)
 800b96a:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[CUSTOM_LSM6DSL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSL_COMMON_Driver;
 800b96c:	4b32      	ldr	r3, [pc, #200]	; (800ba38 <LSM6DSL_0_Probe+0x160>)
 800b96e:	4a33      	ldr	r2, [pc, #204]	; (800ba3c <LSM6DSL_0_Probe+0x164>)
 800b970:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 800b972:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b974:	2b00      	cmp	r3, #0
 800b976:	d11d      	bne.n	800b9b4 <LSM6DSL_0_Probe+0xdc>
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f003 0301 	and.w	r3, r3, #1
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d018      	beq.n	800b9b4 <LSM6DSL_0_Probe+0xdc>
 800b982:	7a7b      	ldrb	r3, [r7, #9]
 800b984:	2b01      	cmp	r3, #1
 800b986:	d115      	bne.n	800b9b4 <LSM6DSL_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[CUSTOM_LSM6DSL_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSL_GYRO_Driver;
 800b988:	4b2d      	ldr	r3, [pc, #180]	; (800ba40 <LSM6DSL_0_Probe+0x168>)
 800b98a:	685b      	ldr	r3, [r3, #4]
 800b98c:	4a2d      	ldr	r2, [pc, #180]	; (800ba44 <LSM6DSL_0_Probe+0x16c>)
 800b98e:	492e      	ldr	r1, [pc, #184]	; (800ba48 <LSM6DSL_0_Probe+0x170>)
 800b990:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[CUSTOM_LSM6DSL_0]->Init(MotionCompObj[CUSTOM_LSM6DSL_0]) != LSM6DSL_OK)
 800b994:	4b28      	ldr	r3, [pc, #160]	; (800ba38 <LSM6DSL_0_Probe+0x160>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	4a26      	ldr	r2, [pc, #152]	; (800ba34 <LSM6DSL_0_Probe+0x15c>)
 800b99c:	6812      	ldr	r2, [r2, #0]
 800b99e:	4610      	mov	r0, r2
 800b9a0:	4798      	blx	r3
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d003      	beq.n	800b9b0 <LSM6DSL_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b9a8:	f06f 0304 	mvn.w	r3, #4
 800b9ac:	647b      	str	r3, [r7, #68]	; 0x44
 800b9ae:	e001      	b.n	800b9b4 <LSM6DSL_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800b9b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d11d      	bne.n	800b9f6 <LSM6DSL_0_Probe+0x11e>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f003 0302 	and.w	r3, r3, #2
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d018      	beq.n	800b9f6 <LSM6DSL_0_Probe+0x11e>
 800b9c4:	7a3b      	ldrb	r3, [r7, #8]
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d115      	bne.n	800b9f6 <LSM6DSL_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[CUSTOM_LSM6DSL_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSL_ACC_Driver;
 800b9ca:	4b1d      	ldr	r3, [pc, #116]	; (800ba40 <LSM6DSL_0_Probe+0x168>)
 800b9cc:	689b      	ldr	r3, [r3, #8]
 800b9ce:	4a1d      	ldr	r2, [pc, #116]	; (800ba44 <LSM6DSL_0_Probe+0x16c>)
 800b9d0:	491e      	ldr	r1, [pc, #120]	; (800ba4c <LSM6DSL_0_Probe+0x174>)
 800b9d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[CUSTOM_LSM6DSL_0]->Init(MotionCompObj[CUSTOM_LSM6DSL_0]) != LSM6DSL_OK)
 800b9d6:	4b18      	ldr	r3, [pc, #96]	; (800ba38 <LSM6DSL_0_Probe+0x160>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	4a15      	ldr	r2, [pc, #84]	; (800ba34 <LSM6DSL_0_Probe+0x15c>)
 800b9de:	6812      	ldr	r2, [r2, #0]
 800b9e0:	4610      	mov	r0, r2
 800b9e2:	4798      	blx	r3
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d003      	beq.n	800b9f2 <LSM6DSL_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800b9ea:	f06f 0304 	mvn.w	r3, #4
 800b9ee:	647b      	str	r3, [r7, #68]	; 0x44
 800b9f0:	e001      	b.n	800b9f6 <LSM6DSL_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800b9f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d107      	bne.n	800ba0c <LSM6DSL_0_Probe+0x134>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f003 0304 	and.w	r3, r3, #4
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d002      	beq.n	800ba0c <LSM6DSL_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800ba06:	f06f 0304 	mvn.w	r3, #4
 800ba0a:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 800ba0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3748      	adds	r7, #72	; 0x48
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	08002559 	.word	0x08002559
 800ba1c:	080025d5 	.word	0x080025d5
 800ba20:	08002689 	.word	0x08002689
 800ba24:	08002625 	.word	0x08002625
 800ba28:	080026ed 	.word	0x080026ed
 800ba2c:	20000364 	.word	0x20000364
 800ba30:	20000360 	.word	0x20000360
 800ba34:	20004518 	.word	0x20004518
 800ba38:	2000035c 	.word	0x2000035c
 800ba3c:	20000014 	.word	0x20000014
 800ba40:	2000007c 	.word	0x2000007c
 800ba44:	20000350 	.word	0x20000350
 800ba48:	20000048 	.word	0x20000048
 800ba4c:	20000024 	.word	0x20000024

0800ba50 <CUSTOM_MOTION_SENSOR_Read_Register>:
 * @param  Reg address to be read
 * @param  Data pointer where the value is written to
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Read_Register(uint32_t Instance, uint8_t Reg, uint8_t *Data)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b086      	sub	sp, #24
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	60f8      	str	r0, [r7, #12]
 800ba58:	460b      	mov	r3, r1
 800ba5a:	607a      	str	r2, [r7, #4]
 800ba5c:	72fb      	strb	r3, [r7, #11]
  int32_t ret;

  switch (Instance)
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d112      	bne.n	800ba8a <CUSTOM_MOTION_SENSOR_Read_Register+0x3a>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_Read_Reg(MotionCompObj[Instance], Reg, Data) != BSP_ERROR_NONE)
 800ba64:	4a0d      	ldr	r2, [pc, #52]	; (800ba9c <CUSTOM_MOTION_SENSOR_Read_Register+0x4c>)
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba6c:	7af9      	ldrb	r1, [r7, #11]
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7f7 fc78 	bl	8003366 <LSM6DSL_Read_Reg>
 800ba76:	4603      	mov	r3, r0
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d003      	beq.n	800ba84 <CUSTOM_MOTION_SENSOR_Read_Register+0x34>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800ba7c:	f06f 0304 	mvn.w	r3, #4
 800ba80:	617b      	str	r3, [r7, #20]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800ba82:	e006      	b.n	800ba92 <CUSTOM_MOTION_SENSOR_Read_Register+0x42>
        ret = BSP_ERROR_NONE;
 800ba84:	2300      	movs	r3, #0
 800ba86:	617b      	str	r3, [r7, #20]
      break;
 800ba88:	e003      	b.n	800ba92 <CUSTOM_MOTION_SENSOR_Read_Register+0x42>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800ba8a:	f06f 0301 	mvn.w	r3, #1
 800ba8e:	617b      	str	r3, [r7, #20]
      break;
 800ba90:	bf00      	nop
  }

  return ret;
 800ba92:	697b      	ldr	r3, [r7, #20]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3718      	adds	r7, #24
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	20004518 	.word	0x20004518

0800baa0 <CUSTOM_MOTION_SENSOR_Write_Register>:
 * @param  Reg address to be read
 * @param  Data value to be written
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Write_Register(uint32_t Instance, uint8_t Reg, uint8_t Data)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b084      	sub	sp, #16
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	460b      	mov	r3, r1
 800baaa:	70fb      	strb	r3, [r7, #3]
 800baac:	4613      	mov	r3, r2
 800baae:	70bb      	strb	r3, [r7, #2]
  int32_t ret;

  switch (Instance)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d112      	bne.n	800badc <CUSTOM_MOTION_SENSOR_Write_Register+0x3c>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_Write_Reg(MotionCompObj[Instance], Reg, Data) != BSP_ERROR_NONE)
 800bab6:	4a0e      	ldr	r2, [pc, #56]	; (800baf0 <CUSTOM_MOTION_SENSOR_Write_Register+0x50>)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800babe:	78ba      	ldrb	r2, [r7, #2]
 800bac0:	78f9      	ldrb	r1, [r7, #3]
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7f7 fc69 	bl	800339a <LSM6DSL_Write_Reg>
 800bac8:	4603      	mov	r3, r0
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d003      	beq.n	800bad6 <CUSTOM_MOTION_SENSOR_Write_Register+0x36>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bace:	f06f 0304 	mvn.w	r3, #4
 800bad2:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bad4:	e006      	b.n	800bae4 <CUSTOM_MOTION_SENSOR_Write_Register+0x44>
        ret = BSP_ERROR_NONE;
 800bad6:	2300      	movs	r3, #0
 800bad8:	60fb      	str	r3, [r7, #12]
      break;
 800bada:	e003      	b.n	800bae4 <CUSTOM_MOTION_SENSOR_Write_Register+0x44>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800badc:	f06f 0301 	mvn.w	r3, #1
 800bae0:	60fb      	str	r3, [r7, #12]
      break;
 800bae2:	bf00      	nop
  }

  return ret;
 800bae4:	68fb      	ldr	r3, [r7, #12]
}
 800bae6:	4618      	mov	r0, r3
 800bae8:	3710      	adds	r7, #16
 800baea:	46bd      	mov	sp, r7
 800baec:	bd80      	pop	{r7, pc}
 800baee:	bf00      	nop
 800baf0:	20004518 	.word	0x20004518

0800baf4 <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples>:
 * @param  Instance the device instance
 * @param  NumSamples number of unread FIFO samples
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples(uint32_t Instance, uint16_t *NumSamples)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d111      	bne.n	800bb28 <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples+0x34>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Get_Num_Samples(MotionCompObj[Instance], NumSamples) != BSP_ERROR_NONE)
 800bb04:	4a0d      	ldr	r2, [pc, #52]	; (800bb3c <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples+0x48>)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb0c:	6839      	ldr	r1, [r7, #0]
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f7f7 fcb6 	bl	8003480 <LSM6DSL_FIFO_Get_Num_Samples>
 800bb14:	4603      	mov	r3, r0
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d003      	beq.n	800bb22 <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bb1a:	f06f 0304 	mvn.w	r3, #4
 800bb1e:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bb20:	e006      	b.n	800bb30 <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples+0x3c>
        ret = BSP_ERROR_NONE;
 800bb22:	2300      	movs	r3, #0
 800bb24:	60fb      	str	r3, [r7, #12]
      break;
 800bb26:	e003      	b.n	800bb30 <CUSTOM_MOTION_SENSOR_FIFO_Get_Num_Samples+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bb28:	f06f 0301 	mvn.w	r3, #1
 800bb2c:	60fb      	str	r3, [r7, #12]
      break;
 800bb2e:	bf00      	nop
  }

  return ret;
 800bb30:	68fb      	ldr	r3, [r7, #12]
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3710      	adds	r7, #16
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	20004518 	.word	0x20004518

0800bb40 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation>:
 * @param  Function Motion sensor function
 * @param  Decimation FIFO decimation
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation(uint32_t Instance, uint32_t Function, uint8_t Decimation)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b086      	sub	sp, #24
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	60f8      	str	r0, [r7, #12]
 800bb48:	60b9      	str	r1, [r7, #8]
 800bb4a:	4613      	mov	r3, r2
 800bb4c:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  switch (Instance)
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d133      	bne.n	800bbbc <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x7c>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if ((Function & MOTION_ACCELERO) == MOTION_ACCELERO)
 800bb54:	68bb      	ldr	r3, [r7, #8]
 800bb56:	f003 0302 	and.w	r3, r3, #2
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d012      	beq.n	800bb84 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x44>
      {
        if (LSM6DSL_FIFO_ACC_Set_Decimation(MotionCompObj[Instance], Decimation) != BSP_ERROR_NONE)
 800bb5e:	4a1c      	ldr	r2, [pc, #112]	; (800bbd0 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x90>)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb66:	79fa      	ldrb	r2, [r7, #7]
 800bb68:	4611      	mov	r1, r2
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f7f7 fdf2 	bl	8003754 <LSM6DSL_FIFO_ACC_Set_Decimation>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d003      	beq.n	800bb7e <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x3e>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800bb76:	f06f 0304 	mvn.w	r3, #4
 800bb7a:	617b      	str	r3, [r7, #20]
      }
      else
      {
        ret = BSP_ERROR_WRONG_PARAM;
      }
      break;
 800bb7c:	e022      	b.n	800bbc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x84>
          ret = BSP_ERROR_NONE;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	617b      	str	r3, [r7, #20]
      break;
 800bb82:	e01f      	b.n	800bbc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x84>
      else if ((Function & MOTION_GYRO) == MOTION_GYRO)
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	f003 0301 	and.w	r3, r3, #1
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d012      	beq.n	800bbb4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x74>
        if (LSM6DSL_FIFO_GYRO_Set_Decimation(MotionCompObj[Instance], Decimation) != BSP_ERROR_NONE)
 800bb8e:	4a10      	ldr	r2, [pc, #64]	; (800bbd0 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x90>)
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb96:	79fa      	ldrb	r2, [r7, #7]
 800bb98:	4611      	mov	r1, r2
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	f7f7 fe42 	bl	8003824 <LSM6DSL_FIFO_GYRO_Set_Decimation>
 800bba0:	4603      	mov	r3, r0
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d003      	beq.n	800bbae <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x6e>
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800bba6:	f06f 0304 	mvn.w	r3, #4
 800bbaa:	617b      	str	r3, [r7, #20]
      break;
 800bbac:	e00a      	b.n	800bbc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x84>
          ret = BSP_ERROR_NONE;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	617b      	str	r3, [r7, #20]
      break;
 800bbb2:	e007      	b.n	800bbc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x84>
        ret = BSP_ERROR_WRONG_PARAM;
 800bbb4:	f06f 0301 	mvn.w	r3, #1
 800bbb8:	617b      	str	r3, [r7, #20]
      break;
 800bbba:	e003      	b.n	800bbc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Decimation+0x84>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bbbc:	f06f 0301 	mvn.w	r3, #1
 800bbc0:	617b      	str	r3, [r7, #20]
      break;
 800bbc2:	bf00      	nop
  }

  return ret;
 800bbc4:	697b      	ldr	r3, [r7, #20]
}
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	3718      	adds	r7, #24
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
 800bbce:	bf00      	nop
 800bbd0:	20004518 	.word	0x20004518

0800bbd4 <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value>:
 * @param  Instance the device instance
 * @param  Odr FIFO ODR value
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value(uint32_t Instance, float Odr)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b084      	sub	sp, #16
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
 800bbdc:	ed87 0a00 	vstr	s0, [r7]
  int32_t ret;

  switch (Instance)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d112      	bne.n	800bc0c <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value+0x38>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Set_ODR_Value(MotionCompObj[Instance], Odr) != BSP_ERROR_NONE)
 800bbe6:	4a0e      	ldr	r2, [pc, #56]	; (800bc20 <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value+0x4c>)
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbee:	ed97 0a00 	vldr	s0, [r7]
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7f7 fc5a 	bl	80034ac <LSM6DSL_FIFO_Set_ODR_Value>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d003      	beq.n	800bc06 <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bbfe:	f06f 0304 	mvn.w	r3, #4
 800bc02:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bc04:	e006      	b.n	800bc14 <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value+0x40>
        ret = BSP_ERROR_NONE;
 800bc06:	2300      	movs	r3, #0
 800bc08:	60fb      	str	r3, [r7, #12]
      break;
 800bc0a:	e003      	b.n	800bc14 <CUSTOM_MOTION_SENSOR_FIFO_Set_ODR_Value+0x40>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bc0c:	f06f 0301 	mvn.w	r3, #1
 800bc10:	60fb      	str	r3, [r7, #12]
      break;
 800bc12:	bf00      	nop
  }

  return ret;
 800bc14:	68fb      	ldr	r3, [r7, #12]
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	3710      	adds	r7, #16
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}
 800bc1e:	bf00      	nop
 800bc20:	20004518 	.word	0x20004518

0800bc24 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full>:
 * @param  Instance the device instance
 * @param  Status FIFO full interrupt on INT1 pin
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full(uint32_t Instance, uint8_t Status)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  switch (Instance)
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d112      	bne.n	800bc5c <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full+0x38>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Set_INT1_FIFO_Full(MotionCompObj[Instance], Status) != BSP_ERROR_NONE)
 800bc36:	4a0e      	ldr	r2, [pc, #56]	; (800bc70 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full+0x4c>)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc3e:	78fa      	ldrb	r2, [r7, #3]
 800bc40:	4611      	mov	r1, r2
 800bc42:	4618      	mov	r0, r3
 800bc44:	f7f7 fcbe 	bl	80035c4 <LSM6DSL_FIFO_Set_INT1_FIFO_Full>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d003      	beq.n	800bc56 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bc4e:	f06f 0304 	mvn.w	r3, #4
 800bc52:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bc54:	e006      	b.n	800bc64 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full+0x40>
        ret = BSP_ERROR_NONE;
 800bc56:	2300      	movs	r3, #0
 800bc58:	60fb      	str	r3, [r7, #12]
      break;
 800bc5a:	e003      	b.n	800bc64 <CUSTOM_MOTION_SENSOR_FIFO_Set_INT1_FIFO_Full+0x40>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bc5c:	f06f 0301 	mvn.w	r3, #1
 800bc60:	60fb      	str	r3, [r7, #12]
      break;
 800bc62:	bf00      	nop
  }

  return ret;
 800bc64:	68fb      	ldr	r3, [r7, #12]
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3710      	adds	r7, #16
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}
 800bc6e:	bf00      	nop
 800bc70:	20004518 	.word	0x20004518

0800bc74 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY>:
 * @param  Instance the device instance
 * @param  Status DRDY interrupt on INT1 pin
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_Set_INT1_DRDY(uint32_t Instance, uint8_t Status)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b084      	sub	sp, #16
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  switch (Instance)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d112      	bne.n	800bcac <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY+0x38>
  {

    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_ACC_Set_INT1_DRDY(MotionCompObj[Instance], Status) != BSP_ERROR_NONE)
 800bc86:	4a0e      	ldr	r2, [pc, #56]	; (800bcc0 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY+0x4c>)
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bc8e:	78fa      	ldrb	r2, [r7, #3]
 800bc90:	4611      	mov	r1, r2
 800bc92:	4618      	mov	r0, r3
 800bc94:	f7f7 fb9c 	bl	80033d0 <LSM6DSL_ACC_Set_INT1_DRDY>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d003      	beq.n	800bca6 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bc9e:	f06f 0304 	mvn.w	r3, #4
 800bca2:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bca4:	e006      	b.n	800bcb4 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY+0x40>
        ret = BSP_ERROR_NONE;
 800bca6:	2300      	movs	r3, #0
 800bca8:	60fb      	str	r3, [r7, #12]
      break;
 800bcaa:	e003      	b.n	800bcb4 <CUSTOM_MOTION_SENSOR_Set_INT1_DRDY+0x40>




    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bcac:	f06f 0301 	mvn.w	r3, #1
 800bcb0:	60fb      	str	r3, [r7, #12]
      break;
 800bcb2:	bf00      	nop
  }

  return ret;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3710      	adds	r7, #16
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	bf00      	nop
 800bcc0:	20004518 	.word	0x20004518

0800bcc4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level>:
 * @param  Instance the device instance
 * @param  Watermark FIFO watermark level
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level(uint32_t Instance, uint16_t Watermark)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b084      	sub	sp, #16
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	460b      	mov	r3, r1
 800bcce:	807b      	strh	r3, [r7, #2]
  int32_t ret;

  switch (Instance)
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d112      	bne.n	800bcfc <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level+0x38>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Set_Watermark_Level(MotionCompObj[Instance], Watermark) != BSP_ERROR_NONE)
 800bcd6:	4a0e      	ldr	r2, [pc, #56]	; (800bd10 <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level+0x4c>)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcde:	887a      	ldrh	r2, [r7, #2]
 800bce0:	4611      	mov	r1, r2
 800bce2:	4618      	mov	r0, r3
 800bce4:	f7f7 fc9f 	bl	8003626 <LSM6DSL_FIFO_Set_Watermark_Level>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d003      	beq.n	800bcf6 <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bcee:	f06f 0304 	mvn.w	r3, #4
 800bcf2:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bcf4:	e006      	b.n	800bd04 <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level+0x40>
        ret = BSP_ERROR_NONE;
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	60fb      	str	r3, [r7, #12]
      break;
 800bcfa:	e003      	b.n	800bd04 <CUSTOM_MOTION_SENSOR_FIFO_Set_Watermark_Level+0x40>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bcfc:	f06f 0301 	mvn.w	r3, #1
 800bd00:	60fb      	str	r3, [r7, #12]
      break;
 800bd02:	bf00      	nop
  }

  return ret;
 800bd04:	68fb      	ldr	r3, [r7, #12]
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	20004518 	.word	0x20004518

0800bd14 <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth>:
 * @param  Instance the device instance
 * @param  Status FIFO stop on watermark status
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth(uint32_t Instance, uint8_t Status)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b084      	sub	sp, #16
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  switch (Instance)
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d112      	bne.n	800bd4c <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth+0x38>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Set_Stop_On_Fth(MotionCompObj[Instance], Status) != BSP_ERROR_NONE)
 800bd26:	4a0e      	ldr	r2, [pc, #56]	; (800bd60 <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth+0x4c>)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd2e:	78fa      	ldrb	r2, [r7, #3]
 800bd30:	4611      	mov	r1, r2
 800bd32:	4618      	mov	r0, r3
 800bd34:	f7f7 fc8f 	bl	8003656 <LSM6DSL_FIFO_Set_Stop_On_Fth>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d003      	beq.n	800bd46 <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bd3e:	f06f 0304 	mvn.w	r3, #4
 800bd42:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bd44:	e006      	b.n	800bd54 <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth+0x40>
        ret = BSP_ERROR_NONE;
 800bd46:	2300      	movs	r3, #0
 800bd48:	60fb      	str	r3, [r7, #12]
      break;
 800bd4a:	e003      	b.n	800bd54 <CUSTOM_MOTION_SENSOR_FIFO_Set_Stop_On_Fth+0x40>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bd4c:	f06f 0301 	mvn.w	r3, #1
 800bd50:	60fb      	str	r3, [r7, #12]
      break;
 800bd52:	bf00      	nop
  }

  return ret;
 800bd54:	68fb      	ldr	r3, [r7, #12]
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	3710      	adds	r7, #16
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
 800bd5e:	bf00      	nop
 800bd60:	20004518 	.word	0x20004518

0800bd64 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode>:
 * @param  Instance the device instance
 * @param  Mode FIFO mode
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Set_Mode(uint32_t Instance, uint8_t Mode)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  switch (Instance)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d112      	bne.n	800bd9c <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode+0x38>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Set_Mode(MotionCompObj[Instance], Mode) != BSP_ERROR_NONE)
 800bd76:	4a0e      	ldr	r2, [pc, #56]	; (800bdb0 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode+0x4c>)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd7e:	78fa      	ldrb	r2, [r7, #3]
 800bd80:	4611      	mov	r1, r2
 800bd82:	4618      	mov	r0, r3
 800bd84:	f7f7 fc7f 	bl	8003686 <LSM6DSL_FIFO_Set_Mode>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d003      	beq.n	800bd96 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bd8e:	f06f 0304 	mvn.w	r3, #4
 800bd92:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bd94:	e006      	b.n	800bda4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode+0x40>
        ret = BSP_ERROR_NONE;
 800bd96:	2300      	movs	r3, #0
 800bd98:	60fb      	str	r3, [r7, #12]
      break;
 800bd9a:	e003      	b.n	800bda4 <CUSTOM_MOTION_SENSOR_FIFO_Set_Mode+0x40>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bd9c:	f06f 0301 	mvn.w	r3, #1
 800bda0:	60fb      	str	r3, [r7, #12]
      break;
 800bda2:	bf00      	nop
  }

  return ret;
 800bda4:	68fb      	ldr	r3, [r7, #12]
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	20004518 	.word	0x20004518

0800bdb4 <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern>:
 * @param  Instance the device instance
 * @param  Pattern FIFO pattern
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern(uint32_t Instance, uint16_t *Pattern)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d111      	bne.n	800bde8 <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern+0x34>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_FIFO_Get_Pattern(MotionCompObj[Instance], Pattern) != BSP_ERROR_NONE)
 800bdc4:	4a0d      	ldr	r2, [pc, #52]	; (800bdfc <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern+0x48>)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdcc:	6839      	ldr	r1, [r7, #0]
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7f7 fc92 	bl	80036f8 <LSM6DSL_FIFO_Get_Pattern>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d003      	beq.n	800bde2 <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800bdda:	f06f 0304 	mvn.w	r3, #4
 800bdde:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bde0:	e006      	b.n	800bdf0 <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern+0x3c>
        ret = BSP_ERROR_NONE;
 800bde2:	2300      	movs	r3, #0
 800bde4:	60fb      	str	r3, [r7, #12]
      break;
 800bde6:	e003      	b.n	800bdf0 <CUSTOM_MOTION_SENSOR_FIFO_Get_Pattern+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bde8:	f06f 0301 	mvn.w	r3, #1
 800bdec:	60fb      	str	r3, [r7, #12]
      break;
 800bdee:	bf00      	nop
  }

  return ret;
 800bdf0:	68fb      	ldr	r3, [r7, #12]
}
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	3710      	adds	r7, #16
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	bd80      	pop	{r7, pc}
 800bdfa:	bf00      	nop
 800bdfc:	20004518 	.word	0x20004518

0800be00 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis>:
 * @param  Function Motion sensor function
 * @param  Data FIFO single axis data
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_FIFO_Get_Axis(uint32_t Instance, uint32_t Function, int32_t *Data)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b086      	sub	sp, #24
 800be04:	af00      	add	r7, sp, #0
 800be06:	60f8      	str	r0, [r7, #12]
 800be08:	60b9      	str	r1, [r7, #8]
 800be0a:	607a      	str	r2, [r7, #4]
  int32_t ret;

  switch (Instance)
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d131      	bne.n	800be76 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x76>
  {
#if (USE_CUSTOM_MOTION_SENSOR_LSM6DSL_0 == 1)
    case CUSTOM_LSM6DSL_0:
      if ((Function & MOTION_ACCELERO) == MOTION_ACCELERO)
 800be12:	68bb      	ldr	r3, [r7, #8]
 800be14:	f003 0302 	and.w	r3, r3, #2
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d011      	beq.n	800be40 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x40>
      {
        if (LSM6DSL_FIFO_ACC_Get_Axis(MotionCompObj[Instance], Data) != BSP_ERROR_NONE)
 800be1c:	4a1a      	ldr	r2, [pc, #104]	; (800be88 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x88>)
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be24:	6879      	ldr	r1, [r7, #4]
 800be26:	4618      	mov	r0, r3
 800be28:	f7f7 fcbc 	bl	80037a4 <LSM6DSL_FIFO_ACC_Get_Axis>
 800be2c:	4603      	mov	r3, r0
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d003      	beq.n	800be3a <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x3a>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800be32:	f06f 0304 	mvn.w	r3, #4
 800be36:	617b      	str	r3, [r7, #20]
      }
      else
      {
        ret = BSP_ERROR_WRONG_PARAM;
      }
      break;
 800be38:	e021      	b.n	800be7e <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x7e>
          ret = BSP_ERROR_NONE;
 800be3a:	2300      	movs	r3, #0
 800be3c:	617b      	str	r3, [r7, #20]
      break;
 800be3e:	e01e      	b.n	800be7e <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x7e>
      else if ((Function & MOTION_GYRO) == MOTION_GYRO)
 800be40:	68bb      	ldr	r3, [r7, #8]
 800be42:	f003 0301 	and.w	r3, r3, #1
 800be46:	2b00      	cmp	r3, #0
 800be48:	d011      	beq.n	800be6e <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x6e>
        if (LSM6DSL_FIFO_GYRO_Get_Axis(MotionCompObj[Instance], Data) != BSP_ERROR_NONE)
 800be4a:	4a0f      	ldr	r2, [pc, #60]	; (800be88 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x88>)
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be52:	6879      	ldr	r1, [r7, #4]
 800be54:	4618      	mov	r0, r3
 800be56:	f7f7 fd0d 	bl	8003874 <LSM6DSL_FIFO_GYRO_Get_Axis>
 800be5a:	4603      	mov	r3, r0
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d003      	beq.n	800be68 <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x68>
          ret = BSP_ERROR_COMPONENT_FAILURE;
 800be60:	f06f 0304 	mvn.w	r3, #4
 800be64:	617b      	str	r3, [r7, #20]
      break;
 800be66:	e00a      	b.n	800be7e <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x7e>
          ret = BSP_ERROR_NONE;
 800be68:	2300      	movs	r3, #0
 800be6a:	617b      	str	r3, [r7, #20]
      break;
 800be6c:	e007      	b.n	800be7e <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x7e>
        ret = BSP_ERROR_WRONG_PARAM;
 800be6e:	f06f 0301 	mvn.w	r3, #1
 800be72:	617b      	str	r3, [r7, #20]
      break;
 800be74:	e003      	b.n	800be7e <CUSTOM_MOTION_SENSOR_FIFO_Get_Axis+0x7e>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800be76:	f06f 0301 	mvn.w	r3, #1
 800be7a:	617b      	str	r3, [r7, #20]
      break;
 800be7c:	bf00      	nop
  }

  return ret;
 800be7e:	697b      	ldr	r3, [r7, #20]
}
 800be80:	4618      	mov	r0, r3
 800be82:	3718      	adds	r7, #24
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}
 800be88:	20004518 	.word	0x20004518

0800be8c <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode>:
 * @param  Instance the device instance
 * @param  Status of DRDY mode
 * @retval BSP status
 */
int32_t CUSTOM_MOTION_SENSOR_DRDY_Set_Mode(uint32_t Instance, uint8_t Status)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	460b      	mov	r3, r1
 800be96:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  switch (Instance)
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d112      	bne.n	800bec4 <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode+0x38>
  {
    case CUSTOM_LSM6DSL_0:
      if (LSM6DSL_Set_DRDY_Mode(MotionCompObj[Instance], Status) != BSP_ERROR_NONE)
 800be9e:	4a0e      	ldr	r2, [pc, #56]	; (800bed8 <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode+0x4c>)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bea6:	78fa      	ldrb	r2, [r7, #3]
 800bea8:	4611      	mov	r1, r2
 800beaa:	4618      	mov	r0, r3
 800beac:	f7f7 fac4 	bl	8003438 <LSM6DSL_Set_DRDY_Mode>
 800beb0:	4603      	mov	r3, r0
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d003      	beq.n	800bebe <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800beb6:	f06f 0304 	mvn.w	r3, #4
 800beba:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 800bebc:	e006      	b.n	800becc <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode+0x40>
        ret = BSP_ERROR_NONE;
 800bebe:	2300      	movs	r3, #0
 800bec0:	60fb      	str	r3, [r7, #12]
      break;
 800bec2:	e003      	b.n	800becc <CUSTOM_MOTION_SENSOR_DRDY_Set_Mode+0x40>



    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800bec4:	f06f 0301 	mvn.w	r3, #1
 800bec8:	60fb      	str	r3, [r7, #12]
      break;
 800beca:	bf00      	nop
  }

  return ret;
 800becc:	68fb      	ldr	r3, [r7, #12]
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	bf00      	nop
 800bed8:	20004518 	.word	0x20004518

0800bedc <MotionSP_accDelOffset>:
  *  @param pSrcArr: pointer to Accelero Array with offset
  *  @param Smooth: smoothing factor
  *  @param Restart: flag to Re-Init internal value
  */
void MotionSP_accDelOffset(SensorVal_f_t *pDstArr, SensorVal_f_t *pSrcArr, float Smooth, uint16_t Restart)
{
 800bedc:	b480      	push	{r7}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	60f8      	str	r0, [r7, #12]
 800bee4:	60b9      	str	r1, [r7, #8]
 800bee6:	ed87 0a01 	vstr	s0, [r7, #4]
 800beea:	4613      	mov	r3, r2
 800beec:	807b      	strh	r3, [r7, #2]
  static SensorVal_f_t DstArrPre;
  static SensorVal_f_t SrcArrPre;

  if (Restart == 1)
 800beee:	887b      	ldrh	r3, [r7, #2]
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d124      	bne.n	800bf3e <MotionSP_accDelOffset+0x62>
  {
    pDstArr->AXIS_X = 0.0;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f04f 0200 	mov.w	r2, #0
 800befa:	601a      	str	r2, [r3, #0]
    pDstArr->AXIS_Y = 0.0;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f04f 0200 	mov.w	r2, #0
 800bf02:	605a      	str	r2, [r3, #4]
    pDstArr->AXIS_Z = 0.0;
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f04f 0200 	mov.w	r2, #0
 800bf0a:	609a      	str	r2, [r3, #8]
    DstArrPre.AXIS_X = pSrcArr->AXIS_X;
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a3e      	ldr	r2, [pc, #248]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bf12:	6013      	str	r3, [r2, #0]
    DstArrPre.AXIS_Y = pSrcArr->AXIS_Y;
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	685b      	ldr	r3, [r3, #4]
 800bf18:	4a3c      	ldr	r2, [pc, #240]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bf1a:	6053      	str	r3, [r2, #4]
    DstArrPre.AXIS_Z = pSrcArr->AXIS_Z;
 800bf1c:	68bb      	ldr	r3, [r7, #8]
 800bf1e:	689b      	ldr	r3, [r3, #8]
 800bf20:	4a3a      	ldr	r2, [pc, #232]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bf22:	6093      	str	r3, [r2, #8]
    SrcArrPre.AXIS_X = pSrcArr->AXIS_X;
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a39      	ldr	r2, [pc, #228]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bf2a:	6013      	str	r3, [r2, #0]
    SrcArrPre.AXIS_Y = pSrcArr->AXIS_Y;
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	685b      	ldr	r3, [r3, #4]
 800bf30:	4a37      	ldr	r2, [pc, #220]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bf32:	6053      	str	r3, [r2, #4]
    SrcArrPre.AXIS_Z = pSrcArr->AXIS_Z;
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	689b      	ldr	r3, [r3, #8]
 800bf38:	4a35      	ldr	r2, [pc, #212]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bf3a:	6093      	str	r3, [r2, #8]
    DstArrPre.AXIS_Z = pDstArr->AXIS_Z;
    SrcArrPre.AXIS_X = pSrcArr->AXIS_X;
    SrcArrPre.AXIS_Y = pSrcArr->AXIS_Y;
    SrcArrPre.AXIS_Z = pSrcArr->AXIS_Z;
  }
}
 800bf3c:	e05f      	b.n	800bffe <MotionSP_accDelOffset+0x122>
    pDstArr->AXIS_X = (Smooth * DstArrPre.AXIS_X) + Smooth * (pSrcArr->AXIS_X - SrcArrPre.AXIS_X);
 800bf3e:	4b33      	ldr	r3, [pc, #204]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bf40:	ed93 7a00 	vldr	s14, [r3]
 800bf44:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf48:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	edd3 6a00 	vldr	s13, [r3]
 800bf52:	4b2f      	ldr	r3, [pc, #188]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bf54:	edd3 7a00 	vldr	s15, [r3]
 800bf58:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800bf5c:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf64:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	edc3 7a00 	vstr	s15, [r3]
    pDstArr->AXIS_Y = (Smooth * DstArrPre.AXIS_Y) + Smooth * (pSrcArr->AXIS_Y - SrcArrPre.AXIS_Y);
 800bf6e:	4b27      	ldr	r3, [pc, #156]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bf70:	ed93 7a01 	vldr	s14, [r3, #4]
 800bf74:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf78:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	edd3 6a01 	vldr	s13, [r3, #4]
 800bf82:	4b23      	ldr	r3, [pc, #140]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bf84:	edd3 7a01 	vldr	s15, [r3, #4]
 800bf88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800bf8c:	edd7 7a01 	vldr	s15, [r7, #4]
 800bf90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf94:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	edc3 7a01 	vstr	s15, [r3, #4]
    pDstArr->AXIS_Z = (Smooth * DstArrPre.AXIS_Z) + Smooth * (pSrcArr->AXIS_Z - SrcArrPre.AXIS_Z);
 800bf9e:	4b1b      	ldr	r3, [pc, #108]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bfa0:	ed93 7a02 	vldr	s14, [r3, #8]
 800bfa4:	edd7 7a01 	vldr	s15, [r7, #4]
 800bfa8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	edd3 6a02 	vldr	s13, [r3, #8]
 800bfb2:	4b17      	ldr	r3, [pc, #92]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bfb4:	edd3 7a02 	vldr	s15, [r3, #8]
 800bfb8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800bfbc:	edd7 7a01 	vldr	s15, [r7, #4]
 800bfc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bfc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	edc3 7a02 	vstr	s15, [r3, #8]
    DstArrPre.AXIS_X = pDstArr->AXIS_X;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	4a0e      	ldr	r2, [pc, #56]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bfd4:	6013      	str	r3, [r2, #0]
    DstArrPre.AXIS_Y = pDstArr->AXIS_Y;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	685b      	ldr	r3, [r3, #4]
 800bfda:	4a0c      	ldr	r2, [pc, #48]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bfdc:	6053      	str	r3, [r2, #4]
    DstArrPre.AXIS_Z = pDstArr->AXIS_Z;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	689b      	ldr	r3, [r3, #8]
 800bfe2:	4a0a      	ldr	r2, [pc, #40]	; (800c00c <MotionSP_accDelOffset+0x130>)
 800bfe4:	6093      	str	r3, [r2, #8]
    SrcArrPre.AXIS_X = pSrcArr->AXIS_X;
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4a09      	ldr	r2, [pc, #36]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bfec:	6013      	str	r3, [r2, #0]
    SrcArrPre.AXIS_Y = pSrcArr->AXIS_Y;
 800bfee:	68bb      	ldr	r3, [r7, #8]
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	4a07      	ldr	r2, [pc, #28]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bff4:	6053      	str	r3, [r2, #4]
    SrcArrPre.AXIS_Z = pSrcArr->AXIS_Z;
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	689b      	ldr	r3, [r3, #8]
 800bffa:	4a05      	ldr	r2, [pc, #20]	; (800c010 <MotionSP_accDelOffset+0x134>)
 800bffc:	6093      	str	r3, [r2, #8]
}
 800bffe:	bf00      	nop
 800c000:	3714      	adds	r7, #20
 800c002:	46bd      	mov	sp, r7
 800c004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c008:	4770      	bx	lr
 800c00a:	bf00      	nop
 800c00c:	20000398 	.word	0x20000398
 800c010:	200003a4 	.word	0x200003a4

0800c014 <MotionSP_CreateAccCircBuffer>:
  *  @param buffType Description for buffType
  *  @return Return description
  *
  */
void MotionSP_CreateAccCircBuffer(sCircBuffer_t *pCircBuff, SensorVal_f_t buffType)
{
 800c014:	b480      	push	{r7}
 800c016:	b085      	sub	sp, #20
 800c018:	af00      	add	r7, sp, #0
 800c01a:	60f8      	str	r0, [r7, #12]
 800c01c:	eef0 6a40 	vmov.f32	s13, s0
 800c020:	eeb0 7a60 	vmov.f32	s14, s1
 800c024:	eef0 7a41 	vmov.f32	s15, s2
 800c028:	edc7 6a00 	vstr	s13, [r7]
 800c02c:	ed87 7a01 	vstr	s14, [r7, #4]
 800c030:	edc7 7a02 	vstr	s15, [r7, #8]
  pCircBuff->IdPos += 1;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	885b      	ldrh	r3, [r3, #2]
 800c038:	3301      	adds	r3, #1
 800c03a:	b29a      	uxth	r2, r3
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	805a      	strh	r2, [r3, #2]

  if (pCircBuff->IdPos == pCircBuff->Size)
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	885a      	ldrh	r2, [r3, #2]
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	881b      	ldrh	r3, [r3, #0]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d105      	bne.n	800c058 <MotionSP_CreateAccCircBuffer+0x44>
  {
    pCircBuff->IdPos = 0;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	2200      	movs	r2, #0
 800c050:	805a      	strh	r2, [r3, #2]
    pCircBuff->Ovf = 1;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2201      	movs	r2, #1
 800c056:	711a      	strb	r2, [r3, #4]
  }

  pCircBuff->Data.AXIS_X[pCircBuff->IdPos] = buffType.AXIS_X*G_CONV;
 800c058:	edd7 7a00 	vldr	s15, [r7]
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	885b      	ldrh	r3, [r3, #2]
 800c060:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800c0bc <MotionSP_CreateAccCircBuffer+0xa8>
 800c064:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	3302      	adds	r3, #2
 800c06c:	009b      	lsls	r3, r3, #2
 800c06e:	4413      	add	r3, r2
 800c070:	edc3 7a00 	vstr	s15, [r3]
  pCircBuff->Data.AXIS_Y[pCircBuff->IdPos] = buffType.AXIS_Y*G_CONV;
 800c074:	edd7 7a01 	vldr	s15, [r7, #4]
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	885b      	ldrh	r3, [r3, #2]
 800c07c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800c0bc <MotionSP_CreateAccCircBuffer+0xa8>
 800c080:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	f203 2302 	addw	r3, r3, #514	; 0x202
 800c08a:	009b      	lsls	r3, r3, #2
 800c08c:	4413      	add	r3, r2
 800c08e:	edc3 7a00 	vstr	s15, [r3]
  pCircBuff->Data.AXIS_Z[pCircBuff->IdPos] = buffType.AXIS_Z*G_CONV;
 800c092:	edd7 7a02 	vldr	s15, [r7, #8]
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	885b      	ldrh	r3, [r3, #2]
 800c09a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800c0bc <MotionSP_CreateAccCircBuffer+0xa8>
 800c09e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0a2:	68fa      	ldr	r2, [r7, #12]
 800c0a4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	4413      	add	r3, r2
 800c0ac:	edc3 7a00 	vstr	s15, [r3]
}
 800c0b0:	bf00      	nop
 800c0b2:	3714      	adds	r7, #20
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ba:	4770      	bx	lr
 800c0bc:	3c20ac12 	.word	0x3c20ac12

0800c0c0 <MotionSP_fftCalc>:
  * @param  pfftIn pointer to the FFT-In array
  * @param  pfftOut pointer to the FFT-Out array
  * @return none
  */
void MotionSP_fftCalc(arm_rfft_fast_instance_f32 *pfftS, float *pfftIn, float *pfftOut)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b084      	sub	sp, #16
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	607a      	str	r2, [r7, #4]
  static float fftTmp[FFT_SIZE_MAX];

  // Compute the Fourier transform of the signal.
  arm_rfft_fast_f32(pfftS, pfftIn, fftTmp, 0);
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	4a09      	ldr	r2, [pc, #36]	; (800c0f4 <MotionSP_fftCalc+0x34>)
 800c0d0:	68b9      	ldr	r1, [r7, #8]
 800c0d2:	68f8      	ldr	r0, [r7, #12]
 800c0d4:	f7fb f9f8 	bl	80074c8 <arm_rfft_fast_f32>

  // Compute the two-sided spectrum
  arm_cmplx_mag_f32(fftTmp, pfftOut, pfftS->fftLenRFFT / 2);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	8a1b      	ldrh	r3, [r3, #16]
 800c0dc:	085b      	lsrs	r3, r3, #1
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	461a      	mov	r2, r3
 800c0e2:	6879      	ldr	r1, [r7, #4]
 800c0e4:	4803      	ldr	r0, [pc, #12]	; (800c0f4 <MotionSP_fftCalc+0x34>)
 800c0e6:	f7f8 fda3 	bl	8004c30 <arm_cmplx_mag_f32>
}
 800c0ea:	bf00      	nop
 800c0ec:	3710      	adds	r7, #16
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop
 800c0f4:	200003b0 	.word	0x200003b0

0800c0f8 <MotionSP_fftAdapt>:
  * @param  pfftCmplxMag description for pfftCmplxMag
  * @param  size description for size
  * @return none
  */
void MotionSP_fftAdapt(sAxesMagBuff_t *pfftCmplxMag, uint16_t size)
{
 800c0f8:	b480      	push	{r7}
 800c0fa:	b085      	sub	sp, #20
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	460b      	mov	r3, r1
 800c102:	807b      	strh	r3, [r7, #2]
  for (int i = 0; i < size; i++)
 800c104:	2300      	movs	r3, #0
 800c106:	60fb      	str	r3, [r7, #12]
 800c108:	e0a9      	b.n	800c25e <MotionSP_fftAdapt+0x166>
  {
    if (i == 0) /* Adjust DC component */
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d153      	bne.n	800c1b8 <MotionSP_fftAdapt+0xc0>
    {
      pfftCmplxMag->AXIS_X[i] = (pfftCmplxMag->AXIS_X[i] / (2 * size)) * Window_Scale_Factor;
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	4413      	add	r3, r2
 800c118:	edd3 6a00 	vldr	s13, [r3]
 800c11c:	887b      	ldrh	r3, [r7, #2]
 800c11e:	005b      	lsls	r3, r3, #1
 800c120:	ee07 3a90 	vmov	s15, r3
 800c124:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c128:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c12c:	4b52      	ldr	r3, [pc, #328]	; (800c278 <MotionSP_fftAdapt+0x180>)
 800c12e:	edd3 7a00 	vldr	s15, [r3]
 800c132:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	009b      	lsls	r3, r3, #2
 800c13c:	4413      	add	r3, r2
 800c13e:	edc3 7a00 	vstr	s15, [r3]
      pfftCmplxMag->AXIS_Y[i] = (pfftCmplxMag->AXIS_Y[i] / (2 * size)) * Window_Scale_Factor;
 800c142:	687a      	ldr	r2, [r7, #4]
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800c14a:	009b      	lsls	r3, r3, #2
 800c14c:	4413      	add	r3, r2
 800c14e:	edd3 6a00 	vldr	s13, [r3]
 800c152:	887b      	ldrh	r3, [r7, #2]
 800c154:	005b      	lsls	r3, r3, #1
 800c156:	ee07 3a90 	vmov	s15, r3
 800c15a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c15e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c162:	4b45      	ldr	r3, [pc, #276]	; (800c278 <MotionSP_fftAdapt+0x180>)
 800c164:	edd3 7a00 	vldr	s15, [r3]
 800c168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c16c:	687a      	ldr	r2, [r7, #4]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800c174:	009b      	lsls	r3, r3, #2
 800c176:	4413      	add	r3, r2
 800c178:	edc3 7a00 	vstr	s15, [r3]
      pfftCmplxMag->AXIS_Z[i] = (pfftCmplxMag->AXIS_Z[i] / (2 * size)) * Window_Scale_Factor;
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	4413      	add	r3, r2
 800c188:	edd3 6a00 	vldr	s13, [r3]
 800c18c:	887b      	ldrh	r3, [r7, #2]
 800c18e:	005b      	lsls	r3, r3, #1
 800c190:	ee07 3a90 	vmov	s15, r3
 800c194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c198:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c19c:	4b36      	ldr	r3, [pc, #216]	; (800c278 <MotionSP_fftAdapt+0x180>)
 800c19e:	edd3 7a00 	vldr	s15, [r3]
 800c1a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1a6:	687a      	ldr	r2, [r7, #4]
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c1ae:	009b      	lsls	r3, r3, #2
 800c1b0:	4413      	add	r3, r2
 800c1b2:	edc3 7a00 	vstr	s15, [r3]
 800c1b6:	e04f      	b.n	800c258 <MotionSP_fftAdapt+0x160>
    }
    else /* Adjust all the elements with i > 0 */
    {
      pfftCmplxMag->AXIS_X[i] = (pfftCmplxMag->AXIS_X[i] / size) * Window_Scale_Factor;
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	009b      	lsls	r3, r3, #2
 800c1be:	4413      	add	r3, r2
 800c1c0:	edd3 6a00 	vldr	s13, [r3]
 800c1c4:	887b      	ldrh	r3, [r7, #2]
 800c1c6:	ee07 3a90 	vmov	s15, r3
 800c1ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1d2:	4b29      	ldr	r3, [pc, #164]	; (800c278 <MotionSP_fftAdapt+0x180>)
 800c1d4:	edd3 7a00 	vldr	s15, [r3]
 800c1d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1dc:	687a      	ldr	r2, [r7, #4]
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	4413      	add	r3, r2
 800c1e4:	edc3 7a00 	vstr	s15, [r3]
      pfftCmplxMag->AXIS_Y[i] = (pfftCmplxMag->AXIS_Y[i] / size) * Window_Scale_Factor;
 800c1e8:	687a      	ldr	r2, [r7, #4]
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800c1f0:	009b      	lsls	r3, r3, #2
 800c1f2:	4413      	add	r3, r2
 800c1f4:	edd3 6a00 	vldr	s13, [r3]
 800c1f8:	887b      	ldrh	r3, [r7, #2]
 800c1fa:	ee07 3a90 	vmov	s15, r3
 800c1fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c206:	4b1c      	ldr	r3, [pc, #112]	; (800c278 <MotionSP_fftAdapt+0x180>)
 800c208:	edd3 7a00 	vldr	s15, [r3]
 800c20c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c210:	687a      	ldr	r2, [r7, #4]
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800c218:	009b      	lsls	r3, r3, #2
 800c21a:	4413      	add	r3, r2
 800c21c:	edc3 7a00 	vstr	s15, [r3]
      pfftCmplxMag->AXIS_Z[i] = (pfftCmplxMag->AXIS_Z[i] / size) * Window_Scale_Factor;
 800c220:	687a      	ldr	r2, [r7, #4]
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c228:	009b      	lsls	r3, r3, #2
 800c22a:	4413      	add	r3, r2
 800c22c:	edd3 6a00 	vldr	s13, [r3]
 800c230:	887b      	ldrh	r3, [r7, #2]
 800c232:	ee07 3a90 	vmov	s15, r3
 800c236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c23a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c23e:	4b0e      	ldr	r3, [pc, #56]	; (800c278 <MotionSP_fftAdapt+0x180>)
 800c240:	edd3 7a00 	vldr	s15, [r3]
 800c244:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c250:	009b      	lsls	r3, r3, #2
 800c252:	4413      	add	r3, r2
 800c254:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < size; i++)
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	3301      	adds	r3, #1
 800c25c:	60fb      	str	r3, [r7, #12]
 800c25e:	887b      	ldrh	r3, [r7, #2]
 800c260:	68fa      	ldr	r2, [r7, #12]
 800c262:	429a      	cmp	r2, r3
 800c264:	f6ff af51 	blt.w	800c10a <MotionSP_fftAdapt+0x12>
    }
  }
}
 800c268:	bf00      	nop
 800c26a:	bf00      	nop
 800c26c:	3714      	adds	r7, #20
 800c26e:	46bd      	mov	sp, r7
 800c270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c274:	4770      	bx	lr
 800c276:	bf00      	nop
 800c278:	20005998 	.word	0x20005998

0800c27c <MotionSP_fftFindPeak>:
  * @param  AccAxesMagResults description for AccAxesMagResults
  * @return none
  */

void MotionSP_fftFindPeak(sAxesMagBuff_t *pfftCmplxMag, uint16_t size, sAxesMagResults_t *AccAxesMagResults)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b084      	sub	sp, #16
 800c280:	af00      	add	r7, sp, #0
 800c282:	60f8      	str	r0, [r7, #12]
 800c284:	460b      	mov	r3, r1
 800c286:	607a      	str	r2, [r7, #4]
 800c288:	817b      	strh	r3, [r7, #10]
  arm_max_f32(pfftCmplxMag->AXIS_X, size, &AccAxesMagResults->X_Value, &AccAxesMagResults->X_Index);
 800c28a:	68f8      	ldr	r0, [r7, #12]
 800c28c:	8979      	ldrh	r1, [r7, #10]
 800c28e:	687a      	ldr	r2, [r7, #4]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	3304      	adds	r3, #4
 800c294:	f7f8 fdf4 	bl	8004e80 <arm_max_f32>
  arm_max_f32(pfftCmplxMag->AXIS_Y, size, &AccAxesMagResults->Y_Value, &AccAxesMagResults->Y_Index);
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	f503 6080 	add.w	r0, r3, #1024	; 0x400
 800c29e:	8979      	ldrh	r1, [r7, #10]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f103 020c 	add.w	r2, r3, #12
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	3310      	adds	r3, #16
 800c2aa:	f7f8 fde9 	bl	8004e80 <arm_max_f32>
  arm_max_f32(pfftCmplxMag->AXIS_Z, size, &AccAxesMagResults->Z_Value, &AccAxesMagResults->Z_Index);
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	f503 6000 	add.w	r0, r3, #2048	; 0x800
 800c2b4:	8979      	ldrh	r1, [r7, #10]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f103 0218 	add.w	r2, r3, #24
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	331c      	adds	r3, #28
 800c2c0:	f7f8 fdde 	bl	8004e80 <arm_max_f32>
}
 800c2c4:	bf00      	nop
 800c2c6:	3710      	adds	r7, #16
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}

0800c2cc <MotionSP_SetWindFiltArray>:
  * @param  size filtering parameters array size
  * @param  Ftype filtering method
  * @return none
  */
void MotionSP_SetWindFiltArray(float *Filter_Params, uint16_t size, Filt_Type_t Ftype)
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	ed2d 8b02 	vpush	{d8}
 800c2d2:	b084      	sub	sp, #16
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	460b      	mov	r3, r1
 800c2da:	807b      	strh	r3, [r7, #2]
 800c2dc:	4613      	mov	r3, r2
 800c2de:	707b      	strb	r3, [r7, #1]
  for (int i = 0; i < size; i++)
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	60fb      	str	r3, [r7, #12]
 800c2e4:	e0db      	b.n	800c49e <MotionSP_SetWindFiltArray+0x1d2>
  {
    if (Ftype == RECTANGULAR)
 800c2e6:	787b      	ldrb	r3, [r7, #1]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d106      	bne.n	800c2fa <MotionSP_SetWindFiltArray+0x2e>
    {
      Filter_Params[i] = 1.0f;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	009b      	lsls	r3, r3, #2
 800c2f0:	687a      	ldr	r2, [r7, #4]
 800c2f2:	4413      	add	r3, r2
 800c2f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c2f8:	601a      	str	r2, [r3, #0]
    }

    if (Ftype == HANNING)
 800c2fa:	787b      	ldrb	r3, [r7, #1]
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	d124      	bne.n	800c34a <MotionSP_SetWindFiltArray+0x7e>
    {
      Filter_Params[i] = (0.5f * (1 - arm_cos_f32((2 * PI * i) / (size - 1))));
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	ee07 3a90 	vmov	s15, r3
 800c306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c30a:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 800c4f4 <MotionSP_SetWindFiltArray+0x228>
 800c30e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c312:	887b      	ldrh	r3, [r7, #2]
 800c314:	3b01      	subs	r3, #1
 800c316:	ee07 3a90 	vmov	s15, r3
 800c31a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c31e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c322:	eeb0 0a66 	vmov.f32	s0, s13
 800c326:	f7f8 fd2f 	bl	8004d88 <arm_cos_f32>
 800c32a:	eef0 7a40 	vmov.f32	s15, s0
 800c32e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c332:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	009b      	lsls	r3, r3, #2
 800c33a:	687a      	ldr	r2, [r7, #4]
 800c33c:	4413      	add	r3, r2
 800c33e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c342:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c346:	edc3 7a00 	vstr	s15, [r3]
    }

    if (Ftype == HAMMING)
 800c34a:	787b      	ldrb	r3, [r7, #1]
 800c34c:	2b02      	cmp	r3, #2
 800c34e:	d124      	bne.n	800c39a <MotionSP_SetWindFiltArray+0xce>
    {
      Filter_Params[i] = 0.54f - (0.46f * (arm_cos_f32((2 * PI * i) / (size - 1))));
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	ee07 3a90 	vmov	s15, r3
 800c356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c35a:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800c4f4 <MotionSP_SetWindFiltArray+0x228>
 800c35e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c362:	887b      	ldrh	r3, [r7, #2]
 800c364:	3b01      	subs	r3, #1
 800c366:	ee07 3a90 	vmov	s15, r3
 800c36a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c36e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c372:	eeb0 0a66 	vmov.f32	s0, s13
 800c376:	f7f8 fd07 	bl	8004d88 <arm_cos_f32>
 800c37a:	eef0 7a40 	vmov.f32	s15, s0
 800c37e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800c4f8 <MotionSP_SetWindFiltArray+0x22c>
 800c382:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	009b      	lsls	r3, r3, #2
 800c38a:	687a      	ldr	r2, [r7, #4]
 800c38c:	4413      	add	r3, r2
 800c38e:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 800c4fc <MotionSP_SetWindFiltArray+0x230>
 800c392:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c396:	edc3 7a00 	vstr	s15, [r3]
    }

    if (Ftype == FLAT_TOP)
 800c39a:	787b      	ldrb	r3, [r7, #1]
 800c39c:	2b03      	cmp	r3, #3
 800c39e:	d17b      	bne.n	800c498 <MotionSP_SetWindFiltArray+0x1cc>
      Filter_Params[i] = 0.21557895f - \
                         (0.41663158f * arm_cos_f32((2 * PI * i) / (size - 1))) + \
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	ee07 3a90 	vmov	s15, r3
 800c3a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3aa:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800c4f4 <MotionSP_SetWindFiltArray+0x228>
 800c3ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c3b2:	887b      	ldrh	r3, [r7, #2]
 800c3b4:	3b01      	subs	r3, #1
 800c3b6:	ee07 3a90 	vmov	s15, r3
 800c3ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c3c2:	eeb0 0a66 	vmov.f32	s0, s13
 800c3c6:	f7f8 fcdf 	bl	8004d88 <arm_cos_f32>
 800c3ca:	eef0 7a40 	vmov.f32	s15, s0
 800c3ce:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800c500 <MotionSP_SetWindFiltArray+0x234>
 800c3d2:	ee67 7a87 	vmul.f32	s15, s15, s14
      Filter_Params[i] = 0.21557895f - \
 800c3d6:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800c504 <MotionSP_SetWindFiltArray+0x238>
 800c3da:	ee37 8a67 	vsub.f32	s16, s14, s15
                         0.277263158f * (arm_cos_f32((4 * PI * i) / (size - 1))) - \
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	ee07 3a90 	vmov	s15, r3
 800c3e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3e8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800c508 <MotionSP_SetWindFiltArray+0x23c>
 800c3ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c3f0:	887b      	ldrh	r3, [r7, #2]
 800c3f2:	3b01      	subs	r3, #1
 800c3f4:	ee07 3a90 	vmov	s15, r3
 800c3f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3fc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c400:	eeb0 0a66 	vmov.f32	s0, s13
 800c404:	f7f8 fcc0 	bl	8004d88 <arm_cos_f32>
 800c408:	eef0 7a40 	vmov.f32	s15, s0
 800c40c:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800c50c <MotionSP_SetWindFiltArray+0x240>
 800c410:	ee67 7a87 	vmul.f32	s15, s15, s14
                         (0.41663158f * arm_cos_f32((2 * PI * i) / (size - 1))) + \
 800c414:	ee38 8a27 	vadd.f32	s16, s16, s15
                         0.083578947f * (arm_cos_f32((6 * PI * i) / (size - 1))) + \
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	ee07 3a90 	vmov	s15, r3
 800c41e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c422:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800c510 <MotionSP_SetWindFiltArray+0x244>
 800c426:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c42a:	887b      	ldrh	r3, [r7, #2]
 800c42c:	3b01      	subs	r3, #1
 800c42e:	ee07 3a90 	vmov	s15, r3
 800c432:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c436:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c43a:	eeb0 0a66 	vmov.f32	s0, s13
 800c43e:	f7f8 fca3 	bl	8004d88 <arm_cos_f32>
 800c442:	eef0 7a40 	vmov.f32	s15, s0
 800c446:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800c514 <MotionSP_SetWindFiltArray+0x248>
 800c44a:	ee67 7a87 	vmul.f32	s15, s15, s14
                         0.277263158f * (arm_cos_f32((4 * PI * i) / (size - 1))) - \
 800c44e:	ee38 8a67 	vsub.f32	s16, s16, s15
                         0.006947368f * (arm_cos_f32((8 * PI * i) / (size - 1)));
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	ee07 3a90 	vmov	s15, r3
 800c458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c45c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800c518 <MotionSP_SetWindFiltArray+0x24c>
 800c460:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c464:	887b      	ldrh	r3, [r7, #2]
 800c466:	3b01      	subs	r3, #1
 800c468:	ee07 3a90 	vmov	s15, r3
 800c46c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c470:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c474:	eeb0 0a66 	vmov.f32	s0, s13
 800c478:	f7f8 fc86 	bl	8004d88 <arm_cos_f32>
 800c47c:	eef0 7a40 	vmov.f32	s15, s0
 800c480:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800c51c <MotionSP_SetWindFiltArray+0x250>
 800c484:	ee67 7a87 	vmul.f32	s15, s15, s14
      Filter_Params[i] = 0.21557895f - \
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	009b      	lsls	r3, r3, #2
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	4413      	add	r3, r2
                         0.083578947f * (arm_cos_f32((6 * PI * i) / (size - 1))) + \
 800c490:	ee78 7a27 	vadd.f32	s15, s16, s15
      Filter_Params[i] = 0.21557895f - \
 800c494:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < size; i++)
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	3301      	adds	r3, #1
 800c49c:	60fb      	str	r3, [r7, #12]
 800c49e:	887b      	ldrh	r3, [r7, #2]
 800c4a0:	68fa      	ldr	r2, [r7, #12]
 800c4a2:	429a      	cmp	r2, r3
 800c4a4:	f6ff af1f 	blt.w	800c2e6 <MotionSP_SetWindFiltArray+0x1a>
  }

  switch (Ftype)
 800c4a8:	787b      	ldrb	r3, [r7, #1]
 800c4aa:	2b03      	cmp	r3, #3
 800c4ac:	d81c      	bhi.n	800c4e8 <MotionSP_SetWindFiltArray+0x21c>
 800c4ae:	a201      	add	r2, pc, #4	; (adr r2, 800c4b4 <MotionSP_SetWindFiltArray+0x1e8>)
 800c4b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4b4:	0800c4c5 	.word	0x0800c4c5
 800c4b8:	0800c4cf 	.word	0x0800c4cf
 800c4bc:	0800c4d9 	.word	0x0800c4d9
 800c4c0:	0800c4e1 	.word	0x0800c4e1
  {
    case RECTANGULAR:
      Window_Scale_Factor = 1.0f;
 800c4c4:	4b16      	ldr	r3, [pc, #88]	; (800c520 <MotionSP_SetWindFiltArray+0x254>)
 800c4c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c4ca:	601a      	str	r2, [r3, #0]
      break;
 800c4cc:	e00c      	b.n	800c4e8 <MotionSP_SetWindFiltArray+0x21c>

    case HANNING:
      Window_Scale_Factor = 2.0f;
 800c4ce:	4b14      	ldr	r3, [pc, #80]	; (800c520 <MotionSP_SetWindFiltArray+0x254>)
 800c4d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c4d4:	601a      	str	r2, [r3, #0]
      break;
 800c4d6:	e007      	b.n	800c4e8 <MotionSP_SetWindFiltArray+0x21c>

    case HAMMING:
      Window_Scale_Factor = 1.85f;
 800c4d8:	4b11      	ldr	r3, [pc, #68]	; (800c520 <MotionSP_SetWindFiltArray+0x254>)
 800c4da:	4a12      	ldr	r2, [pc, #72]	; (800c524 <MotionSP_SetWindFiltArray+0x258>)
 800c4dc:	601a      	str	r2, [r3, #0]
      break;
 800c4de:	e003      	b.n	800c4e8 <MotionSP_SetWindFiltArray+0x21c>

    case FLAT_TOP:
      Window_Scale_Factor = 4.55f;
 800c4e0:	4b0f      	ldr	r3, [pc, #60]	; (800c520 <MotionSP_SetWindFiltArray+0x254>)
 800c4e2:	4a11      	ldr	r2, [pc, #68]	; (800c528 <MotionSP_SetWindFiltArray+0x25c>)
 800c4e4:	601a      	str	r2, [r3, #0]
      break;
 800c4e6:	bf00      	nop
  }
}
 800c4e8:	bf00      	nop
 800c4ea:	3710      	adds	r7, #16
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	ecbd 8b02 	vpop	{d8}
 800c4f2:	bd80      	pop	{r7, pc}
 800c4f4:	40c90fdb 	.word	0x40c90fdb
 800c4f8:	3eeb851f 	.word	0x3eeb851f
 800c4fc:	3f0a3d71 	.word	0x3f0a3d71
 800c500:	3ed550bc 	.word	0x3ed550bc
 800c504:	3e5cc0ba 	.word	0x3e5cc0ba
 800c508:	41490fdb 	.word	0x41490fdb
 800c50c:	3e8df570 	.word	0x3e8df570
 800c510:	4196cbe4 	.word	0x4196cbe4
 800c514:	3dab2b70 	.word	0x3dab2b70
 800c518:	41c90fdb 	.word	0x41c90fdb
 800c51c:	3be3a6bf 	.word	0x3be3a6bf
 800c520:	20005998 	.word	0x20005998
 800c524:	3feccccd 	.word	0x3feccccd
 800c528:	4091999a 	.word	0x4091999a

0800c52c <motionSP_fftUseWindow>:
  * @param SizeArr input/output array size
  * @param Window_Params oointer to windowing coefficients array
  * @return none
  */
void motionSP_fftUseWindow(float *pDstArr, float *pSrcArr, uint16_t SizeArr, float *Window_Params)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	60b9      	str	r1, [r7, #8]
 800c536:	603b      	str	r3, [r7, #0]
 800c538:	4613      	mov	r3, r2
 800c53a:	80fb      	strh	r3, [r7, #6]
  arm_mult_f32(pSrcArr, Window_Params, pDstArr, SizeArr);
 800c53c:	88fb      	ldrh	r3, [r7, #6]
 800c53e:	68fa      	ldr	r2, [r7, #12]
 800c540:	6839      	ldr	r1, [r7, #0]
 800c542:	68b8      	ldr	r0, [r7, #8]
 800c544:	f7f8 face 	bl	8004ae4 <arm_mult_f32>
}
 800c548:	bf00      	nop
 800c54a:	3710      	adds	r7, #16
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <MotionSP_fftInBuild>:
  * @param  SrcLastPos last index of data to be taken
  * @retval 0 in case of success
  * @retval 1 in case of failure
  */
uint8_t MotionSP_fftInBuild(float *pDst, uint16_t DstSize, float *pSrc, uint16_t SrcSize, uint16_t SrcLastPos)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b086      	sub	sp, #24
 800c554:	af00      	add	r7, sp, #0
 800c556:	60f8      	str	r0, [r7, #12]
 800c558:	607a      	str	r2, [r7, #4]
 800c55a:	461a      	mov	r2, r3
 800c55c:	460b      	mov	r3, r1
 800c55e:	817b      	strh	r3, [r7, #10]
 800c560:	4613      	mov	r3, r2
 800c562:	813b      	strh	r3, [r7, #8]
  int16_t initPos;
  uint16_t pos2end;

  if (SrcLastPos < SrcSize)
 800c564:	8c3a      	ldrh	r2, [r7, #32]
 800c566:	893b      	ldrh	r3, [r7, #8]
 800c568:	429a      	cmp	r2, r3
 800c56a:	d23e      	bcs.n	800c5ea <MotionSP_fftInBuild+0x9a>
  {
    // Replace the last index of data to be taken with the first one
    initPos = SrcLastPos - (DstSize - 1);
 800c56c:	8c3a      	ldrh	r2, [r7, #32]
 800c56e:	897b      	ldrh	r3, [r7, #10]
 800c570:	1ad3      	subs	r3, r2, r3
 800c572:	b29b      	uxth	r3, r3
 800c574:	3301      	adds	r3, #1
 800c576:	b29b      	uxth	r3, r3
 800c578:	82fb      	strh	r3, [r7, #22]
    if (initPos < 0)
 800c57a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	da04      	bge.n	800c58c <MotionSP_fftInBuild+0x3c>
    {
      initPos += SrcSize;
 800c582:	8afa      	ldrh	r2, [r7, #22]
 800c584:	893b      	ldrh	r3, [r7, #8]
 800c586:	4413      	add	r3, r2
 800c588:	b29b      	uxth	r3, r3
 800c58a:	82fb      	strh	r3, [r7, #22]
    }

    if (initPos <= (SrcSize - DstSize))
 800c58c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800c590:	8939      	ldrh	r1, [r7, #8]
 800c592:	897b      	ldrh	r3, [r7, #10]
 800c594:	1acb      	subs	r3, r1, r3
 800c596:	429a      	cmp	r2, r3
 800c598:	dc0b      	bgt.n	800c5b2 <MotionSP_fftInBuild+0x62>
    {
      memcpy((void *)pDst, (void *)(pSrc + initPos), DstSize * sizeof(float));
 800c59a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	18d1      	adds	r1, r2, r3
 800c5a4:	897b      	ldrh	r3, [r7, #10]
 800c5a6:	009b      	lsls	r3, r3, #2
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	68f8      	ldr	r0, [r7, #12]
 800c5ac:	f000 fba9 	bl	800cd02 <memcpy>
 800c5b0:	e01d      	b.n	800c5ee <MotionSP_fftInBuild+0x9e>
    }
    else
    {
      pos2end = SrcSize - initPos;
 800c5b2:	8afb      	ldrh	r3, [r7, #22]
 800c5b4:	893a      	ldrh	r2, [r7, #8]
 800c5b6:	1ad3      	subs	r3, r2, r3
 800c5b8:	82bb      	strh	r3, [r7, #20]
      memcpy((void *)pDst, (void *)(pSrc + initPos), pos2end * sizeof(float));
 800c5ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800c5be:	009b      	lsls	r3, r3, #2
 800c5c0:	687a      	ldr	r2, [r7, #4]
 800c5c2:	18d1      	adds	r1, r2, r3
 800c5c4:	8abb      	ldrh	r3, [r7, #20]
 800c5c6:	009b      	lsls	r3, r3, #2
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f000 fb99 	bl	800cd02 <memcpy>
      memcpy((void *)(pDst + pos2end), (void *)pSrc, (DstSize - pos2end)*sizeof(float));
 800c5d0:	8abb      	ldrh	r3, [r7, #20]
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	68fa      	ldr	r2, [r7, #12]
 800c5d6:	18d0      	adds	r0, r2, r3
 800c5d8:	897a      	ldrh	r2, [r7, #10]
 800c5da:	8abb      	ldrh	r3, [r7, #20]
 800c5dc:	1ad3      	subs	r3, r2, r3
 800c5de:	009b      	lsls	r3, r3, #2
 800c5e0:	461a      	mov	r2, r3
 800c5e2:	6879      	ldr	r1, [r7, #4]
 800c5e4:	f000 fb8d 	bl	800cd02 <memcpy>
 800c5e8:	e001      	b.n	800c5ee <MotionSP_fftInBuild+0x9e>
    }
  }
  else
  {
    return 1;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e000      	b.n	800c5f0 <MotionSP_fftInBuild+0xa0>
  }

  return 0;
 800c5ee:	2300      	movs	r3, #0
}
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	3718      	adds	r7, #24
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	bd80      	pop	{r7, pc}

0800c5f8 <MotionSP_fftAverageCalcTime>:
  *  @param  FinishAvg Description for FinishAvg
  *  @retval 1 in case of success
  *  @retval 0 in case of failure
  */
uint8_t MotionSP_fftAverageCalcTime(float *pDstArr, float *pSrcArr, uint16_t LenArr, uint16_t *pSumCnt, uint8_t FinishAvg)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b086      	sub	sp, #24
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	60f8      	str	r0, [r7, #12]
 800c600:	60b9      	str	r1, [r7, #8]
 800c602:	603b      	str	r3, [r7, #0]
 800c604:	4613      	mov	r3, r2
 800c606:	80fb      	strh	r3, [r7, #6]
  if ((*pSumCnt == 0))
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	881b      	ldrh	r3, [r3, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d106      	bne.n	800c61e <MotionSP_fftAverageCalcTime+0x26>
  {
    // reset the destination array
    memset((void *)pDstArr, 0, LenArr * sizeof(float));
 800c610:	88fb      	ldrh	r3, [r7, #6]
 800c612:	009b      	lsls	r3, r3, #2
 800c614:	461a      	mov	r2, r3
 800c616:	2100      	movs	r1, #0
 800c618:	68f8      	ldr	r0, [r7, #12]
 800c61a:	f000 fb80 	bl	800cd1e <memset>
  }

  // add new source values to destination
  for (uint16_t j = 0; j < LenArr; j++)
 800c61e:	2300      	movs	r3, #0
 800c620:	82fb      	strh	r3, [r7, #22]
 800c622:	e016      	b.n	800c652 <MotionSP_fftAverageCalcTime+0x5a>
  {
    *(pDstArr + j) += *(pSrcArr + j);
 800c624:	8afb      	ldrh	r3, [r7, #22]
 800c626:	009b      	lsls	r3, r3, #2
 800c628:	68fa      	ldr	r2, [r7, #12]
 800c62a:	4413      	add	r3, r2
 800c62c:	ed93 7a00 	vldr	s14, [r3]
 800c630:	8afb      	ldrh	r3, [r7, #22]
 800c632:	009b      	lsls	r3, r3, #2
 800c634:	68ba      	ldr	r2, [r7, #8]
 800c636:	4413      	add	r3, r2
 800c638:	edd3 7a00 	vldr	s15, [r3]
 800c63c:	8afb      	ldrh	r3, [r7, #22]
 800c63e:	009b      	lsls	r3, r3, #2
 800c640:	68fa      	ldr	r2, [r7, #12]
 800c642:	4413      	add	r3, r2
 800c644:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c648:	edc3 7a00 	vstr	s15, [r3]
  for (uint16_t j = 0; j < LenArr; j++)
 800c64c:	8afb      	ldrh	r3, [r7, #22]
 800c64e:	3301      	adds	r3, #1
 800c650:	82fb      	strh	r3, [r7, #22]
 800c652:	8afa      	ldrh	r2, [r7, #22]
 800c654:	88fb      	ldrh	r3, [r7, #6]
 800c656:	429a      	cmp	r2, r3
 800c658:	d3e4      	bcc.n	800c624 <MotionSP_fftAverageCalcTime+0x2c>
  }

  // increase the number of times
  *pSumCnt += 1;
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	881b      	ldrh	r3, [r3, #0]
 800c65e:	3301      	adds	r3, #1
 800c660:	b29a      	uxth	r2, r3
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	801a      	strh	r2, [r3, #0]

  if (FinishAvg)
 800c666:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d01f      	beq.n	800c6ae <MotionSP_fftAverageCalcTime+0xb6>
  {
    // Process the average
    for (uint16_t j = 0; j < LenArr; j++)
 800c66e:	2300      	movs	r3, #0
 800c670:	82bb      	strh	r3, [r7, #20]
 800c672:	e016      	b.n	800c6a2 <MotionSP_fftAverageCalcTime+0xaa>
    {
      *(pDstArr + j) = *(pDstArr + j) / (*pSumCnt);
 800c674:	8abb      	ldrh	r3, [r7, #20]
 800c676:	009b      	lsls	r3, r3, #2
 800c678:	68fa      	ldr	r2, [r7, #12]
 800c67a:	4413      	add	r3, r2
 800c67c:	edd3 6a00 	vldr	s13, [r3]
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	881b      	ldrh	r3, [r3, #0]
 800c684:	ee07 3a90 	vmov	s15, r3
 800c688:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c68c:	8abb      	ldrh	r3, [r7, #20]
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	68fa      	ldr	r2, [r7, #12]
 800c692:	4413      	add	r3, r2
 800c694:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c698:	edc3 7a00 	vstr	s15, [r3]
    for (uint16_t j = 0; j < LenArr; j++)
 800c69c:	8abb      	ldrh	r3, [r7, #20]
 800c69e:	3301      	adds	r3, #1
 800c6a0:	82bb      	strh	r3, [r7, #20]
 800c6a2:	8aba      	ldrh	r2, [r7, #20]
 800c6a4:	88fb      	ldrh	r3, [r7, #6]
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	d3e4      	bcc.n	800c674 <MotionSP_fftAverageCalcTime+0x7c>
    }

    return 1;
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	e000      	b.n	800c6b0 <MotionSP_fftAverageCalcTime+0xb8>
  }

  return 0;
 800c6ae:	2300      	movs	r3, #0
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3718      	adds	r7, #24
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <MotionSP_FrequencyDomainProcess>:
  * @brief  Frequency Domain Processing
  * @param  None
  * @return None
  */
void MotionSP_FrequencyDomainProcess(void)
{
 800c6b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c6bc:	b086      	sub	sp, #24
 800c6be:	af04      	add	r7, sp, #16
  static float fftOutX[FFT_SIZE_MAX];          //!< Array for output values for the complex magnitude function
  static float fftOutY[FFT_SIZE_MAX];          //!< Array for output values for the complex magnitude function
  static float fftOutZ[FFT_SIZE_MAX];          //!< Array for output values for the complex magnitude function

  /* ------------------ Freeze the Accelerometer data to analyze--------------*/
  MotionSP_fftInBuild(AccAxesArray_fftIn.AXIS_X, MotionSP_Parameters.FftSize, AccCircBuffer.Data.AXIS_X, AccCircBuffer.Size, accCircBuffIndexForFft);
 800c6c0:	4b81      	ldr	r3, [pc, #516]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c6c2:	8819      	ldrh	r1, [r3, #0]
 800c6c4:	4b81      	ldr	r3, [pc, #516]	; (800c8cc <MotionSP_FrequencyDomainProcess+0x214>)
 800c6c6:	881a      	ldrh	r2, [r3, #0]
 800c6c8:	4b81      	ldr	r3, [pc, #516]	; (800c8d0 <MotionSP_FrequencyDomainProcess+0x218>)
 800c6ca:	881b      	ldrh	r3, [r3, #0]
 800c6cc:	9300      	str	r3, [sp, #0]
 800c6ce:	4613      	mov	r3, r2
 800c6d0:	4a80      	ldr	r2, [pc, #512]	; (800c8d4 <MotionSP_FrequencyDomainProcess+0x21c>)
 800c6d2:	4881      	ldr	r0, [pc, #516]	; (800c8d8 <MotionSP_FrequencyDomainProcess+0x220>)
 800c6d4:	f7ff ff3c 	bl	800c550 <MotionSP_fftInBuild>
  MotionSP_fftInBuild(AccAxesArray_fftIn.AXIS_Y, MotionSP_Parameters.FftSize, AccCircBuffer.Data.AXIS_Y, AccCircBuffer.Size, accCircBuffIndexForFft);
 800c6d8:	4b7b      	ldr	r3, [pc, #492]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c6da:	8819      	ldrh	r1, [r3, #0]
 800c6dc:	4b7b      	ldr	r3, [pc, #492]	; (800c8cc <MotionSP_FrequencyDomainProcess+0x214>)
 800c6de:	881a      	ldrh	r2, [r3, #0]
 800c6e0:	4b7b      	ldr	r3, [pc, #492]	; (800c8d0 <MotionSP_FrequencyDomainProcess+0x218>)
 800c6e2:	881b      	ldrh	r3, [r3, #0]
 800c6e4:	9300      	str	r3, [sp, #0]
 800c6e6:	4613      	mov	r3, r2
 800c6e8:	4a7c      	ldr	r2, [pc, #496]	; (800c8dc <MotionSP_FrequencyDomainProcess+0x224>)
 800c6ea:	487d      	ldr	r0, [pc, #500]	; (800c8e0 <MotionSP_FrequencyDomainProcess+0x228>)
 800c6ec:	f7ff ff30 	bl	800c550 <MotionSP_fftInBuild>
  MotionSP_fftInBuild(AccAxesArray_fftIn.AXIS_Z, MotionSP_Parameters.FftSize, AccCircBuffer.Data.AXIS_Z, AccCircBuffer.Size, accCircBuffIndexForFft);
 800c6f0:	4b75      	ldr	r3, [pc, #468]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c6f2:	8819      	ldrh	r1, [r3, #0]
 800c6f4:	4b75      	ldr	r3, [pc, #468]	; (800c8cc <MotionSP_FrequencyDomainProcess+0x214>)
 800c6f6:	881a      	ldrh	r2, [r3, #0]
 800c6f8:	4b75      	ldr	r3, [pc, #468]	; (800c8d0 <MotionSP_FrequencyDomainProcess+0x218>)
 800c6fa:	881b      	ldrh	r3, [r3, #0]
 800c6fc:	9300      	str	r3, [sp, #0]
 800c6fe:	4613      	mov	r3, r2
 800c700:	4a78      	ldr	r2, [pc, #480]	; (800c8e4 <MotionSP_FrequencyDomainProcess+0x22c>)
 800c702:	4879      	ldr	r0, [pc, #484]	; (800c8e8 <MotionSP_FrequencyDomainProcess+0x230>)
 800c704:	f7ff ff24 	bl	800c550 <MotionSP_fftInBuild>

  /* ------------------ First Axis: Analysis on X-Acceleration--------------*/
  /* Apply the Windowing before to perform FFT */
  motionSP_fftUseWindow(fftIn, AccAxesArray_fftIn.AXIS_X, MotionSP_Parameters.FftSize, Filter_Params);
 800c708:	4b6f      	ldr	r3, [pc, #444]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c70a:	881a      	ldrh	r2, [r3, #0]
 800c70c:	4b77      	ldr	r3, [pc, #476]	; (800c8ec <MotionSP_FrequencyDomainProcess+0x234>)
 800c70e:	4972      	ldr	r1, [pc, #456]	; (800c8d8 <MotionSP_FrequencyDomainProcess+0x220>)
 800c710:	4877      	ldr	r0, [pc, #476]	; (800c8f0 <MotionSP_FrequencyDomainProcess+0x238>)
 800c712:	f7ff ff0b 	bl	800c52c <motionSP_fftUseWindow>
  MotionSP_fftCalc(&fftS, fftIn, fftOutX);
 800c716:	4a77      	ldr	r2, [pc, #476]	; (800c8f4 <MotionSP_FrequencyDomainProcess+0x23c>)
 800c718:	4975      	ldr	r1, [pc, #468]	; (800c8f0 <MotionSP_FrequencyDomainProcess+0x238>)
 800c71a:	4877      	ldr	r0, [pc, #476]	; (800c8f8 <MotionSP_FrequencyDomainProcess+0x240>)
 800c71c:	f7ff fcd0 	bl	800c0c0 <MotionSP_fftCalc>



  if (MotionSP_fftAverageCalcTime(AccAxesAvgMagBuff.AXIS_X, fftOutX, magSize, &(AccSumCnt.AXIS_X), FinishAvgFlag))
 800c720:	4b76      	ldr	r3, [pc, #472]	; (800c8fc <MotionSP_FrequencyDomainProcess+0x244>)
 800c722:	881a      	ldrh	r2, [r3, #0]
 800c724:	4b76      	ldr	r3, [pc, #472]	; (800c900 <MotionSP_FrequencyDomainProcess+0x248>)
 800c726:	781b      	ldrb	r3, [r3, #0]
 800c728:	9300      	str	r3, [sp, #0]
 800c72a:	4b76      	ldr	r3, [pc, #472]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c72c:	4971      	ldr	r1, [pc, #452]	; (800c8f4 <MotionSP_FrequencyDomainProcess+0x23c>)
 800c72e:	4876      	ldr	r0, [pc, #472]	; (800c908 <MotionSP_FrequencyDomainProcess+0x250>)
 800c730:	f7ff ff62 	bl	800c5f8 <MotionSP_fftAverageCalcTime>
 800c734:	4603      	mov	r3, r0
 800c736:	2b00      	cmp	r3, #0
 800c738:	d00b      	beq.n	800c752 <MotionSP_FrequencyDomainProcess+0x9a>
  {
    // Save the Max FFT Number evaluated
    AccAxesMagResults.X_FFT_AVG = AccSumCnt.AXIS_X;
 800c73a:	4b72      	ldr	r3, [pc, #456]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c73c:	881a      	ldrh	r2, [r3, #0]
 800c73e:	4b73      	ldr	r3, [pc, #460]	; (800c90c <MotionSP_FrequencyDomainProcess+0x254>)
 800c740:	811a      	strh	r2, [r3, #8]
    // Reset the FFT AVG Number for axis evaluated
    AccSumCnt.AXIS_X = 0;
 800c742:	4b70      	ldr	r3, [pc, #448]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c744:	2200      	movs	r2, #0
 800c746:	801a      	strh	r2, [r3, #0]
    // AVG available
    AvgRdy.xAccAvgRdy = 1;
 800c748:	4a71      	ldr	r2, [pc, #452]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c74a:	7813      	ldrb	r3, [r2, #0]
 800c74c:	f043 0301 	orr.w	r3, r3, #1
 800c750:	7013      	strb	r3, [r2, #0]
  }

  /* ------------------ Second Axis: Analysis on Y-Acceleration ----------*/
  /* Apply the Windowing before to perform FFT */
  motionSP_fftUseWindow(fftIn, AccAxesArray_fftIn.AXIS_Y, MotionSP_Parameters.FftSize,
 800c752:	4b5d      	ldr	r3, [pc, #372]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c754:	881a      	ldrh	r2, [r3, #0]
 800c756:	4b65      	ldr	r3, [pc, #404]	; (800c8ec <MotionSP_FrequencyDomainProcess+0x234>)
 800c758:	4961      	ldr	r1, [pc, #388]	; (800c8e0 <MotionSP_FrequencyDomainProcess+0x228>)
 800c75a:	4865      	ldr	r0, [pc, #404]	; (800c8f0 <MotionSP_FrequencyDomainProcess+0x238>)
 800c75c:	f7ff fee6 	bl	800c52c <motionSP_fftUseWindow>
                        Filter_Params); /* Evaluate FFT on Acc Data */
  MotionSP_fftCalc(&fftS, fftIn, fftOutY);
 800c760:	4a6c      	ldr	r2, [pc, #432]	; (800c914 <MotionSP_FrequencyDomainProcess+0x25c>)
 800c762:	4963      	ldr	r1, [pc, #396]	; (800c8f0 <MotionSP_FrequencyDomainProcess+0x238>)
 800c764:	4864      	ldr	r0, [pc, #400]	; (800c8f8 <MotionSP_FrequencyDomainProcess+0x240>)
 800c766:	f7ff fcab 	bl	800c0c0 <MotionSP_fftCalc>
  if (MotionSP_fftAverageCalcTime(AccAxesAvgMagBuff.AXIS_Y, fftOutY, magSize, &(AccSumCnt.AXIS_Y), FinishAvgFlag))
 800c76a:	4b64      	ldr	r3, [pc, #400]	; (800c8fc <MotionSP_FrequencyDomainProcess+0x244>)
 800c76c:	881a      	ldrh	r2, [r3, #0]
 800c76e:	4b64      	ldr	r3, [pc, #400]	; (800c900 <MotionSP_FrequencyDomainProcess+0x248>)
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	9300      	str	r3, [sp, #0]
 800c774:	4b68      	ldr	r3, [pc, #416]	; (800c918 <MotionSP_FrequencyDomainProcess+0x260>)
 800c776:	4967      	ldr	r1, [pc, #412]	; (800c914 <MotionSP_FrequencyDomainProcess+0x25c>)
 800c778:	4868      	ldr	r0, [pc, #416]	; (800c91c <MotionSP_FrequencyDomainProcess+0x264>)
 800c77a:	f7ff ff3d 	bl	800c5f8 <MotionSP_fftAverageCalcTime>
 800c77e:	4603      	mov	r3, r0
 800c780:	2b00      	cmp	r3, #0
 800c782:	d00b      	beq.n	800c79c <MotionSP_FrequencyDomainProcess+0xe4>
  {
    // Save the Max FFT Number evaluated
    AccAxesMagResults.Y_FFT_AVG = AccSumCnt.AXIS_Y;    // Reset the FFT AVG Number for axis evaluated
 800c784:	4b5f      	ldr	r3, [pc, #380]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c786:	885a      	ldrh	r2, [r3, #2]
 800c788:	4b60      	ldr	r3, [pc, #384]	; (800c90c <MotionSP_FrequencyDomainProcess+0x254>)
 800c78a:	829a      	strh	r2, [r3, #20]
    AccSumCnt.AXIS_Y = 0;
 800c78c:	4b5d      	ldr	r3, [pc, #372]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c78e:	2200      	movs	r2, #0
 800c790:	805a      	strh	r2, [r3, #2]
    // AVG available
    AvgRdy.yAccAvgRdy = 1;
 800c792:	4a5f      	ldr	r2, [pc, #380]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c794:	7813      	ldrb	r3, [r2, #0]
 800c796:	f043 0302 	orr.w	r3, r3, #2
 800c79a:	7013      	strb	r3, [r2, #0]
  }

  /* ------------------ Third Axis: Analysis on Z-Acceleration-------------*/
  /* Apply the Windowing before to perform FFT */
  motionSP_fftUseWindow(fftIn, AccAxesArray_fftIn.AXIS_Z, MotionSP_Parameters.FftSize, Filter_Params);
 800c79c:	4b4a      	ldr	r3, [pc, #296]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c79e:	881a      	ldrh	r2, [r3, #0]
 800c7a0:	4b52      	ldr	r3, [pc, #328]	; (800c8ec <MotionSP_FrequencyDomainProcess+0x234>)
 800c7a2:	4951      	ldr	r1, [pc, #324]	; (800c8e8 <MotionSP_FrequencyDomainProcess+0x230>)
 800c7a4:	4852      	ldr	r0, [pc, #328]	; (800c8f0 <MotionSP_FrequencyDomainProcess+0x238>)
 800c7a6:	f7ff fec1 	bl	800c52c <motionSP_fftUseWindow>
  MotionSP_fftCalc(&fftS, fftIn, fftOutZ);
 800c7aa:	4a5d      	ldr	r2, [pc, #372]	; (800c920 <MotionSP_FrequencyDomainProcess+0x268>)
 800c7ac:	4950      	ldr	r1, [pc, #320]	; (800c8f0 <MotionSP_FrequencyDomainProcess+0x238>)
 800c7ae:	4852      	ldr	r0, [pc, #328]	; (800c8f8 <MotionSP_FrequencyDomainProcess+0x240>)
 800c7b0:	f7ff fc86 	bl	800c0c0 <MotionSP_fftCalc>
  if (MotionSP_fftAverageCalcTime(AccAxesAvgMagBuff.AXIS_Z, fftOutZ, magSize, &(AccSumCnt.AXIS_Z), FinishAvgFlag))
 800c7b4:	4b51      	ldr	r3, [pc, #324]	; (800c8fc <MotionSP_FrequencyDomainProcess+0x244>)
 800c7b6:	881a      	ldrh	r2, [r3, #0]
 800c7b8:	4b51      	ldr	r3, [pc, #324]	; (800c900 <MotionSP_FrequencyDomainProcess+0x248>)
 800c7ba:	781b      	ldrb	r3, [r3, #0]
 800c7bc:	9300      	str	r3, [sp, #0]
 800c7be:	4b59      	ldr	r3, [pc, #356]	; (800c924 <MotionSP_FrequencyDomainProcess+0x26c>)
 800c7c0:	4957      	ldr	r1, [pc, #348]	; (800c920 <MotionSP_FrequencyDomainProcess+0x268>)
 800c7c2:	4859      	ldr	r0, [pc, #356]	; (800c928 <MotionSP_FrequencyDomainProcess+0x270>)
 800c7c4:	f7ff ff18 	bl	800c5f8 <MotionSP_fftAverageCalcTime>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d00b      	beq.n	800c7e6 <MotionSP_FrequencyDomainProcess+0x12e>
  {
    // Save the Max FFT Number evaluated
    AccAxesMagResults.Z_FFT_AVG = AccSumCnt.AXIS_Z;
 800c7ce:	4b4d      	ldr	r3, [pc, #308]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c7d0:	889a      	ldrh	r2, [r3, #4]
 800c7d2:	4b4e      	ldr	r3, [pc, #312]	; (800c90c <MotionSP_FrequencyDomainProcess+0x254>)
 800c7d4:	841a      	strh	r2, [r3, #32]
    // Reset the FFT AVG Number for axis evaluated
    AccSumCnt.AXIS_Z = 0;
 800c7d6:	4b4b      	ldr	r3, [pc, #300]	; (800c904 <MotionSP_FrequencyDomainProcess+0x24c>)
 800c7d8:	2200      	movs	r2, #0
 800c7da:	809a      	strh	r2, [r3, #4]
    // AVG available
    AvgRdy.zAccAvgRdy = 1;
 800c7dc:	4a4c      	ldr	r2, [pc, #304]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c7de:	7813      	ldrb	r3, [r2, #0]
 800c7e0:	f043 0304 	orr.w	r3, r3, #4
 800c7e4:	7013      	strb	r3, [r2, #0]
  }

  /* ---------------------------- Finish ----------------------------------*/
  if (AvgRdy.xAccAvgRdy & AvgRdy.yAccAvgRdy & AvgRdy.zAccAvgRdy)
 800c7e6:	4b4a      	ldr	r3, [pc, #296]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c7e8:	781b      	ldrb	r3, [r3, #0]
 800c7ea:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c7ee:	b2db      	uxtb	r3, r3
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	4b47      	ldr	r3, [pc, #284]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c7f4:	781b      	ldrb	r3, [r3, #0]
 800c7f6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c7fa:	b2db      	uxtb	r3, r3
 800c7fc:	4013      	ands	r3, r2
 800c7fe:	4a44      	ldr	r2, [pc, #272]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c800:	7812      	ldrb	r2, [r2, #0]
 800c802:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800c806:	b2d2      	uxtb	r2, r2
 800c808:	4013      	ands	r3, r2
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d01b      	beq.n	800c846 <MotionSP_FrequencyDomainProcess+0x18e>
  {
    MotionSP_fftAdapt(&AccAxesAvgMagBuff, magSize);
 800c80e:	4b3b      	ldr	r3, [pc, #236]	; (800c8fc <MotionSP_FrequencyDomainProcess+0x244>)
 800c810:	881b      	ldrh	r3, [r3, #0]
 800c812:	4619      	mov	r1, r3
 800c814:	483c      	ldr	r0, [pc, #240]	; (800c908 <MotionSP_FrequencyDomainProcess+0x250>)
 800c816:	f7ff fc6f 	bl	800c0f8 <MotionSP_fftAdapt>
    MotionSP_fftFindPeak(&AccAxesAvgMagBuff, magSize, &AccAxesMagResults);
 800c81a:	4b38      	ldr	r3, [pc, #224]	; (800c8fc <MotionSP_FrequencyDomainProcess+0x244>)
 800c81c:	881b      	ldrh	r3, [r3, #0]
 800c81e:	4a3b      	ldr	r2, [pc, #236]	; (800c90c <MotionSP_FrequencyDomainProcess+0x254>)
 800c820:	4619      	mov	r1, r3
 800c822:	4839      	ldr	r0, [pc, #228]	; (800c908 <MotionSP_FrequencyDomainProcess+0x250>)
 800c824:	f7ff fd2a 	bl	800c27c <MotionSP_fftFindPeak>
    MotionSP_evalMaxAmplitudeRange (AccAxesAvgMagBuff.AXIS_X, MotionSP_Parameters.subrange_num, SRAmplitude.AXIS_X, SRBinVal.AXIS_X);
    MotionSP_evalMaxAmplitudeRange (AccAxesAvgMagBuff.AXIS_Y, MotionSP_Parameters.subrange_num, SRAmplitude.AXIS_Y, SRBinVal.AXIS_Y);
    MotionSP_evalMaxAmplitudeRange (AccAxesAvgMagBuff.AXIS_Z, MotionSP_Parameters.subrange_num, SRAmplitude.AXIS_Z, SRBinVal.AXIS_Z);
#endif /* USE_SUBRANGE */

    AvgRdy.xAccAvgRdy = 0;
 800c828:	4a39      	ldr	r2, [pc, #228]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c82a:	7813      	ldrb	r3, [r2, #0]
 800c82c:	f36f 0300 	bfc	r3, #0, #1
 800c830:	7013      	strb	r3, [r2, #0]
    AvgRdy.yAccAvgRdy = 0;
 800c832:	4a37      	ldr	r2, [pc, #220]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c834:	7813      	ldrb	r3, [r2, #0]
 800c836:	f36f 0341 	bfc	r3, #1, #1
 800c83a:	7013      	strb	r3, [r2, #0]
    AvgRdy.zAccAvgRdy = 0;
 800c83c:	4a34      	ldr	r2, [pc, #208]	; (800c910 <MotionSP_FrequencyDomainProcess+0x258>)
 800c83e:	7813      	ldrb	r3, [r2, #0]
 800c840:	f36f 0382 	bfc	r3, #2, #1
 800c844:	7013      	strb	r3, [r2, #0]
  }

  printf("\n\nFFT:\n");
 800c846:	4839      	ldr	r0, [pc, #228]	; (800c92c <MotionSP_FrequencyDomainProcess+0x274>)
 800c848:	f001 f80c 	bl	800d864 <puts>
    for(int i=0;i<MotionSP_Parameters.FftSize/2;i++)
 800c84c:	2300      	movs	r3, #0
 800c84e:	607b      	str	r3, [r7, #4]
 800c850:	e02a      	b.n	800c8a8 <MotionSP_FrequencyDomainProcess+0x1f0>
    {
  	  printf("Fr,%d,x,%f,y,%f,z,%f\n",i,fftOutX[i],fftOutY[i],fftOutZ[i]);
 800c852:	4a28      	ldr	r2, [pc, #160]	; (800c8f4 <MotionSP_FrequencyDomainProcess+0x23c>)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	009b      	lsls	r3, r3, #2
 800c858:	4413      	add	r3, r2
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7f3 fed3 	bl	8000608 <__aeabi_f2d>
 800c862:	4680      	mov	r8, r0
 800c864:	4689      	mov	r9, r1
 800c866:	4a2b      	ldr	r2, [pc, #172]	; (800c914 <MotionSP_FrequencyDomainProcess+0x25c>)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	009b      	lsls	r3, r3, #2
 800c86c:	4413      	add	r3, r2
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	4618      	mov	r0, r3
 800c872:	f7f3 fec9 	bl	8000608 <__aeabi_f2d>
 800c876:	4604      	mov	r4, r0
 800c878:	460d      	mov	r5, r1
 800c87a:	4a29      	ldr	r2, [pc, #164]	; (800c920 <MotionSP_FrequencyDomainProcess+0x268>)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	009b      	lsls	r3, r3, #2
 800c880:	4413      	add	r3, r2
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	4618      	mov	r0, r3
 800c886:	f7f3 febf 	bl	8000608 <__aeabi_f2d>
 800c88a:	4602      	mov	r2, r0
 800c88c:	460b      	mov	r3, r1
 800c88e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c892:	e9cd 4500 	strd	r4, r5, [sp]
 800c896:	4642      	mov	r2, r8
 800c898:	464b      	mov	r3, r9
 800c89a:	6879      	ldr	r1, [r7, #4]
 800c89c:	4824      	ldr	r0, [pc, #144]	; (800c930 <MotionSP_FrequencyDomainProcess+0x278>)
 800c89e:	f000 ff5b 	bl	800d758 <iprintf>
    for(int i=0;i<MotionSP_Parameters.FftSize/2;i++)
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	3301      	adds	r3, #1
 800c8a6:	607b      	str	r3, [r7, #4]
 800c8a8:	4b07      	ldr	r3, [pc, #28]	; (800c8c8 <MotionSP_FrequencyDomainProcess+0x210>)
 800c8aa:	881b      	ldrh	r3, [r3, #0]
 800c8ac:	085b      	lsrs	r3, r3, #1
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	461a      	mov	r2, r3
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	4293      	cmp	r3, r2
 800c8b6:	dbcc      	blt.n	800c852 <MotionSP_FrequencyDomainProcess+0x19a>
    }
  printf("\n\n");
 800c8b8:	481e      	ldr	r0, [pc, #120]	; (800c934 <MotionSP_FrequencyDomainProcess+0x27c>)
 800c8ba:	f000 ffd3 	bl	800d864 <puts>
}
 800c8be:	bf00      	nop
 800c8c0:	3708      	adds	r7, #8
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c8c8:	20005980 	.word	0x20005980
 800c8cc:	2000599c 	.word	0x2000599c
 800c8d0:	2000451c 	.word	0x2000451c
 800c8d4:	200059a4 	.word	0x200059a4
 800c8d8:	20000bb0 	.word	0x20000bb0
 800c8dc:	200061a4 	.word	0x200061a4
 800c8e0:	200013b0 	.word	0x200013b0
 800c8e4:	200069a4 	.word	0x200069a4
 800c8e8:	20001bb0 	.word	0x20001bb0
 800c8ec:	20004544 	.word	0x20004544
 800c8f0:	200023b0 	.word	0x200023b0
 800c8f4:	20002bb0 	.word	0x20002bb0
 800c8f8:	20004d68 	.word	0x20004d68
 800c8fc:	20000394 	.word	0x20000394
 800c900:	2000723c 	.word	0x2000723c
 800c904:	20004d60 	.word	0x20004d60
 800c908:	20004d80 	.word	0x20004d80
 800c90c:	20004520 	.word	0x20004520
 800c910:	200033b0 	.word	0x200033b0
 800c914:	200033b4 	.word	0x200033b4
 800c918:	20004d62 	.word	0x20004d62
 800c91c:	20005180 	.word	0x20005180
 800c920:	20003bb4 	.word	0x20003bb4
 800c924:	20004d64 	.word	0x20004d64
 800c928:	20005580 	.word	0x20005580
 800c92c:	0800f938 	.word	0x0800f938
 800c930:	0800f940 	.word	0x0800f940
 800c934:	0800f958 	.word	0x0800f958

0800c938 <__errno>:
 800c938:	4b01      	ldr	r3, [pc, #4]	; (800c940 <__errno+0x8>)
 800c93a:	6818      	ldr	r0, [r3, #0]
 800c93c:	4770      	bx	lr
 800c93e:	bf00      	nop
 800c940:	20000090 	.word	0x20000090

0800c944 <__sflush_r>:
 800c944:	898a      	ldrh	r2, [r1, #12]
 800c946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c94a:	4605      	mov	r5, r0
 800c94c:	0710      	lsls	r0, r2, #28
 800c94e:	460c      	mov	r4, r1
 800c950:	d458      	bmi.n	800ca04 <__sflush_r+0xc0>
 800c952:	684b      	ldr	r3, [r1, #4]
 800c954:	2b00      	cmp	r3, #0
 800c956:	dc05      	bgt.n	800c964 <__sflush_r+0x20>
 800c958:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	dc02      	bgt.n	800c964 <__sflush_r+0x20>
 800c95e:	2000      	movs	r0, #0
 800c960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c964:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c966:	2e00      	cmp	r6, #0
 800c968:	d0f9      	beq.n	800c95e <__sflush_r+0x1a>
 800c96a:	2300      	movs	r3, #0
 800c96c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c970:	682f      	ldr	r7, [r5, #0]
 800c972:	602b      	str	r3, [r5, #0]
 800c974:	d032      	beq.n	800c9dc <__sflush_r+0x98>
 800c976:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c978:	89a3      	ldrh	r3, [r4, #12]
 800c97a:	075a      	lsls	r2, r3, #29
 800c97c:	d505      	bpl.n	800c98a <__sflush_r+0x46>
 800c97e:	6863      	ldr	r3, [r4, #4]
 800c980:	1ac0      	subs	r0, r0, r3
 800c982:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c984:	b10b      	cbz	r3, 800c98a <__sflush_r+0x46>
 800c986:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c988:	1ac0      	subs	r0, r0, r3
 800c98a:	2300      	movs	r3, #0
 800c98c:	4602      	mov	r2, r0
 800c98e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c990:	6a21      	ldr	r1, [r4, #32]
 800c992:	4628      	mov	r0, r5
 800c994:	47b0      	blx	r6
 800c996:	1c43      	adds	r3, r0, #1
 800c998:	89a3      	ldrh	r3, [r4, #12]
 800c99a:	d106      	bne.n	800c9aa <__sflush_r+0x66>
 800c99c:	6829      	ldr	r1, [r5, #0]
 800c99e:	291d      	cmp	r1, #29
 800c9a0:	d82c      	bhi.n	800c9fc <__sflush_r+0xb8>
 800c9a2:	4a2a      	ldr	r2, [pc, #168]	; (800ca4c <__sflush_r+0x108>)
 800c9a4:	40ca      	lsrs	r2, r1
 800c9a6:	07d6      	lsls	r6, r2, #31
 800c9a8:	d528      	bpl.n	800c9fc <__sflush_r+0xb8>
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	6062      	str	r2, [r4, #4]
 800c9ae:	04d9      	lsls	r1, r3, #19
 800c9b0:	6922      	ldr	r2, [r4, #16]
 800c9b2:	6022      	str	r2, [r4, #0]
 800c9b4:	d504      	bpl.n	800c9c0 <__sflush_r+0x7c>
 800c9b6:	1c42      	adds	r2, r0, #1
 800c9b8:	d101      	bne.n	800c9be <__sflush_r+0x7a>
 800c9ba:	682b      	ldr	r3, [r5, #0]
 800c9bc:	b903      	cbnz	r3, 800c9c0 <__sflush_r+0x7c>
 800c9be:	6560      	str	r0, [r4, #84]	; 0x54
 800c9c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9c2:	602f      	str	r7, [r5, #0]
 800c9c4:	2900      	cmp	r1, #0
 800c9c6:	d0ca      	beq.n	800c95e <__sflush_r+0x1a>
 800c9c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c9cc:	4299      	cmp	r1, r3
 800c9ce:	d002      	beq.n	800c9d6 <__sflush_r+0x92>
 800c9d0:	4628      	mov	r0, r5
 800c9d2:	f000 f9ad 	bl	800cd30 <_free_r>
 800c9d6:	2000      	movs	r0, #0
 800c9d8:	6360      	str	r0, [r4, #52]	; 0x34
 800c9da:	e7c1      	b.n	800c960 <__sflush_r+0x1c>
 800c9dc:	6a21      	ldr	r1, [r4, #32]
 800c9de:	2301      	movs	r3, #1
 800c9e0:	4628      	mov	r0, r5
 800c9e2:	47b0      	blx	r6
 800c9e4:	1c41      	adds	r1, r0, #1
 800c9e6:	d1c7      	bne.n	800c978 <__sflush_r+0x34>
 800c9e8:	682b      	ldr	r3, [r5, #0]
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d0c4      	beq.n	800c978 <__sflush_r+0x34>
 800c9ee:	2b1d      	cmp	r3, #29
 800c9f0:	d001      	beq.n	800c9f6 <__sflush_r+0xb2>
 800c9f2:	2b16      	cmp	r3, #22
 800c9f4:	d101      	bne.n	800c9fa <__sflush_r+0xb6>
 800c9f6:	602f      	str	r7, [r5, #0]
 800c9f8:	e7b1      	b.n	800c95e <__sflush_r+0x1a>
 800c9fa:	89a3      	ldrh	r3, [r4, #12]
 800c9fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca00:	81a3      	strh	r3, [r4, #12]
 800ca02:	e7ad      	b.n	800c960 <__sflush_r+0x1c>
 800ca04:	690f      	ldr	r7, [r1, #16]
 800ca06:	2f00      	cmp	r7, #0
 800ca08:	d0a9      	beq.n	800c95e <__sflush_r+0x1a>
 800ca0a:	0793      	lsls	r3, r2, #30
 800ca0c:	680e      	ldr	r6, [r1, #0]
 800ca0e:	bf08      	it	eq
 800ca10:	694b      	ldreq	r3, [r1, #20]
 800ca12:	600f      	str	r7, [r1, #0]
 800ca14:	bf18      	it	ne
 800ca16:	2300      	movne	r3, #0
 800ca18:	eba6 0807 	sub.w	r8, r6, r7
 800ca1c:	608b      	str	r3, [r1, #8]
 800ca1e:	f1b8 0f00 	cmp.w	r8, #0
 800ca22:	dd9c      	ble.n	800c95e <__sflush_r+0x1a>
 800ca24:	6a21      	ldr	r1, [r4, #32]
 800ca26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ca28:	4643      	mov	r3, r8
 800ca2a:	463a      	mov	r2, r7
 800ca2c:	4628      	mov	r0, r5
 800ca2e:	47b0      	blx	r6
 800ca30:	2800      	cmp	r0, #0
 800ca32:	dc06      	bgt.n	800ca42 <__sflush_r+0xfe>
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca3a:	81a3      	strh	r3, [r4, #12]
 800ca3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ca40:	e78e      	b.n	800c960 <__sflush_r+0x1c>
 800ca42:	4407      	add	r7, r0
 800ca44:	eba8 0800 	sub.w	r8, r8, r0
 800ca48:	e7e9      	b.n	800ca1e <__sflush_r+0xda>
 800ca4a:	bf00      	nop
 800ca4c:	20400001 	.word	0x20400001

0800ca50 <_fflush_r>:
 800ca50:	b538      	push	{r3, r4, r5, lr}
 800ca52:	690b      	ldr	r3, [r1, #16]
 800ca54:	4605      	mov	r5, r0
 800ca56:	460c      	mov	r4, r1
 800ca58:	b913      	cbnz	r3, 800ca60 <_fflush_r+0x10>
 800ca5a:	2500      	movs	r5, #0
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	bd38      	pop	{r3, r4, r5, pc}
 800ca60:	b118      	cbz	r0, 800ca6a <_fflush_r+0x1a>
 800ca62:	6983      	ldr	r3, [r0, #24]
 800ca64:	b90b      	cbnz	r3, 800ca6a <_fflush_r+0x1a>
 800ca66:	f000 f887 	bl	800cb78 <__sinit>
 800ca6a:	4b14      	ldr	r3, [pc, #80]	; (800cabc <_fflush_r+0x6c>)
 800ca6c:	429c      	cmp	r4, r3
 800ca6e:	d11b      	bne.n	800caa8 <_fflush_r+0x58>
 800ca70:	686c      	ldr	r4, [r5, #4]
 800ca72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d0ef      	beq.n	800ca5a <_fflush_r+0xa>
 800ca7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ca7c:	07d0      	lsls	r0, r2, #31
 800ca7e:	d404      	bmi.n	800ca8a <_fflush_r+0x3a>
 800ca80:	0599      	lsls	r1, r3, #22
 800ca82:	d402      	bmi.n	800ca8a <_fflush_r+0x3a>
 800ca84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca86:	f000 f93a 	bl	800ccfe <__retarget_lock_acquire_recursive>
 800ca8a:	4628      	mov	r0, r5
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	f7ff ff59 	bl	800c944 <__sflush_r>
 800ca92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca94:	07da      	lsls	r2, r3, #31
 800ca96:	4605      	mov	r5, r0
 800ca98:	d4e0      	bmi.n	800ca5c <_fflush_r+0xc>
 800ca9a:	89a3      	ldrh	r3, [r4, #12]
 800ca9c:	059b      	lsls	r3, r3, #22
 800ca9e:	d4dd      	bmi.n	800ca5c <_fflush_r+0xc>
 800caa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800caa2:	f000 f92d 	bl	800cd00 <__retarget_lock_release_recursive>
 800caa6:	e7d9      	b.n	800ca5c <_fflush_r+0xc>
 800caa8:	4b05      	ldr	r3, [pc, #20]	; (800cac0 <_fflush_r+0x70>)
 800caaa:	429c      	cmp	r4, r3
 800caac:	d101      	bne.n	800cab2 <_fflush_r+0x62>
 800caae:	68ac      	ldr	r4, [r5, #8]
 800cab0:	e7df      	b.n	800ca72 <_fflush_r+0x22>
 800cab2:	4b04      	ldr	r3, [pc, #16]	; (800cac4 <_fflush_r+0x74>)
 800cab4:	429c      	cmp	r4, r3
 800cab6:	bf08      	it	eq
 800cab8:	68ec      	ldreq	r4, [r5, #12]
 800caba:	e7da      	b.n	800ca72 <_fflush_r+0x22>
 800cabc:	08023678 	.word	0x08023678
 800cac0:	08023698 	.word	0x08023698
 800cac4:	08023658 	.word	0x08023658

0800cac8 <std>:
 800cac8:	2300      	movs	r3, #0
 800caca:	b510      	push	{r4, lr}
 800cacc:	4604      	mov	r4, r0
 800cace:	e9c0 3300 	strd	r3, r3, [r0]
 800cad2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cad6:	6083      	str	r3, [r0, #8]
 800cad8:	8181      	strh	r1, [r0, #12]
 800cada:	6643      	str	r3, [r0, #100]	; 0x64
 800cadc:	81c2      	strh	r2, [r0, #14]
 800cade:	6183      	str	r3, [r0, #24]
 800cae0:	4619      	mov	r1, r3
 800cae2:	2208      	movs	r2, #8
 800cae4:	305c      	adds	r0, #92	; 0x5c
 800cae6:	f000 f91a 	bl	800cd1e <memset>
 800caea:	4b05      	ldr	r3, [pc, #20]	; (800cb00 <std+0x38>)
 800caec:	6263      	str	r3, [r4, #36]	; 0x24
 800caee:	4b05      	ldr	r3, [pc, #20]	; (800cb04 <std+0x3c>)
 800caf0:	62a3      	str	r3, [r4, #40]	; 0x28
 800caf2:	4b05      	ldr	r3, [pc, #20]	; (800cb08 <std+0x40>)
 800caf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800caf6:	4b05      	ldr	r3, [pc, #20]	; (800cb0c <std+0x44>)
 800caf8:	6224      	str	r4, [r4, #32]
 800cafa:	6323      	str	r3, [r4, #48]	; 0x30
 800cafc:	bd10      	pop	{r4, pc}
 800cafe:	bf00      	nop
 800cb00:	0800d895 	.word	0x0800d895
 800cb04:	0800d8b7 	.word	0x0800d8b7
 800cb08:	0800d8ef 	.word	0x0800d8ef
 800cb0c:	0800d913 	.word	0x0800d913

0800cb10 <_cleanup_r>:
 800cb10:	4901      	ldr	r1, [pc, #4]	; (800cb18 <_cleanup_r+0x8>)
 800cb12:	f000 b8af 	b.w	800cc74 <_fwalk_reent>
 800cb16:	bf00      	nop
 800cb18:	0800ca51 	.word	0x0800ca51

0800cb1c <__sfmoreglue>:
 800cb1c:	b570      	push	{r4, r5, r6, lr}
 800cb1e:	1e4a      	subs	r2, r1, #1
 800cb20:	2568      	movs	r5, #104	; 0x68
 800cb22:	4355      	muls	r5, r2
 800cb24:	460e      	mov	r6, r1
 800cb26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cb2a:	f000 f951 	bl	800cdd0 <_malloc_r>
 800cb2e:	4604      	mov	r4, r0
 800cb30:	b140      	cbz	r0, 800cb44 <__sfmoreglue+0x28>
 800cb32:	2100      	movs	r1, #0
 800cb34:	e9c0 1600 	strd	r1, r6, [r0]
 800cb38:	300c      	adds	r0, #12
 800cb3a:	60a0      	str	r0, [r4, #8]
 800cb3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cb40:	f000 f8ed 	bl	800cd1e <memset>
 800cb44:	4620      	mov	r0, r4
 800cb46:	bd70      	pop	{r4, r5, r6, pc}

0800cb48 <__sfp_lock_acquire>:
 800cb48:	4801      	ldr	r0, [pc, #4]	; (800cb50 <__sfp_lock_acquire+0x8>)
 800cb4a:	f000 b8d8 	b.w	800ccfe <__retarget_lock_acquire_recursive>
 800cb4e:	bf00      	nop
 800cb50:	20007254 	.word	0x20007254

0800cb54 <__sfp_lock_release>:
 800cb54:	4801      	ldr	r0, [pc, #4]	; (800cb5c <__sfp_lock_release+0x8>)
 800cb56:	f000 b8d3 	b.w	800cd00 <__retarget_lock_release_recursive>
 800cb5a:	bf00      	nop
 800cb5c:	20007254 	.word	0x20007254

0800cb60 <__sinit_lock_acquire>:
 800cb60:	4801      	ldr	r0, [pc, #4]	; (800cb68 <__sinit_lock_acquire+0x8>)
 800cb62:	f000 b8cc 	b.w	800ccfe <__retarget_lock_acquire_recursive>
 800cb66:	bf00      	nop
 800cb68:	2000724f 	.word	0x2000724f

0800cb6c <__sinit_lock_release>:
 800cb6c:	4801      	ldr	r0, [pc, #4]	; (800cb74 <__sinit_lock_release+0x8>)
 800cb6e:	f000 b8c7 	b.w	800cd00 <__retarget_lock_release_recursive>
 800cb72:	bf00      	nop
 800cb74:	2000724f 	.word	0x2000724f

0800cb78 <__sinit>:
 800cb78:	b510      	push	{r4, lr}
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	f7ff fff0 	bl	800cb60 <__sinit_lock_acquire>
 800cb80:	69a3      	ldr	r3, [r4, #24]
 800cb82:	b11b      	cbz	r3, 800cb8c <__sinit+0x14>
 800cb84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb88:	f7ff bff0 	b.w	800cb6c <__sinit_lock_release>
 800cb8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb90:	6523      	str	r3, [r4, #80]	; 0x50
 800cb92:	4b13      	ldr	r3, [pc, #76]	; (800cbe0 <__sinit+0x68>)
 800cb94:	4a13      	ldr	r2, [pc, #76]	; (800cbe4 <__sinit+0x6c>)
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb9a:	42a3      	cmp	r3, r4
 800cb9c:	bf04      	itt	eq
 800cb9e:	2301      	moveq	r3, #1
 800cba0:	61a3      	streq	r3, [r4, #24]
 800cba2:	4620      	mov	r0, r4
 800cba4:	f000 f820 	bl	800cbe8 <__sfp>
 800cba8:	6060      	str	r0, [r4, #4]
 800cbaa:	4620      	mov	r0, r4
 800cbac:	f000 f81c 	bl	800cbe8 <__sfp>
 800cbb0:	60a0      	str	r0, [r4, #8]
 800cbb2:	4620      	mov	r0, r4
 800cbb4:	f000 f818 	bl	800cbe8 <__sfp>
 800cbb8:	2200      	movs	r2, #0
 800cbba:	60e0      	str	r0, [r4, #12]
 800cbbc:	2104      	movs	r1, #4
 800cbbe:	6860      	ldr	r0, [r4, #4]
 800cbc0:	f7ff ff82 	bl	800cac8 <std>
 800cbc4:	68a0      	ldr	r0, [r4, #8]
 800cbc6:	2201      	movs	r2, #1
 800cbc8:	2109      	movs	r1, #9
 800cbca:	f7ff ff7d 	bl	800cac8 <std>
 800cbce:	68e0      	ldr	r0, [r4, #12]
 800cbd0:	2202      	movs	r2, #2
 800cbd2:	2112      	movs	r1, #18
 800cbd4:	f7ff ff78 	bl	800cac8 <std>
 800cbd8:	2301      	movs	r3, #1
 800cbda:	61a3      	str	r3, [r4, #24]
 800cbdc:	e7d2      	b.n	800cb84 <__sinit+0xc>
 800cbde:	bf00      	nop
 800cbe0:	080236b8 	.word	0x080236b8
 800cbe4:	0800cb11 	.word	0x0800cb11

0800cbe8 <__sfp>:
 800cbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbea:	4607      	mov	r7, r0
 800cbec:	f7ff ffac 	bl	800cb48 <__sfp_lock_acquire>
 800cbf0:	4b1e      	ldr	r3, [pc, #120]	; (800cc6c <__sfp+0x84>)
 800cbf2:	681e      	ldr	r6, [r3, #0]
 800cbf4:	69b3      	ldr	r3, [r6, #24]
 800cbf6:	b913      	cbnz	r3, 800cbfe <__sfp+0x16>
 800cbf8:	4630      	mov	r0, r6
 800cbfa:	f7ff ffbd 	bl	800cb78 <__sinit>
 800cbfe:	3648      	adds	r6, #72	; 0x48
 800cc00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cc04:	3b01      	subs	r3, #1
 800cc06:	d503      	bpl.n	800cc10 <__sfp+0x28>
 800cc08:	6833      	ldr	r3, [r6, #0]
 800cc0a:	b30b      	cbz	r3, 800cc50 <__sfp+0x68>
 800cc0c:	6836      	ldr	r6, [r6, #0]
 800cc0e:	e7f7      	b.n	800cc00 <__sfp+0x18>
 800cc10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cc14:	b9d5      	cbnz	r5, 800cc4c <__sfp+0x64>
 800cc16:	4b16      	ldr	r3, [pc, #88]	; (800cc70 <__sfp+0x88>)
 800cc18:	60e3      	str	r3, [r4, #12]
 800cc1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cc1e:	6665      	str	r5, [r4, #100]	; 0x64
 800cc20:	f000 f86c 	bl	800ccfc <__retarget_lock_init_recursive>
 800cc24:	f7ff ff96 	bl	800cb54 <__sfp_lock_release>
 800cc28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cc2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cc30:	6025      	str	r5, [r4, #0]
 800cc32:	61a5      	str	r5, [r4, #24]
 800cc34:	2208      	movs	r2, #8
 800cc36:	4629      	mov	r1, r5
 800cc38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cc3c:	f000 f86f 	bl	800cd1e <memset>
 800cc40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cc44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cc48:	4620      	mov	r0, r4
 800cc4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc4c:	3468      	adds	r4, #104	; 0x68
 800cc4e:	e7d9      	b.n	800cc04 <__sfp+0x1c>
 800cc50:	2104      	movs	r1, #4
 800cc52:	4638      	mov	r0, r7
 800cc54:	f7ff ff62 	bl	800cb1c <__sfmoreglue>
 800cc58:	4604      	mov	r4, r0
 800cc5a:	6030      	str	r0, [r6, #0]
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	d1d5      	bne.n	800cc0c <__sfp+0x24>
 800cc60:	f7ff ff78 	bl	800cb54 <__sfp_lock_release>
 800cc64:	230c      	movs	r3, #12
 800cc66:	603b      	str	r3, [r7, #0]
 800cc68:	e7ee      	b.n	800cc48 <__sfp+0x60>
 800cc6a:	bf00      	nop
 800cc6c:	080236b8 	.word	0x080236b8
 800cc70:	ffff0001 	.word	0xffff0001

0800cc74 <_fwalk_reent>:
 800cc74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc78:	4606      	mov	r6, r0
 800cc7a:	4688      	mov	r8, r1
 800cc7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc80:	2700      	movs	r7, #0
 800cc82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc86:	f1b9 0901 	subs.w	r9, r9, #1
 800cc8a:	d505      	bpl.n	800cc98 <_fwalk_reent+0x24>
 800cc8c:	6824      	ldr	r4, [r4, #0]
 800cc8e:	2c00      	cmp	r4, #0
 800cc90:	d1f7      	bne.n	800cc82 <_fwalk_reent+0xe>
 800cc92:	4638      	mov	r0, r7
 800cc94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc98:	89ab      	ldrh	r3, [r5, #12]
 800cc9a:	2b01      	cmp	r3, #1
 800cc9c:	d907      	bls.n	800ccae <_fwalk_reent+0x3a>
 800cc9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cca2:	3301      	adds	r3, #1
 800cca4:	d003      	beq.n	800ccae <_fwalk_reent+0x3a>
 800cca6:	4629      	mov	r1, r5
 800cca8:	4630      	mov	r0, r6
 800ccaa:	47c0      	blx	r8
 800ccac:	4307      	orrs	r7, r0
 800ccae:	3568      	adds	r5, #104	; 0x68
 800ccb0:	e7e9      	b.n	800cc86 <_fwalk_reent+0x12>
	...

0800ccb4 <__libc_init_array>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	4d0d      	ldr	r5, [pc, #52]	; (800ccec <__libc_init_array+0x38>)
 800ccb8:	4c0d      	ldr	r4, [pc, #52]	; (800ccf0 <__libc_init_array+0x3c>)
 800ccba:	1b64      	subs	r4, r4, r5
 800ccbc:	10a4      	asrs	r4, r4, #2
 800ccbe:	2600      	movs	r6, #0
 800ccc0:	42a6      	cmp	r6, r4
 800ccc2:	d109      	bne.n	800ccd8 <__libc_init_array+0x24>
 800ccc4:	4d0b      	ldr	r5, [pc, #44]	; (800ccf4 <__libc_init_array+0x40>)
 800ccc6:	4c0c      	ldr	r4, [pc, #48]	; (800ccf8 <__libc_init_array+0x44>)
 800ccc8:	f002 fdc2 	bl	800f850 <_init>
 800cccc:	1b64      	subs	r4, r4, r5
 800ccce:	10a4      	asrs	r4, r4, #2
 800ccd0:	2600      	movs	r6, #0
 800ccd2:	42a6      	cmp	r6, r4
 800ccd4:	d105      	bne.n	800cce2 <__libc_init_array+0x2e>
 800ccd6:	bd70      	pop	{r4, r5, r6, pc}
 800ccd8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ccdc:	4798      	blx	r3
 800ccde:	3601      	adds	r6, #1
 800cce0:	e7ee      	b.n	800ccc0 <__libc_init_array+0xc>
 800cce2:	f855 3b04 	ldr.w	r3, [r5], #4
 800cce6:	4798      	blx	r3
 800cce8:	3601      	adds	r6, #1
 800ccea:	e7f2      	b.n	800ccd2 <__libc_init_array+0x1e>
 800ccec:	08023a78 	.word	0x08023a78
 800ccf0:	08023a78 	.word	0x08023a78
 800ccf4:	08023a78 	.word	0x08023a78
 800ccf8:	08023a7c 	.word	0x08023a7c

0800ccfc <__retarget_lock_init_recursive>:
 800ccfc:	4770      	bx	lr

0800ccfe <__retarget_lock_acquire_recursive>:
 800ccfe:	4770      	bx	lr

0800cd00 <__retarget_lock_release_recursive>:
 800cd00:	4770      	bx	lr

0800cd02 <memcpy>:
 800cd02:	440a      	add	r2, r1
 800cd04:	4291      	cmp	r1, r2
 800cd06:	f100 33ff 	add.w	r3, r0, #4294967295
 800cd0a:	d100      	bne.n	800cd0e <memcpy+0xc>
 800cd0c:	4770      	bx	lr
 800cd0e:	b510      	push	{r4, lr}
 800cd10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd18:	4291      	cmp	r1, r2
 800cd1a:	d1f9      	bne.n	800cd10 <memcpy+0xe>
 800cd1c:	bd10      	pop	{r4, pc}

0800cd1e <memset>:
 800cd1e:	4402      	add	r2, r0
 800cd20:	4603      	mov	r3, r0
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d100      	bne.n	800cd28 <memset+0xa>
 800cd26:	4770      	bx	lr
 800cd28:	f803 1b01 	strb.w	r1, [r3], #1
 800cd2c:	e7f9      	b.n	800cd22 <memset+0x4>
	...

0800cd30 <_free_r>:
 800cd30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd32:	2900      	cmp	r1, #0
 800cd34:	d048      	beq.n	800cdc8 <_free_r+0x98>
 800cd36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd3a:	9001      	str	r0, [sp, #4]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	f1a1 0404 	sub.w	r4, r1, #4
 800cd42:	bfb8      	it	lt
 800cd44:	18e4      	addlt	r4, r4, r3
 800cd46:	f001 fdc5 	bl	800e8d4 <__malloc_lock>
 800cd4a:	4a20      	ldr	r2, [pc, #128]	; (800cdcc <_free_r+0x9c>)
 800cd4c:	9801      	ldr	r0, [sp, #4]
 800cd4e:	6813      	ldr	r3, [r2, #0]
 800cd50:	4615      	mov	r5, r2
 800cd52:	b933      	cbnz	r3, 800cd62 <_free_r+0x32>
 800cd54:	6063      	str	r3, [r4, #4]
 800cd56:	6014      	str	r4, [r2, #0]
 800cd58:	b003      	add	sp, #12
 800cd5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd5e:	f001 bdbf 	b.w	800e8e0 <__malloc_unlock>
 800cd62:	42a3      	cmp	r3, r4
 800cd64:	d90b      	bls.n	800cd7e <_free_r+0x4e>
 800cd66:	6821      	ldr	r1, [r4, #0]
 800cd68:	1862      	adds	r2, r4, r1
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	bf04      	itt	eq
 800cd6e:	681a      	ldreq	r2, [r3, #0]
 800cd70:	685b      	ldreq	r3, [r3, #4]
 800cd72:	6063      	str	r3, [r4, #4]
 800cd74:	bf04      	itt	eq
 800cd76:	1852      	addeq	r2, r2, r1
 800cd78:	6022      	streq	r2, [r4, #0]
 800cd7a:	602c      	str	r4, [r5, #0]
 800cd7c:	e7ec      	b.n	800cd58 <_free_r+0x28>
 800cd7e:	461a      	mov	r2, r3
 800cd80:	685b      	ldr	r3, [r3, #4]
 800cd82:	b10b      	cbz	r3, 800cd88 <_free_r+0x58>
 800cd84:	42a3      	cmp	r3, r4
 800cd86:	d9fa      	bls.n	800cd7e <_free_r+0x4e>
 800cd88:	6811      	ldr	r1, [r2, #0]
 800cd8a:	1855      	adds	r5, r2, r1
 800cd8c:	42a5      	cmp	r5, r4
 800cd8e:	d10b      	bne.n	800cda8 <_free_r+0x78>
 800cd90:	6824      	ldr	r4, [r4, #0]
 800cd92:	4421      	add	r1, r4
 800cd94:	1854      	adds	r4, r2, r1
 800cd96:	42a3      	cmp	r3, r4
 800cd98:	6011      	str	r1, [r2, #0]
 800cd9a:	d1dd      	bne.n	800cd58 <_free_r+0x28>
 800cd9c:	681c      	ldr	r4, [r3, #0]
 800cd9e:	685b      	ldr	r3, [r3, #4]
 800cda0:	6053      	str	r3, [r2, #4]
 800cda2:	4421      	add	r1, r4
 800cda4:	6011      	str	r1, [r2, #0]
 800cda6:	e7d7      	b.n	800cd58 <_free_r+0x28>
 800cda8:	d902      	bls.n	800cdb0 <_free_r+0x80>
 800cdaa:	230c      	movs	r3, #12
 800cdac:	6003      	str	r3, [r0, #0]
 800cdae:	e7d3      	b.n	800cd58 <_free_r+0x28>
 800cdb0:	6825      	ldr	r5, [r4, #0]
 800cdb2:	1961      	adds	r1, r4, r5
 800cdb4:	428b      	cmp	r3, r1
 800cdb6:	bf04      	itt	eq
 800cdb8:	6819      	ldreq	r1, [r3, #0]
 800cdba:	685b      	ldreq	r3, [r3, #4]
 800cdbc:	6063      	str	r3, [r4, #4]
 800cdbe:	bf04      	itt	eq
 800cdc0:	1949      	addeq	r1, r1, r5
 800cdc2:	6021      	streq	r1, [r4, #0]
 800cdc4:	6054      	str	r4, [r2, #4]
 800cdc6:	e7c7      	b.n	800cd58 <_free_r+0x28>
 800cdc8:	b003      	add	sp, #12
 800cdca:	bd30      	pop	{r4, r5, pc}
 800cdcc:	200043b4 	.word	0x200043b4

0800cdd0 <_malloc_r>:
 800cdd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdd2:	1ccd      	adds	r5, r1, #3
 800cdd4:	f025 0503 	bic.w	r5, r5, #3
 800cdd8:	3508      	adds	r5, #8
 800cdda:	2d0c      	cmp	r5, #12
 800cddc:	bf38      	it	cc
 800cdde:	250c      	movcc	r5, #12
 800cde0:	2d00      	cmp	r5, #0
 800cde2:	4606      	mov	r6, r0
 800cde4:	db01      	blt.n	800cdea <_malloc_r+0x1a>
 800cde6:	42a9      	cmp	r1, r5
 800cde8:	d903      	bls.n	800cdf2 <_malloc_r+0x22>
 800cdea:	230c      	movs	r3, #12
 800cdec:	6033      	str	r3, [r6, #0]
 800cdee:	2000      	movs	r0, #0
 800cdf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdf2:	f001 fd6f 	bl	800e8d4 <__malloc_lock>
 800cdf6:	4921      	ldr	r1, [pc, #132]	; (800ce7c <_malloc_r+0xac>)
 800cdf8:	680a      	ldr	r2, [r1, #0]
 800cdfa:	4614      	mov	r4, r2
 800cdfc:	b99c      	cbnz	r4, 800ce26 <_malloc_r+0x56>
 800cdfe:	4f20      	ldr	r7, [pc, #128]	; (800ce80 <_malloc_r+0xb0>)
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	b923      	cbnz	r3, 800ce0e <_malloc_r+0x3e>
 800ce04:	4621      	mov	r1, r4
 800ce06:	4630      	mov	r0, r6
 800ce08:	f000 fd34 	bl	800d874 <_sbrk_r>
 800ce0c:	6038      	str	r0, [r7, #0]
 800ce0e:	4629      	mov	r1, r5
 800ce10:	4630      	mov	r0, r6
 800ce12:	f000 fd2f 	bl	800d874 <_sbrk_r>
 800ce16:	1c43      	adds	r3, r0, #1
 800ce18:	d123      	bne.n	800ce62 <_malloc_r+0x92>
 800ce1a:	230c      	movs	r3, #12
 800ce1c:	6033      	str	r3, [r6, #0]
 800ce1e:	4630      	mov	r0, r6
 800ce20:	f001 fd5e 	bl	800e8e0 <__malloc_unlock>
 800ce24:	e7e3      	b.n	800cdee <_malloc_r+0x1e>
 800ce26:	6823      	ldr	r3, [r4, #0]
 800ce28:	1b5b      	subs	r3, r3, r5
 800ce2a:	d417      	bmi.n	800ce5c <_malloc_r+0x8c>
 800ce2c:	2b0b      	cmp	r3, #11
 800ce2e:	d903      	bls.n	800ce38 <_malloc_r+0x68>
 800ce30:	6023      	str	r3, [r4, #0]
 800ce32:	441c      	add	r4, r3
 800ce34:	6025      	str	r5, [r4, #0]
 800ce36:	e004      	b.n	800ce42 <_malloc_r+0x72>
 800ce38:	6863      	ldr	r3, [r4, #4]
 800ce3a:	42a2      	cmp	r2, r4
 800ce3c:	bf0c      	ite	eq
 800ce3e:	600b      	streq	r3, [r1, #0]
 800ce40:	6053      	strne	r3, [r2, #4]
 800ce42:	4630      	mov	r0, r6
 800ce44:	f001 fd4c 	bl	800e8e0 <__malloc_unlock>
 800ce48:	f104 000b 	add.w	r0, r4, #11
 800ce4c:	1d23      	adds	r3, r4, #4
 800ce4e:	f020 0007 	bic.w	r0, r0, #7
 800ce52:	1ac2      	subs	r2, r0, r3
 800ce54:	d0cc      	beq.n	800cdf0 <_malloc_r+0x20>
 800ce56:	1a1b      	subs	r3, r3, r0
 800ce58:	50a3      	str	r3, [r4, r2]
 800ce5a:	e7c9      	b.n	800cdf0 <_malloc_r+0x20>
 800ce5c:	4622      	mov	r2, r4
 800ce5e:	6864      	ldr	r4, [r4, #4]
 800ce60:	e7cc      	b.n	800cdfc <_malloc_r+0x2c>
 800ce62:	1cc4      	adds	r4, r0, #3
 800ce64:	f024 0403 	bic.w	r4, r4, #3
 800ce68:	42a0      	cmp	r0, r4
 800ce6a:	d0e3      	beq.n	800ce34 <_malloc_r+0x64>
 800ce6c:	1a21      	subs	r1, r4, r0
 800ce6e:	4630      	mov	r0, r6
 800ce70:	f000 fd00 	bl	800d874 <_sbrk_r>
 800ce74:	3001      	adds	r0, #1
 800ce76:	d1dd      	bne.n	800ce34 <_malloc_r+0x64>
 800ce78:	e7cf      	b.n	800ce1a <_malloc_r+0x4a>
 800ce7a:	bf00      	nop
 800ce7c:	200043b4 	.word	0x200043b4
 800ce80:	200043b8 	.word	0x200043b8

0800ce84 <__cvt>:
 800ce84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce88:	ec55 4b10 	vmov	r4, r5, d0
 800ce8c:	2d00      	cmp	r5, #0
 800ce8e:	460e      	mov	r6, r1
 800ce90:	4619      	mov	r1, r3
 800ce92:	462b      	mov	r3, r5
 800ce94:	bfbb      	ittet	lt
 800ce96:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ce9a:	461d      	movlt	r5, r3
 800ce9c:	2300      	movge	r3, #0
 800ce9e:	232d      	movlt	r3, #45	; 0x2d
 800cea0:	700b      	strb	r3, [r1, #0]
 800cea2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cea4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cea8:	4691      	mov	r9, r2
 800ceaa:	f023 0820 	bic.w	r8, r3, #32
 800ceae:	bfbc      	itt	lt
 800ceb0:	4622      	movlt	r2, r4
 800ceb2:	4614      	movlt	r4, r2
 800ceb4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ceb8:	d005      	beq.n	800cec6 <__cvt+0x42>
 800ceba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cebe:	d100      	bne.n	800cec2 <__cvt+0x3e>
 800cec0:	3601      	adds	r6, #1
 800cec2:	2102      	movs	r1, #2
 800cec4:	e000      	b.n	800cec8 <__cvt+0x44>
 800cec6:	2103      	movs	r1, #3
 800cec8:	ab03      	add	r3, sp, #12
 800ceca:	9301      	str	r3, [sp, #4]
 800cecc:	ab02      	add	r3, sp, #8
 800cece:	9300      	str	r3, [sp, #0]
 800ced0:	ec45 4b10 	vmov	d0, r4, r5
 800ced4:	4653      	mov	r3, sl
 800ced6:	4632      	mov	r2, r6
 800ced8:	f000 fe8e 	bl	800dbf8 <_dtoa_r>
 800cedc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cee0:	4607      	mov	r7, r0
 800cee2:	d102      	bne.n	800ceea <__cvt+0x66>
 800cee4:	f019 0f01 	tst.w	r9, #1
 800cee8:	d022      	beq.n	800cf30 <__cvt+0xac>
 800ceea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ceee:	eb07 0906 	add.w	r9, r7, r6
 800cef2:	d110      	bne.n	800cf16 <__cvt+0x92>
 800cef4:	783b      	ldrb	r3, [r7, #0]
 800cef6:	2b30      	cmp	r3, #48	; 0x30
 800cef8:	d10a      	bne.n	800cf10 <__cvt+0x8c>
 800cefa:	2200      	movs	r2, #0
 800cefc:	2300      	movs	r3, #0
 800cefe:	4620      	mov	r0, r4
 800cf00:	4629      	mov	r1, r5
 800cf02:	f7f3 fe41 	bl	8000b88 <__aeabi_dcmpeq>
 800cf06:	b918      	cbnz	r0, 800cf10 <__cvt+0x8c>
 800cf08:	f1c6 0601 	rsb	r6, r6, #1
 800cf0c:	f8ca 6000 	str.w	r6, [sl]
 800cf10:	f8da 3000 	ldr.w	r3, [sl]
 800cf14:	4499      	add	r9, r3
 800cf16:	2200      	movs	r2, #0
 800cf18:	2300      	movs	r3, #0
 800cf1a:	4620      	mov	r0, r4
 800cf1c:	4629      	mov	r1, r5
 800cf1e:	f7f3 fe33 	bl	8000b88 <__aeabi_dcmpeq>
 800cf22:	b108      	cbz	r0, 800cf28 <__cvt+0xa4>
 800cf24:	f8cd 900c 	str.w	r9, [sp, #12]
 800cf28:	2230      	movs	r2, #48	; 0x30
 800cf2a:	9b03      	ldr	r3, [sp, #12]
 800cf2c:	454b      	cmp	r3, r9
 800cf2e:	d307      	bcc.n	800cf40 <__cvt+0xbc>
 800cf30:	9b03      	ldr	r3, [sp, #12]
 800cf32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cf34:	1bdb      	subs	r3, r3, r7
 800cf36:	4638      	mov	r0, r7
 800cf38:	6013      	str	r3, [r2, #0]
 800cf3a:	b004      	add	sp, #16
 800cf3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf40:	1c59      	adds	r1, r3, #1
 800cf42:	9103      	str	r1, [sp, #12]
 800cf44:	701a      	strb	r2, [r3, #0]
 800cf46:	e7f0      	b.n	800cf2a <__cvt+0xa6>

0800cf48 <__exponent>:
 800cf48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	2900      	cmp	r1, #0
 800cf4e:	bfb8      	it	lt
 800cf50:	4249      	neglt	r1, r1
 800cf52:	f803 2b02 	strb.w	r2, [r3], #2
 800cf56:	bfb4      	ite	lt
 800cf58:	222d      	movlt	r2, #45	; 0x2d
 800cf5a:	222b      	movge	r2, #43	; 0x2b
 800cf5c:	2909      	cmp	r1, #9
 800cf5e:	7042      	strb	r2, [r0, #1]
 800cf60:	dd2a      	ble.n	800cfb8 <__exponent+0x70>
 800cf62:	f10d 0407 	add.w	r4, sp, #7
 800cf66:	46a4      	mov	ip, r4
 800cf68:	270a      	movs	r7, #10
 800cf6a:	46a6      	mov	lr, r4
 800cf6c:	460a      	mov	r2, r1
 800cf6e:	fb91 f6f7 	sdiv	r6, r1, r7
 800cf72:	fb07 1516 	mls	r5, r7, r6, r1
 800cf76:	3530      	adds	r5, #48	; 0x30
 800cf78:	2a63      	cmp	r2, #99	; 0x63
 800cf7a:	f104 34ff 	add.w	r4, r4, #4294967295
 800cf7e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800cf82:	4631      	mov	r1, r6
 800cf84:	dcf1      	bgt.n	800cf6a <__exponent+0x22>
 800cf86:	3130      	adds	r1, #48	; 0x30
 800cf88:	f1ae 0502 	sub.w	r5, lr, #2
 800cf8c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800cf90:	1c44      	adds	r4, r0, #1
 800cf92:	4629      	mov	r1, r5
 800cf94:	4561      	cmp	r1, ip
 800cf96:	d30a      	bcc.n	800cfae <__exponent+0x66>
 800cf98:	f10d 0209 	add.w	r2, sp, #9
 800cf9c:	eba2 020e 	sub.w	r2, r2, lr
 800cfa0:	4565      	cmp	r5, ip
 800cfa2:	bf88      	it	hi
 800cfa4:	2200      	movhi	r2, #0
 800cfa6:	4413      	add	r3, r2
 800cfa8:	1a18      	subs	r0, r3, r0
 800cfaa:	b003      	add	sp, #12
 800cfac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfb2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800cfb6:	e7ed      	b.n	800cf94 <__exponent+0x4c>
 800cfb8:	2330      	movs	r3, #48	; 0x30
 800cfba:	3130      	adds	r1, #48	; 0x30
 800cfbc:	7083      	strb	r3, [r0, #2]
 800cfbe:	70c1      	strb	r1, [r0, #3]
 800cfc0:	1d03      	adds	r3, r0, #4
 800cfc2:	e7f1      	b.n	800cfa8 <__exponent+0x60>

0800cfc4 <_printf_float>:
 800cfc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfc8:	ed2d 8b02 	vpush	{d8}
 800cfcc:	b08d      	sub	sp, #52	; 0x34
 800cfce:	460c      	mov	r4, r1
 800cfd0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cfd4:	4616      	mov	r6, r2
 800cfd6:	461f      	mov	r7, r3
 800cfd8:	4605      	mov	r5, r0
 800cfda:	f001 fbf9 	bl	800e7d0 <_localeconv_r>
 800cfde:	f8d0 a000 	ldr.w	sl, [r0]
 800cfe2:	4650      	mov	r0, sl
 800cfe4:	f7f3 f954 	bl	8000290 <strlen>
 800cfe8:	2300      	movs	r3, #0
 800cfea:	930a      	str	r3, [sp, #40]	; 0x28
 800cfec:	6823      	ldr	r3, [r4, #0]
 800cfee:	9305      	str	r3, [sp, #20]
 800cff0:	f8d8 3000 	ldr.w	r3, [r8]
 800cff4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cff8:	3307      	adds	r3, #7
 800cffa:	f023 0307 	bic.w	r3, r3, #7
 800cffe:	f103 0208 	add.w	r2, r3, #8
 800d002:	f8c8 2000 	str.w	r2, [r8]
 800d006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d00e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d012:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d016:	9307      	str	r3, [sp, #28]
 800d018:	f8cd 8018 	str.w	r8, [sp, #24]
 800d01c:	ee08 0a10 	vmov	s16, r0
 800d020:	4b9f      	ldr	r3, [pc, #636]	; (800d2a0 <_printf_float+0x2dc>)
 800d022:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d026:	f04f 32ff 	mov.w	r2, #4294967295
 800d02a:	f7f3 fddf 	bl	8000bec <__aeabi_dcmpun>
 800d02e:	bb88      	cbnz	r0, 800d094 <_printf_float+0xd0>
 800d030:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d034:	4b9a      	ldr	r3, [pc, #616]	; (800d2a0 <_printf_float+0x2dc>)
 800d036:	f04f 32ff 	mov.w	r2, #4294967295
 800d03a:	f7f3 fdb9 	bl	8000bb0 <__aeabi_dcmple>
 800d03e:	bb48      	cbnz	r0, 800d094 <_printf_float+0xd0>
 800d040:	2200      	movs	r2, #0
 800d042:	2300      	movs	r3, #0
 800d044:	4640      	mov	r0, r8
 800d046:	4649      	mov	r1, r9
 800d048:	f7f3 fda8 	bl	8000b9c <__aeabi_dcmplt>
 800d04c:	b110      	cbz	r0, 800d054 <_printf_float+0x90>
 800d04e:	232d      	movs	r3, #45	; 0x2d
 800d050:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d054:	4b93      	ldr	r3, [pc, #588]	; (800d2a4 <_printf_float+0x2e0>)
 800d056:	4894      	ldr	r0, [pc, #592]	; (800d2a8 <_printf_float+0x2e4>)
 800d058:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d05c:	bf94      	ite	ls
 800d05e:	4698      	movls	r8, r3
 800d060:	4680      	movhi	r8, r0
 800d062:	2303      	movs	r3, #3
 800d064:	6123      	str	r3, [r4, #16]
 800d066:	9b05      	ldr	r3, [sp, #20]
 800d068:	f023 0204 	bic.w	r2, r3, #4
 800d06c:	6022      	str	r2, [r4, #0]
 800d06e:	f04f 0900 	mov.w	r9, #0
 800d072:	9700      	str	r7, [sp, #0]
 800d074:	4633      	mov	r3, r6
 800d076:	aa0b      	add	r2, sp, #44	; 0x2c
 800d078:	4621      	mov	r1, r4
 800d07a:	4628      	mov	r0, r5
 800d07c:	f000 f9d8 	bl	800d430 <_printf_common>
 800d080:	3001      	adds	r0, #1
 800d082:	f040 8090 	bne.w	800d1a6 <_printf_float+0x1e2>
 800d086:	f04f 30ff 	mov.w	r0, #4294967295
 800d08a:	b00d      	add	sp, #52	; 0x34
 800d08c:	ecbd 8b02 	vpop	{d8}
 800d090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d094:	4642      	mov	r2, r8
 800d096:	464b      	mov	r3, r9
 800d098:	4640      	mov	r0, r8
 800d09a:	4649      	mov	r1, r9
 800d09c:	f7f3 fda6 	bl	8000bec <__aeabi_dcmpun>
 800d0a0:	b140      	cbz	r0, 800d0b4 <_printf_float+0xf0>
 800d0a2:	464b      	mov	r3, r9
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	bfbc      	itt	lt
 800d0a8:	232d      	movlt	r3, #45	; 0x2d
 800d0aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d0ae:	487f      	ldr	r0, [pc, #508]	; (800d2ac <_printf_float+0x2e8>)
 800d0b0:	4b7f      	ldr	r3, [pc, #508]	; (800d2b0 <_printf_float+0x2ec>)
 800d0b2:	e7d1      	b.n	800d058 <_printf_float+0x94>
 800d0b4:	6863      	ldr	r3, [r4, #4]
 800d0b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d0ba:	9206      	str	r2, [sp, #24]
 800d0bc:	1c5a      	adds	r2, r3, #1
 800d0be:	d13f      	bne.n	800d140 <_printf_float+0x17c>
 800d0c0:	2306      	movs	r3, #6
 800d0c2:	6063      	str	r3, [r4, #4]
 800d0c4:	9b05      	ldr	r3, [sp, #20]
 800d0c6:	6861      	ldr	r1, [r4, #4]
 800d0c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	9303      	str	r3, [sp, #12]
 800d0d0:	ab0a      	add	r3, sp, #40	; 0x28
 800d0d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d0d6:	ab09      	add	r3, sp, #36	; 0x24
 800d0d8:	ec49 8b10 	vmov	d0, r8, r9
 800d0dc:	9300      	str	r3, [sp, #0]
 800d0de:	6022      	str	r2, [r4, #0]
 800d0e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d0e4:	4628      	mov	r0, r5
 800d0e6:	f7ff fecd 	bl	800ce84 <__cvt>
 800d0ea:	9b06      	ldr	r3, [sp, #24]
 800d0ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d0ee:	2b47      	cmp	r3, #71	; 0x47
 800d0f0:	4680      	mov	r8, r0
 800d0f2:	d108      	bne.n	800d106 <_printf_float+0x142>
 800d0f4:	1cc8      	adds	r0, r1, #3
 800d0f6:	db02      	blt.n	800d0fe <_printf_float+0x13a>
 800d0f8:	6863      	ldr	r3, [r4, #4]
 800d0fa:	4299      	cmp	r1, r3
 800d0fc:	dd41      	ble.n	800d182 <_printf_float+0x1be>
 800d0fe:	f1ab 0b02 	sub.w	fp, fp, #2
 800d102:	fa5f fb8b 	uxtb.w	fp, fp
 800d106:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d10a:	d820      	bhi.n	800d14e <_printf_float+0x18a>
 800d10c:	3901      	subs	r1, #1
 800d10e:	465a      	mov	r2, fp
 800d110:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d114:	9109      	str	r1, [sp, #36]	; 0x24
 800d116:	f7ff ff17 	bl	800cf48 <__exponent>
 800d11a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d11c:	1813      	adds	r3, r2, r0
 800d11e:	2a01      	cmp	r2, #1
 800d120:	4681      	mov	r9, r0
 800d122:	6123      	str	r3, [r4, #16]
 800d124:	dc02      	bgt.n	800d12c <_printf_float+0x168>
 800d126:	6822      	ldr	r2, [r4, #0]
 800d128:	07d2      	lsls	r2, r2, #31
 800d12a:	d501      	bpl.n	800d130 <_printf_float+0x16c>
 800d12c:	3301      	adds	r3, #1
 800d12e:	6123      	str	r3, [r4, #16]
 800d130:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d134:	2b00      	cmp	r3, #0
 800d136:	d09c      	beq.n	800d072 <_printf_float+0xae>
 800d138:	232d      	movs	r3, #45	; 0x2d
 800d13a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d13e:	e798      	b.n	800d072 <_printf_float+0xae>
 800d140:	9a06      	ldr	r2, [sp, #24]
 800d142:	2a47      	cmp	r2, #71	; 0x47
 800d144:	d1be      	bne.n	800d0c4 <_printf_float+0x100>
 800d146:	2b00      	cmp	r3, #0
 800d148:	d1bc      	bne.n	800d0c4 <_printf_float+0x100>
 800d14a:	2301      	movs	r3, #1
 800d14c:	e7b9      	b.n	800d0c2 <_printf_float+0xfe>
 800d14e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d152:	d118      	bne.n	800d186 <_printf_float+0x1c2>
 800d154:	2900      	cmp	r1, #0
 800d156:	6863      	ldr	r3, [r4, #4]
 800d158:	dd0b      	ble.n	800d172 <_printf_float+0x1ae>
 800d15a:	6121      	str	r1, [r4, #16]
 800d15c:	b913      	cbnz	r3, 800d164 <_printf_float+0x1a0>
 800d15e:	6822      	ldr	r2, [r4, #0]
 800d160:	07d0      	lsls	r0, r2, #31
 800d162:	d502      	bpl.n	800d16a <_printf_float+0x1a6>
 800d164:	3301      	adds	r3, #1
 800d166:	440b      	add	r3, r1
 800d168:	6123      	str	r3, [r4, #16]
 800d16a:	65a1      	str	r1, [r4, #88]	; 0x58
 800d16c:	f04f 0900 	mov.w	r9, #0
 800d170:	e7de      	b.n	800d130 <_printf_float+0x16c>
 800d172:	b913      	cbnz	r3, 800d17a <_printf_float+0x1b6>
 800d174:	6822      	ldr	r2, [r4, #0]
 800d176:	07d2      	lsls	r2, r2, #31
 800d178:	d501      	bpl.n	800d17e <_printf_float+0x1ba>
 800d17a:	3302      	adds	r3, #2
 800d17c:	e7f4      	b.n	800d168 <_printf_float+0x1a4>
 800d17e:	2301      	movs	r3, #1
 800d180:	e7f2      	b.n	800d168 <_printf_float+0x1a4>
 800d182:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d188:	4299      	cmp	r1, r3
 800d18a:	db05      	blt.n	800d198 <_printf_float+0x1d4>
 800d18c:	6823      	ldr	r3, [r4, #0]
 800d18e:	6121      	str	r1, [r4, #16]
 800d190:	07d8      	lsls	r0, r3, #31
 800d192:	d5ea      	bpl.n	800d16a <_printf_float+0x1a6>
 800d194:	1c4b      	adds	r3, r1, #1
 800d196:	e7e7      	b.n	800d168 <_printf_float+0x1a4>
 800d198:	2900      	cmp	r1, #0
 800d19a:	bfd4      	ite	le
 800d19c:	f1c1 0202 	rsble	r2, r1, #2
 800d1a0:	2201      	movgt	r2, #1
 800d1a2:	4413      	add	r3, r2
 800d1a4:	e7e0      	b.n	800d168 <_printf_float+0x1a4>
 800d1a6:	6823      	ldr	r3, [r4, #0]
 800d1a8:	055a      	lsls	r2, r3, #21
 800d1aa:	d407      	bmi.n	800d1bc <_printf_float+0x1f8>
 800d1ac:	6923      	ldr	r3, [r4, #16]
 800d1ae:	4642      	mov	r2, r8
 800d1b0:	4631      	mov	r1, r6
 800d1b2:	4628      	mov	r0, r5
 800d1b4:	47b8      	blx	r7
 800d1b6:	3001      	adds	r0, #1
 800d1b8:	d12c      	bne.n	800d214 <_printf_float+0x250>
 800d1ba:	e764      	b.n	800d086 <_printf_float+0xc2>
 800d1bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d1c0:	f240 80e0 	bls.w	800d384 <_printf_float+0x3c0>
 800d1c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	f7f3 fcdc 	bl	8000b88 <__aeabi_dcmpeq>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	d034      	beq.n	800d23e <_printf_float+0x27a>
 800d1d4:	4a37      	ldr	r2, [pc, #220]	; (800d2b4 <_printf_float+0x2f0>)
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	4631      	mov	r1, r6
 800d1da:	4628      	mov	r0, r5
 800d1dc:	47b8      	blx	r7
 800d1de:	3001      	adds	r0, #1
 800d1e0:	f43f af51 	beq.w	800d086 <_printf_float+0xc2>
 800d1e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	db02      	blt.n	800d1f2 <_printf_float+0x22e>
 800d1ec:	6823      	ldr	r3, [r4, #0]
 800d1ee:	07d8      	lsls	r0, r3, #31
 800d1f0:	d510      	bpl.n	800d214 <_printf_float+0x250>
 800d1f2:	ee18 3a10 	vmov	r3, s16
 800d1f6:	4652      	mov	r2, sl
 800d1f8:	4631      	mov	r1, r6
 800d1fa:	4628      	mov	r0, r5
 800d1fc:	47b8      	blx	r7
 800d1fe:	3001      	adds	r0, #1
 800d200:	f43f af41 	beq.w	800d086 <_printf_float+0xc2>
 800d204:	f04f 0800 	mov.w	r8, #0
 800d208:	f104 091a 	add.w	r9, r4, #26
 800d20c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d20e:	3b01      	subs	r3, #1
 800d210:	4543      	cmp	r3, r8
 800d212:	dc09      	bgt.n	800d228 <_printf_float+0x264>
 800d214:	6823      	ldr	r3, [r4, #0]
 800d216:	079b      	lsls	r3, r3, #30
 800d218:	f100 8105 	bmi.w	800d426 <_printf_float+0x462>
 800d21c:	68e0      	ldr	r0, [r4, #12]
 800d21e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d220:	4298      	cmp	r0, r3
 800d222:	bfb8      	it	lt
 800d224:	4618      	movlt	r0, r3
 800d226:	e730      	b.n	800d08a <_printf_float+0xc6>
 800d228:	2301      	movs	r3, #1
 800d22a:	464a      	mov	r2, r9
 800d22c:	4631      	mov	r1, r6
 800d22e:	4628      	mov	r0, r5
 800d230:	47b8      	blx	r7
 800d232:	3001      	adds	r0, #1
 800d234:	f43f af27 	beq.w	800d086 <_printf_float+0xc2>
 800d238:	f108 0801 	add.w	r8, r8, #1
 800d23c:	e7e6      	b.n	800d20c <_printf_float+0x248>
 800d23e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d240:	2b00      	cmp	r3, #0
 800d242:	dc39      	bgt.n	800d2b8 <_printf_float+0x2f4>
 800d244:	4a1b      	ldr	r2, [pc, #108]	; (800d2b4 <_printf_float+0x2f0>)
 800d246:	2301      	movs	r3, #1
 800d248:	4631      	mov	r1, r6
 800d24a:	4628      	mov	r0, r5
 800d24c:	47b8      	blx	r7
 800d24e:	3001      	adds	r0, #1
 800d250:	f43f af19 	beq.w	800d086 <_printf_float+0xc2>
 800d254:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d258:	4313      	orrs	r3, r2
 800d25a:	d102      	bne.n	800d262 <_printf_float+0x29e>
 800d25c:	6823      	ldr	r3, [r4, #0]
 800d25e:	07d9      	lsls	r1, r3, #31
 800d260:	d5d8      	bpl.n	800d214 <_printf_float+0x250>
 800d262:	ee18 3a10 	vmov	r3, s16
 800d266:	4652      	mov	r2, sl
 800d268:	4631      	mov	r1, r6
 800d26a:	4628      	mov	r0, r5
 800d26c:	47b8      	blx	r7
 800d26e:	3001      	adds	r0, #1
 800d270:	f43f af09 	beq.w	800d086 <_printf_float+0xc2>
 800d274:	f04f 0900 	mov.w	r9, #0
 800d278:	f104 0a1a 	add.w	sl, r4, #26
 800d27c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d27e:	425b      	negs	r3, r3
 800d280:	454b      	cmp	r3, r9
 800d282:	dc01      	bgt.n	800d288 <_printf_float+0x2c4>
 800d284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d286:	e792      	b.n	800d1ae <_printf_float+0x1ea>
 800d288:	2301      	movs	r3, #1
 800d28a:	4652      	mov	r2, sl
 800d28c:	4631      	mov	r1, r6
 800d28e:	4628      	mov	r0, r5
 800d290:	47b8      	blx	r7
 800d292:	3001      	adds	r0, #1
 800d294:	f43f aef7 	beq.w	800d086 <_printf_float+0xc2>
 800d298:	f109 0901 	add.w	r9, r9, #1
 800d29c:	e7ee      	b.n	800d27c <_printf_float+0x2b8>
 800d29e:	bf00      	nop
 800d2a0:	7fefffff 	.word	0x7fefffff
 800d2a4:	080236bc 	.word	0x080236bc
 800d2a8:	080236c0 	.word	0x080236c0
 800d2ac:	080236c8 	.word	0x080236c8
 800d2b0:	080236c4 	.word	0x080236c4
 800d2b4:	080236cc 	.word	0x080236cc
 800d2b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d2ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	bfa8      	it	ge
 800d2c0:	461a      	movge	r2, r3
 800d2c2:	2a00      	cmp	r2, #0
 800d2c4:	4691      	mov	r9, r2
 800d2c6:	dc37      	bgt.n	800d338 <_printf_float+0x374>
 800d2c8:	f04f 0b00 	mov.w	fp, #0
 800d2cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d2d0:	f104 021a 	add.w	r2, r4, #26
 800d2d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d2d6:	9305      	str	r3, [sp, #20]
 800d2d8:	eba3 0309 	sub.w	r3, r3, r9
 800d2dc:	455b      	cmp	r3, fp
 800d2de:	dc33      	bgt.n	800d348 <_printf_float+0x384>
 800d2e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	db3b      	blt.n	800d360 <_printf_float+0x39c>
 800d2e8:	6823      	ldr	r3, [r4, #0]
 800d2ea:	07da      	lsls	r2, r3, #31
 800d2ec:	d438      	bmi.n	800d360 <_printf_float+0x39c>
 800d2ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d2f0:	9b05      	ldr	r3, [sp, #20]
 800d2f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d2f4:	1ad3      	subs	r3, r2, r3
 800d2f6:	eba2 0901 	sub.w	r9, r2, r1
 800d2fa:	4599      	cmp	r9, r3
 800d2fc:	bfa8      	it	ge
 800d2fe:	4699      	movge	r9, r3
 800d300:	f1b9 0f00 	cmp.w	r9, #0
 800d304:	dc35      	bgt.n	800d372 <_printf_float+0x3ae>
 800d306:	f04f 0800 	mov.w	r8, #0
 800d30a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d30e:	f104 0a1a 	add.w	sl, r4, #26
 800d312:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d316:	1a9b      	subs	r3, r3, r2
 800d318:	eba3 0309 	sub.w	r3, r3, r9
 800d31c:	4543      	cmp	r3, r8
 800d31e:	f77f af79 	ble.w	800d214 <_printf_float+0x250>
 800d322:	2301      	movs	r3, #1
 800d324:	4652      	mov	r2, sl
 800d326:	4631      	mov	r1, r6
 800d328:	4628      	mov	r0, r5
 800d32a:	47b8      	blx	r7
 800d32c:	3001      	adds	r0, #1
 800d32e:	f43f aeaa 	beq.w	800d086 <_printf_float+0xc2>
 800d332:	f108 0801 	add.w	r8, r8, #1
 800d336:	e7ec      	b.n	800d312 <_printf_float+0x34e>
 800d338:	4613      	mov	r3, r2
 800d33a:	4631      	mov	r1, r6
 800d33c:	4642      	mov	r2, r8
 800d33e:	4628      	mov	r0, r5
 800d340:	47b8      	blx	r7
 800d342:	3001      	adds	r0, #1
 800d344:	d1c0      	bne.n	800d2c8 <_printf_float+0x304>
 800d346:	e69e      	b.n	800d086 <_printf_float+0xc2>
 800d348:	2301      	movs	r3, #1
 800d34a:	4631      	mov	r1, r6
 800d34c:	4628      	mov	r0, r5
 800d34e:	9205      	str	r2, [sp, #20]
 800d350:	47b8      	blx	r7
 800d352:	3001      	adds	r0, #1
 800d354:	f43f ae97 	beq.w	800d086 <_printf_float+0xc2>
 800d358:	9a05      	ldr	r2, [sp, #20]
 800d35a:	f10b 0b01 	add.w	fp, fp, #1
 800d35e:	e7b9      	b.n	800d2d4 <_printf_float+0x310>
 800d360:	ee18 3a10 	vmov	r3, s16
 800d364:	4652      	mov	r2, sl
 800d366:	4631      	mov	r1, r6
 800d368:	4628      	mov	r0, r5
 800d36a:	47b8      	blx	r7
 800d36c:	3001      	adds	r0, #1
 800d36e:	d1be      	bne.n	800d2ee <_printf_float+0x32a>
 800d370:	e689      	b.n	800d086 <_printf_float+0xc2>
 800d372:	9a05      	ldr	r2, [sp, #20]
 800d374:	464b      	mov	r3, r9
 800d376:	4442      	add	r2, r8
 800d378:	4631      	mov	r1, r6
 800d37a:	4628      	mov	r0, r5
 800d37c:	47b8      	blx	r7
 800d37e:	3001      	adds	r0, #1
 800d380:	d1c1      	bne.n	800d306 <_printf_float+0x342>
 800d382:	e680      	b.n	800d086 <_printf_float+0xc2>
 800d384:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d386:	2a01      	cmp	r2, #1
 800d388:	dc01      	bgt.n	800d38e <_printf_float+0x3ca>
 800d38a:	07db      	lsls	r3, r3, #31
 800d38c:	d538      	bpl.n	800d400 <_printf_float+0x43c>
 800d38e:	2301      	movs	r3, #1
 800d390:	4642      	mov	r2, r8
 800d392:	4631      	mov	r1, r6
 800d394:	4628      	mov	r0, r5
 800d396:	47b8      	blx	r7
 800d398:	3001      	adds	r0, #1
 800d39a:	f43f ae74 	beq.w	800d086 <_printf_float+0xc2>
 800d39e:	ee18 3a10 	vmov	r3, s16
 800d3a2:	4652      	mov	r2, sl
 800d3a4:	4631      	mov	r1, r6
 800d3a6:	4628      	mov	r0, r5
 800d3a8:	47b8      	blx	r7
 800d3aa:	3001      	adds	r0, #1
 800d3ac:	f43f ae6b 	beq.w	800d086 <_printf_float+0xc2>
 800d3b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	f7f3 fbe6 	bl	8000b88 <__aeabi_dcmpeq>
 800d3bc:	b9d8      	cbnz	r0, 800d3f6 <_printf_float+0x432>
 800d3be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3c0:	f108 0201 	add.w	r2, r8, #1
 800d3c4:	3b01      	subs	r3, #1
 800d3c6:	4631      	mov	r1, r6
 800d3c8:	4628      	mov	r0, r5
 800d3ca:	47b8      	blx	r7
 800d3cc:	3001      	adds	r0, #1
 800d3ce:	d10e      	bne.n	800d3ee <_printf_float+0x42a>
 800d3d0:	e659      	b.n	800d086 <_printf_float+0xc2>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	4652      	mov	r2, sl
 800d3d6:	4631      	mov	r1, r6
 800d3d8:	4628      	mov	r0, r5
 800d3da:	47b8      	blx	r7
 800d3dc:	3001      	adds	r0, #1
 800d3de:	f43f ae52 	beq.w	800d086 <_printf_float+0xc2>
 800d3e2:	f108 0801 	add.w	r8, r8, #1
 800d3e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3e8:	3b01      	subs	r3, #1
 800d3ea:	4543      	cmp	r3, r8
 800d3ec:	dcf1      	bgt.n	800d3d2 <_printf_float+0x40e>
 800d3ee:	464b      	mov	r3, r9
 800d3f0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d3f4:	e6dc      	b.n	800d1b0 <_printf_float+0x1ec>
 800d3f6:	f04f 0800 	mov.w	r8, #0
 800d3fa:	f104 0a1a 	add.w	sl, r4, #26
 800d3fe:	e7f2      	b.n	800d3e6 <_printf_float+0x422>
 800d400:	2301      	movs	r3, #1
 800d402:	4642      	mov	r2, r8
 800d404:	e7df      	b.n	800d3c6 <_printf_float+0x402>
 800d406:	2301      	movs	r3, #1
 800d408:	464a      	mov	r2, r9
 800d40a:	4631      	mov	r1, r6
 800d40c:	4628      	mov	r0, r5
 800d40e:	47b8      	blx	r7
 800d410:	3001      	adds	r0, #1
 800d412:	f43f ae38 	beq.w	800d086 <_printf_float+0xc2>
 800d416:	f108 0801 	add.w	r8, r8, #1
 800d41a:	68e3      	ldr	r3, [r4, #12]
 800d41c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d41e:	1a5b      	subs	r3, r3, r1
 800d420:	4543      	cmp	r3, r8
 800d422:	dcf0      	bgt.n	800d406 <_printf_float+0x442>
 800d424:	e6fa      	b.n	800d21c <_printf_float+0x258>
 800d426:	f04f 0800 	mov.w	r8, #0
 800d42a:	f104 0919 	add.w	r9, r4, #25
 800d42e:	e7f4      	b.n	800d41a <_printf_float+0x456>

0800d430 <_printf_common>:
 800d430:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d434:	4616      	mov	r6, r2
 800d436:	4699      	mov	r9, r3
 800d438:	688a      	ldr	r2, [r1, #8]
 800d43a:	690b      	ldr	r3, [r1, #16]
 800d43c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d440:	4293      	cmp	r3, r2
 800d442:	bfb8      	it	lt
 800d444:	4613      	movlt	r3, r2
 800d446:	6033      	str	r3, [r6, #0]
 800d448:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d44c:	4607      	mov	r7, r0
 800d44e:	460c      	mov	r4, r1
 800d450:	b10a      	cbz	r2, 800d456 <_printf_common+0x26>
 800d452:	3301      	adds	r3, #1
 800d454:	6033      	str	r3, [r6, #0]
 800d456:	6823      	ldr	r3, [r4, #0]
 800d458:	0699      	lsls	r1, r3, #26
 800d45a:	bf42      	ittt	mi
 800d45c:	6833      	ldrmi	r3, [r6, #0]
 800d45e:	3302      	addmi	r3, #2
 800d460:	6033      	strmi	r3, [r6, #0]
 800d462:	6825      	ldr	r5, [r4, #0]
 800d464:	f015 0506 	ands.w	r5, r5, #6
 800d468:	d106      	bne.n	800d478 <_printf_common+0x48>
 800d46a:	f104 0a19 	add.w	sl, r4, #25
 800d46e:	68e3      	ldr	r3, [r4, #12]
 800d470:	6832      	ldr	r2, [r6, #0]
 800d472:	1a9b      	subs	r3, r3, r2
 800d474:	42ab      	cmp	r3, r5
 800d476:	dc26      	bgt.n	800d4c6 <_printf_common+0x96>
 800d478:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d47c:	1e13      	subs	r3, r2, #0
 800d47e:	6822      	ldr	r2, [r4, #0]
 800d480:	bf18      	it	ne
 800d482:	2301      	movne	r3, #1
 800d484:	0692      	lsls	r2, r2, #26
 800d486:	d42b      	bmi.n	800d4e0 <_printf_common+0xb0>
 800d488:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d48c:	4649      	mov	r1, r9
 800d48e:	4638      	mov	r0, r7
 800d490:	47c0      	blx	r8
 800d492:	3001      	adds	r0, #1
 800d494:	d01e      	beq.n	800d4d4 <_printf_common+0xa4>
 800d496:	6823      	ldr	r3, [r4, #0]
 800d498:	68e5      	ldr	r5, [r4, #12]
 800d49a:	6832      	ldr	r2, [r6, #0]
 800d49c:	f003 0306 	and.w	r3, r3, #6
 800d4a0:	2b04      	cmp	r3, #4
 800d4a2:	bf08      	it	eq
 800d4a4:	1aad      	subeq	r5, r5, r2
 800d4a6:	68a3      	ldr	r3, [r4, #8]
 800d4a8:	6922      	ldr	r2, [r4, #16]
 800d4aa:	bf0c      	ite	eq
 800d4ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d4b0:	2500      	movne	r5, #0
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	bfc4      	itt	gt
 800d4b6:	1a9b      	subgt	r3, r3, r2
 800d4b8:	18ed      	addgt	r5, r5, r3
 800d4ba:	2600      	movs	r6, #0
 800d4bc:	341a      	adds	r4, #26
 800d4be:	42b5      	cmp	r5, r6
 800d4c0:	d11a      	bne.n	800d4f8 <_printf_common+0xc8>
 800d4c2:	2000      	movs	r0, #0
 800d4c4:	e008      	b.n	800d4d8 <_printf_common+0xa8>
 800d4c6:	2301      	movs	r3, #1
 800d4c8:	4652      	mov	r2, sl
 800d4ca:	4649      	mov	r1, r9
 800d4cc:	4638      	mov	r0, r7
 800d4ce:	47c0      	blx	r8
 800d4d0:	3001      	adds	r0, #1
 800d4d2:	d103      	bne.n	800d4dc <_printf_common+0xac>
 800d4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4dc:	3501      	adds	r5, #1
 800d4de:	e7c6      	b.n	800d46e <_printf_common+0x3e>
 800d4e0:	18e1      	adds	r1, r4, r3
 800d4e2:	1c5a      	adds	r2, r3, #1
 800d4e4:	2030      	movs	r0, #48	; 0x30
 800d4e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d4ea:	4422      	add	r2, r4
 800d4ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d4f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d4f4:	3302      	adds	r3, #2
 800d4f6:	e7c7      	b.n	800d488 <_printf_common+0x58>
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	4622      	mov	r2, r4
 800d4fc:	4649      	mov	r1, r9
 800d4fe:	4638      	mov	r0, r7
 800d500:	47c0      	blx	r8
 800d502:	3001      	adds	r0, #1
 800d504:	d0e6      	beq.n	800d4d4 <_printf_common+0xa4>
 800d506:	3601      	adds	r6, #1
 800d508:	e7d9      	b.n	800d4be <_printf_common+0x8e>
	...

0800d50c <_printf_i>:
 800d50c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d510:	460c      	mov	r4, r1
 800d512:	4691      	mov	r9, r2
 800d514:	7e27      	ldrb	r7, [r4, #24]
 800d516:	990c      	ldr	r1, [sp, #48]	; 0x30
 800d518:	2f78      	cmp	r7, #120	; 0x78
 800d51a:	4680      	mov	r8, r0
 800d51c:	469a      	mov	sl, r3
 800d51e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d522:	d807      	bhi.n	800d534 <_printf_i+0x28>
 800d524:	2f62      	cmp	r7, #98	; 0x62
 800d526:	d80a      	bhi.n	800d53e <_printf_i+0x32>
 800d528:	2f00      	cmp	r7, #0
 800d52a:	f000 80d8 	beq.w	800d6de <_printf_i+0x1d2>
 800d52e:	2f58      	cmp	r7, #88	; 0x58
 800d530:	f000 80a3 	beq.w	800d67a <_printf_i+0x16e>
 800d534:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d538:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d53c:	e03a      	b.n	800d5b4 <_printf_i+0xa8>
 800d53e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d542:	2b15      	cmp	r3, #21
 800d544:	d8f6      	bhi.n	800d534 <_printf_i+0x28>
 800d546:	a001      	add	r0, pc, #4	; (adr r0, 800d54c <_printf_i+0x40>)
 800d548:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800d54c:	0800d5a5 	.word	0x0800d5a5
 800d550:	0800d5b9 	.word	0x0800d5b9
 800d554:	0800d535 	.word	0x0800d535
 800d558:	0800d535 	.word	0x0800d535
 800d55c:	0800d535 	.word	0x0800d535
 800d560:	0800d535 	.word	0x0800d535
 800d564:	0800d5b9 	.word	0x0800d5b9
 800d568:	0800d535 	.word	0x0800d535
 800d56c:	0800d535 	.word	0x0800d535
 800d570:	0800d535 	.word	0x0800d535
 800d574:	0800d535 	.word	0x0800d535
 800d578:	0800d6c5 	.word	0x0800d6c5
 800d57c:	0800d5e9 	.word	0x0800d5e9
 800d580:	0800d6a7 	.word	0x0800d6a7
 800d584:	0800d535 	.word	0x0800d535
 800d588:	0800d535 	.word	0x0800d535
 800d58c:	0800d6e7 	.word	0x0800d6e7
 800d590:	0800d535 	.word	0x0800d535
 800d594:	0800d5e9 	.word	0x0800d5e9
 800d598:	0800d535 	.word	0x0800d535
 800d59c:	0800d535 	.word	0x0800d535
 800d5a0:	0800d6af 	.word	0x0800d6af
 800d5a4:	680b      	ldr	r3, [r1, #0]
 800d5a6:	1d1a      	adds	r2, r3, #4
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	600a      	str	r2, [r1, #0]
 800d5ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d5b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d5b4:	2301      	movs	r3, #1
 800d5b6:	e0a3      	b.n	800d700 <_printf_i+0x1f4>
 800d5b8:	6825      	ldr	r5, [r4, #0]
 800d5ba:	6808      	ldr	r0, [r1, #0]
 800d5bc:	062e      	lsls	r6, r5, #24
 800d5be:	f100 0304 	add.w	r3, r0, #4
 800d5c2:	d50a      	bpl.n	800d5da <_printf_i+0xce>
 800d5c4:	6805      	ldr	r5, [r0, #0]
 800d5c6:	600b      	str	r3, [r1, #0]
 800d5c8:	2d00      	cmp	r5, #0
 800d5ca:	da03      	bge.n	800d5d4 <_printf_i+0xc8>
 800d5cc:	232d      	movs	r3, #45	; 0x2d
 800d5ce:	426d      	negs	r5, r5
 800d5d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d5d4:	485e      	ldr	r0, [pc, #376]	; (800d750 <_printf_i+0x244>)
 800d5d6:	230a      	movs	r3, #10
 800d5d8:	e019      	b.n	800d60e <_printf_i+0x102>
 800d5da:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d5de:	6805      	ldr	r5, [r0, #0]
 800d5e0:	600b      	str	r3, [r1, #0]
 800d5e2:	bf18      	it	ne
 800d5e4:	b22d      	sxthne	r5, r5
 800d5e6:	e7ef      	b.n	800d5c8 <_printf_i+0xbc>
 800d5e8:	680b      	ldr	r3, [r1, #0]
 800d5ea:	6825      	ldr	r5, [r4, #0]
 800d5ec:	1d18      	adds	r0, r3, #4
 800d5ee:	6008      	str	r0, [r1, #0]
 800d5f0:	0628      	lsls	r0, r5, #24
 800d5f2:	d501      	bpl.n	800d5f8 <_printf_i+0xec>
 800d5f4:	681d      	ldr	r5, [r3, #0]
 800d5f6:	e002      	b.n	800d5fe <_printf_i+0xf2>
 800d5f8:	0669      	lsls	r1, r5, #25
 800d5fa:	d5fb      	bpl.n	800d5f4 <_printf_i+0xe8>
 800d5fc:	881d      	ldrh	r5, [r3, #0]
 800d5fe:	4854      	ldr	r0, [pc, #336]	; (800d750 <_printf_i+0x244>)
 800d600:	2f6f      	cmp	r7, #111	; 0x6f
 800d602:	bf0c      	ite	eq
 800d604:	2308      	moveq	r3, #8
 800d606:	230a      	movne	r3, #10
 800d608:	2100      	movs	r1, #0
 800d60a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d60e:	6866      	ldr	r6, [r4, #4]
 800d610:	60a6      	str	r6, [r4, #8]
 800d612:	2e00      	cmp	r6, #0
 800d614:	bfa2      	ittt	ge
 800d616:	6821      	ldrge	r1, [r4, #0]
 800d618:	f021 0104 	bicge.w	r1, r1, #4
 800d61c:	6021      	strge	r1, [r4, #0]
 800d61e:	b90d      	cbnz	r5, 800d624 <_printf_i+0x118>
 800d620:	2e00      	cmp	r6, #0
 800d622:	d04d      	beq.n	800d6c0 <_printf_i+0x1b4>
 800d624:	4616      	mov	r6, r2
 800d626:	fbb5 f1f3 	udiv	r1, r5, r3
 800d62a:	fb03 5711 	mls	r7, r3, r1, r5
 800d62e:	5dc7      	ldrb	r7, [r0, r7]
 800d630:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d634:	462f      	mov	r7, r5
 800d636:	42bb      	cmp	r3, r7
 800d638:	460d      	mov	r5, r1
 800d63a:	d9f4      	bls.n	800d626 <_printf_i+0x11a>
 800d63c:	2b08      	cmp	r3, #8
 800d63e:	d10b      	bne.n	800d658 <_printf_i+0x14c>
 800d640:	6823      	ldr	r3, [r4, #0]
 800d642:	07df      	lsls	r7, r3, #31
 800d644:	d508      	bpl.n	800d658 <_printf_i+0x14c>
 800d646:	6923      	ldr	r3, [r4, #16]
 800d648:	6861      	ldr	r1, [r4, #4]
 800d64a:	4299      	cmp	r1, r3
 800d64c:	bfde      	ittt	le
 800d64e:	2330      	movle	r3, #48	; 0x30
 800d650:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d654:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d658:	1b92      	subs	r2, r2, r6
 800d65a:	6122      	str	r2, [r4, #16]
 800d65c:	f8cd a000 	str.w	sl, [sp]
 800d660:	464b      	mov	r3, r9
 800d662:	aa03      	add	r2, sp, #12
 800d664:	4621      	mov	r1, r4
 800d666:	4640      	mov	r0, r8
 800d668:	f7ff fee2 	bl	800d430 <_printf_common>
 800d66c:	3001      	adds	r0, #1
 800d66e:	d14c      	bne.n	800d70a <_printf_i+0x1fe>
 800d670:	f04f 30ff 	mov.w	r0, #4294967295
 800d674:	b004      	add	sp, #16
 800d676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d67a:	4835      	ldr	r0, [pc, #212]	; (800d750 <_printf_i+0x244>)
 800d67c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d680:	6823      	ldr	r3, [r4, #0]
 800d682:	680e      	ldr	r6, [r1, #0]
 800d684:	061f      	lsls	r7, r3, #24
 800d686:	f856 5b04 	ldr.w	r5, [r6], #4
 800d68a:	600e      	str	r6, [r1, #0]
 800d68c:	d514      	bpl.n	800d6b8 <_printf_i+0x1ac>
 800d68e:	07d9      	lsls	r1, r3, #31
 800d690:	bf44      	itt	mi
 800d692:	f043 0320 	orrmi.w	r3, r3, #32
 800d696:	6023      	strmi	r3, [r4, #0]
 800d698:	b91d      	cbnz	r5, 800d6a2 <_printf_i+0x196>
 800d69a:	6823      	ldr	r3, [r4, #0]
 800d69c:	f023 0320 	bic.w	r3, r3, #32
 800d6a0:	6023      	str	r3, [r4, #0]
 800d6a2:	2310      	movs	r3, #16
 800d6a4:	e7b0      	b.n	800d608 <_printf_i+0xfc>
 800d6a6:	6823      	ldr	r3, [r4, #0]
 800d6a8:	f043 0320 	orr.w	r3, r3, #32
 800d6ac:	6023      	str	r3, [r4, #0]
 800d6ae:	2378      	movs	r3, #120	; 0x78
 800d6b0:	4828      	ldr	r0, [pc, #160]	; (800d754 <_printf_i+0x248>)
 800d6b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d6b6:	e7e3      	b.n	800d680 <_printf_i+0x174>
 800d6b8:	065e      	lsls	r6, r3, #25
 800d6ba:	bf48      	it	mi
 800d6bc:	b2ad      	uxthmi	r5, r5
 800d6be:	e7e6      	b.n	800d68e <_printf_i+0x182>
 800d6c0:	4616      	mov	r6, r2
 800d6c2:	e7bb      	b.n	800d63c <_printf_i+0x130>
 800d6c4:	680b      	ldr	r3, [r1, #0]
 800d6c6:	6826      	ldr	r6, [r4, #0]
 800d6c8:	6960      	ldr	r0, [r4, #20]
 800d6ca:	1d1d      	adds	r5, r3, #4
 800d6cc:	600d      	str	r5, [r1, #0]
 800d6ce:	0635      	lsls	r5, r6, #24
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	d501      	bpl.n	800d6d8 <_printf_i+0x1cc>
 800d6d4:	6018      	str	r0, [r3, #0]
 800d6d6:	e002      	b.n	800d6de <_printf_i+0x1d2>
 800d6d8:	0671      	lsls	r1, r6, #25
 800d6da:	d5fb      	bpl.n	800d6d4 <_printf_i+0x1c8>
 800d6dc:	8018      	strh	r0, [r3, #0]
 800d6de:	2300      	movs	r3, #0
 800d6e0:	6123      	str	r3, [r4, #16]
 800d6e2:	4616      	mov	r6, r2
 800d6e4:	e7ba      	b.n	800d65c <_printf_i+0x150>
 800d6e6:	680b      	ldr	r3, [r1, #0]
 800d6e8:	1d1a      	adds	r2, r3, #4
 800d6ea:	600a      	str	r2, [r1, #0]
 800d6ec:	681e      	ldr	r6, [r3, #0]
 800d6ee:	6862      	ldr	r2, [r4, #4]
 800d6f0:	2100      	movs	r1, #0
 800d6f2:	4630      	mov	r0, r6
 800d6f4:	f7f2 fdd4 	bl	80002a0 <memchr>
 800d6f8:	b108      	cbz	r0, 800d6fe <_printf_i+0x1f2>
 800d6fa:	1b80      	subs	r0, r0, r6
 800d6fc:	6060      	str	r0, [r4, #4]
 800d6fe:	6863      	ldr	r3, [r4, #4]
 800d700:	6123      	str	r3, [r4, #16]
 800d702:	2300      	movs	r3, #0
 800d704:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d708:	e7a8      	b.n	800d65c <_printf_i+0x150>
 800d70a:	6923      	ldr	r3, [r4, #16]
 800d70c:	4632      	mov	r2, r6
 800d70e:	4649      	mov	r1, r9
 800d710:	4640      	mov	r0, r8
 800d712:	47d0      	blx	sl
 800d714:	3001      	adds	r0, #1
 800d716:	d0ab      	beq.n	800d670 <_printf_i+0x164>
 800d718:	6823      	ldr	r3, [r4, #0]
 800d71a:	079b      	lsls	r3, r3, #30
 800d71c:	d413      	bmi.n	800d746 <_printf_i+0x23a>
 800d71e:	68e0      	ldr	r0, [r4, #12]
 800d720:	9b03      	ldr	r3, [sp, #12]
 800d722:	4298      	cmp	r0, r3
 800d724:	bfb8      	it	lt
 800d726:	4618      	movlt	r0, r3
 800d728:	e7a4      	b.n	800d674 <_printf_i+0x168>
 800d72a:	2301      	movs	r3, #1
 800d72c:	4632      	mov	r2, r6
 800d72e:	4649      	mov	r1, r9
 800d730:	4640      	mov	r0, r8
 800d732:	47d0      	blx	sl
 800d734:	3001      	adds	r0, #1
 800d736:	d09b      	beq.n	800d670 <_printf_i+0x164>
 800d738:	3501      	adds	r5, #1
 800d73a:	68e3      	ldr	r3, [r4, #12]
 800d73c:	9903      	ldr	r1, [sp, #12]
 800d73e:	1a5b      	subs	r3, r3, r1
 800d740:	42ab      	cmp	r3, r5
 800d742:	dcf2      	bgt.n	800d72a <_printf_i+0x21e>
 800d744:	e7eb      	b.n	800d71e <_printf_i+0x212>
 800d746:	2500      	movs	r5, #0
 800d748:	f104 0619 	add.w	r6, r4, #25
 800d74c:	e7f5      	b.n	800d73a <_printf_i+0x22e>
 800d74e:	bf00      	nop
 800d750:	080236ce 	.word	0x080236ce
 800d754:	080236df 	.word	0x080236df

0800d758 <iprintf>:
 800d758:	b40f      	push	{r0, r1, r2, r3}
 800d75a:	4b0a      	ldr	r3, [pc, #40]	; (800d784 <iprintf+0x2c>)
 800d75c:	b513      	push	{r0, r1, r4, lr}
 800d75e:	681c      	ldr	r4, [r3, #0]
 800d760:	b124      	cbz	r4, 800d76c <iprintf+0x14>
 800d762:	69a3      	ldr	r3, [r4, #24]
 800d764:	b913      	cbnz	r3, 800d76c <iprintf+0x14>
 800d766:	4620      	mov	r0, r4
 800d768:	f7ff fa06 	bl	800cb78 <__sinit>
 800d76c:	ab05      	add	r3, sp, #20
 800d76e:	9a04      	ldr	r2, [sp, #16]
 800d770:	68a1      	ldr	r1, [r4, #8]
 800d772:	9301      	str	r3, [sp, #4]
 800d774:	4620      	mov	r0, r4
 800d776:	f001 fc6f 	bl	800f058 <_vfiprintf_r>
 800d77a:	b002      	add	sp, #8
 800d77c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d780:	b004      	add	sp, #16
 800d782:	4770      	bx	lr
 800d784:	20000090 	.word	0x20000090

0800d788 <_puts_r>:
 800d788:	b570      	push	{r4, r5, r6, lr}
 800d78a:	460e      	mov	r6, r1
 800d78c:	4605      	mov	r5, r0
 800d78e:	b118      	cbz	r0, 800d798 <_puts_r+0x10>
 800d790:	6983      	ldr	r3, [r0, #24]
 800d792:	b90b      	cbnz	r3, 800d798 <_puts_r+0x10>
 800d794:	f7ff f9f0 	bl	800cb78 <__sinit>
 800d798:	69ab      	ldr	r3, [r5, #24]
 800d79a:	68ac      	ldr	r4, [r5, #8]
 800d79c:	b913      	cbnz	r3, 800d7a4 <_puts_r+0x1c>
 800d79e:	4628      	mov	r0, r5
 800d7a0:	f7ff f9ea 	bl	800cb78 <__sinit>
 800d7a4:	4b2c      	ldr	r3, [pc, #176]	; (800d858 <_puts_r+0xd0>)
 800d7a6:	429c      	cmp	r4, r3
 800d7a8:	d120      	bne.n	800d7ec <_puts_r+0x64>
 800d7aa:	686c      	ldr	r4, [r5, #4]
 800d7ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7ae:	07db      	lsls	r3, r3, #31
 800d7b0:	d405      	bmi.n	800d7be <_puts_r+0x36>
 800d7b2:	89a3      	ldrh	r3, [r4, #12]
 800d7b4:	0598      	lsls	r0, r3, #22
 800d7b6:	d402      	bmi.n	800d7be <_puts_r+0x36>
 800d7b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7ba:	f7ff faa0 	bl	800ccfe <__retarget_lock_acquire_recursive>
 800d7be:	89a3      	ldrh	r3, [r4, #12]
 800d7c0:	0719      	lsls	r1, r3, #28
 800d7c2:	d51d      	bpl.n	800d800 <_puts_r+0x78>
 800d7c4:	6923      	ldr	r3, [r4, #16]
 800d7c6:	b1db      	cbz	r3, 800d800 <_puts_r+0x78>
 800d7c8:	3e01      	subs	r6, #1
 800d7ca:	68a3      	ldr	r3, [r4, #8]
 800d7cc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d7d0:	3b01      	subs	r3, #1
 800d7d2:	60a3      	str	r3, [r4, #8]
 800d7d4:	bb39      	cbnz	r1, 800d826 <_puts_r+0x9e>
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	da38      	bge.n	800d84c <_puts_r+0xc4>
 800d7da:	4622      	mov	r2, r4
 800d7dc:	210a      	movs	r1, #10
 800d7de:	4628      	mov	r0, r5
 800d7e0:	f000 f89c 	bl	800d91c <__swbuf_r>
 800d7e4:	3001      	adds	r0, #1
 800d7e6:	d011      	beq.n	800d80c <_puts_r+0x84>
 800d7e8:	250a      	movs	r5, #10
 800d7ea:	e011      	b.n	800d810 <_puts_r+0x88>
 800d7ec:	4b1b      	ldr	r3, [pc, #108]	; (800d85c <_puts_r+0xd4>)
 800d7ee:	429c      	cmp	r4, r3
 800d7f0:	d101      	bne.n	800d7f6 <_puts_r+0x6e>
 800d7f2:	68ac      	ldr	r4, [r5, #8]
 800d7f4:	e7da      	b.n	800d7ac <_puts_r+0x24>
 800d7f6:	4b1a      	ldr	r3, [pc, #104]	; (800d860 <_puts_r+0xd8>)
 800d7f8:	429c      	cmp	r4, r3
 800d7fa:	bf08      	it	eq
 800d7fc:	68ec      	ldreq	r4, [r5, #12]
 800d7fe:	e7d5      	b.n	800d7ac <_puts_r+0x24>
 800d800:	4621      	mov	r1, r4
 800d802:	4628      	mov	r0, r5
 800d804:	f000 f8ee 	bl	800d9e4 <__swsetup_r>
 800d808:	2800      	cmp	r0, #0
 800d80a:	d0dd      	beq.n	800d7c8 <_puts_r+0x40>
 800d80c:	f04f 35ff 	mov.w	r5, #4294967295
 800d810:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d812:	07da      	lsls	r2, r3, #31
 800d814:	d405      	bmi.n	800d822 <_puts_r+0x9a>
 800d816:	89a3      	ldrh	r3, [r4, #12]
 800d818:	059b      	lsls	r3, r3, #22
 800d81a:	d402      	bmi.n	800d822 <_puts_r+0x9a>
 800d81c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d81e:	f7ff fa6f 	bl	800cd00 <__retarget_lock_release_recursive>
 800d822:	4628      	mov	r0, r5
 800d824:	bd70      	pop	{r4, r5, r6, pc}
 800d826:	2b00      	cmp	r3, #0
 800d828:	da04      	bge.n	800d834 <_puts_r+0xac>
 800d82a:	69a2      	ldr	r2, [r4, #24]
 800d82c:	429a      	cmp	r2, r3
 800d82e:	dc06      	bgt.n	800d83e <_puts_r+0xb6>
 800d830:	290a      	cmp	r1, #10
 800d832:	d004      	beq.n	800d83e <_puts_r+0xb6>
 800d834:	6823      	ldr	r3, [r4, #0]
 800d836:	1c5a      	adds	r2, r3, #1
 800d838:	6022      	str	r2, [r4, #0]
 800d83a:	7019      	strb	r1, [r3, #0]
 800d83c:	e7c5      	b.n	800d7ca <_puts_r+0x42>
 800d83e:	4622      	mov	r2, r4
 800d840:	4628      	mov	r0, r5
 800d842:	f000 f86b 	bl	800d91c <__swbuf_r>
 800d846:	3001      	adds	r0, #1
 800d848:	d1bf      	bne.n	800d7ca <_puts_r+0x42>
 800d84a:	e7df      	b.n	800d80c <_puts_r+0x84>
 800d84c:	6823      	ldr	r3, [r4, #0]
 800d84e:	250a      	movs	r5, #10
 800d850:	1c5a      	adds	r2, r3, #1
 800d852:	6022      	str	r2, [r4, #0]
 800d854:	701d      	strb	r5, [r3, #0]
 800d856:	e7db      	b.n	800d810 <_puts_r+0x88>
 800d858:	08023678 	.word	0x08023678
 800d85c:	08023698 	.word	0x08023698
 800d860:	08023658 	.word	0x08023658

0800d864 <puts>:
 800d864:	4b02      	ldr	r3, [pc, #8]	; (800d870 <puts+0xc>)
 800d866:	4601      	mov	r1, r0
 800d868:	6818      	ldr	r0, [r3, #0]
 800d86a:	f7ff bf8d 	b.w	800d788 <_puts_r>
 800d86e:	bf00      	nop
 800d870:	20000090 	.word	0x20000090

0800d874 <_sbrk_r>:
 800d874:	b538      	push	{r3, r4, r5, lr}
 800d876:	4d06      	ldr	r5, [pc, #24]	; (800d890 <_sbrk_r+0x1c>)
 800d878:	2300      	movs	r3, #0
 800d87a:	4604      	mov	r4, r0
 800d87c:	4608      	mov	r0, r1
 800d87e:	602b      	str	r3, [r5, #0]
 800d880:	f7f4 fcb0 	bl	80021e4 <_sbrk>
 800d884:	1c43      	adds	r3, r0, #1
 800d886:	d102      	bne.n	800d88e <_sbrk_r+0x1a>
 800d888:	682b      	ldr	r3, [r5, #0]
 800d88a:	b103      	cbz	r3, 800d88e <_sbrk_r+0x1a>
 800d88c:	6023      	str	r3, [r4, #0]
 800d88e:	bd38      	pop	{r3, r4, r5, pc}
 800d890:	20007258 	.word	0x20007258

0800d894 <__sread>:
 800d894:	b510      	push	{r4, lr}
 800d896:	460c      	mov	r4, r1
 800d898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d89c:	f001 fd0c 	bl	800f2b8 <_read_r>
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	bfab      	itete	ge
 800d8a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d8a6:	89a3      	ldrhlt	r3, [r4, #12]
 800d8a8:	181b      	addge	r3, r3, r0
 800d8aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d8ae:	bfac      	ite	ge
 800d8b0:	6563      	strge	r3, [r4, #84]	; 0x54
 800d8b2:	81a3      	strhlt	r3, [r4, #12]
 800d8b4:	bd10      	pop	{r4, pc}

0800d8b6 <__swrite>:
 800d8b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8ba:	461f      	mov	r7, r3
 800d8bc:	898b      	ldrh	r3, [r1, #12]
 800d8be:	05db      	lsls	r3, r3, #23
 800d8c0:	4605      	mov	r5, r0
 800d8c2:	460c      	mov	r4, r1
 800d8c4:	4616      	mov	r6, r2
 800d8c6:	d505      	bpl.n	800d8d4 <__swrite+0x1e>
 800d8c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8cc:	2302      	movs	r3, #2
 800d8ce:	2200      	movs	r2, #0
 800d8d0:	f000 ff82 	bl	800e7d8 <_lseek_r>
 800d8d4:	89a3      	ldrh	r3, [r4, #12]
 800d8d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d8de:	81a3      	strh	r3, [r4, #12]
 800d8e0:	4632      	mov	r2, r6
 800d8e2:	463b      	mov	r3, r7
 800d8e4:	4628      	mov	r0, r5
 800d8e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d8ea:	f000 b869 	b.w	800d9c0 <_write_r>

0800d8ee <__sseek>:
 800d8ee:	b510      	push	{r4, lr}
 800d8f0:	460c      	mov	r4, r1
 800d8f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8f6:	f000 ff6f 	bl	800e7d8 <_lseek_r>
 800d8fa:	1c43      	adds	r3, r0, #1
 800d8fc:	89a3      	ldrh	r3, [r4, #12]
 800d8fe:	bf15      	itete	ne
 800d900:	6560      	strne	r0, [r4, #84]	; 0x54
 800d902:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d906:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d90a:	81a3      	strheq	r3, [r4, #12]
 800d90c:	bf18      	it	ne
 800d90e:	81a3      	strhne	r3, [r4, #12]
 800d910:	bd10      	pop	{r4, pc}

0800d912 <__sclose>:
 800d912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d916:	f000 b8d3 	b.w	800dac0 <_close_r>
	...

0800d91c <__swbuf_r>:
 800d91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d91e:	460e      	mov	r6, r1
 800d920:	4614      	mov	r4, r2
 800d922:	4605      	mov	r5, r0
 800d924:	b118      	cbz	r0, 800d92e <__swbuf_r+0x12>
 800d926:	6983      	ldr	r3, [r0, #24]
 800d928:	b90b      	cbnz	r3, 800d92e <__swbuf_r+0x12>
 800d92a:	f7ff f925 	bl	800cb78 <__sinit>
 800d92e:	4b21      	ldr	r3, [pc, #132]	; (800d9b4 <__swbuf_r+0x98>)
 800d930:	429c      	cmp	r4, r3
 800d932:	d12b      	bne.n	800d98c <__swbuf_r+0x70>
 800d934:	686c      	ldr	r4, [r5, #4]
 800d936:	69a3      	ldr	r3, [r4, #24]
 800d938:	60a3      	str	r3, [r4, #8]
 800d93a:	89a3      	ldrh	r3, [r4, #12]
 800d93c:	071a      	lsls	r2, r3, #28
 800d93e:	d52f      	bpl.n	800d9a0 <__swbuf_r+0x84>
 800d940:	6923      	ldr	r3, [r4, #16]
 800d942:	b36b      	cbz	r3, 800d9a0 <__swbuf_r+0x84>
 800d944:	6923      	ldr	r3, [r4, #16]
 800d946:	6820      	ldr	r0, [r4, #0]
 800d948:	1ac0      	subs	r0, r0, r3
 800d94a:	6963      	ldr	r3, [r4, #20]
 800d94c:	b2f6      	uxtb	r6, r6
 800d94e:	4283      	cmp	r3, r0
 800d950:	4637      	mov	r7, r6
 800d952:	dc04      	bgt.n	800d95e <__swbuf_r+0x42>
 800d954:	4621      	mov	r1, r4
 800d956:	4628      	mov	r0, r5
 800d958:	f7ff f87a 	bl	800ca50 <_fflush_r>
 800d95c:	bb30      	cbnz	r0, 800d9ac <__swbuf_r+0x90>
 800d95e:	68a3      	ldr	r3, [r4, #8]
 800d960:	3b01      	subs	r3, #1
 800d962:	60a3      	str	r3, [r4, #8]
 800d964:	6823      	ldr	r3, [r4, #0]
 800d966:	1c5a      	adds	r2, r3, #1
 800d968:	6022      	str	r2, [r4, #0]
 800d96a:	701e      	strb	r6, [r3, #0]
 800d96c:	6963      	ldr	r3, [r4, #20]
 800d96e:	3001      	adds	r0, #1
 800d970:	4283      	cmp	r3, r0
 800d972:	d004      	beq.n	800d97e <__swbuf_r+0x62>
 800d974:	89a3      	ldrh	r3, [r4, #12]
 800d976:	07db      	lsls	r3, r3, #31
 800d978:	d506      	bpl.n	800d988 <__swbuf_r+0x6c>
 800d97a:	2e0a      	cmp	r6, #10
 800d97c:	d104      	bne.n	800d988 <__swbuf_r+0x6c>
 800d97e:	4621      	mov	r1, r4
 800d980:	4628      	mov	r0, r5
 800d982:	f7ff f865 	bl	800ca50 <_fflush_r>
 800d986:	b988      	cbnz	r0, 800d9ac <__swbuf_r+0x90>
 800d988:	4638      	mov	r0, r7
 800d98a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d98c:	4b0a      	ldr	r3, [pc, #40]	; (800d9b8 <__swbuf_r+0x9c>)
 800d98e:	429c      	cmp	r4, r3
 800d990:	d101      	bne.n	800d996 <__swbuf_r+0x7a>
 800d992:	68ac      	ldr	r4, [r5, #8]
 800d994:	e7cf      	b.n	800d936 <__swbuf_r+0x1a>
 800d996:	4b09      	ldr	r3, [pc, #36]	; (800d9bc <__swbuf_r+0xa0>)
 800d998:	429c      	cmp	r4, r3
 800d99a:	bf08      	it	eq
 800d99c:	68ec      	ldreq	r4, [r5, #12]
 800d99e:	e7ca      	b.n	800d936 <__swbuf_r+0x1a>
 800d9a0:	4621      	mov	r1, r4
 800d9a2:	4628      	mov	r0, r5
 800d9a4:	f000 f81e 	bl	800d9e4 <__swsetup_r>
 800d9a8:	2800      	cmp	r0, #0
 800d9aa:	d0cb      	beq.n	800d944 <__swbuf_r+0x28>
 800d9ac:	f04f 37ff 	mov.w	r7, #4294967295
 800d9b0:	e7ea      	b.n	800d988 <__swbuf_r+0x6c>
 800d9b2:	bf00      	nop
 800d9b4:	08023678 	.word	0x08023678
 800d9b8:	08023698 	.word	0x08023698
 800d9bc:	08023658 	.word	0x08023658

0800d9c0 <_write_r>:
 800d9c0:	b538      	push	{r3, r4, r5, lr}
 800d9c2:	4d07      	ldr	r5, [pc, #28]	; (800d9e0 <_write_r+0x20>)
 800d9c4:	4604      	mov	r4, r0
 800d9c6:	4608      	mov	r0, r1
 800d9c8:	4611      	mov	r1, r2
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	602a      	str	r2, [r5, #0]
 800d9ce:	461a      	mov	r2, r3
 800d9d0:	f7f4 fbb7 	bl	8002142 <_write>
 800d9d4:	1c43      	adds	r3, r0, #1
 800d9d6:	d102      	bne.n	800d9de <_write_r+0x1e>
 800d9d8:	682b      	ldr	r3, [r5, #0]
 800d9da:	b103      	cbz	r3, 800d9de <_write_r+0x1e>
 800d9dc:	6023      	str	r3, [r4, #0]
 800d9de:	bd38      	pop	{r3, r4, r5, pc}
 800d9e0:	20007258 	.word	0x20007258

0800d9e4 <__swsetup_r>:
 800d9e4:	4b32      	ldr	r3, [pc, #200]	; (800dab0 <__swsetup_r+0xcc>)
 800d9e6:	b570      	push	{r4, r5, r6, lr}
 800d9e8:	681d      	ldr	r5, [r3, #0]
 800d9ea:	4606      	mov	r6, r0
 800d9ec:	460c      	mov	r4, r1
 800d9ee:	b125      	cbz	r5, 800d9fa <__swsetup_r+0x16>
 800d9f0:	69ab      	ldr	r3, [r5, #24]
 800d9f2:	b913      	cbnz	r3, 800d9fa <__swsetup_r+0x16>
 800d9f4:	4628      	mov	r0, r5
 800d9f6:	f7ff f8bf 	bl	800cb78 <__sinit>
 800d9fa:	4b2e      	ldr	r3, [pc, #184]	; (800dab4 <__swsetup_r+0xd0>)
 800d9fc:	429c      	cmp	r4, r3
 800d9fe:	d10f      	bne.n	800da20 <__swsetup_r+0x3c>
 800da00:	686c      	ldr	r4, [r5, #4]
 800da02:	89a3      	ldrh	r3, [r4, #12]
 800da04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da08:	0719      	lsls	r1, r3, #28
 800da0a:	d42c      	bmi.n	800da66 <__swsetup_r+0x82>
 800da0c:	06dd      	lsls	r5, r3, #27
 800da0e:	d411      	bmi.n	800da34 <__swsetup_r+0x50>
 800da10:	2309      	movs	r3, #9
 800da12:	6033      	str	r3, [r6, #0]
 800da14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800da18:	81a3      	strh	r3, [r4, #12]
 800da1a:	f04f 30ff 	mov.w	r0, #4294967295
 800da1e:	e03e      	b.n	800da9e <__swsetup_r+0xba>
 800da20:	4b25      	ldr	r3, [pc, #148]	; (800dab8 <__swsetup_r+0xd4>)
 800da22:	429c      	cmp	r4, r3
 800da24:	d101      	bne.n	800da2a <__swsetup_r+0x46>
 800da26:	68ac      	ldr	r4, [r5, #8]
 800da28:	e7eb      	b.n	800da02 <__swsetup_r+0x1e>
 800da2a:	4b24      	ldr	r3, [pc, #144]	; (800dabc <__swsetup_r+0xd8>)
 800da2c:	429c      	cmp	r4, r3
 800da2e:	bf08      	it	eq
 800da30:	68ec      	ldreq	r4, [r5, #12]
 800da32:	e7e6      	b.n	800da02 <__swsetup_r+0x1e>
 800da34:	0758      	lsls	r0, r3, #29
 800da36:	d512      	bpl.n	800da5e <__swsetup_r+0x7a>
 800da38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da3a:	b141      	cbz	r1, 800da4e <__swsetup_r+0x6a>
 800da3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da40:	4299      	cmp	r1, r3
 800da42:	d002      	beq.n	800da4a <__swsetup_r+0x66>
 800da44:	4630      	mov	r0, r6
 800da46:	f7ff f973 	bl	800cd30 <_free_r>
 800da4a:	2300      	movs	r3, #0
 800da4c:	6363      	str	r3, [r4, #52]	; 0x34
 800da4e:	89a3      	ldrh	r3, [r4, #12]
 800da50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800da54:	81a3      	strh	r3, [r4, #12]
 800da56:	2300      	movs	r3, #0
 800da58:	6063      	str	r3, [r4, #4]
 800da5a:	6923      	ldr	r3, [r4, #16]
 800da5c:	6023      	str	r3, [r4, #0]
 800da5e:	89a3      	ldrh	r3, [r4, #12]
 800da60:	f043 0308 	orr.w	r3, r3, #8
 800da64:	81a3      	strh	r3, [r4, #12]
 800da66:	6923      	ldr	r3, [r4, #16]
 800da68:	b94b      	cbnz	r3, 800da7e <__swsetup_r+0x9a>
 800da6a:	89a3      	ldrh	r3, [r4, #12]
 800da6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800da70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da74:	d003      	beq.n	800da7e <__swsetup_r+0x9a>
 800da76:	4621      	mov	r1, r4
 800da78:	4630      	mov	r0, r6
 800da7a:	f000 fee3 	bl	800e844 <__smakebuf_r>
 800da7e:	89a0      	ldrh	r0, [r4, #12]
 800da80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da84:	f010 0301 	ands.w	r3, r0, #1
 800da88:	d00a      	beq.n	800daa0 <__swsetup_r+0xbc>
 800da8a:	2300      	movs	r3, #0
 800da8c:	60a3      	str	r3, [r4, #8]
 800da8e:	6963      	ldr	r3, [r4, #20]
 800da90:	425b      	negs	r3, r3
 800da92:	61a3      	str	r3, [r4, #24]
 800da94:	6923      	ldr	r3, [r4, #16]
 800da96:	b943      	cbnz	r3, 800daaa <__swsetup_r+0xc6>
 800da98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da9c:	d1ba      	bne.n	800da14 <__swsetup_r+0x30>
 800da9e:	bd70      	pop	{r4, r5, r6, pc}
 800daa0:	0781      	lsls	r1, r0, #30
 800daa2:	bf58      	it	pl
 800daa4:	6963      	ldrpl	r3, [r4, #20]
 800daa6:	60a3      	str	r3, [r4, #8]
 800daa8:	e7f4      	b.n	800da94 <__swsetup_r+0xb0>
 800daaa:	2000      	movs	r0, #0
 800daac:	e7f7      	b.n	800da9e <__swsetup_r+0xba>
 800daae:	bf00      	nop
 800dab0:	20000090 	.word	0x20000090
 800dab4:	08023678 	.word	0x08023678
 800dab8:	08023698 	.word	0x08023698
 800dabc:	08023658 	.word	0x08023658

0800dac0 <_close_r>:
 800dac0:	b538      	push	{r3, r4, r5, lr}
 800dac2:	4d06      	ldr	r5, [pc, #24]	; (800dadc <_close_r+0x1c>)
 800dac4:	2300      	movs	r3, #0
 800dac6:	4604      	mov	r4, r0
 800dac8:	4608      	mov	r0, r1
 800daca:	602b      	str	r3, [r5, #0]
 800dacc:	f7f4 fb55 	bl	800217a <_close>
 800dad0:	1c43      	adds	r3, r0, #1
 800dad2:	d102      	bne.n	800dada <_close_r+0x1a>
 800dad4:	682b      	ldr	r3, [r5, #0]
 800dad6:	b103      	cbz	r3, 800dada <_close_r+0x1a>
 800dad8:	6023      	str	r3, [r4, #0]
 800dada:	bd38      	pop	{r3, r4, r5, pc}
 800dadc:	20007258 	.word	0x20007258

0800dae0 <quorem>:
 800dae0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dae4:	6903      	ldr	r3, [r0, #16]
 800dae6:	690c      	ldr	r4, [r1, #16]
 800dae8:	42a3      	cmp	r3, r4
 800daea:	4607      	mov	r7, r0
 800daec:	f2c0 8081 	blt.w	800dbf2 <quorem+0x112>
 800daf0:	3c01      	subs	r4, #1
 800daf2:	f101 0814 	add.w	r8, r1, #20
 800daf6:	f100 0514 	add.w	r5, r0, #20
 800dafa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dafe:	9301      	str	r3, [sp, #4]
 800db00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800db04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db08:	3301      	adds	r3, #1
 800db0a:	429a      	cmp	r2, r3
 800db0c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800db10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800db14:	fbb2 f6f3 	udiv	r6, r2, r3
 800db18:	d331      	bcc.n	800db7e <quorem+0x9e>
 800db1a:	f04f 0e00 	mov.w	lr, #0
 800db1e:	4640      	mov	r0, r8
 800db20:	46ac      	mov	ip, r5
 800db22:	46f2      	mov	sl, lr
 800db24:	f850 2b04 	ldr.w	r2, [r0], #4
 800db28:	b293      	uxth	r3, r2
 800db2a:	fb06 e303 	mla	r3, r6, r3, lr
 800db2e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800db32:	b29b      	uxth	r3, r3
 800db34:	ebaa 0303 	sub.w	r3, sl, r3
 800db38:	0c12      	lsrs	r2, r2, #16
 800db3a:	f8dc a000 	ldr.w	sl, [ip]
 800db3e:	fb06 e202 	mla	r2, r6, r2, lr
 800db42:	fa13 f38a 	uxtah	r3, r3, sl
 800db46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800db4a:	fa1f fa82 	uxth.w	sl, r2
 800db4e:	f8dc 2000 	ldr.w	r2, [ip]
 800db52:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800db56:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800db5a:	b29b      	uxth	r3, r3
 800db5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db60:	4581      	cmp	r9, r0
 800db62:	f84c 3b04 	str.w	r3, [ip], #4
 800db66:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800db6a:	d2db      	bcs.n	800db24 <quorem+0x44>
 800db6c:	f855 300b 	ldr.w	r3, [r5, fp]
 800db70:	b92b      	cbnz	r3, 800db7e <quorem+0x9e>
 800db72:	9b01      	ldr	r3, [sp, #4]
 800db74:	3b04      	subs	r3, #4
 800db76:	429d      	cmp	r5, r3
 800db78:	461a      	mov	r2, r3
 800db7a:	d32e      	bcc.n	800dbda <quorem+0xfa>
 800db7c:	613c      	str	r4, [r7, #16]
 800db7e:	4638      	mov	r0, r7
 800db80:	f001 f932 	bl	800ede8 <__mcmp>
 800db84:	2800      	cmp	r0, #0
 800db86:	db24      	blt.n	800dbd2 <quorem+0xf2>
 800db88:	3601      	adds	r6, #1
 800db8a:	4628      	mov	r0, r5
 800db8c:	f04f 0c00 	mov.w	ip, #0
 800db90:	f858 2b04 	ldr.w	r2, [r8], #4
 800db94:	f8d0 e000 	ldr.w	lr, [r0]
 800db98:	b293      	uxth	r3, r2
 800db9a:	ebac 0303 	sub.w	r3, ip, r3
 800db9e:	0c12      	lsrs	r2, r2, #16
 800dba0:	fa13 f38e 	uxtah	r3, r3, lr
 800dba4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dba8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dbac:	b29b      	uxth	r3, r3
 800dbae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dbb2:	45c1      	cmp	r9, r8
 800dbb4:	f840 3b04 	str.w	r3, [r0], #4
 800dbb8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dbbc:	d2e8      	bcs.n	800db90 <quorem+0xb0>
 800dbbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dbc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dbc6:	b922      	cbnz	r2, 800dbd2 <quorem+0xf2>
 800dbc8:	3b04      	subs	r3, #4
 800dbca:	429d      	cmp	r5, r3
 800dbcc:	461a      	mov	r2, r3
 800dbce:	d30a      	bcc.n	800dbe6 <quorem+0x106>
 800dbd0:	613c      	str	r4, [r7, #16]
 800dbd2:	4630      	mov	r0, r6
 800dbd4:	b003      	add	sp, #12
 800dbd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbda:	6812      	ldr	r2, [r2, #0]
 800dbdc:	3b04      	subs	r3, #4
 800dbde:	2a00      	cmp	r2, #0
 800dbe0:	d1cc      	bne.n	800db7c <quorem+0x9c>
 800dbe2:	3c01      	subs	r4, #1
 800dbe4:	e7c7      	b.n	800db76 <quorem+0x96>
 800dbe6:	6812      	ldr	r2, [r2, #0]
 800dbe8:	3b04      	subs	r3, #4
 800dbea:	2a00      	cmp	r2, #0
 800dbec:	d1f0      	bne.n	800dbd0 <quorem+0xf0>
 800dbee:	3c01      	subs	r4, #1
 800dbf0:	e7eb      	b.n	800dbca <quorem+0xea>
 800dbf2:	2000      	movs	r0, #0
 800dbf4:	e7ee      	b.n	800dbd4 <quorem+0xf4>
	...

0800dbf8 <_dtoa_r>:
 800dbf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbfc:	ed2d 8b02 	vpush	{d8}
 800dc00:	ec57 6b10 	vmov	r6, r7, d0
 800dc04:	b095      	sub	sp, #84	; 0x54
 800dc06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dc08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dc0c:	9105      	str	r1, [sp, #20]
 800dc0e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800dc12:	4604      	mov	r4, r0
 800dc14:	9209      	str	r2, [sp, #36]	; 0x24
 800dc16:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc18:	b975      	cbnz	r5, 800dc38 <_dtoa_r+0x40>
 800dc1a:	2010      	movs	r0, #16
 800dc1c:	f000 fe52 	bl	800e8c4 <malloc>
 800dc20:	4602      	mov	r2, r0
 800dc22:	6260      	str	r0, [r4, #36]	; 0x24
 800dc24:	b920      	cbnz	r0, 800dc30 <_dtoa_r+0x38>
 800dc26:	4bb2      	ldr	r3, [pc, #712]	; (800def0 <_dtoa_r+0x2f8>)
 800dc28:	21ea      	movs	r1, #234	; 0xea
 800dc2a:	48b2      	ldr	r0, [pc, #712]	; (800def4 <_dtoa_r+0x2fc>)
 800dc2c:	f001 fb56 	bl	800f2dc <__assert_func>
 800dc30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dc34:	6005      	str	r5, [r0, #0]
 800dc36:	60c5      	str	r5, [r0, #12]
 800dc38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc3a:	6819      	ldr	r1, [r3, #0]
 800dc3c:	b151      	cbz	r1, 800dc54 <_dtoa_r+0x5c>
 800dc3e:	685a      	ldr	r2, [r3, #4]
 800dc40:	604a      	str	r2, [r1, #4]
 800dc42:	2301      	movs	r3, #1
 800dc44:	4093      	lsls	r3, r2
 800dc46:	608b      	str	r3, [r1, #8]
 800dc48:	4620      	mov	r0, r4
 800dc4a:	f000 fe8f 	bl	800e96c <_Bfree>
 800dc4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc50:	2200      	movs	r2, #0
 800dc52:	601a      	str	r2, [r3, #0]
 800dc54:	1e3b      	subs	r3, r7, #0
 800dc56:	bfb9      	ittee	lt
 800dc58:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800dc5c:	9303      	strlt	r3, [sp, #12]
 800dc5e:	2300      	movge	r3, #0
 800dc60:	f8c8 3000 	strge.w	r3, [r8]
 800dc64:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800dc68:	4ba3      	ldr	r3, [pc, #652]	; (800def8 <_dtoa_r+0x300>)
 800dc6a:	bfbc      	itt	lt
 800dc6c:	2201      	movlt	r2, #1
 800dc6e:	f8c8 2000 	strlt.w	r2, [r8]
 800dc72:	ea33 0309 	bics.w	r3, r3, r9
 800dc76:	d11b      	bne.n	800dcb0 <_dtoa_r+0xb8>
 800dc78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dc7a:	f242 730f 	movw	r3, #9999	; 0x270f
 800dc7e:	6013      	str	r3, [r2, #0]
 800dc80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc84:	4333      	orrs	r3, r6
 800dc86:	f000 857a 	beq.w	800e77e <_dtoa_r+0xb86>
 800dc8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc8c:	b963      	cbnz	r3, 800dca8 <_dtoa_r+0xb0>
 800dc8e:	4b9b      	ldr	r3, [pc, #620]	; (800defc <_dtoa_r+0x304>)
 800dc90:	e024      	b.n	800dcdc <_dtoa_r+0xe4>
 800dc92:	4b9b      	ldr	r3, [pc, #620]	; (800df00 <_dtoa_r+0x308>)
 800dc94:	9300      	str	r3, [sp, #0]
 800dc96:	3308      	adds	r3, #8
 800dc98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dc9a:	6013      	str	r3, [r2, #0]
 800dc9c:	9800      	ldr	r0, [sp, #0]
 800dc9e:	b015      	add	sp, #84	; 0x54
 800dca0:	ecbd 8b02 	vpop	{d8}
 800dca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dca8:	4b94      	ldr	r3, [pc, #592]	; (800defc <_dtoa_r+0x304>)
 800dcaa:	9300      	str	r3, [sp, #0]
 800dcac:	3303      	adds	r3, #3
 800dcae:	e7f3      	b.n	800dc98 <_dtoa_r+0xa0>
 800dcb0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	ec51 0b17 	vmov	r0, r1, d7
 800dcba:	2300      	movs	r3, #0
 800dcbc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800dcc0:	f7f2 ff62 	bl	8000b88 <__aeabi_dcmpeq>
 800dcc4:	4680      	mov	r8, r0
 800dcc6:	b158      	cbz	r0, 800dce0 <_dtoa_r+0xe8>
 800dcc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dcca:	2301      	movs	r3, #1
 800dccc:	6013      	str	r3, [r2, #0]
 800dcce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	f000 8551 	beq.w	800e778 <_dtoa_r+0xb80>
 800dcd6:	488b      	ldr	r0, [pc, #556]	; (800df04 <_dtoa_r+0x30c>)
 800dcd8:	6018      	str	r0, [r3, #0]
 800dcda:	1e43      	subs	r3, r0, #1
 800dcdc:	9300      	str	r3, [sp, #0]
 800dcde:	e7dd      	b.n	800dc9c <_dtoa_r+0xa4>
 800dce0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800dce4:	aa12      	add	r2, sp, #72	; 0x48
 800dce6:	a913      	add	r1, sp, #76	; 0x4c
 800dce8:	4620      	mov	r0, r4
 800dcea:	f001 f921 	bl	800ef30 <__d2b>
 800dcee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dcf2:	4683      	mov	fp, r0
 800dcf4:	2d00      	cmp	r5, #0
 800dcf6:	d07c      	beq.n	800ddf2 <_dtoa_r+0x1fa>
 800dcf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcfa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800dcfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd02:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800dd06:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dd0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dd0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dd12:	4b7d      	ldr	r3, [pc, #500]	; (800df08 <_dtoa_r+0x310>)
 800dd14:	2200      	movs	r2, #0
 800dd16:	4630      	mov	r0, r6
 800dd18:	4639      	mov	r1, r7
 800dd1a:	f7f2 fb15 	bl	8000348 <__aeabi_dsub>
 800dd1e:	a36e      	add	r3, pc, #440	; (adr r3, 800ded8 <_dtoa_r+0x2e0>)
 800dd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd24:	f7f2 fcc8 	bl	80006b8 <__aeabi_dmul>
 800dd28:	a36d      	add	r3, pc, #436	; (adr r3, 800dee0 <_dtoa_r+0x2e8>)
 800dd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2e:	f7f2 fb0d 	bl	800034c <__adddf3>
 800dd32:	4606      	mov	r6, r0
 800dd34:	4628      	mov	r0, r5
 800dd36:	460f      	mov	r7, r1
 800dd38:	f7f2 fc54 	bl	80005e4 <__aeabi_i2d>
 800dd3c:	a36a      	add	r3, pc, #424	; (adr r3, 800dee8 <_dtoa_r+0x2f0>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	f7f2 fcb9 	bl	80006b8 <__aeabi_dmul>
 800dd46:	4602      	mov	r2, r0
 800dd48:	460b      	mov	r3, r1
 800dd4a:	4630      	mov	r0, r6
 800dd4c:	4639      	mov	r1, r7
 800dd4e:	f7f2 fafd 	bl	800034c <__adddf3>
 800dd52:	4606      	mov	r6, r0
 800dd54:	460f      	mov	r7, r1
 800dd56:	f7f2 ff5f 	bl	8000c18 <__aeabi_d2iz>
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	4682      	mov	sl, r0
 800dd5e:	2300      	movs	r3, #0
 800dd60:	4630      	mov	r0, r6
 800dd62:	4639      	mov	r1, r7
 800dd64:	f7f2 ff1a 	bl	8000b9c <__aeabi_dcmplt>
 800dd68:	b148      	cbz	r0, 800dd7e <_dtoa_r+0x186>
 800dd6a:	4650      	mov	r0, sl
 800dd6c:	f7f2 fc3a 	bl	80005e4 <__aeabi_i2d>
 800dd70:	4632      	mov	r2, r6
 800dd72:	463b      	mov	r3, r7
 800dd74:	f7f2 ff08 	bl	8000b88 <__aeabi_dcmpeq>
 800dd78:	b908      	cbnz	r0, 800dd7e <_dtoa_r+0x186>
 800dd7a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd7e:	f1ba 0f16 	cmp.w	sl, #22
 800dd82:	d854      	bhi.n	800de2e <_dtoa_r+0x236>
 800dd84:	4b61      	ldr	r3, [pc, #388]	; (800df0c <_dtoa_r+0x314>)
 800dd86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dd92:	f7f2 ff03 	bl	8000b9c <__aeabi_dcmplt>
 800dd96:	2800      	cmp	r0, #0
 800dd98:	d04b      	beq.n	800de32 <_dtoa_r+0x23a>
 800dd9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd9e:	2300      	movs	r3, #0
 800dda0:	930e      	str	r3, [sp, #56]	; 0x38
 800dda2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dda4:	1b5d      	subs	r5, r3, r5
 800dda6:	1e6b      	subs	r3, r5, #1
 800dda8:	9304      	str	r3, [sp, #16]
 800ddaa:	bf43      	ittte	mi
 800ddac:	2300      	movmi	r3, #0
 800ddae:	f1c5 0801 	rsbmi	r8, r5, #1
 800ddb2:	9304      	strmi	r3, [sp, #16]
 800ddb4:	f04f 0800 	movpl.w	r8, #0
 800ddb8:	f1ba 0f00 	cmp.w	sl, #0
 800ddbc:	db3b      	blt.n	800de36 <_dtoa_r+0x23e>
 800ddbe:	9b04      	ldr	r3, [sp, #16]
 800ddc0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800ddc4:	4453      	add	r3, sl
 800ddc6:	9304      	str	r3, [sp, #16]
 800ddc8:	2300      	movs	r3, #0
 800ddca:	9306      	str	r3, [sp, #24]
 800ddcc:	9b05      	ldr	r3, [sp, #20]
 800ddce:	2b09      	cmp	r3, #9
 800ddd0:	d869      	bhi.n	800dea6 <_dtoa_r+0x2ae>
 800ddd2:	2b05      	cmp	r3, #5
 800ddd4:	bfc4      	itt	gt
 800ddd6:	3b04      	subgt	r3, #4
 800ddd8:	9305      	strgt	r3, [sp, #20]
 800ddda:	9b05      	ldr	r3, [sp, #20]
 800dddc:	f1a3 0302 	sub.w	r3, r3, #2
 800dde0:	bfcc      	ite	gt
 800dde2:	2500      	movgt	r5, #0
 800dde4:	2501      	movle	r5, #1
 800dde6:	2b03      	cmp	r3, #3
 800dde8:	d869      	bhi.n	800debe <_dtoa_r+0x2c6>
 800ddea:	e8df f003 	tbb	[pc, r3]
 800ddee:	4e2c      	.short	0x4e2c
 800ddf0:	5a4c      	.short	0x5a4c
 800ddf2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ddf6:	441d      	add	r5, r3
 800ddf8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ddfc:	2b20      	cmp	r3, #32
 800ddfe:	bfc1      	itttt	gt
 800de00:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800de04:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800de08:	fa09 f303 	lslgt.w	r3, r9, r3
 800de0c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800de10:	bfda      	itte	le
 800de12:	f1c3 0320 	rsble	r3, r3, #32
 800de16:	fa06 f003 	lslle.w	r0, r6, r3
 800de1a:	4318      	orrgt	r0, r3
 800de1c:	f7f2 fbd2 	bl	80005c4 <__aeabi_ui2d>
 800de20:	2301      	movs	r3, #1
 800de22:	4606      	mov	r6, r0
 800de24:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800de28:	3d01      	subs	r5, #1
 800de2a:	9310      	str	r3, [sp, #64]	; 0x40
 800de2c:	e771      	b.n	800dd12 <_dtoa_r+0x11a>
 800de2e:	2301      	movs	r3, #1
 800de30:	e7b6      	b.n	800dda0 <_dtoa_r+0x1a8>
 800de32:	900e      	str	r0, [sp, #56]	; 0x38
 800de34:	e7b5      	b.n	800dda2 <_dtoa_r+0x1aa>
 800de36:	f1ca 0300 	rsb	r3, sl, #0
 800de3a:	9306      	str	r3, [sp, #24]
 800de3c:	2300      	movs	r3, #0
 800de3e:	eba8 080a 	sub.w	r8, r8, sl
 800de42:	930d      	str	r3, [sp, #52]	; 0x34
 800de44:	e7c2      	b.n	800ddcc <_dtoa_r+0x1d4>
 800de46:	2300      	movs	r3, #0
 800de48:	9308      	str	r3, [sp, #32]
 800de4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	dc39      	bgt.n	800dec4 <_dtoa_r+0x2cc>
 800de50:	f04f 0901 	mov.w	r9, #1
 800de54:	f8cd 9004 	str.w	r9, [sp, #4]
 800de58:	464b      	mov	r3, r9
 800de5a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800de5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800de60:	2200      	movs	r2, #0
 800de62:	6042      	str	r2, [r0, #4]
 800de64:	2204      	movs	r2, #4
 800de66:	f102 0614 	add.w	r6, r2, #20
 800de6a:	429e      	cmp	r6, r3
 800de6c:	6841      	ldr	r1, [r0, #4]
 800de6e:	d92f      	bls.n	800ded0 <_dtoa_r+0x2d8>
 800de70:	4620      	mov	r0, r4
 800de72:	f000 fd3b 	bl	800e8ec <_Balloc>
 800de76:	9000      	str	r0, [sp, #0]
 800de78:	2800      	cmp	r0, #0
 800de7a:	d14b      	bne.n	800df14 <_dtoa_r+0x31c>
 800de7c:	4b24      	ldr	r3, [pc, #144]	; (800df10 <_dtoa_r+0x318>)
 800de7e:	4602      	mov	r2, r0
 800de80:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800de84:	e6d1      	b.n	800dc2a <_dtoa_r+0x32>
 800de86:	2301      	movs	r3, #1
 800de88:	e7de      	b.n	800de48 <_dtoa_r+0x250>
 800de8a:	2300      	movs	r3, #0
 800de8c:	9308      	str	r3, [sp, #32]
 800de8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de90:	eb0a 0903 	add.w	r9, sl, r3
 800de94:	f109 0301 	add.w	r3, r9, #1
 800de98:	2b01      	cmp	r3, #1
 800de9a:	9301      	str	r3, [sp, #4]
 800de9c:	bfb8      	it	lt
 800de9e:	2301      	movlt	r3, #1
 800dea0:	e7dd      	b.n	800de5e <_dtoa_r+0x266>
 800dea2:	2301      	movs	r3, #1
 800dea4:	e7f2      	b.n	800de8c <_dtoa_r+0x294>
 800dea6:	2501      	movs	r5, #1
 800dea8:	2300      	movs	r3, #0
 800deaa:	9305      	str	r3, [sp, #20]
 800deac:	9508      	str	r5, [sp, #32]
 800deae:	f04f 39ff 	mov.w	r9, #4294967295
 800deb2:	2200      	movs	r2, #0
 800deb4:	f8cd 9004 	str.w	r9, [sp, #4]
 800deb8:	2312      	movs	r3, #18
 800deba:	9209      	str	r2, [sp, #36]	; 0x24
 800debc:	e7cf      	b.n	800de5e <_dtoa_r+0x266>
 800debe:	2301      	movs	r3, #1
 800dec0:	9308      	str	r3, [sp, #32]
 800dec2:	e7f4      	b.n	800deae <_dtoa_r+0x2b6>
 800dec4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800dec8:	f8cd 9004 	str.w	r9, [sp, #4]
 800decc:	464b      	mov	r3, r9
 800dece:	e7c6      	b.n	800de5e <_dtoa_r+0x266>
 800ded0:	3101      	adds	r1, #1
 800ded2:	6041      	str	r1, [r0, #4]
 800ded4:	0052      	lsls	r2, r2, #1
 800ded6:	e7c6      	b.n	800de66 <_dtoa_r+0x26e>
 800ded8:	636f4361 	.word	0x636f4361
 800dedc:	3fd287a7 	.word	0x3fd287a7
 800dee0:	8b60c8b3 	.word	0x8b60c8b3
 800dee4:	3fc68a28 	.word	0x3fc68a28
 800dee8:	509f79fb 	.word	0x509f79fb
 800deec:	3fd34413 	.word	0x3fd34413
 800def0:	080236fd 	.word	0x080236fd
 800def4:	08023714 	.word	0x08023714
 800def8:	7ff00000 	.word	0x7ff00000
 800defc:	080236f9 	.word	0x080236f9
 800df00:	080236f0 	.word	0x080236f0
 800df04:	080236cd 	.word	0x080236cd
 800df08:	3ff80000 	.word	0x3ff80000
 800df0c:	08023810 	.word	0x08023810
 800df10:	08023773 	.word	0x08023773
 800df14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df16:	9a00      	ldr	r2, [sp, #0]
 800df18:	601a      	str	r2, [r3, #0]
 800df1a:	9b01      	ldr	r3, [sp, #4]
 800df1c:	2b0e      	cmp	r3, #14
 800df1e:	f200 80ad 	bhi.w	800e07c <_dtoa_r+0x484>
 800df22:	2d00      	cmp	r5, #0
 800df24:	f000 80aa 	beq.w	800e07c <_dtoa_r+0x484>
 800df28:	f1ba 0f00 	cmp.w	sl, #0
 800df2c:	dd36      	ble.n	800df9c <_dtoa_r+0x3a4>
 800df2e:	4ac3      	ldr	r2, [pc, #780]	; (800e23c <_dtoa_r+0x644>)
 800df30:	f00a 030f 	and.w	r3, sl, #15
 800df34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800df38:	ed93 7b00 	vldr	d7, [r3]
 800df3c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800df40:	ea4f 172a 	mov.w	r7, sl, asr #4
 800df44:	eeb0 8a47 	vmov.f32	s16, s14
 800df48:	eef0 8a67 	vmov.f32	s17, s15
 800df4c:	d016      	beq.n	800df7c <_dtoa_r+0x384>
 800df4e:	4bbc      	ldr	r3, [pc, #752]	; (800e240 <_dtoa_r+0x648>)
 800df50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800df54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800df58:	f7f2 fcd8 	bl	800090c <__aeabi_ddiv>
 800df5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df60:	f007 070f 	and.w	r7, r7, #15
 800df64:	2503      	movs	r5, #3
 800df66:	4eb6      	ldr	r6, [pc, #728]	; (800e240 <_dtoa_r+0x648>)
 800df68:	b957      	cbnz	r7, 800df80 <_dtoa_r+0x388>
 800df6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df6e:	ec53 2b18 	vmov	r2, r3, d8
 800df72:	f7f2 fccb 	bl	800090c <__aeabi_ddiv>
 800df76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df7a:	e029      	b.n	800dfd0 <_dtoa_r+0x3d8>
 800df7c:	2502      	movs	r5, #2
 800df7e:	e7f2      	b.n	800df66 <_dtoa_r+0x36e>
 800df80:	07f9      	lsls	r1, r7, #31
 800df82:	d508      	bpl.n	800df96 <_dtoa_r+0x39e>
 800df84:	ec51 0b18 	vmov	r0, r1, d8
 800df88:	e9d6 2300 	ldrd	r2, r3, [r6]
 800df8c:	f7f2 fb94 	bl	80006b8 <__aeabi_dmul>
 800df90:	ec41 0b18 	vmov	d8, r0, r1
 800df94:	3501      	adds	r5, #1
 800df96:	107f      	asrs	r7, r7, #1
 800df98:	3608      	adds	r6, #8
 800df9a:	e7e5      	b.n	800df68 <_dtoa_r+0x370>
 800df9c:	f000 80a6 	beq.w	800e0ec <_dtoa_r+0x4f4>
 800dfa0:	f1ca 0600 	rsb	r6, sl, #0
 800dfa4:	4ba5      	ldr	r3, [pc, #660]	; (800e23c <_dtoa_r+0x644>)
 800dfa6:	4fa6      	ldr	r7, [pc, #664]	; (800e240 <_dtoa_r+0x648>)
 800dfa8:	f006 020f 	and.w	r2, r6, #15
 800dfac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dfb8:	f7f2 fb7e 	bl	80006b8 <__aeabi_dmul>
 800dfbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dfc0:	1136      	asrs	r6, r6, #4
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	2502      	movs	r5, #2
 800dfc6:	2e00      	cmp	r6, #0
 800dfc8:	f040 8085 	bne.w	800e0d6 <_dtoa_r+0x4de>
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d1d2      	bne.n	800df76 <_dtoa_r+0x37e>
 800dfd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	f000 808c 	beq.w	800e0f0 <_dtoa_r+0x4f8>
 800dfd8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dfdc:	4b99      	ldr	r3, [pc, #612]	; (800e244 <_dtoa_r+0x64c>)
 800dfde:	2200      	movs	r2, #0
 800dfe0:	4630      	mov	r0, r6
 800dfe2:	4639      	mov	r1, r7
 800dfe4:	f7f2 fdda 	bl	8000b9c <__aeabi_dcmplt>
 800dfe8:	2800      	cmp	r0, #0
 800dfea:	f000 8081 	beq.w	800e0f0 <_dtoa_r+0x4f8>
 800dfee:	9b01      	ldr	r3, [sp, #4]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d07d      	beq.n	800e0f0 <_dtoa_r+0x4f8>
 800dff4:	f1b9 0f00 	cmp.w	r9, #0
 800dff8:	dd3c      	ble.n	800e074 <_dtoa_r+0x47c>
 800dffa:	f10a 33ff 	add.w	r3, sl, #4294967295
 800dffe:	9307      	str	r3, [sp, #28]
 800e000:	2200      	movs	r2, #0
 800e002:	4b91      	ldr	r3, [pc, #580]	; (800e248 <_dtoa_r+0x650>)
 800e004:	4630      	mov	r0, r6
 800e006:	4639      	mov	r1, r7
 800e008:	f7f2 fb56 	bl	80006b8 <__aeabi_dmul>
 800e00c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e010:	3501      	adds	r5, #1
 800e012:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800e016:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e01a:	4628      	mov	r0, r5
 800e01c:	f7f2 fae2 	bl	80005e4 <__aeabi_i2d>
 800e020:	4632      	mov	r2, r6
 800e022:	463b      	mov	r3, r7
 800e024:	f7f2 fb48 	bl	80006b8 <__aeabi_dmul>
 800e028:	4b88      	ldr	r3, [pc, #544]	; (800e24c <_dtoa_r+0x654>)
 800e02a:	2200      	movs	r2, #0
 800e02c:	f7f2 f98e 	bl	800034c <__adddf3>
 800e030:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800e034:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e038:	9303      	str	r3, [sp, #12]
 800e03a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d15c      	bne.n	800e0fa <_dtoa_r+0x502>
 800e040:	4b83      	ldr	r3, [pc, #524]	; (800e250 <_dtoa_r+0x658>)
 800e042:	2200      	movs	r2, #0
 800e044:	4630      	mov	r0, r6
 800e046:	4639      	mov	r1, r7
 800e048:	f7f2 f97e 	bl	8000348 <__aeabi_dsub>
 800e04c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e050:	4606      	mov	r6, r0
 800e052:	460f      	mov	r7, r1
 800e054:	f7f2 fdc0 	bl	8000bd8 <__aeabi_dcmpgt>
 800e058:	2800      	cmp	r0, #0
 800e05a:	f040 8296 	bne.w	800e58a <_dtoa_r+0x992>
 800e05e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e062:	4630      	mov	r0, r6
 800e064:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e068:	4639      	mov	r1, r7
 800e06a:	f7f2 fd97 	bl	8000b9c <__aeabi_dcmplt>
 800e06e:	2800      	cmp	r0, #0
 800e070:	f040 8288 	bne.w	800e584 <_dtoa_r+0x98c>
 800e074:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e078:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e07c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e07e:	2b00      	cmp	r3, #0
 800e080:	f2c0 8158 	blt.w	800e334 <_dtoa_r+0x73c>
 800e084:	f1ba 0f0e 	cmp.w	sl, #14
 800e088:	f300 8154 	bgt.w	800e334 <_dtoa_r+0x73c>
 800e08c:	4b6b      	ldr	r3, [pc, #428]	; (800e23c <_dtoa_r+0x644>)
 800e08e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e092:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f280 80e3 	bge.w	800e264 <_dtoa_r+0x66c>
 800e09e:	9b01      	ldr	r3, [sp, #4]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	f300 80df 	bgt.w	800e264 <_dtoa_r+0x66c>
 800e0a6:	f040 826d 	bne.w	800e584 <_dtoa_r+0x98c>
 800e0aa:	4b69      	ldr	r3, [pc, #420]	; (800e250 <_dtoa_r+0x658>)
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	4640      	mov	r0, r8
 800e0b0:	4649      	mov	r1, r9
 800e0b2:	f7f2 fb01 	bl	80006b8 <__aeabi_dmul>
 800e0b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e0ba:	f7f2 fd83 	bl	8000bc4 <__aeabi_dcmpge>
 800e0be:	9e01      	ldr	r6, [sp, #4]
 800e0c0:	4637      	mov	r7, r6
 800e0c2:	2800      	cmp	r0, #0
 800e0c4:	f040 8243 	bne.w	800e54e <_dtoa_r+0x956>
 800e0c8:	9d00      	ldr	r5, [sp, #0]
 800e0ca:	2331      	movs	r3, #49	; 0x31
 800e0cc:	f805 3b01 	strb.w	r3, [r5], #1
 800e0d0:	f10a 0a01 	add.w	sl, sl, #1
 800e0d4:	e23f      	b.n	800e556 <_dtoa_r+0x95e>
 800e0d6:	07f2      	lsls	r2, r6, #31
 800e0d8:	d505      	bpl.n	800e0e6 <_dtoa_r+0x4ee>
 800e0da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e0de:	f7f2 faeb 	bl	80006b8 <__aeabi_dmul>
 800e0e2:	3501      	adds	r5, #1
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	1076      	asrs	r6, r6, #1
 800e0e8:	3708      	adds	r7, #8
 800e0ea:	e76c      	b.n	800dfc6 <_dtoa_r+0x3ce>
 800e0ec:	2502      	movs	r5, #2
 800e0ee:	e76f      	b.n	800dfd0 <_dtoa_r+0x3d8>
 800e0f0:	9b01      	ldr	r3, [sp, #4]
 800e0f2:	f8cd a01c 	str.w	sl, [sp, #28]
 800e0f6:	930c      	str	r3, [sp, #48]	; 0x30
 800e0f8:	e78d      	b.n	800e016 <_dtoa_r+0x41e>
 800e0fa:	9900      	ldr	r1, [sp, #0]
 800e0fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e0fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e100:	4b4e      	ldr	r3, [pc, #312]	; (800e23c <_dtoa_r+0x644>)
 800e102:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e106:	4401      	add	r1, r0
 800e108:	9102      	str	r1, [sp, #8]
 800e10a:	9908      	ldr	r1, [sp, #32]
 800e10c:	eeb0 8a47 	vmov.f32	s16, s14
 800e110:	eef0 8a67 	vmov.f32	s17, s15
 800e114:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e11c:	2900      	cmp	r1, #0
 800e11e:	d045      	beq.n	800e1ac <_dtoa_r+0x5b4>
 800e120:	494c      	ldr	r1, [pc, #304]	; (800e254 <_dtoa_r+0x65c>)
 800e122:	2000      	movs	r0, #0
 800e124:	f7f2 fbf2 	bl	800090c <__aeabi_ddiv>
 800e128:	ec53 2b18 	vmov	r2, r3, d8
 800e12c:	f7f2 f90c 	bl	8000348 <__aeabi_dsub>
 800e130:	9d00      	ldr	r5, [sp, #0]
 800e132:	ec41 0b18 	vmov	d8, r0, r1
 800e136:	4639      	mov	r1, r7
 800e138:	4630      	mov	r0, r6
 800e13a:	f7f2 fd6d 	bl	8000c18 <__aeabi_d2iz>
 800e13e:	900c      	str	r0, [sp, #48]	; 0x30
 800e140:	f7f2 fa50 	bl	80005e4 <__aeabi_i2d>
 800e144:	4602      	mov	r2, r0
 800e146:	460b      	mov	r3, r1
 800e148:	4630      	mov	r0, r6
 800e14a:	4639      	mov	r1, r7
 800e14c:	f7f2 f8fc 	bl	8000348 <__aeabi_dsub>
 800e150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e152:	3330      	adds	r3, #48	; 0x30
 800e154:	f805 3b01 	strb.w	r3, [r5], #1
 800e158:	ec53 2b18 	vmov	r2, r3, d8
 800e15c:	4606      	mov	r6, r0
 800e15e:	460f      	mov	r7, r1
 800e160:	f7f2 fd1c 	bl	8000b9c <__aeabi_dcmplt>
 800e164:	2800      	cmp	r0, #0
 800e166:	d165      	bne.n	800e234 <_dtoa_r+0x63c>
 800e168:	4632      	mov	r2, r6
 800e16a:	463b      	mov	r3, r7
 800e16c:	4935      	ldr	r1, [pc, #212]	; (800e244 <_dtoa_r+0x64c>)
 800e16e:	2000      	movs	r0, #0
 800e170:	f7f2 f8ea 	bl	8000348 <__aeabi_dsub>
 800e174:	ec53 2b18 	vmov	r2, r3, d8
 800e178:	f7f2 fd10 	bl	8000b9c <__aeabi_dcmplt>
 800e17c:	2800      	cmp	r0, #0
 800e17e:	f040 80b9 	bne.w	800e2f4 <_dtoa_r+0x6fc>
 800e182:	9b02      	ldr	r3, [sp, #8]
 800e184:	429d      	cmp	r5, r3
 800e186:	f43f af75 	beq.w	800e074 <_dtoa_r+0x47c>
 800e18a:	4b2f      	ldr	r3, [pc, #188]	; (800e248 <_dtoa_r+0x650>)
 800e18c:	ec51 0b18 	vmov	r0, r1, d8
 800e190:	2200      	movs	r2, #0
 800e192:	f7f2 fa91 	bl	80006b8 <__aeabi_dmul>
 800e196:	4b2c      	ldr	r3, [pc, #176]	; (800e248 <_dtoa_r+0x650>)
 800e198:	ec41 0b18 	vmov	d8, r0, r1
 800e19c:	2200      	movs	r2, #0
 800e19e:	4630      	mov	r0, r6
 800e1a0:	4639      	mov	r1, r7
 800e1a2:	f7f2 fa89 	bl	80006b8 <__aeabi_dmul>
 800e1a6:	4606      	mov	r6, r0
 800e1a8:	460f      	mov	r7, r1
 800e1aa:	e7c4      	b.n	800e136 <_dtoa_r+0x53e>
 800e1ac:	ec51 0b17 	vmov	r0, r1, d7
 800e1b0:	f7f2 fa82 	bl	80006b8 <__aeabi_dmul>
 800e1b4:	9b02      	ldr	r3, [sp, #8]
 800e1b6:	9d00      	ldr	r5, [sp, #0]
 800e1b8:	930c      	str	r3, [sp, #48]	; 0x30
 800e1ba:	ec41 0b18 	vmov	d8, r0, r1
 800e1be:	4639      	mov	r1, r7
 800e1c0:	4630      	mov	r0, r6
 800e1c2:	f7f2 fd29 	bl	8000c18 <__aeabi_d2iz>
 800e1c6:	9011      	str	r0, [sp, #68]	; 0x44
 800e1c8:	f7f2 fa0c 	bl	80005e4 <__aeabi_i2d>
 800e1cc:	4602      	mov	r2, r0
 800e1ce:	460b      	mov	r3, r1
 800e1d0:	4630      	mov	r0, r6
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	f7f2 f8b8 	bl	8000348 <__aeabi_dsub>
 800e1d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1da:	3330      	adds	r3, #48	; 0x30
 800e1dc:	f805 3b01 	strb.w	r3, [r5], #1
 800e1e0:	9b02      	ldr	r3, [sp, #8]
 800e1e2:	429d      	cmp	r5, r3
 800e1e4:	4606      	mov	r6, r0
 800e1e6:	460f      	mov	r7, r1
 800e1e8:	f04f 0200 	mov.w	r2, #0
 800e1ec:	d134      	bne.n	800e258 <_dtoa_r+0x660>
 800e1ee:	4b19      	ldr	r3, [pc, #100]	; (800e254 <_dtoa_r+0x65c>)
 800e1f0:	ec51 0b18 	vmov	r0, r1, d8
 800e1f4:	f7f2 f8aa 	bl	800034c <__adddf3>
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	4630      	mov	r0, r6
 800e1fe:	4639      	mov	r1, r7
 800e200:	f7f2 fcea 	bl	8000bd8 <__aeabi_dcmpgt>
 800e204:	2800      	cmp	r0, #0
 800e206:	d175      	bne.n	800e2f4 <_dtoa_r+0x6fc>
 800e208:	ec53 2b18 	vmov	r2, r3, d8
 800e20c:	4911      	ldr	r1, [pc, #68]	; (800e254 <_dtoa_r+0x65c>)
 800e20e:	2000      	movs	r0, #0
 800e210:	f7f2 f89a 	bl	8000348 <__aeabi_dsub>
 800e214:	4602      	mov	r2, r0
 800e216:	460b      	mov	r3, r1
 800e218:	4630      	mov	r0, r6
 800e21a:	4639      	mov	r1, r7
 800e21c:	f7f2 fcbe 	bl	8000b9c <__aeabi_dcmplt>
 800e220:	2800      	cmp	r0, #0
 800e222:	f43f af27 	beq.w	800e074 <_dtoa_r+0x47c>
 800e226:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e228:	1e6b      	subs	r3, r5, #1
 800e22a:	930c      	str	r3, [sp, #48]	; 0x30
 800e22c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e230:	2b30      	cmp	r3, #48	; 0x30
 800e232:	d0f8      	beq.n	800e226 <_dtoa_r+0x62e>
 800e234:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e238:	e04a      	b.n	800e2d0 <_dtoa_r+0x6d8>
 800e23a:	bf00      	nop
 800e23c:	08023810 	.word	0x08023810
 800e240:	080237e8 	.word	0x080237e8
 800e244:	3ff00000 	.word	0x3ff00000
 800e248:	40240000 	.word	0x40240000
 800e24c:	401c0000 	.word	0x401c0000
 800e250:	40140000 	.word	0x40140000
 800e254:	3fe00000 	.word	0x3fe00000
 800e258:	4baf      	ldr	r3, [pc, #700]	; (800e518 <_dtoa_r+0x920>)
 800e25a:	f7f2 fa2d 	bl	80006b8 <__aeabi_dmul>
 800e25e:	4606      	mov	r6, r0
 800e260:	460f      	mov	r7, r1
 800e262:	e7ac      	b.n	800e1be <_dtoa_r+0x5c6>
 800e264:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e268:	9d00      	ldr	r5, [sp, #0]
 800e26a:	4642      	mov	r2, r8
 800e26c:	464b      	mov	r3, r9
 800e26e:	4630      	mov	r0, r6
 800e270:	4639      	mov	r1, r7
 800e272:	f7f2 fb4b 	bl	800090c <__aeabi_ddiv>
 800e276:	f7f2 fccf 	bl	8000c18 <__aeabi_d2iz>
 800e27a:	9002      	str	r0, [sp, #8]
 800e27c:	f7f2 f9b2 	bl	80005e4 <__aeabi_i2d>
 800e280:	4642      	mov	r2, r8
 800e282:	464b      	mov	r3, r9
 800e284:	f7f2 fa18 	bl	80006b8 <__aeabi_dmul>
 800e288:	4602      	mov	r2, r0
 800e28a:	460b      	mov	r3, r1
 800e28c:	4630      	mov	r0, r6
 800e28e:	4639      	mov	r1, r7
 800e290:	f7f2 f85a 	bl	8000348 <__aeabi_dsub>
 800e294:	9e02      	ldr	r6, [sp, #8]
 800e296:	9f01      	ldr	r7, [sp, #4]
 800e298:	3630      	adds	r6, #48	; 0x30
 800e29a:	f805 6b01 	strb.w	r6, [r5], #1
 800e29e:	9e00      	ldr	r6, [sp, #0]
 800e2a0:	1bae      	subs	r6, r5, r6
 800e2a2:	42b7      	cmp	r7, r6
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	460b      	mov	r3, r1
 800e2a8:	d137      	bne.n	800e31a <_dtoa_r+0x722>
 800e2aa:	f7f2 f84f 	bl	800034c <__adddf3>
 800e2ae:	4642      	mov	r2, r8
 800e2b0:	464b      	mov	r3, r9
 800e2b2:	4606      	mov	r6, r0
 800e2b4:	460f      	mov	r7, r1
 800e2b6:	f7f2 fc8f 	bl	8000bd8 <__aeabi_dcmpgt>
 800e2ba:	b9c8      	cbnz	r0, 800e2f0 <_dtoa_r+0x6f8>
 800e2bc:	4642      	mov	r2, r8
 800e2be:	464b      	mov	r3, r9
 800e2c0:	4630      	mov	r0, r6
 800e2c2:	4639      	mov	r1, r7
 800e2c4:	f7f2 fc60 	bl	8000b88 <__aeabi_dcmpeq>
 800e2c8:	b110      	cbz	r0, 800e2d0 <_dtoa_r+0x6d8>
 800e2ca:	9b02      	ldr	r3, [sp, #8]
 800e2cc:	07d9      	lsls	r1, r3, #31
 800e2ce:	d40f      	bmi.n	800e2f0 <_dtoa_r+0x6f8>
 800e2d0:	4620      	mov	r0, r4
 800e2d2:	4659      	mov	r1, fp
 800e2d4:	f000 fb4a 	bl	800e96c <_Bfree>
 800e2d8:	2300      	movs	r3, #0
 800e2da:	702b      	strb	r3, [r5, #0]
 800e2dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e2de:	f10a 0001 	add.w	r0, sl, #1
 800e2e2:	6018      	str	r0, [r3, #0]
 800e2e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	f43f acd8 	beq.w	800dc9c <_dtoa_r+0xa4>
 800e2ec:	601d      	str	r5, [r3, #0]
 800e2ee:	e4d5      	b.n	800dc9c <_dtoa_r+0xa4>
 800e2f0:	f8cd a01c 	str.w	sl, [sp, #28]
 800e2f4:	462b      	mov	r3, r5
 800e2f6:	461d      	mov	r5, r3
 800e2f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2fc:	2a39      	cmp	r2, #57	; 0x39
 800e2fe:	d108      	bne.n	800e312 <_dtoa_r+0x71a>
 800e300:	9a00      	ldr	r2, [sp, #0]
 800e302:	429a      	cmp	r2, r3
 800e304:	d1f7      	bne.n	800e2f6 <_dtoa_r+0x6fe>
 800e306:	9a07      	ldr	r2, [sp, #28]
 800e308:	9900      	ldr	r1, [sp, #0]
 800e30a:	3201      	adds	r2, #1
 800e30c:	9207      	str	r2, [sp, #28]
 800e30e:	2230      	movs	r2, #48	; 0x30
 800e310:	700a      	strb	r2, [r1, #0]
 800e312:	781a      	ldrb	r2, [r3, #0]
 800e314:	3201      	adds	r2, #1
 800e316:	701a      	strb	r2, [r3, #0]
 800e318:	e78c      	b.n	800e234 <_dtoa_r+0x63c>
 800e31a:	4b7f      	ldr	r3, [pc, #508]	; (800e518 <_dtoa_r+0x920>)
 800e31c:	2200      	movs	r2, #0
 800e31e:	f7f2 f9cb 	bl	80006b8 <__aeabi_dmul>
 800e322:	2200      	movs	r2, #0
 800e324:	2300      	movs	r3, #0
 800e326:	4606      	mov	r6, r0
 800e328:	460f      	mov	r7, r1
 800e32a:	f7f2 fc2d 	bl	8000b88 <__aeabi_dcmpeq>
 800e32e:	2800      	cmp	r0, #0
 800e330:	d09b      	beq.n	800e26a <_dtoa_r+0x672>
 800e332:	e7cd      	b.n	800e2d0 <_dtoa_r+0x6d8>
 800e334:	9a08      	ldr	r2, [sp, #32]
 800e336:	2a00      	cmp	r2, #0
 800e338:	f000 80c4 	beq.w	800e4c4 <_dtoa_r+0x8cc>
 800e33c:	9a05      	ldr	r2, [sp, #20]
 800e33e:	2a01      	cmp	r2, #1
 800e340:	f300 80a8 	bgt.w	800e494 <_dtoa_r+0x89c>
 800e344:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e346:	2a00      	cmp	r2, #0
 800e348:	f000 80a0 	beq.w	800e48c <_dtoa_r+0x894>
 800e34c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e350:	9e06      	ldr	r6, [sp, #24]
 800e352:	4645      	mov	r5, r8
 800e354:	9a04      	ldr	r2, [sp, #16]
 800e356:	2101      	movs	r1, #1
 800e358:	441a      	add	r2, r3
 800e35a:	4620      	mov	r0, r4
 800e35c:	4498      	add	r8, r3
 800e35e:	9204      	str	r2, [sp, #16]
 800e360:	f000 fbc0 	bl	800eae4 <__i2b>
 800e364:	4607      	mov	r7, r0
 800e366:	2d00      	cmp	r5, #0
 800e368:	dd0b      	ble.n	800e382 <_dtoa_r+0x78a>
 800e36a:	9b04      	ldr	r3, [sp, #16]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	dd08      	ble.n	800e382 <_dtoa_r+0x78a>
 800e370:	42ab      	cmp	r3, r5
 800e372:	9a04      	ldr	r2, [sp, #16]
 800e374:	bfa8      	it	ge
 800e376:	462b      	movge	r3, r5
 800e378:	eba8 0803 	sub.w	r8, r8, r3
 800e37c:	1aed      	subs	r5, r5, r3
 800e37e:	1ad3      	subs	r3, r2, r3
 800e380:	9304      	str	r3, [sp, #16]
 800e382:	9b06      	ldr	r3, [sp, #24]
 800e384:	b1fb      	cbz	r3, 800e3c6 <_dtoa_r+0x7ce>
 800e386:	9b08      	ldr	r3, [sp, #32]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	f000 809f 	beq.w	800e4cc <_dtoa_r+0x8d4>
 800e38e:	2e00      	cmp	r6, #0
 800e390:	dd11      	ble.n	800e3b6 <_dtoa_r+0x7be>
 800e392:	4639      	mov	r1, r7
 800e394:	4632      	mov	r2, r6
 800e396:	4620      	mov	r0, r4
 800e398:	f000 fc60 	bl	800ec5c <__pow5mult>
 800e39c:	465a      	mov	r2, fp
 800e39e:	4601      	mov	r1, r0
 800e3a0:	4607      	mov	r7, r0
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	f000 fbb4 	bl	800eb10 <__multiply>
 800e3a8:	4659      	mov	r1, fp
 800e3aa:	9007      	str	r0, [sp, #28]
 800e3ac:	4620      	mov	r0, r4
 800e3ae:	f000 fadd 	bl	800e96c <_Bfree>
 800e3b2:	9b07      	ldr	r3, [sp, #28]
 800e3b4:	469b      	mov	fp, r3
 800e3b6:	9b06      	ldr	r3, [sp, #24]
 800e3b8:	1b9a      	subs	r2, r3, r6
 800e3ba:	d004      	beq.n	800e3c6 <_dtoa_r+0x7ce>
 800e3bc:	4659      	mov	r1, fp
 800e3be:	4620      	mov	r0, r4
 800e3c0:	f000 fc4c 	bl	800ec5c <__pow5mult>
 800e3c4:	4683      	mov	fp, r0
 800e3c6:	2101      	movs	r1, #1
 800e3c8:	4620      	mov	r0, r4
 800e3ca:	f000 fb8b 	bl	800eae4 <__i2b>
 800e3ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	4606      	mov	r6, r0
 800e3d4:	dd7c      	ble.n	800e4d0 <_dtoa_r+0x8d8>
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	4601      	mov	r1, r0
 800e3da:	4620      	mov	r0, r4
 800e3dc:	f000 fc3e 	bl	800ec5c <__pow5mult>
 800e3e0:	9b05      	ldr	r3, [sp, #20]
 800e3e2:	2b01      	cmp	r3, #1
 800e3e4:	4606      	mov	r6, r0
 800e3e6:	dd76      	ble.n	800e4d6 <_dtoa_r+0x8de>
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	9306      	str	r3, [sp, #24]
 800e3ec:	6933      	ldr	r3, [r6, #16]
 800e3ee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e3f2:	6918      	ldr	r0, [r3, #16]
 800e3f4:	f000 fb26 	bl	800ea44 <__hi0bits>
 800e3f8:	f1c0 0020 	rsb	r0, r0, #32
 800e3fc:	9b04      	ldr	r3, [sp, #16]
 800e3fe:	4418      	add	r0, r3
 800e400:	f010 001f 	ands.w	r0, r0, #31
 800e404:	f000 8086 	beq.w	800e514 <_dtoa_r+0x91c>
 800e408:	f1c0 0320 	rsb	r3, r0, #32
 800e40c:	2b04      	cmp	r3, #4
 800e40e:	dd7f      	ble.n	800e510 <_dtoa_r+0x918>
 800e410:	f1c0 001c 	rsb	r0, r0, #28
 800e414:	9b04      	ldr	r3, [sp, #16]
 800e416:	4403      	add	r3, r0
 800e418:	4480      	add	r8, r0
 800e41a:	4405      	add	r5, r0
 800e41c:	9304      	str	r3, [sp, #16]
 800e41e:	f1b8 0f00 	cmp.w	r8, #0
 800e422:	dd05      	ble.n	800e430 <_dtoa_r+0x838>
 800e424:	4659      	mov	r1, fp
 800e426:	4642      	mov	r2, r8
 800e428:	4620      	mov	r0, r4
 800e42a:	f000 fc71 	bl	800ed10 <__lshift>
 800e42e:	4683      	mov	fp, r0
 800e430:	9b04      	ldr	r3, [sp, #16]
 800e432:	2b00      	cmp	r3, #0
 800e434:	dd05      	ble.n	800e442 <_dtoa_r+0x84a>
 800e436:	4631      	mov	r1, r6
 800e438:	461a      	mov	r2, r3
 800e43a:	4620      	mov	r0, r4
 800e43c:	f000 fc68 	bl	800ed10 <__lshift>
 800e440:	4606      	mov	r6, r0
 800e442:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e444:	2b00      	cmp	r3, #0
 800e446:	d069      	beq.n	800e51c <_dtoa_r+0x924>
 800e448:	4631      	mov	r1, r6
 800e44a:	4658      	mov	r0, fp
 800e44c:	f000 fccc 	bl	800ede8 <__mcmp>
 800e450:	2800      	cmp	r0, #0
 800e452:	da63      	bge.n	800e51c <_dtoa_r+0x924>
 800e454:	2300      	movs	r3, #0
 800e456:	4659      	mov	r1, fp
 800e458:	220a      	movs	r2, #10
 800e45a:	4620      	mov	r0, r4
 800e45c:	f000 faa8 	bl	800e9b0 <__multadd>
 800e460:	9b08      	ldr	r3, [sp, #32]
 800e462:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e466:	4683      	mov	fp, r0
 800e468:	2b00      	cmp	r3, #0
 800e46a:	f000 818f 	beq.w	800e78c <_dtoa_r+0xb94>
 800e46e:	4639      	mov	r1, r7
 800e470:	2300      	movs	r3, #0
 800e472:	220a      	movs	r2, #10
 800e474:	4620      	mov	r0, r4
 800e476:	f000 fa9b 	bl	800e9b0 <__multadd>
 800e47a:	f1b9 0f00 	cmp.w	r9, #0
 800e47e:	4607      	mov	r7, r0
 800e480:	f300 808e 	bgt.w	800e5a0 <_dtoa_r+0x9a8>
 800e484:	9b05      	ldr	r3, [sp, #20]
 800e486:	2b02      	cmp	r3, #2
 800e488:	dc50      	bgt.n	800e52c <_dtoa_r+0x934>
 800e48a:	e089      	b.n	800e5a0 <_dtoa_r+0x9a8>
 800e48c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e48e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e492:	e75d      	b.n	800e350 <_dtoa_r+0x758>
 800e494:	9b01      	ldr	r3, [sp, #4]
 800e496:	1e5e      	subs	r6, r3, #1
 800e498:	9b06      	ldr	r3, [sp, #24]
 800e49a:	42b3      	cmp	r3, r6
 800e49c:	bfbf      	itttt	lt
 800e49e:	9b06      	ldrlt	r3, [sp, #24]
 800e4a0:	9606      	strlt	r6, [sp, #24]
 800e4a2:	1af2      	sublt	r2, r6, r3
 800e4a4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800e4a6:	bfb6      	itet	lt
 800e4a8:	189b      	addlt	r3, r3, r2
 800e4aa:	1b9e      	subge	r6, r3, r6
 800e4ac:	930d      	strlt	r3, [sp, #52]	; 0x34
 800e4ae:	9b01      	ldr	r3, [sp, #4]
 800e4b0:	bfb8      	it	lt
 800e4b2:	2600      	movlt	r6, #0
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	bfb5      	itete	lt
 800e4b8:	eba8 0503 	sublt.w	r5, r8, r3
 800e4bc:	9b01      	ldrge	r3, [sp, #4]
 800e4be:	2300      	movlt	r3, #0
 800e4c0:	4645      	movge	r5, r8
 800e4c2:	e747      	b.n	800e354 <_dtoa_r+0x75c>
 800e4c4:	9e06      	ldr	r6, [sp, #24]
 800e4c6:	9f08      	ldr	r7, [sp, #32]
 800e4c8:	4645      	mov	r5, r8
 800e4ca:	e74c      	b.n	800e366 <_dtoa_r+0x76e>
 800e4cc:	9a06      	ldr	r2, [sp, #24]
 800e4ce:	e775      	b.n	800e3bc <_dtoa_r+0x7c4>
 800e4d0:	9b05      	ldr	r3, [sp, #20]
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	dc18      	bgt.n	800e508 <_dtoa_r+0x910>
 800e4d6:	9b02      	ldr	r3, [sp, #8]
 800e4d8:	b9b3      	cbnz	r3, 800e508 <_dtoa_r+0x910>
 800e4da:	9b03      	ldr	r3, [sp, #12]
 800e4dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e4e0:	b9a3      	cbnz	r3, 800e50c <_dtoa_r+0x914>
 800e4e2:	9b03      	ldr	r3, [sp, #12]
 800e4e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e4e8:	0d1b      	lsrs	r3, r3, #20
 800e4ea:	051b      	lsls	r3, r3, #20
 800e4ec:	b12b      	cbz	r3, 800e4fa <_dtoa_r+0x902>
 800e4ee:	9b04      	ldr	r3, [sp, #16]
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	9304      	str	r3, [sp, #16]
 800e4f4:	f108 0801 	add.w	r8, r8, #1
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	9306      	str	r3, [sp, #24]
 800e4fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	f47f af74 	bne.w	800e3ec <_dtoa_r+0x7f4>
 800e504:	2001      	movs	r0, #1
 800e506:	e779      	b.n	800e3fc <_dtoa_r+0x804>
 800e508:	2300      	movs	r3, #0
 800e50a:	e7f6      	b.n	800e4fa <_dtoa_r+0x902>
 800e50c:	9b02      	ldr	r3, [sp, #8]
 800e50e:	e7f4      	b.n	800e4fa <_dtoa_r+0x902>
 800e510:	d085      	beq.n	800e41e <_dtoa_r+0x826>
 800e512:	4618      	mov	r0, r3
 800e514:	301c      	adds	r0, #28
 800e516:	e77d      	b.n	800e414 <_dtoa_r+0x81c>
 800e518:	40240000 	.word	0x40240000
 800e51c:	9b01      	ldr	r3, [sp, #4]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	dc38      	bgt.n	800e594 <_dtoa_r+0x99c>
 800e522:	9b05      	ldr	r3, [sp, #20]
 800e524:	2b02      	cmp	r3, #2
 800e526:	dd35      	ble.n	800e594 <_dtoa_r+0x99c>
 800e528:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e52c:	f1b9 0f00 	cmp.w	r9, #0
 800e530:	d10d      	bne.n	800e54e <_dtoa_r+0x956>
 800e532:	4631      	mov	r1, r6
 800e534:	464b      	mov	r3, r9
 800e536:	2205      	movs	r2, #5
 800e538:	4620      	mov	r0, r4
 800e53a:	f000 fa39 	bl	800e9b0 <__multadd>
 800e53e:	4601      	mov	r1, r0
 800e540:	4606      	mov	r6, r0
 800e542:	4658      	mov	r0, fp
 800e544:	f000 fc50 	bl	800ede8 <__mcmp>
 800e548:	2800      	cmp	r0, #0
 800e54a:	f73f adbd 	bgt.w	800e0c8 <_dtoa_r+0x4d0>
 800e54e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e550:	9d00      	ldr	r5, [sp, #0]
 800e552:	ea6f 0a03 	mvn.w	sl, r3
 800e556:	f04f 0800 	mov.w	r8, #0
 800e55a:	4631      	mov	r1, r6
 800e55c:	4620      	mov	r0, r4
 800e55e:	f000 fa05 	bl	800e96c <_Bfree>
 800e562:	2f00      	cmp	r7, #0
 800e564:	f43f aeb4 	beq.w	800e2d0 <_dtoa_r+0x6d8>
 800e568:	f1b8 0f00 	cmp.w	r8, #0
 800e56c:	d005      	beq.n	800e57a <_dtoa_r+0x982>
 800e56e:	45b8      	cmp	r8, r7
 800e570:	d003      	beq.n	800e57a <_dtoa_r+0x982>
 800e572:	4641      	mov	r1, r8
 800e574:	4620      	mov	r0, r4
 800e576:	f000 f9f9 	bl	800e96c <_Bfree>
 800e57a:	4639      	mov	r1, r7
 800e57c:	4620      	mov	r0, r4
 800e57e:	f000 f9f5 	bl	800e96c <_Bfree>
 800e582:	e6a5      	b.n	800e2d0 <_dtoa_r+0x6d8>
 800e584:	2600      	movs	r6, #0
 800e586:	4637      	mov	r7, r6
 800e588:	e7e1      	b.n	800e54e <_dtoa_r+0x956>
 800e58a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e58c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e590:	4637      	mov	r7, r6
 800e592:	e599      	b.n	800e0c8 <_dtoa_r+0x4d0>
 800e594:	9b08      	ldr	r3, [sp, #32]
 800e596:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	f000 80fd 	beq.w	800e79a <_dtoa_r+0xba2>
 800e5a0:	2d00      	cmp	r5, #0
 800e5a2:	dd05      	ble.n	800e5b0 <_dtoa_r+0x9b8>
 800e5a4:	4639      	mov	r1, r7
 800e5a6:	462a      	mov	r2, r5
 800e5a8:	4620      	mov	r0, r4
 800e5aa:	f000 fbb1 	bl	800ed10 <__lshift>
 800e5ae:	4607      	mov	r7, r0
 800e5b0:	9b06      	ldr	r3, [sp, #24]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d05c      	beq.n	800e670 <_dtoa_r+0xa78>
 800e5b6:	6879      	ldr	r1, [r7, #4]
 800e5b8:	4620      	mov	r0, r4
 800e5ba:	f000 f997 	bl	800e8ec <_Balloc>
 800e5be:	4605      	mov	r5, r0
 800e5c0:	b928      	cbnz	r0, 800e5ce <_dtoa_r+0x9d6>
 800e5c2:	4b80      	ldr	r3, [pc, #512]	; (800e7c4 <_dtoa_r+0xbcc>)
 800e5c4:	4602      	mov	r2, r0
 800e5c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e5ca:	f7ff bb2e 	b.w	800dc2a <_dtoa_r+0x32>
 800e5ce:	693a      	ldr	r2, [r7, #16]
 800e5d0:	3202      	adds	r2, #2
 800e5d2:	0092      	lsls	r2, r2, #2
 800e5d4:	f107 010c 	add.w	r1, r7, #12
 800e5d8:	300c      	adds	r0, #12
 800e5da:	f7fe fb92 	bl	800cd02 <memcpy>
 800e5de:	2201      	movs	r2, #1
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	f000 fb94 	bl	800ed10 <__lshift>
 800e5e8:	9b00      	ldr	r3, [sp, #0]
 800e5ea:	3301      	adds	r3, #1
 800e5ec:	9301      	str	r3, [sp, #4]
 800e5ee:	9b00      	ldr	r3, [sp, #0]
 800e5f0:	444b      	add	r3, r9
 800e5f2:	9307      	str	r3, [sp, #28]
 800e5f4:	9b02      	ldr	r3, [sp, #8]
 800e5f6:	f003 0301 	and.w	r3, r3, #1
 800e5fa:	46b8      	mov	r8, r7
 800e5fc:	9306      	str	r3, [sp, #24]
 800e5fe:	4607      	mov	r7, r0
 800e600:	9b01      	ldr	r3, [sp, #4]
 800e602:	4631      	mov	r1, r6
 800e604:	3b01      	subs	r3, #1
 800e606:	4658      	mov	r0, fp
 800e608:	9302      	str	r3, [sp, #8]
 800e60a:	f7ff fa69 	bl	800dae0 <quorem>
 800e60e:	4603      	mov	r3, r0
 800e610:	3330      	adds	r3, #48	; 0x30
 800e612:	9004      	str	r0, [sp, #16]
 800e614:	4641      	mov	r1, r8
 800e616:	4658      	mov	r0, fp
 800e618:	9308      	str	r3, [sp, #32]
 800e61a:	f000 fbe5 	bl	800ede8 <__mcmp>
 800e61e:	463a      	mov	r2, r7
 800e620:	4681      	mov	r9, r0
 800e622:	4631      	mov	r1, r6
 800e624:	4620      	mov	r0, r4
 800e626:	f000 fbfb 	bl	800ee20 <__mdiff>
 800e62a:	68c2      	ldr	r2, [r0, #12]
 800e62c:	9b08      	ldr	r3, [sp, #32]
 800e62e:	4605      	mov	r5, r0
 800e630:	bb02      	cbnz	r2, 800e674 <_dtoa_r+0xa7c>
 800e632:	4601      	mov	r1, r0
 800e634:	4658      	mov	r0, fp
 800e636:	f000 fbd7 	bl	800ede8 <__mcmp>
 800e63a:	9b08      	ldr	r3, [sp, #32]
 800e63c:	4602      	mov	r2, r0
 800e63e:	4629      	mov	r1, r5
 800e640:	4620      	mov	r0, r4
 800e642:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e646:	f000 f991 	bl	800e96c <_Bfree>
 800e64a:	9b05      	ldr	r3, [sp, #20]
 800e64c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e64e:	9d01      	ldr	r5, [sp, #4]
 800e650:	ea43 0102 	orr.w	r1, r3, r2
 800e654:	9b06      	ldr	r3, [sp, #24]
 800e656:	430b      	orrs	r3, r1
 800e658:	9b08      	ldr	r3, [sp, #32]
 800e65a:	d10d      	bne.n	800e678 <_dtoa_r+0xa80>
 800e65c:	2b39      	cmp	r3, #57	; 0x39
 800e65e:	d029      	beq.n	800e6b4 <_dtoa_r+0xabc>
 800e660:	f1b9 0f00 	cmp.w	r9, #0
 800e664:	dd01      	ble.n	800e66a <_dtoa_r+0xa72>
 800e666:	9b04      	ldr	r3, [sp, #16]
 800e668:	3331      	adds	r3, #49	; 0x31
 800e66a:	9a02      	ldr	r2, [sp, #8]
 800e66c:	7013      	strb	r3, [r2, #0]
 800e66e:	e774      	b.n	800e55a <_dtoa_r+0x962>
 800e670:	4638      	mov	r0, r7
 800e672:	e7b9      	b.n	800e5e8 <_dtoa_r+0x9f0>
 800e674:	2201      	movs	r2, #1
 800e676:	e7e2      	b.n	800e63e <_dtoa_r+0xa46>
 800e678:	f1b9 0f00 	cmp.w	r9, #0
 800e67c:	db06      	blt.n	800e68c <_dtoa_r+0xa94>
 800e67e:	9905      	ldr	r1, [sp, #20]
 800e680:	ea41 0909 	orr.w	r9, r1, r9
 800e684:	9906      	ldr	r1, [sp, #24]
 800e686:	ea59 0101 	orrs.w	r1, r9, r1
 800e68a:	d120      	bne.n	800e6ce <_dtoa_r+0xad6>
 800e68c:	2a00      	cmp	r2, #0
 800e68e:	ddec      	ble.n	800e66a <_dtoa_r+0xa72>
 800e690:	4659      	mov	r1, fp
 800e692:	2201      	movs	r2, #1
 800e694:	4620      	mov	r0, r4
 800e696:	9301      	str	r3, [sp, #4]
 800e698:	f000 fb3a 	bl	800ed10 <__lshift>
 800e69c:	4631      	mov	r1, r6
 800e69e:	4683      	mov	fp, r0
 800e6a0:	f000 fba2 	bl	800ede8 <__mcmp>
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	9b01      	ldr	r3, [sp, #4]
 800e6a8:	dc02      	bgt.n	800e6b0 <_dtoa_r+0xab8>
 800e6aa:	d1de      	bne.n	800e66a <_dtoa_r+0xa72>
 800e6ac:	07da      	lsls	r2, r3, #31
 800e6ae:	d5dc      	bpl.n	800e66a <_dtoa_r+0xa72>
 800e6b0:	2b39      	cmp	r3, #57	; 0x39
 800e6b2:	d1d8      	bne.n	800e666 <_dtoa_r+0xa6e>
 800e6b4:	9a02      	ldr	r2, [sp, #8]
 800e6b6:	2339      	movs	r3, #57	; 0x39
 800e6b8:	7013      	strb	r3, [r2, #0]
 800e6ba:	462b      	mov	r3, r5
 800e6bc:	461d      	mov	r5, r3
 800e6be:	3b01      	subs	r3, #1
 800e6c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e6c4:	2a39      	cmp	r2, #57	; 0x39
 800e6c6:	d050      	beq.n	800e76a <_dtoa_r+0xb72>
 800e6c8:	3201      	adds	r2, #1
 800e6ca:	701a      	strb	r2, [r3, #0]
 800e6cc:	e745      	b.n	800e55a <_dtoa_r+0x962>
 800e6ce:	2a00      	cmp	r2, #0
 800e6d0:	dd03      	ble.n	800e6da <_dtoa_r+0xae2>
 800e6d2:	2b39      	cmp	r3, #57	; 0x39
 800e6d4:	d0ee      	beq.n	800e6b4 <_dtoa_r+0xabc>
 800e6d6:	3301      	adds	r3, #1
 800e6d8:	e7c7      	b.n	800e66a <_dtoa_r+0xa72>
 800e6da:	9a01      	ldr	r2, [sp, #4]
 800e6dc:	9907      	ldr	r1, [sp, #28]
 800e6de:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e6e2:	428a      	cmp	r2, r1
 800e6e4:	d02a      	beq.n	800e73c <_dtoa_r+0xb44>
 800e6e6:	4659      	mov	r1, fp
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	220a      	movs	r2, #10
 800e6ec:	4620      	mov	r0, r4
 800e6ee:	f000 f95f 	bl	800e9b0 <__multadd>
 800e6f2:	45b8      	cmp	r8, r7
 800e6f4:	4683      	mov	fp, r0
 800e6f6:	f04f 0300 	mov.w	r3, #0
 800e6fa:	f04f 020a 	mov.w	r2, #10
 800e6fe:	4641      	mov	r1, r8
 800e700:	4620      	mov	r0, r4
 800e702:	d107      	bne.n	800e714 <_dtoa_r+0xb1c>
 800e704:	f000 f954 	bl	800e9b0 <__multadd>
 800e708:	4680      	mov	r8, r0
 800e70a:	4607      	mov	r7, r0
 800e70c:	9b01      	ldr	r3, [sp, #4]
 800e70e:	3301      	adds	r3, #1
 800e710:	9301      	str	r3, [sp, #4]
 800e712:	e775      	b.n	800e600 <_dtoa_r+0xa08>
 800e714:	f000 f94c 	bl	800e9b0 <__multadd>
 800e718:	4639      	mov	r1, r7
 800e71a:	4680      	mov	r8, r0
 800e71c:	2300      	movs	r3, #0
 800e71e:	220a      	movs	r2, #10
 800e720:	4620      	mov	r0, r4
 800e722:	f000 f945 	bl	800e9b0 <__multadd>
 800e726:	4607      	mov	r7, r0
 800e728:	e7f0      	b.n	800e70c <_dtoa_r+0xb14>
 800e72a:	f1b9 0f00 	cmp.w	r9, #0
 800e72e:	9a00      	ldr	r2, [sp, #0]
 800e730:	bfcc      	ite	gt
 800e732:	464d      	movgt	r5, r9
 800e734:	2501      	movle	r5, #1
 800e736:	4415      	add	r5, r2
 800e738:	f04f 0800 	mov.w	r8, #0
 800e73c:	4659      	mov	r1, fp
 800e73e:	2201      	movs	r2, #1
 800e740:	4620      	mov	r0, r4
 800e742:	9301      	str	r3, [sp, #4]
 800e744:	f000 fae4 	bl	800ed10 <__lshift>
 800e748:	4631      	mov	r1, r6
 800e74a:	4683      	mov	fp, r0
 800e74c:	f000 fb4c 	bl	800ede8 <__mcmp>
 800e750:	2800      	cmp	r0, #0
 800e752:	dcb2      	bgt.n	800e6ba <_dtoa_r+0xac2>
 800e754:	d102      	bne.n	800e75c <_dtoa_r+0xb64>
 800e756:	9b01      	ldr	r3, [sp, #4]
 800e758:	07db      	lsls	r3, r3, #31
 800e75a:	d4ae      	bmi.n	800e6ba <_dtoa_r+0xac2>
 800e75c:	462b      	mov	r3, r5
 800e75e:	461d      	mov	r5, r3
 800e760:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e764:	2a30      	cmp	r2, #48	; 0x30
 800e766:	d0fa      	beq.n	800e75e <_dtoa_r+0xb66>
 800e768:	e6f7      	b.n	800e55a <_dtoa_r+0x962>
 800e76a:	9a00      	ldr	r2, [sp, #0]
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d1a5      	bne.n	800e6bc <_dtoa_r+0xac4>
 800e770:	f10a 0a01 	add.w	sl, sl, #1
 800e774:	2331      	movs	r3, #49	; 0x31
 800e776:	e779      	b.n	800e66c <_dtoa_r+0xa74>
 800e778:	4b13      	ldr	r3, [pc, #76]	; (800e7c8 <_dtoa_r+0xbd0>)
 800e77a:	f7ff baaf 	b.w	800dcdc <_dtoa_r+0xe4>
 800e77e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e780:	2b00      	cmp	r3, #0
 800e782:	f47f aa86 	bne.w	800dc92 <_dtoa_r+0x9a>
 800e786:	4b11      	ldr	r3, [pc, #68]	; (800e7cc <_dtoa_r+0xbd4>)
 800e788:	f7ff baa8 	b.w	800dcdc <_dtoa_r+0xe4>
 800e78c:	f1b9 0f00 	cmp.w	r9, #0
 800e790:	dc03      	bgt.n	800e79a <_dtoa_r+0xba2>
 800e792:	9b05      	ldr	r3, [sp, #20]
 800e794:	2b02      	cmp	r3, #2
 800e796:	f73f aec9 	bgt.w	800e52c <_dtoa_r+0x934>
 800e79a:	9d00      	ldr	r5, [sp, #0]
 800e79c:	4631      	mov	r1, r6
 800e79e:	4658      	mov	r0, fp
 800e7a0:	f7ff f99e 	bl	800dae0 <quorem>
 800e7a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e7a8:	f805 3b01 	strb.w	r3, [r5], #1
 800e7ac:	9a00      	ldr	r2, [sp, #0]
 800e7ae:	1aaa      	subs	r2, r5, r2
 800e7b0:	4591      	cmp	r9, r2
 800e7b2:	ddba      	ble.n	800e72a <_dtoa_r+0xb32>
 800e7b4:	4659      	mov	r1, fp
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	220a      	movs	r2, #10
 800e7ba:	4620      	mov	r0, r4
 800e7bc:	f000 f8f8 	bl	800e9b0 <__multadd>
 800e7c0:	4683      	mov	fp, r0
 800e7c2:	e7eb      	b.n	800e79c <_dtoa_r+0xba4>
 800e7c4:	08023773 	.word	0x08023773
 800e7c8:	080236cc 	.word	0x080236cc
 800e7cc:	080236f0 	.word	0x080236f0

0800e7d0 <_localeconv_r>:
 800e7d0:	4800      	ldr	r0, [pc, #0]	; (800e7d4 <_localeconv_r+0x4>)
 800e7d2:	4770      	bx	lr
 800e7d4:	200001e4 	.word	0x200001e4

0800e7d8 <_lseek_r>:
 800e7d8:	b538      	push	{r3, r4, r5, lr}
 800e7da:	4d07      	ldr	r5, [pc, #28]	; (800e7f8 <_lseek_r+0x20>)
 800e7dc:	4604      	mov	r4, r0
 800e7de:	4608      	mov	r0, r1
 800e7e0:	4611      	mov	r1, r2
 800e7e2:	2200      	movs	r2, #0
 800e7e4:	602a      	str	r2, [r5, #0]
 800e7e6:	461a      	mov	r2, r3
 800e7e8:	f7f3 fcee 	bl	80021c8 <_lseek>
 800e7ec:	1c43      	adds	r3, r0, #1
 800e7ee:	d102      	bne.n	800e7f6 <_lseek_r+0x1e>
 800e7f0:	682b      	ldr	r3, [r5, #0]
 800e7f2:	b103      	cbz	r3, 800e7f6 <_lseek_r+0x1e>
 800e7f4:	6023      	str	r3, [r4, #0]
 800e7f6:	bd38      	pop	{r3, r4, r5, pc}
 800e7f8:	20007258 	.word	0x20007258

0800e7fc <__swhatbuf_r>:
 800e7fc:	b570      	push	{r4, r5, r6, lr}
 800e7fe:	460e      	mov	r6, r1
 800e800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e804:	2900      	cmp	r1, #0
 800e806:	b096      	sub	sp, #88	; 0x58
 800e808:	4614      	mov	r4, r2
 800e80a:	461d      	mov	r5, r3
 800e80c:	da07      	bge.n	800e81e <__swhatbuf_r+0x22>
 800e80e:	2300      	movs	r3, #0
 800e810:	602b      	str	r3, [r5, #0]
 800e812:	89b3      	ldrh	r3, [r6, #12]
 800e814:	061a      	lsls	r2, r3, #24
 800e816:	d410      	bmi.n	800e83a <__swhatbuf_r+0x3e>
 800e818:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e81c:	e00e      	b.n	800e83c <__swhatbuf_r+0x40>
 800e81e:	466a      	mov	r2, sp
 800e820:	f000 fd8c 	bl	800f33c <_fstat_r>
 800e824:	2800      	cmp	r0, #0
 800e826:	dbf2      	blt.n	800e80e <__swhatbuf_r+0x12>
 800e828:	9a01      	ldr	r2, [sp, #4]
 800e82a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e82e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e832:	425a      	negs	r2, r3
 800e834:	415a      	adcs	r2, r3
 800e836:	602a      	str	r2, [r5, #0]
 800e838:	e7ee      	b.n	800e818 <__swhatbuf_r+0x1c>
 800e83a:	2340      	movs	r3, #64	; 0x40
 800e83c:	2000      	movs	r0, #0
 800e83e:	6023      	str	r3, [r4, #0]
 800e840:	b016      	add	sp, #88	; 0x58
 800e842:	bd70      	pop	{r4, r5, r6, pc}

0800e844 <__smakebuf_r>:
 800e844:	898b      	ldrh	r3, [r1, #12]
 800e846:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e848:	079d      	lsls	r5, r3, #30
 800e84a:	4606      	mov	r6, r0
 800e84c:	460c      	mov	r4, r1
 800e84e:	d507      	bpl.n	800e860 <__smakebuf_r+0x1c>
 800e850:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e854:	6023      	str	r3, [r4, #0]
 800e856:	6123      	str	r3, [r4, #16]
 800e858:	2301      	movs	r3, #1
 800e85a:	6163      	str	r3, [r4, #20]
 800e85c:	b002      	add	sp, #8
 800e85e:	bd70      	pop	{r4, r5, r6, pc}
 800e860:	ab01      	add	r3, sp, #4
 800e862:	466a      	mov	r2, sp
 800e864:	f7ff ffca 	bl	800e7fc <__swhatbuf_r>
 800e868:	9900      	ldr	r1, [sp, #0]
 800e86a:	4605      	mov	r5, r0
 800e86c:	4630      	mov	r0, r6
 800e86e:	f7fe faaf 	bl	800cdd0 <_malloc_r>
 800e872:	b948      	cbnz	r0, 800e888 <__smakebuf_r+0x44>
 800e874:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e878:	059a      	lsls	r2, r3, #22
 800e87a:	d4ef      	bmi.n	800e85c <__smakebuf_r+0x18>
 800e87c:	f023 0303 	bic.w	r3, r3, #3
 800e880:	f043 0302 	orr.w	r3, r3, #2
 800e884:	81a3      	strh	r3, [r4, #12]
 800e886:	e7e3      	b.n	800e850 <__smakebuf_r+0xc>
 800e888:	4b0d      	ldr	r3, [pc, #52]	; (800e8c0 <__smakebuf_r+0x7c>)
 800e88a:	62b3      	str	r3, [r6, #40]	; 0x28
 800e88c:	89a3      	ldrh	r3, [r4, #12]
 800e88e:	6020      	str	r0, [r4, #0]
 800e890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e894:	81a3      	strh	r3, [r4, #12]
 800e896:	9b00      	ldr	r3, [sp, #0]
 800e898:	6163      	str	r3, [r4, #20]
 800e89a:	9b01      	ldr	r3, [sp, #4]
 800e89c:	6120      	str	r0, [r4, #16]
 800e89e:	b15b      	cbz	r3, 800e8b8 <__smakebuf_r+0x74>
 800e8a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8a4:	4630      	mov	r0, r6
 800e8a6:	f000 fd5b 	bl	800f360 <_isatty_r>
 800e8aa:	b128      	cbz	r0, 800e8b8 <__smakebuf_r+0x74>
 800e8ac:	89a3      	ldrh	r3, [r4, #12]
 800e8ae:	f023 0303 	bic.w	r3, r3, #3
 800e8b2:	f043 0301 	orr.w	r3, r3, #1
 800e8b6:	81a3      	strh	r3, [r4, #12]
 800e8b8:	89a0      	ldrh	r0, [r4, #12]
 800e8ba:	4305      	orrs	r5, r0
 800e8bc:	81a5      	strh	r5, [r4, #12]
 800e8be:	e7cd      	b.n	800e85c <__smakebuf_r+0x18>
 800e8c0:	0800cb11 	.word	0x0800cb11

0800e8c4 <malloc>:
 800e8c4:	4b02      	ldr	r3, [pc, #8]	; (800e8d0 <malloc+0xc>)
 800e8c6:	4601      	mov	r1, r0
 800e8c8:	6818      	ldr	r0, [r3, #0]
 800e8ca:	f7fe ba81 	b.w	800cdd0 <_malloc_r>
 800e8ce:	bf00      	nop
 800e8d0:	20000090 	.word	0x20000090

0800e8d4 <__malloc_lock>:
 800e8d4:	4801      	ldr	r0, [pc, #4]	; (800e8dc <__malloc_lock+0x8>)
 800e8d6:	f7fe ba12 	b.w	800ccfe <__retarget_lock_acquire_recursive>
 800e8da:	bf00      	nop
 800e8dc:	20007250 	.word	0x20007250

0800e8e0 <__malloc_unlock>:
 800e8e0:	4801      	ldr	r0, [pc, #4]	; (800e8e8 <__malloc_unlock+0x8>)
 800e8e2:	f7fe ba0d 	b.w	800cd00 <__retarget_lock_release_recursive>
 800e8e6:	bf00      	nop
 800e8e8:	20007250 	.word	0x20007250

0800e8ec <_Balloc>:
 800e8ec:	b570      	push	{r4, r5, r6, lr}
 800e8ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e8f0:	4604      	mov	r4, r0
 800e8f2:	460d      	mov	r5, r1
 800e8f4:	b976      	cbnz	r6, 800e914 <_Balloc+0x28>
 800e8f6:	2010      	movs	r0, #16
 800e8f8:	f7ff ffe4 	bl	800e8c4 <malloc>
 800e8fc:	4602      	mov	r2, r0
 800e8fe:	6260      	str	r0, [r4, #36]	; 0x24
 800e900:	b920      	cbnz	r0, 800e90c <_Balloc+0x20>
 800e902:	4b18      	ldr	r3, [pc, #96]	; (800e964 <_Balloc+0x78>)
 800e904:	4818      	ldr	r0, [pc, #96]	; (800e968 <_Balloc+0x7c>)
 800e906:	2166      	movs	r1, #102	; 0x66
 800e908:	f000 fce8 	bl	800f2dc <__assert_func>
 800e90c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e910:	6006      	str	r6, [r0, #0]
 800e912:	60c6      	str	r6, [r0, #12]
 800e914:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e916:	68f3      	ldr	r3, [r6, #12]
 800e918:	b183      	cbz	r3, 800e93c <_Balloc+0x50>
 800e91a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e91c:	68db      	ldr	r3, [r3, #12]
 800e91e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e922:	b9b8      	cbnz	r0, 800e954 <_Balloc+0x68>
 800e924:	2101      	movs	r1, #1
 800e926:	fa01 f605 	lsl.w	r6, r1, r5
 800e92a:	1d72      	adds	r2, r6, #5
 800e92c:	0092      	lsls	r2, r2, #2
 800e92e:	4620      	mov	r0, r4
 800e930:	f000 fb5a 	bl	800efe8 <_calloc_r>
 800e934:	b160      	cbz	r0, 800e950 <_Balloc+0x64>
 800e936:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e93a:	e00e      	b.n	800e95a <_Balloc+0x6e>
 800e93c:	2221      	movs	r2, #33	; 0x21
 800e93e:	2104      	movs	r1, #4
 800e940:	4620      	mov	r0, r4
 800e942:	f000 fb51 	bl	800efe8 <_calloc_r>
 800e946:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e948:	60f0      	str	r0, [r6, #12]
 800e94a:	68db      	ldr	r3, [r3, #12]
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d1e4      	bne.n	800e91a <_Balloc+0x2e>
 800e950:	2000      	movs	r0, #0
 800e952:	bd70      	pop	{r4, r5, r6, pc}
 800e954:	6802      	ldr	r2, [r0, #0]
 800e956:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e95a:	2300      	movs	r3, #0
 800e95c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e960:	e7f7      	b.n	800e952 <_Balloc+0x66>
 800e962:	bf00      	nop
 800e964:	080236fd 	.word	0x080236fd
 800e968:	08023784 	.word	0x08023784

0800e96c <_Bfree>:
 800e96c:	b570      	push	{r4, r5, r6, lr}
 800e96e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e970:	4605      	mov	r5, r0
 800e972:	460c      	mov	r4, r1
 800e974:	b976      	cbnz	r6, 800e994 <_Bfree+0x28>
 800e976:	2010      	movs	r0, #16
 800e978:	f7ff ffa4 	bl	800e8c4 <malloc>
 800e97c:	4602      	mov	r2, r0
 800e97e:	6268      	str	r0, [r5, #36]	; 0x24
 800e980:	b920      	cbnz	r0, 800e98c <_Bfree+0x20>
 800e982:	4b09      	ldr	r3, [pc, #36]	; (800e9a8 <_Bfree+0x3c>)
 800e984:	4809      	ldr	r0, [pc, #36]	; (800e9ac <_Bfree+0x40>)
 800e986:	218a      	movs	r1, #138	; 0x8a
 800e988:	f000 fca8 	bl	800f2dc <__assert_func>
 800e98c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e990:	6006      	str	r6, [r0, #0]
 800e992:	60c6      	str	r6, [r0, #12]
 800e994:	b13c      	cbz	r4, 800e9a6 <_Bfree+0x3a>
 800e996:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e998:	6862      	ldr	r2, [r4, #4]
 800e99a:	68db      	ldr	r3, [r3, #12]
 800e99c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e9a0:	6021      	str	r1, [r4, #0]
 800e9a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e9a6:	bd70      	pop	{r4, r5, r6, pc}
 800e9a8:	080236fd 	.word	0x080236fd
 800e9ac:	08023784 	.word	0x08023784

0800e9b0 <__multadd>:
 800e9b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9b4:	690e      	ldr	r6, [r1, #16]
 800e9b6:	4607      	mov	r7, r0
 800e9b8:	4698      	mov	r8, r3
 800e9ba:	460c      	mov	r4, r1
 800e9bc:	f101 0014 	add.w	r0, r1, #20
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	6805      	ldr	r5, [r0, #0]
 800e9c4:	b2a9      	uxth	r1, r5
 800e9c6:	fb02 8101 	mla	r1, r2, r1, r8
 800e9ca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e9ce:	0c2d      	lsrs	r5, r5, #16
 800e9d0:	fb02 c505 	mla	r5, r2, r5, ip
 800e9d4:	b289      	uxth	r1, r1
 800e9d6:	3301      	adds	r3, #1
 800e9d8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e9dc:	429e      	cmp	r6, r3
 800e9de:	f840 1b04 	str.w	r1, [r0], #4
 800e9e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e9e6:	dcec      	bgt.n	800e9c2 <__multadd+0x12>
 800e9e8:	f1b8 0f00 	cmp.w	r8, #0
 800e9ec:	d022      	beq.n	800ea34 <__multadd+0x84>
 800e9ee:	68a3      	ldr	r3, [r4, #8]
 800e9f0:	42b3      	cmp	r3, r6
 800e9f2:	dc19      	bgt.n	800ea28 <__multadd+0x78>
 800e9f4:	6861      	ldr	r1, [r4, #4]
 800e9f6:	4638      	mov	r0, r7
 800e9f8:	3101      	adds	r1, #1
 800e9fa:	f7ff ff77 	bl	800e8ec <_Balloc>
 800e9fe:	4605      	mov	r5, r0
 800ea00:	b928      	cbnz	r0, 800ea0e <__multadd+0x5e>
 800ea02:	4602      	mov	r2, r0
 800ea04:	4b0d      	ldr	r3, [pc, #52]	; (800ea3c <__multadd+0x8c>)
 800ea06:	480e      	ldr	r0, [pc, #56]	; (800ea40 <__multadd+0x90>)
 800ea08:	21b5      	movs	r1, #181	; 0xb5
 800ea0a:	f000 fc67 	bl	800f2dc <__assert_func>
 800ea0e:	6922      	ldr	r2, [r4, #16]
 800ea10:	3202      	adds	r2, #2
 800ea12:	f104 010c 	add.w	r1, r4, #12
 800ea16:	0092      	lsls	r2, r2, #2
 800ea18:	300c      	adds	r0, #12
 800ea1a:	f7fe f972 	bl	800cd02 <memcpy>
 800ea1e:	4621      	mov	r1, r4
 800ea20:	4638      	mov	r0, r7
 800ea22:	f7ff ffa3 	bl	800e96c <_Bfree>
 800ea26:	462c      	mov	r4, r5
 800ea28:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ea2c:	3601      	adds	r6, #1
 800ea2e:	f8c3 8014 	str.w	r8, [r3, #20]
 800ea32:	6126      	str	r6, [r4, #16]
 800ea34:	4620      	mov	r0, r4
 800ea36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea3a:	bf00      	nop
 800ea3c:	08023773 	.word	0x08023773
 800ea40:	08023784 	.word	0x08023784

0800ea44 <__hi0bits>:
 800ea44:	0c03      	lsrs	r3, r0, #16
 800ea46:	041b      	lsls	r3, r3, #16
 800ea48:	b9d3      	cbnz	r3, 800ea80 <__hi0bits+0x3c>
 800ea4a:	0400      	lsls	r0, r0, #16
 800ea4c:	2310      	movs	r3, #16
 800ea4e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ea52:	bf04      	itt	eq
 800ea54:	0200      	lsleq	r0, r0, #8
 800ea56:	3308      	addeq	r3, #8
 800ea58:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ea5c:	bf04      	itt	eq
 800ea5e:	0100      	lsleq	r0, r0, #4
 800ea60:	3304      	addeq	r3, #4
 800ea62:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ea66:	bf04      	itt	eq
 800ea68:	0080      	lsleq	r0, r0, #2
 800ea6a:	3302      	addeq	r3, #2
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	db05      	blt.n	800ea7c <__hi0bits+0x38>
 800ea70:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ea74:	f103 0301 	add.w	r3, r3, #1
 800ea78:	bf08      	it	eq
 800ea7a:	2320      	moveq	r3, #32
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	4770      	bx	lr
 800ea80:	2300      	movs	r3, #0
 800ea82:	e7e4      	b.n	800ea4e <__hi0bits+0xa>

0800ea84 <__lo0bits>:
 800ea84:	6803      	ldr	r3, [r0, #0]
 800ea86:	f013 0207 	ands.w	r2, r3, #7
 800ea8a:	4601      	mov	r1, r0
 800ea8c:	d00b      	beq.n	800eaa6 <__lo0bits+0x22>
 800ea8e:	07da      	lsls	r2, r3, #31
 800ea90:	d424      	bmi.n	800eadc <__lo0bits+0x58>
 800ea92:	0798      	lsls	r0, r3, #30
 800ea94:	bf49      	itett	mi
 800ea96:	085b      	lsrmi	r3, r3, #1
 800ea98:	089b      	lsrpl	r3, r3, #2
 800ea9a:	2001      	movmi	r0, #1
 800ea9c:	600b      	strmi	r3, [r1, #0]
 800ea9e:	bf5c      	itt	pl
 800eaa0:	600b      	strpl	r3, [r1, #0]
 800eaa2:	2002      	movpl	r0, #2
 800eaa4:	4770      	bx	lr
 800eaa6:	b298      	uxth	r0, r3
 800eaa8:	b9b0      	cbnz	r0, 800ead8 <__lo0bits+0x54>
 800eaaa:	0c1b      	lsrs	r3, r3, #16
 800eaac:	2010      	movs	r0, #16
 800eaae:	f013 0fff 	tst.w	r3, #255	; 0xff
 800eab2:	bf04      	itt	eq
 800eab4:	0a1b      	lsreq	r3, r3, #8
 800eab6:	3008      	addeq	r0, #8
 800eab8:	071a      	lsls	r2, r3, #28
 800eaba:	bf04      	itt	eq
 800eabc:	091b      	lsreq	r3, r3, #4
 800eabe:	3004      	addeq	r0, #4
 800eac0:	079a      	lsls	r2, r3, #30
 800eac2:	bf04      	itt	eq
 800eac4:	089b      	lsreq	r3, r3, #2
 800eac6:	3002      	addeq	r0, #2
 800eac8:	07da      	lsls	r2, r3, #31
 800eaca:	d403      	bmi.n	800ead4 <__lo0bits+0x50>
 800eacc:	085b      	lsrs	r3, r3, #1
 800eace:	f100 0001 	add.w	r0, r0, #1
 800ead2:	d005      	beq.n	800eae0 <__lo0bits+0x5c>
 800ead4:	600b      	str	r3, [r1, #0]
 800ead6:	4770      	bx	lr
 800ead8:	4610      	mov	r0, r2
 800eada:	e7e8      	b.n	800eaae <__lo0bits+0x2a>
 800eadc:	2000      	movs	r0, #0
 800eade:	4770      	bx	lr
 800eae0:	2020      	movs	r0, #32
 800eae2:	4770      	bx	lr

0800eae4 <__i2b>:
 800eae4:	b510      	push	{r4, lr}
 800eae6:	460c      	mov	r4, r1
 800eae8:	2101      	movs	r1, #1
 800eaea:	f7ff feff 	bl	800e8ec <_Balloc>
 800eaee:	4602      	mov	r2, r0
 800eaf0:	b928      	cbnz	r0, 800eafe <__i2b+0x1a>
 800eaf2:	4b05      	ldr	r3, [pc, #20]	; (800eb08 <__i2b+0x24>)
 800eaf4:	4805      	ldr	r0, [pc, #20]	; (800eb0c <__i2b+0x28>)
 800eaf6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eafa:	f000 fbef 	bl	800f2dc <__assert_func>
 800eafe:	2301      	movs	r3, #1
 800eb00:	6144      	str	r4, [r0, #20]
 800eb02:	6103      	str	r3, [r0, #16]
 800eb04:	bd10      	pop	{r4, pc}
 800eb06:	bf00      	nop
 800eb08:	08023773 	.word	0x08023773
 800eb0c:	08023784 	.word	0x08023784

0800eb10 <__multiply>:
 800eb10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb14:	4614      	mov	r4, r2
 800eb16:	690a      	ldr	r2, [r1, #16]
 800eb18:	6923      	ldr	r3, [r4, #16]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	bfb8      	it	lt
 800eb1e:	460b      	movlt	r3, r1
 800eb20:	460d      	mov	r5, r1
 800eb22:	bfbc      	itt	lt
 800eb24:	4625      	movlt	r5, r4
 800eb26:	461c      	movlt	r4, r3
 800eb28:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800eb2c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800eb30:	68ab      	ldr	r3, [r5, #8]
 800eb32:	6869      	ldr	r1, [r5, #4]
 800eb34:	eb0a 0709 	add.w	r7, sl, r9
 800eb38:	42bb      	cmp	r3, r7
 800eb3a:	b085      	sub	sp, #20
 800eb3c:	bfb8      	it	lt
 800eb3e:	3101      	addlt	r1, #1
 800eb40:	f7ff fed4 	bl	800e8ec <_Balloc>
 800eb44:	b930      	cbnz	r0, 800eb54 <__multiply+0x44>
 800eb46:	4602      	mov	r2, r0
 800eb48:	4b42      	ldr	r3, [pc, #264]	; (800ec54 <__multiply+0x144>)
 800eb4a:	4843      	ldr	r0, [pc, #268]	; (800ec58 <__multiply+0x148>)
 800eb4c:	f240 115d 	movw	r1, #349	; 0x15d
 800eb50:	f000 fbc4 	bl	800f2dc <__assert_func>
 800eb54:	f100 0614 	add.w	r6, r0, #20
 800eb58:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800eb5c:	4633      	mov	r3, r6
 800eb5e:	2200      	movs	r2, #0
 800eb60:	4543      	cmp	r3, r8
 800eb62:	d31e      	bcc.n	800eba2 <__multiply+0x92>
 800eb64:	f105 0c14 	add.w	ip, r5, #20
 800eb68:	f104 0314 	add.w	r3, r4, #20
 800eb6c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800eb70:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800eb74:	9202      	str	r2, [sp, #8]
 800eb76:	ebac 0205 	sub.w	r2, ip, r5
 800eb7a:	3a15      	subs	r2, #21
 800eb7c:	f022 0203 	bic.w	r2, r2, #3
 800eb80:	3204      	adds	r2, #4
 800eb82:	f105 0115 	add.w	r1, r5, #21
 800eb86:	458c      	cmp	ip, r1
 800eb88:	bf38      	it	cc
 800eb8a:	2204      	movcc	r2, #4
 800eb8c:	9201      	str	r2, [sp, #4]
 800eb8e:	9a02      	ldr	r2, [sp, #8]
 800eb90:	9303      	str	r3, [sp, #12]
 800eb92:	429a      	cmp	r2, r3
 800eb94:	d808      	bhi.n	800eba8 <__multiply+0x98>
 800eb96:	2f00      	cmp	r7, #0
 800eb98:	dc55      	bgt.n	800ec46 <__multiply+0x136>
 800eb9a:	6107      	str	r7, [r0, #16]
 800eb9c:	b005      	add	sp, #20
 800eb9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eba2:	f843 2b04 	str.w	r2, [r3], #4
 800eba6:	e7db      	b.n	800eb60 <__multiply+0x50>
 800eba8:	f8b3 a000 	ldrh.w	sl, [r3]
 800ebac:	f1ba 0f00 	cmp.w	sl, #0
 800ebb0:	d020      	beq.n	800ebf4 <__multiply+0xe4>
 800ebb2:	f105 0e14 	add.w	lr, r5, #20
 800ebb6:	46b1      	mov	r9, r6
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ebbe:	f8d9 b000 	ldr.w	fp, [r9]
 800ebc2:	b2a1      	uxth	r1, r4
 800ebc4:	fa1f fb8b 	uxth.w	fp, fp
 800ebc8:	fb0a b101 	mla	r1, sl, r1, fp
 800ebcc:	4411      	add	r1, r2
 800ebce:	f8d9 2000 	ldr.w	r2, [r9]
 800ebd2:	0c24      	lsrs	r4, r4, #16
 800ebd4:	0c12      	lsrs	r2, r2, #16
 800ebd6:	fb0a 2404 	mla	r4, sl, r4, r2
 800ebda:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ebde:	b289      	uxth	r1, r1
 800ebe0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ebe4:	45f4      	cmp	ip, lr
 800ebe6:	f849 1b04 	str.w	r1, [r9], #4
 800ebea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ebee:	d8e4      	bhi.n	800ebba <__multiply+0xaa>
 800ebf0:	9901      	ldr	r1, [sp, #4]
 800ebf2:	5072      	str	r2, [r6, r1]
 800ebf4:	9a03      	ldr	r2, [sp, #12]
 800ebf6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ebfa:	3304      	adds	r3, #4
 800ebfc:	f1b9 0f00 	cmp.w	r9, #0
 800ec00:	d01f      	beq.n	800ec42 <__multiply+0x132>
 800ec02:	6834      	ldr	r4, [r6, #0]
 800ec04:	f105 0114 	add.w	r1, r5, #20
 800ec08:	46b6      	mov	lr, r6
 800ec0a:	f04f 0a00 	mov.w	sl, #0
 800ec0e:	880a      	ldrh	r2, [r1, #0]
 800ec10:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ec14:	fb09 b202 	mla	r2, r9, r2, fp
 800ec18:	4492      	add	sl, r2
 800ec1a:	b2a4      	uxth	r4, r4
 800ec1c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ec20:	f84e 4b04 	str.w	r4, [lr], #4
 800ec24:	f851 4b04 	ldr.w	r4, [r1], #4
 800ec28:	f8be 2000 	ldrh.w	r2, [lr]
 800ec2c:	0c24      	lsrs	r4, r4, #16
 800ec2e:	fb09 2404 	mla	r4, r9, r4, r2
 800ec32:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ec36:	458c      	cmp	ip, r1
 800ec38:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ec3c:	d8e7      	bhi.n	800ec0e <__multiply+0xfe>
 800ec3e:	9a01      	ldr	r2, [sp, #4]
 800ec40:	50b4      	str	r4, [r6, r2]
 800ec42:	3604      	adds	r6, #4
 800ec44:	e7a3      	b.n	800eb8e <__multiply+0x7e>
 800ec46:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d1a5      	bne.n	800eb9a <__multiply+0x8a>
 800ec4e:	3f01      	subs	r7, #1
 800ec50:	e7a1      	b.n	800eb96 <__multiply+0x86>
 800ec52:	bf00      	nop
 800ec54:	08023773 	.word	0x08023773
 800ec58:	08023784 	.word	0x08023784

0800ec5c <__pow5mult>:
 800ec5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec60:	4615      	mov	r5, r2
 800ec62:	f012 0203 	ands.w	r2, r2, #3
 800ec66:	4606      	mov	r6, r0
 800ec68:	460f      	mov	r7, r1
 800ec6a:	d007      	beq.n	800ec7c <__pow5mult+0x20>
 800ec6c:	4c25      	ldr	r4, [pc, #148]	; (800ed04 <__pow5mult+0xa8>)
 800ec6e:	3a01      	subs	r2, #1
 800ec70:	2300      	movs	r3, #0
 800ec72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ec76:	f7ff fe9b 	bl	800e9b0 <__multadd>
 800ec7a:	4607      	mov	r7, r0
 800ec7c:	10ad      	asrs	r5, r5, #2
 800ec7e:	d03d      	beq.n	800ecfc <__pow5mult+0xa0>
 800ec80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ec82:	b97c      	cbnz	r4, 800eca4 <__pow5mult+0x48>
 800ec84:	2010      	movs	r0, #16
 800ec86:	f7ff fe1d 	bl	800e8c4 <malloc>
 800ec8a:	4602      	mov	r2, r0
 800ec8c:	6270      	str	r0, [r6, #36]	; 0x24
 800ec8e:	b928      	cbnz	r0, 800ec9c <__pow5mult+0x40>
 800ec90:	4b1d      	ldr	r3, [pc, #116]	; (800ed08 <__pow5mult+0xac>)
 800ec92:	481e      	ldr	r0, [pc, #120]	; (800ed0c <__pow5mult+0xb0>)
 800ec94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ec98:	f000 fb20 	bl	800f2dc <__assert_func>
 800ec9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eca0:	6004      	str	r4, [r0, #0]
 800eca2:	60c4      	str	r4, [r0, #12]
 800eca4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800eca8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ecac:	b94c      	cbnz	r4, 800ecc2 <__pow5mult+0x66>
 800ecae:	f240 2171 	movw	r1, #625	; 0x271
 800ecb2:	4630      	mov	r0, r6
 800ecb4:	f7ff ff16 	bl	800eae4 <__i2b>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	f8c8 0008 	str.w	r0, [r8, #8]
 800ecbe:	4604      	mov	r4, r0
 800ecc0:	6003      	str	r3, [r0, #0]
 800ecc2:	f04f 0900 	mov.w	r9, #0
 800ecc6:	07eb      	lsls	r3, r5, #31
 800ecc8:	d50a      	bpl.n	800ece0 <__pow5mult+0x84>
 800ecca:	4639      	mov	r1, r7
 800eccc:	4622      	mov	r2, r4
 800ecce:	4630      	mov	r0, r6
 800ecd0:	f7ff ff1e 	bl	800eb10 <__multiply>
 800ecd4:	4639      	mov	r1, r7
 800ecd6:	4680      	mov	r8, r0
 800ecd8:	4630      	mov	r0, r6
 800ecda:	f7ff fe47 	bl	800e96c <_Bfree>
 800ecde:	4647      	mov	r7, r8
 800ece0:	106d      	asrs	r5, r5, #1
 800ece2:	d00b      	beq.n	800ecfc <__pow5mult+0xa0>
 800ece4:	6820      	ldr	r0, [r4, #0]
 800ece6:	b938      	cbnz	r0, 800ecf8 <__pow5mult+0x9c>
 800ece8:	4622      	mov	r2, r4
 800ecea:	4621      	mov	r1, r4
 800ecec:	4630      	mov	r0, r6
 800ecee:	f7ff ff0f 	bl	800eb10 <__multiply>
 800ecf2:	6020      	str	r0, [r4, #0]
 800ecf4:	f8c0 9000 	str.w	r9, [r0]
 800ecf8:	4604      	mov	r4, r0
 800ecfa:	e7e4      	b.n	800ecc6 <__pow5mult+0x6a>
 800ecfc:	4638      	mov	r0, r7
 800ecfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed02:	bf00      	nop
 800ed04:	080238d8 	.word	0x080238d8
 800ed08:	080236fd 	.word	0x080236fd
 800ed0c:	08023784 	.word	0x08023784

0800ed10 <__lshift>:
 800ed10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed14:	460c      	mov	r4, r1
 800ed16:	6849      	ldr	r1, [r1, #4]
 800ed18:	6923      	ldr	r3, [r4, #16]
 800ed1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed1e:	68a3      	ldr	r3, [r4, #8]
 800ed20:	4607      	mov	r7, r0
 800ed22:	4691      	mov	r9, r2
 800ed24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed28:	f108 0601 	add.w	r6, r8, #1
 800ed2c:	42b3      	cmp	r3, r6
 800ed2e:	db0b      	blt.n	800ed48 <__lshift+0x38>
 800ed30:	4638      	mov	r0, r7
 800ed32:	f7ff fddb 	bl	800e8ec <_Balloc>
 800ed36:	4605      	mov	r5, r0
 800ed38:	b948      	cbnz	r0, 800ed4e <__lshift+0x3e>
 800ed3a:	4602      	mov	r2, r0
 800ed3c:	4b28      	ldr	r3, [pc, #160]	; (800ede0 <__lshift+0xd0>)
 800ed3e:	4829      	ldr	r0, [pc, #164]	; (800ede4 <__lshift+0xd4>)
 800ed40:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ed44:	f000 faca 	bl	800f2dc <__assert_func>
 800ed48:	3101      	adds	r1, #1
 800ed4a:	005b      	lsls	r3, r3, #1
 800ed4c:	e7ee      	b.n	800ed2c <__lshift+0x1c>
 800ed4e:	2300      	movs	r3, #0
 800ed50:	f100 0114 	add.w	r1, r0, #20
 800ed54:	f100 0210 	add.w	r2, r0, #16
 800ed58:	4618      	mov	r0, r3
 800ed5a:	4553      	cmp	r3, sl
 800ed5c:	db33      	blt.n	800edc6 <__lshift+0xb6>
 800ed5e:	6920      	ldr	r0, [r4, #16]
 800ed60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ed64:	f104 0314 	add.w	r3, r4, #20
 800ed68:	f019 091f 	ands.w	r9, r9, #31
 800ed6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ed70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ed74:	d02b      	beq.n	800edce <__lshift+0xbe>
 800ed76:	f1c9 0e20 	rsb	lr, r9, #32
 800ed7a:	468a      	mov	sl, r1
 800ed7c:	2200      	movs	r2, #0
 800ed7e:	6818      	ldr	r0, [r3, #0]
 800ed80:	fa00 f009 	lsl.w	r0, r0, r9
 800ed84:	4302      	orrs	r2, r0
 800ed86:	f84a 2b04 	str.w	r2, [sl], #4
 800ed8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed8e:	459c      	cmp	ip, r3
 800ed90:	fa22 f20e 	lsr.w	r2, r2, lr
 800ed94:	d8f3      	bhi.n	800ed7e <__lshift+0x6e>
 800ed96:	ebac 0304 	sub.w	r3, ip, r4
 800ed9a:	3b15      	subs	r3, #21
 800ed9c:	f023 0303 	bic.w	r3, r3, #3
 800eda0:	3304      	adds	r3, #4
 800eda2:	f104 0015 	add.w	r0, r4, #21
 800eda6:	4584      	cmp	ip, r0
 800eda8:	bf38      	it	cc
 800edaa:	2304      	movcc	r3, #4
 800edac:	50ca      	str	r2, [r1, r3]
 800edae:	b10a      	cbz	r2, 800edb4 <__lshift+0xa4>
 800edb0:	f108 0602 	add.w	r6, r8, #2
 800edb4:	3e01      	subs	r6, #1
 800edb6:	4638      	mov	r0, r7
 800edb8:	612e      	str	r6, [r5, #16]
 800edba:	4621      	mov	r1, r4
 800edbc:	f7ff fdd6 	bl	800e96c <_Bfree>
 800edc0:	4628      	mov	r0, r5
 800edc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edc6:	f842 0f04 	str.w	r0, [r2, #4]!
 800edca:	3301      	adds	r3, #1
 800edcc:	e7c5      	b.n	800ed5a <__lshift+0x4a>
 800edce:	3904      	subs	r1, #4
 800edd0:	f853 2b04 	ldr.w	r2, [r3], #4
 800edd4:	f841 2f04 	str.w	r2, [r1, #4]!
 800edd8:	459c      	cmp	ip, r3
 800edda:	d8f9      	bhi.n	800edd0 <__lshift+0xc0>
 800eddc:	e7ea      	b.n	800edb4 <__lshift+0xa4>
 800edde:	bf00      	nop
 800ede0:	08023773 	.word	0x08023773
 800ede4:	08023784 	.word	0x08023784

0800ede8 <__mcmp>:
 800ede8:	b530      	push	{r4, r5, lr}
 800edea:	6902      	ldr	r2, [r0, #16]
 800edec:	690c      	ldr	r4, [r1, #16]
 800edee:	1b12      	subs	r2, r2, r4
 800edf0:	d10e      	bne.n	800ee10 <__mcmp+0x28>
 800edf2:	f100 0314 	add.w	r3, r0, #20
 800edf6:	3114      	adds	r1, #20
 800edf8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800edfc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ee00:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ee04:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ee08:	42a5      	cmp	r5, r4
 800ee0a:	d003      	beq.n	800ee14 <__mcmp+0x2c>
 800ee0c:	d305      	bcc.n	800ee1a <__mcmp+0x32>
 800ee0e:	2201      	movs	r2, #1
 800ee10:	4610      	mov	r0, r2
 800ee12:	bd30      	pop	{r4, r5, pc}
 800ee14:	4283      	cmp	r3, r0
 800ee16:	d3f3      	bcc.n	800ee00 <__mcmp+0x18>
 800ee18:	e7fa      	b.n	800ee10 <__mcmp+0x28>
 800ee1a:	f04f 32ff 	mov.w	r2, #4294967295
 800ee1e:	e7f7      	b.n	800ee10 <__mcmp+0x28>

0800ee20 <__mdiff>:
 800ee20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee24:	460c      	mov	r4, r1
 800ee26:	4606      	mov	r6, r0
 800ee28:	4611      	mov	r1, r2
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	4617      	mov	r7, r2
 800ee2e:	f7ff ffdb 	bl	800ede8 <__mcmp>
 800ee32:	1e05      	subs	r5, r0, #0
 800ee34:	d110      	bne.n	800ee58 <__mdiff+0x38>
 800ee36:	4629      	mov	r1, r5
 800ee38:	4630      	mov	r0, r6
 800ee3a:	f7ff fd57 	bl	800e8ec <_Balloc>
 800ee3e:	b930      	cbnz	r0, 800ee4e <__mdiff+0x2e>
 800ee40:	4b39      	ldr	r3, [pc, #228]	; (800ef28 <__mdiff+0x108>)
 800ee42:	4602      	mov	r2, r0
 800ee44:	f240 2132 	movw	r1, #562	; 0x232
 800ee48:	4838      	ldr	r0, [pc, #224]	; (800ef2c <__mdiff+0x10c>)
 800ee4a:	f000 fa47 	bl	800f2dc <__assert_func>
 800ee4e:	2301      	movs	r3, #1
 800ee50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ee54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee58:	bfa4      	itt	ge
 800ee5a:	463b      	movge	r3, r7
 800ee5c:	4627      	movge	r7, r4
 800ee5e:	4630      	mov	r0, r6
 800ee60:	6879      	ldr	r1, [r7, #4]
 800ee62:	bfa6      	itte	ge
 800ee64:	461c      	movge	r4, r3
 800ee66:	2500      	movge	r5, #0
 800ee68:	2501      	movlt	r5, #1
 800ee6a:	f7ff fd3f 	bl	800e8ec <_Balloc>
 800ee6e:	b920      	cbnz	r0, 800ee7a <__mdiff+0x5a>
 800ee70:	4b2d      	ldr	r3, [pc, #180]	; (800ef28 <__mdiff+0x108>)
 800ee72:	4602      	mov	r2, r0
 800ee74:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ee78:	e7e6      	b.n	800ee48 <__mdiff+0x28>
 800ee7a:	693e      	ldr	r6, [r7, #16]
 800ee7c:	60c5      	str	r5, [r0, #12]
 800ee7e:	6925      	ldr	r5, [r4, #16]
 800ee80:	f107 0114 	add.w	r1, r7, #20
 800ee84:	f104 0914 	add.w	r9, r4, #20
 800ee88:	f100 0e14 	add.w	lr, r0, #20
 800ee8c:	f107 0210 	add.w	r2, r7, #16
 800ee90:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ee94:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ee98:	46f2      	mov	sl, lr
 800ee9a:	2700      	movs	r7, #0
 800ee9c:	f859 3b04 	ldr.w	r3, [r9], #4
 800eea0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eea4:	fa1f f883 	uxth.w	r8, r3
 800eea8:	fa17 f78b 	uxtah	r7, r7, fp
 800eeac:	0c1b      	lsrs	r3, r3, #16
 800eeae:	eba7 0808 	sub.w	r8, r7, r8
 800eeb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eeb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eeba:	fa1f f888 	uxth.w	r8, r8
 800eebe:	141f      	asrs	r7, r3, #16
 800eec0:	454d      	cmp	r5, r9
 800eec2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eec6:	f84a 3b04 	str.w	r3, [sl], #4
 800eeca:	d8e7      	bhi.n	800ee9c <__mdiff+0x7c>
 800eecc:	1b2b      	subs	r3, r5, r4
 800eece:	3b15      	subs	r3, #21
 800eed0:	f023 0303 	bic.w	r3, r3, #3
 800eed4:	3304      	adds	r3, #4
 800eed6:	3415      	adds	r4, #21
 800eed8:	42a5      	cmp	r5, r4
 800eeda:	bf38      	it	cc
 800eedc:	2304      	movcc	r3, #4
 800eede:	4419      	add	r1, r3
 800eee0:	4473      	add	r3, lr
 800eee2:	469e      	mov	lr, r3
 800eee4:	460d      	mov	r5, r1
 800eee6:	4565      	cmp	r5, ip
 800eee8:	d30e      	bcc.n	800ef08 <__mdiff+0xe8>
 800eeea:	f10c 0203 	add.w	r2, ip, #3
 800eeee:	1a52      	subs	r2, r2, r1
 800eef0:	f022 0203 	bic.w	r2, r2, #3
 800eef4:	3903      	subs	r1, #3
 800eef6:	458c      	cmp	ip, r1
 800eef8:	bf38      	it	cc
 800eefa:	2200      	movcc	r2, #0
 800eefc:	441a      	add	r2, r3
 800eefe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ef02:	b17b      	cbz	r3, 800ef24 <__mdiff+0x104>
 800ef04:	6106      	str	r6, [r0, #16]
 800ef06:	e7a5      	b.n	800ee54 <__mdiff+0x34>
 800ef08:	f855 8b04 	ldr.w	r8, [r5], #4
 800ef0c:	fa17 f488 	uxtah	r4, r7, r8
 800ef10:	1422      	asrs	r2, r4, #16
 800ef12:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ef16:	b2a4      	uxth	r4, r4
 800ef18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ef1c:	f84e 4b04 	str.w	r4, [lr], #4
 800ef20:	1417      	asrs	r7, r2, #16
 800ef22:	e7e0      	b.n	800eee6 <__mdiff+0xc6>
 800ef24:	3e01      	subs	r6, #1
 800ef26:	e7ea      	b.n	800eefe <__mdiff+0xde>
 800ef28:	08023773 	.word	0x08023773
 800ef2c:	08023784 	.word	0x08023784

0800ef30 <__d2b>:
 800ef30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef34:	4689      	mov	r9, r1
 800ef36:	2101      	movs	r1, #1
 800ef38:	ec57 6b10 	vmov	r6, r7, d0
 800ef3c:	4690      	mov	r8, r2
 800ef3e:	f7ff fcd5 	bl	800e8ec <_Balloc>
 800ef42:	4604      	mov	r4, r0
 800ef44:	b930      	cbnz	r0, 800ef54 <__d2b+0x24>
 800ef46:	4602      	mov	r2, r0
 800ef48:	4b25      	ldr	r3, [pc, #148]	; (800efe0 <__d2b+0xb0>)
 800ef4a:	4826      	ldr	r0, [pc, #152]	; (800efe4 <__d2b+0xb4>)
 800ef4c:	f240 310a 	movw	r1, #778	; 0x30a
 800ef50:	f000 f9c4 	bl	800f2dc <__assert_func>
 800ef54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ef58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ef5c:	bb35      	cbnz	r5, 800efac <__d2b+0x7c>
 800ef5e:	2e00      	cmp	r6, #0
 800ef60:	9301      	str	r3, [sp, #4]
 800ef62:	d028      	beq.n	800efb6 <__d2b+0x86>
 800ef64:	4668      	mov	r0, sp
 800ef66:	9600      	str	r6, [sp, #0]
 800ef68:	f7ff fd8c 	bl	800ea84 <__lo0bits>
 800ef6c:	9900      	ldr	r1, [sp, #0]
 800ef6e:	b300      	cbz	r0, 800efb2 <__d2b+0x82>
 800ef70:	9a01      	ldr	r2, [sp, #4]
 800ef72:	f1c0 0320 	rsb	r3, r0, #32
 800ef76:	fa02 f303 	lsl.w	r3, r2, r3
 800ef7a:	430b      	orrs	r3, r1
 800ef7c:	40c2      	lsrs	r2, r0
 800ef7e:	6163      	str	r3, [r4, #20]
 800ef80:	9201      	str	r2, [sp, #4]
 800ef82:	9b01      	ldr	r3, [sp, #4]
 800ef84:	61a3      	str	r3, [r4, #24]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	bf14      	ite	ne
 800ef8a:	2202      	movne	r2, #2
 800ef8c:	2201      	moveq	r2, #1
 800ef8e:	6122      	str	r2, [r4, #16]
 800ef90:	b1d5      	cbz	r5, 800efc8 <__d2b+0x98>
 800ef92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ef96:	4405      	add	r5, r0
 800ef98:	f8c9 5000 	str.w	r5, [r9]
 800ef9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800efa0:	f8c8 0000 	str.w	r0, [r8]
 800efa4:	4620      	mov	r0, r4
 800efa6:	b003      	add	sp, #12
 800efa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800efb0:	e7d5      	b.n	800ef5e <__d2b+0x2e>
 800efb2:	6161      	str	r1, [r4, #20]
 800efb4:	e7e5      	b.n	800ef82 <__d2b+0x52>
 800efb6:	a801      	add	r0, sp, #4
 800efb8:	f7ff fd64 	bl	800ea84 <__lo0bits>
 800efbc:	9b01      	ldr	r3, [sp, #4]
 800efbe:	6163      	str	r3, [r4, #20]
 800efc0:	2201      	movs	r2, #1
 800efc2:	6122      	str	r2, [r4, #16]
 800efc4:	3020      	adds	r0, #32
 800efc6:	e7e3      	b.n	800ef90 <__d2b+0x60>
 800efc8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800efcc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800efd0:	f8c9 0000 	str.w	r0, [r9]
 800efd4:	6918      	ldr	r0, [r3, #16]
 800efd6:	f7ff fd35 	bl	800ea44 <__hi0bits>
 800efda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800efde:	e7df      	b.n	800efa0 <__d2b+0x70>
 800efe0:	08023773 	.word	0x08023773
 800efe4:	08023784 	.word	0x08023784

0800efe8 <_calloc_r>:
 800efe8:	b513      	push	{r0, r1, r4, lr}
 800efea:	434a      	muls	r2, r1
 800efec:	4611      	mov	r1, r2
 800efee:	9201      	str	r2, [sp, #4]
 800eff0:	f7fd feee 	bl	800cdd0 <_malloc_r>
 800eff4:	4604      	mov	r4, r0
 800eff6:	b118      	cbz	r0, 800f000 <_calloc_r+0x18>
 800eff8:	9a01      	ldr	r2, [sp, #4]
 800effa:	2100      	movs	r1, #0
 800effc:	f7fd fe8f 	bl	800cd1e <memset>
 800f000:	4620      	mov	r0, r4
 800f002:	b002      	add	sp, #8
 800f004:	bd10      	pop	{r4, pc}

0800f006 <__sfputc_r>:
 800f006:	6893      	ldr	r3, [r2, #8]
 800f008:	3b01      	subs	r3, #1
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	b410      	push	{r4}
 800f00e:	6093      	str	r3, [r2, #8]
 800f010:	da08      	bge.n	800f024 <__sfputc_r+0x1e>
 800f012:	6994      	ldr	r4, [r2, #24]
 800f014:	42a3      	cmp	r3, r4
 800f016:	db01      	blt.n	800f01c <__sfputc_r+0x16>
 800f018:	290a      	cmp	r1, #10
 800f01a:	d103      	bne.n	800f024 <__sfputc_r+0x1e>
 800f01c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f020:	f7fe bc7c 	b.w	800d91c <__swbuf_r>
 800f024:	6813      	ldr	r3, [r2, #0]
 800f026:	1c58      	adds	r0, r3, #1
 800f028:	6010      	str	r0, [r2, #0]
 800f02a:	7019      	strb	r1, [r3, #0]
 800f02c:	4608      	mov	r0, r1
 800f02e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f032:	4770      	bx	lr

0800f034 <__sfputs_r>:
 800f034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f036:	4606      	mov	r6, r0
 800f038:	460f      	mov	r7, r1
 800f03a:	4614      	mov	r4, r2
 800f03c:	18d5      	adds	r5, r2, r3
 800f03e:	42ac      	cmp	r4, r5
 800f040:	d101      	bne.n	800f046 <__sfputs_r+0x12>
 800f042:	2000      	movs	r0, #0
 800f044:	e007      	b.n	800f056 <__sfputs_r+0x22>
 800f046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f04a:	463a      	mov	r2, r7
 800f04c:	4630      	mov	r0, r6
 800f04e:	f7ff ffda 	bl	800f006 <__sfputc_r>
 800f052:	1c43      	adds	r3, r0, #1
 800f054:	d1f3      	bne.n	800f03e <__sfputs_r+0xa>
 800f056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f058 <_vfiprintf_r>:
 800f058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f05c:	460d      	mov	r5, r1
 800f05e:	b09d      	sub	sp, #116	; 0x74
 800f060:	4614      	mov	r4, r2
 800f062:	4698      	mov	r8, r3
 800f064:	4606      	mov	r6, r0
 800f066:	b118      	cbz	r0, 800f070 <_vfiprintf_r+0x18>
 800f068:	6983      	ldr	r3, [r0, #24]
 800f06a:	b90b      	cbnz	r3, 800f070 <_vfiprintf_r+0x18>
 800f06c:	f7fd fd84 	bl	800cb78 <__sinit>
 800f070:	4b89      	ldr	r3, [pc, #548]	; (800f298 <_vfiprintf_r+0x240>)
 800f072:	429d      	cmp	r5, r3
 800f074:	d11b      	bne.n	800f0ae <_vfiprintf_r+0x56>
 800f076:	6875      	ldr	r5, [r6, #4]
 800f078:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f07a:	07d9      	lsls	r1, r3, #31
 800f07c:	d405      	bmi.n	800f08a <_vfiprintf_r+0x32>
 800f07e:	89ab      	ldrh	r3, [r5, #12]
 800f080:	059a      	lsls	r2, r3, #22
 800f082:	d402      	bmi.n	800f08a <_vfiprintf_r+0x32>
 800f084:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f086:	f7fd fe3a 	bl	800ccfe <__retarget_lock_acquire_recursive>
 800f08a:	89ab      	ldrh	r3, [r5, #12]
 800f08c:	071b      	lsls	r3, r3, #28
 800f08e:	d501      	bpl.n	800f094 <_vfiprintf_r+0x3c>
 800f090:	692b      	ldr	r3, [r5, #16]
 800f092:	b9eb      	cbnz	r3, 800f0d0 <_vfiprintf_r+0x78>
 800f094:	4629      	mov	r1, r5
 800f096:	4630      	mov	r0, r6
 800f098:	f7fe fca4 	bl	800d9e4 <__swsetup_r>
 800f09c:	b1c0      	cbz	r0, 800f0d0 <_vfiprintf_r+0x78>
 800f09e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0a0:	07dc      	lsls	r4, r3, #31
 800f0a2:	d50e      	bpl.n	800f0c2 <_vfiprintf_r+0x6a>
 800f0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a8:	b01d      	add	sp, #116	; 0x74
 800f0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ae:	4b7b      	ldr	r3, [pc, #492]	; (800f29c <_vfiprintf_r+0x244>)
 800f0b0:	429d      	cmp	r5, r3
 800f0b2:	d101      	bne.n	800f0b8 <_vfiprintf_r+0x60>
 800f0b4:	68b5      	ldr	r5, [r6, #8]
 800f0b6:	e7df      	b.n	800f078 <_vfiprintf_r+0x20>
 800f0b8:	4b79      	ldr	r3, [pc, #484]	; (800f2a0 <_vfiprintf_r+0x248>)
 800f0ba:	429d      	cmp	r5, r3
 800f0bc:	bf08      	it	eq
 800f0be:	68f5      	ldreq	r5, [r6, #12]
 800f0c0:	e7da      	b.n	800f078 <_vfiprintf_r+0x20>
 800f0c2:	89ab      	ldrh	r3, [r5, #12]
 800f0c4:	0598      	lsls	r0, r3, #22
 800f0c6:	d4ed      	bmi.n	800f0a4 <_vfiprintf_r+0x4c>
 800f0c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0ca:	f7fd fe19 	bl	800cd00 <__retarget_lock_release_recursive>
 800f0ce:	e7e9      	b.n	800f0a4 <_vfiprintf_r+0x4c>
 800f0d0:	2300      	movs	r3, #0
 800f0d2:	9309      	str	r3, [sp, #36]	; 0x24
 800f0d4:	2320      	movs	r3, #32
 800f0d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f0da:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0de:	2330      	movs	r3, #48	; 0x30
 800f0e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f2a4 <_vfiprintf_r+0x24c>
 800f0e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f0e8:	f04f 0901 	mov.w	r9, #1
 800f0ec:	4623      	mov	r3, r4
 800f0ee:	469a      	mov	sl, r3
 800f0f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0f4:	b10a      	cbz	r2, 800f0fa <_vfiprintf_r+0xa2>
 800f0f6:	2a25      	cmp	r2, #37	; 0x25
 800f0f8:	d1f9      	bne.n	800f0ee <_vfiprintf_r+0x96>
 800f0fa:	ebba 0b04 	subs.w	fp, sl, r4
 800f0fe:	d00b      	beq.n	800f118 <_vfiprintf_r+0xc0>
 800f100:	465b      	mov	r3, fp
 800f102:	4622      	mov	r2, r4
 800f104:	4629      	mov	r1, r5
 800f106:	4630      	mov	r0, r6
 800f108:	f7ff ff94 	bl	800f034 <__sfputs_r>
 800f10c:	3001      	adds	r0, #1
 800f10e:	f000 80aa 	beq.w	800f266 <_vfiprintf_r+0x20e>
 800f112:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f114:	445a      	add	r2, fp
 800f116:	9209      	str	r2, [sp, #36]	; 0x24
 800f118:	f89a 3000 	ldrb.w	r3, [sl]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	f000 80a2 	beq.w	800f266 <_vfiprintf_r+0x20e>
 800f122:	2300      	movs	r3, #0
 800f124:	f04f 32ff 	mov.w	r2, #4294967295
 800f128:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f12c:	f10a 0a01 	add.w	sl, sl, #1
 800f130:	9304      	str	r3, [sp, #16]
 800f132:	9307      	str	r3, [sp, #28]
 800f134:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f138:	931a      	str	r3, [sp, #104]	; 0x68
 800f13a:	4654      	mov	r4, sl
 800f13c:	2205      	movs	r2, #5
 800f13e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f142:	4858      	ldr	r0, [pc, #352]	; (800f2a4 <_vfiprintf_r+0x24c>)
 800f144:	f7f1 f8ac 	bl	80002a0 <memchr>
 800f148:	9a04      	ldr	r2, [sp, #16]
 800f14a:	b9d8      	cbnz	r0, 800f184 <_vfiprintf_r+0x12c>
 800f14c:	06d1      	lsls	r1, r2, #27
 800f14e:	bf44      	itt	mi
 800f150:	2320      	movmi	r3, #32
 800f152:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f156:	0713      	lsls	r3, r2, #28
 800f158:	bf44      	itt	mi
 800f15a:	232b      	movmi	r3, #43	; 0x2b
 800f15c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f160:	f89a 3000 	ldrb.w	r3, [sl]
 800f164:	2b2a      	cmp	r3, #42	; 0x2a
 800f166:	d015      	beq.n	800f194 <_vfiprintf_r+0x13c>
 800f168:	9a07      	ldr	r2, [sp, #28]
 800f16a:	4654      	mov	r4, sl
 800f16c:	2000      	movs	r0, #0
 800f16e:	f04f 0c0a 	mov.w	ip, #10
 800f172:	4621      	mov	r1, r4
 800f174:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f178:	3b30      	subs	r3, #48	; 0x30
 800f17a:	2b09      	cmp	r3, #9
 800f17c:	d94e      	bls.n	800f21c <_vfiprintf_r+0x1c4>
 800f17e:	b1b0      	cbz	r0, 800f1ae <_vfiprintf_r+0x156>
 800f180:	9207      	str	r2, [sp, #28]
 800f182:	e014      	b.n	800f1ae <_vfiprintf_r+0x156>
 800f184:	eba0 0308 	sub.w	r3, r0, r8
 800f188:	fa09 f303 	lsl.w	r3, r9, r3
 800f18c:	4313      	orrs	r3, r2
 800f18e:	9304      	str	r3, [sp, #16]
 800f190:	46a2      	mov	sl, r4
 800f192:	e7d2      	b.n	800f13a <_vfiprintf_r+0xe2>
 800f194:	9b03      	ldr	r3, [sp, #12]
 800f196:	1d19      	adds	r1, r3, #4
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	9103      	str	r1, [sp, #12]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	bfbb      	ittet	lt
 800f1a0:	425b      	neglt	r3, r3
 800f1a2:	f042 0202 	orrlt.w	r2, r2, #2
 800f1a6:	9307      	strge	r3, [sp, #28]
 800f1a8:	9307      	strlt	r3, [sp, #28]
 800f1aa:	bfb8      	it	lt
 800f1ac:	9204      	strlt	r2, [sp, #16]
 800f1ae:	7823      	ldrb	r3, [r4, #0]
 800f1b0:	2b2e      	cmp	r3, #46	; 0x2e
 800f1b2:	d10c      	bne.n	800f1ce <_vfiprintf_r+0x176>
 800f1b4:	7863      	ldrb	r3, [r4, #1]
 800f1b6:	2b2a      	cmp	r3, #42	; 0x2a
 800f1b8:	d135      	bne.n	800f226 <_vfiprintf_r+0x1ce>
 800f1ba:	9b03      	ldr	r3, [sp, #12]
 800f1bc:	1d1a      	adds	r2, r3, #4
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	9203      	str	r2, [sp, #12]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	bfb8      	it	lt
 800f1c6:	f04f 33ff 	movlt.w	r3, #4294967295
 800f1ca:	3402      	adds	r4, #2
 800f1cc:	9305      	str	r3, [sp, #20]
 800f1ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f2b4 <_vfiprintf_r+0x25c>
 800f1d2:	7821      	ldrb	r1, [r4, #0]
 800f1d4:	2203      	movs	r2, #3
 800f1d6:	4650      	mov	r0, sl
 800f1d8:	f7f1 f862 	bl	80002a0 <memchr>
 800f1dc:	b140      	cbz	r0, 800f1f0 <_vfiprintf_r+0x198>
 800f1de:	2340      	movs	r3, #64	; 0x40
 800f1e0:	eba0 000a 	sub.w	r0, r0, sl
 800f1e4:	fa03 f000 	lsl.w	r0, r3, r0
 800f1e8:	9b04      	ldr	r3, [sp, #16]
 800f1ea:	4303      	orrs	r3, r0
 800f1ec:	3401      	adds	r4, #1
 800f1ee:	9304      	str	r3, [sp, #16]
 800f1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1f4:	482c      	ldr	r0, [pc, #176]	; (800f2a8 <_vfiprintf_r+0x250>)
 800f1f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f1fa:	2206      	movs	r2, #6
 800f1fc:	f7f1 f850 	bl	80002a0 <memchr>
 800f200:	2800      	cmp	r0, #0
 800f202:	d03f      	beq.n	800f284 <_vfiprintf_r+0x22c>
 800f204:	4b29      	ldr	r3, [pc, #164]	; (800f2ac <_vfiprintf_r+0x254>)
 800f206:	bb1b      	cbnz	r3, 800f250 <_vfiprintf_r+0x1f8>
 800f208:	9b03      	ldr	r3, [sp, #12]
 800f20a:	3307      	adds	r3, #7
 800f20c:	f023 0307 	bic.w	r3, r3, #7
 800f210:	3308      	adds	r3, #8
 800f212:	9303      	str	r3, [sp, #12]
 800f214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f216:	443b      	add	r3, r7
 800f218:	9309      	str	r3, [sp, #36]	; 0x24
 800f21a:	e767      	b.n	800f0ec <_vfiprintf_r+0x94>
 800f21c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f220:	460c      	mov	r4, r1
 800f222:	2001      	movs	r0, #1
 800f224:	e7a5      	b.n	800f172 <_vfiprintf_r+0x11a>
 800f226:	2300      	movs	r3, #0
 800f228:	3401      	adds	r4, #1
 800f22a:	9305      	str	r3, [sp, #20]
 800f22c:	4619      	mov	r1, r3
 800f22e:	f04f 0c0a 	mov.w	ip, #10
 800f232:	4620      	mov	r0, r4
 800f234:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f238:	3a30      	subs	r2, #48	; 0x30
 800f23a:	2a09      	cmp	r2, #9
 800f23c:	d903      	bls.n	800f246 <_vfiprintf_r+0x1ee>
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d0c5      	beq.n	800f1ce <_vfiprintf_r+0x176>
 800f242:	9105      	str	r1, [sp, #20]
 800f244:	e7c3      	b.n	800f1ce <_vfiprintf_r+0x176>
 800f246:	fb0c 2101 	mla	r1, ip, r1, r2
 800f24a:	4604      	mov	r4, r0
 800f24c:	2301      	movs	r3, #1
 800f24e:	e7f0      	b.n	800f232 <_vfiprintf_r+0x1da>
 800f250:	ab03      	add	r3, sp, #12
 800f252:	9300      	str	r3, [sp, #0]
 800f254:	462a      	mov	r2, r5
 800f256:	4b16      	ldr	r3, [pc, #88]	; (800f2b0 <_vfiprintf_r+0x258>)
 800f258:	a904      	add	r1, sp, #16
 800f25a:	4630      	mov	r0, r6
 800f25c:	f7fd feb2 	bl	800cfc4 <_printf_float>
 800f260:	4607      	mov	r7, r0
 800f262:	1c78      	adds	r0, r7, #1
 800f264:	d1d6      	bne.n	800f214 <_vfiprintf_r+0x1bc>
 800f266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f268:	07d9      	lsls	r1, r3, #31
 800f26a:	d405      	bmi.n	800f278 <_vfiprintf_r+0x220>
 800f26c:	89ab      	ldrh	r3, [r5, #12]
 800f26e:	059a      	lsls	r2, r3, #22
 800f270:	d402      	bmi.n	800f278 <_vfiprintf_r+0x220>
 800f272:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f274:	f7fd fd44 	bl	800cd00 <__retarget_lock_release_recursive>
 800f278:	89ab      	ldrh	r3, [r5, #12]
 800f27a:	065b      	lsls	r3, r3, #25
 800f27c:	f53f af12 	bmi.w	800f0a4 <_vfiprintf_r+0x4c>
 800f280:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f282:	e711      	b.n	800f0a8 <_vfiprintf_r+0x50>
 800f284:	ab03      	add	r3, sp, #12
 800f286:	9300      	str	r3, [sp, #0]
 800f288:	462a      	mov	r2, r5
 800f28a:	4b09      	ldr	r3, [pc, #36]	; (800f2b0 <_vfiprintf_r+0x258>)
 800f28c:	a904      	add	r1, sp, #16
 800f28e:	4630      	mov	r0, r6
 800f290:	f7fe f93c 	bl	800d50c <_printf_i>
 800f294:	e7e4      	b.n	800f260 <_vfiprintf_r+0x208>
 800f296:	bf00      	nop
 800f298:	08023678 	.word	0x08023678
 800f29c:	08023698 	.word	0x08023698
 800f2a0:	08023658 	.word	0x08023658
 800f2a4:	080238e4 	.word	0x080238e4
 800f2a8:	080238ee 	.word	0x080238ee
 800f2ac:	0800cfc5 	.word	0x0800cfc5
 800f2b0:	0800f035 	.word	0x0800f035
 800f2b4:	080238ea 	.word	0x080238ea

0800f2b8 <_read_r>:
 800f2b8:	b538      	push	{r3, r4, r5, lr}
 800f2ba:	4d07      	ldr	r5, [pc, #28]	; (800f2d8 <_read_r+0x20>)
 800f2bc:	4604      	mov	r4, r0
 800f2be:	4608      	mov	r0, r1
 800f2c0:	4611      	mov	r1, r2
 800f2c2:	2200      	movs	r2, #0
 800f2c4:	602a      	str	r2, [r5, #0]
 800f2c6:	461a      	mov	r2, r3
 800f2c8:	f7f2 ff1e 	bl	8002108 <_read>
 800f2cc:	1c43      	adds	r3, r0, #1
 800f2ce:	d102      	bne.n	800f2d6 <_read_r+0x1e>
 800f2d0:	682b      	ldr	r3, [r5, #0]
 800f2d2:	b103      	cbz	r3, 800f2d6 <_read_r+0x1e>
 800f2d4:	6023      	str	r3, [r4, #0]
 800f2d6:	bd38      	pop	{r3, r4, r5, pc}
 800f2d8:	20007258 	.word	0x20007258

0800f2dc <__assert_func>:
 800f2dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f2de:	4614      	mov	r4, r2
 800f2e0:	461a      	mov	r2, r3
 800f2e2:	4b09      	ldr	r3, [pc, #36]	; (800f308 <__assert_func+0x2c>)
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	4605      	mov	r5, r0
 800f2e8:	68d8      	ldr	r0, [r3, #12]
 800f2ea:	b14c      	cbz	r4, 800f300 <__assert_func+0x24>
 800f2ec:	4b07      	ldr	r3, [pc, #28]	; (800f30c <__assert_func+0x30>)
 800f2ee:	9100      	str	r1, [sp, #0]
 800f2f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f2f4:	4906      	ldr	r1, [pc, #24]	; (800f310 <__assert_func+0x34>)
 800f2f6:	462b      	mov	r3, r5
 800f2f8:	f000 f80e 	bl	800f318 <fiprintf>
 800f2fc:	f000 f85f 	bl	800f3be <abort>
 800f300:	4b04      	ldr	r3, [pc, #16]	; (800f314 <__assert_func+0x38>)
 800f302:	461c      	mov	r4, r3
 800f304:	e7f3      	b.n	800f2ee <__assert_func+0x12>
 800f306:	bf00      	nop
 800f308:	20000090 	.word	0x20000090
 800f30c:	080238f5 	.word	0x080238f5
 800f310:	08023902 	.word	0x08023902
 800f314:	08023930 	.word	0x08023930

0800f318 <fiprintf>:
 800f318:	b40e      	push	{r1, r2, r3}
 800f31a:	b503      	push	{r0, r1, lr}
 800f31c:	4601      	mov	r1, r0
 800f31e:	ab03      	add	r3, sp, #12
 800f320:	4805      	ldr	r0, [pc, #20]	; (800f338 <fiprintf+0x20>)
 800f322:	f853 2b04 	ldr.w	r2, [r3], #4
 800f326:	6800      	ldr	r0, [r0, #0]
 800f328:	9301      	str	r3, [sp, #4]
 800f32a:	f7ff fe95 	bl	800f058 <_vfiprintf_r>
 800f32e:	b002      	add	sp, #8
 800f330:	f85d eb04 	ldr.w	lr, [sp], #4
 800f334:	b003      	add	sp, #12
 800f336:	4770      	bx	lr
 800f338:	20000090 	.word	0x20000090

0800f33c <_fstat_r>:
 800f33c:	b538      	push	{r3, r4, r5, lr}
 800f33e:	4d07      	ldr	r5, [pc, #28]	; (800f35c <_fstat_r+0x20>)
 800f340:	2300      	movs	r3, #0
 800f342:	4604      	mov	r4, r0
 800f344:	4608      	mov	r0, r1
 800f346:	4611      	mov	r1, r2
 800f348:	602b      	str	r3, [r5, #0]
 800f34a:	f7f2 ff22 	bl	8002192 <_fstat>
 800f34e:	1c43      	adds	r3, r0, #1
 800f350:	d102      	bne.n	800f358 <_fstat_r+0x1c>
 800f352:	682b      	ldr	r3, [r5, #0]
 800f354:	b103      	cbz	r3, 800f358 <_fstat_r+0x1c>
 800f356:	6023      	str	r3, [r4, #0]
 800f358:	bd38      	pop	{r3, r4, r5, pc}
 800f35a:	bf00      	nop
 800f35c:	20007258 	.word	0x20007258

0800f360 <_isatty_r>:
 800f360:	b538      	push	{r3, r4, r5, lr}
 800f362:	4d06      	ldr	r5, [pc, #24]	; (800f37c <_isatty_r+0x1c>)
 800f364:	2300      	movs	r3, #0
 800f366:	4604      	mov	r4, r0
 800f368:	4608      	mov	r0, r1
 800f36a:	602b      	str	r3, [r5, #0]
 800f36c:	f7f2 ff21 	bl	80021b2 <_isatty>
 800f370:	1c43      	adds	r3, r0, #1
 800f372:	d102      	bne.n	800f37a <_isatty_r+0x1a>
 800f374:	682b      	ldr	r3, [r5, #0]
 800f376:	b103      	cbz	r3, 800f37a <_isatty_r+0x1a>
 800f378:	6023      	str	r3, [r4, #0]
 800f37a:	bd38      	pop	{r3, r4, r5, pc}
 800f37c:	20007258 	.word	0x20007258

0800f380 <__ascii_mbtowc>:
 800f380:	b082      	sub	sp, #8
 800f382:	b901      	cbnz	r1, 800f386 <__ascii_mbtowc+0x6>
 800f384:	a901      	add	r1, sp, #4
 800f386:	b142      	cbz	r2, 800f39a <__ascii_mbtowc+0x1a>
 800f388:	b14b      	cbz	r3, 800f39e <__ascii_mbtowc+0x1e>
 800f38a:	7813      	ldrb	r3, [r2, #0]
 800f38c:	600b      	str	r3, [r1, #0]
 800f38e:	7812      	ldrb	r2, [r2, #0]
 800f390:	1e10      	subs	r0, r2, #0
 800f392:	bf18      	it	ne
 800f394:	2001      	movne	r0, #1
 800f396:	b002      	add	sp, #8
 800f398:	4770      	bx	lr
 800f39a:	4610      	mov	r0, r2
 800f39c:	e7fb      	b.n	800f396 <__ascii_mbtowc+0x16>
 800f39e:	f06f 0001 	mvn.w	r0, #1
 800f3a2:	e7f8      	b.n	800f396 <__ascii_mbtowc+0x16>

0800f3a4 <__ascii_wctomb>:
 800f3a4:	b149      	cbz	r1, 800f3ba <__ascii_wctomb+0x16>
 800f3a6:	2aff      	cmp	r2, #255	; 0xff
 800f3a8:	bf85      	ittet	hi
 800f3aa:	238a      	movhi	r3, #138	; 0x8a
 800f3ac:	6003      	strhi	r3, [r0, #0]
 800f3ae:	700a      	strbls	r2, [r1, #0]
 800f3b0:	f04f 30ff 	movhi.w	r0, #4294967295
 800f3b4:	bf98      	it	ls
 800f3b6:	2001      	movls	r0, #1
 800f3b8:	4770      	bx	lr
 800f3ba:	4608      	mov	r0, r1
 800f3bc:	4770      	bx	lr

0800f3be <abort>:
 800f3be:	b508      	push	{r3, lr}
 800f3c0:	2006      	movs	r0, #6
 800f3c2:	f000 f82b 	bl	800f41c <raise>
 800f3c6:	2001      	movs	r0, #1
 800f3c8:	f7f2 fe94 	bl	80020f4 <_exit>

0800f3cc <_raise_r>:
 800f3cc:	291f      	cmp	r1, #31
 800f3ce:	b538      	push	{r3, r4, r5, lr}
 800f3d0:	4604      	mov	r4, r0
 800f3d2:	460d      	mov	r5, r1
 800f3d4:	d904      	bls.n	800f3e0 <_raise_r+0x14>
 800f3d6:	2316      	movs	r3, #22
 800f3d8:	6003      	str	r3, [r0, #0]
 800f3da:	f04f 30ff 	mov.w	r0, #4294967295
 800f3de:	bd38      	pop	{r3, r4, r5, pc}
 800f3e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f3e2:	b112      	cbz	r2, 800f3ea <_raise_r+0x1e>
 800f3e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f3e8:	b94b      	cbnz	r3, 800f3fe <_raise_r+0x32>
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	f000 f830 	bl	800f450 <_getpid_r>
 800f3f0:	462a      	mov	r2, r5
 800f3f2:	4601      	mov	r1, r0
 800f3f4:	4620      	mov	r0, r4
 800f3f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3fa:	f000 b817 	b.w	800f42c <_kill_r>
 800f3fe:	2b01      	cmp	r3, #1
 800f400:	d00a      	beq.n	800f418 <_raise_r+0x4c>
 800f402:	1c59      	adds	r1, r3, #1
 800f404:	d103      	bne.n	800f40e <_raise_r+0x42>
 800f406:	2316      	movs	r3, #22
 800f408:	6003      	str	r3, [r0, #0]
 800f40a:	2001      	movs	r0, #1
 800f40c:	e7e7      	b.n	800f3de <_raise_r+0x12>
 800f40e:	2400      	movs	r4, #0
 800f410:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f414:	4628      	mov	r0, r5
 800f416:	4798      	blx	r3
 800f418:	2000      	movs	r0, #0
 800f41a:	e7e0      	b.n	800f3de <_raise_r+0x12>

0800f41c <raise>:
 800f41c:	4b02      	ldr	r3, [pc, #8]	; (800f428 <raise+0xc>)
 800f41e:	4601      	mov	r1, r0
 800f420:	6818      	ldr	r0, [r3, #0]
 800f422:	f7ff bfd3 	b.w	800f3cc <_raise_r>
 800f426:	bf00      	nop
 800f428:	20000090 	.word	0x20000090

0800f42c <_kill_r>:
 800f42c:	b538      	push	{r3, r4, r5, lr}
 800f42e:	4d07      	ldr	r5, [pc, #28]	; (800f44c <_kill_r+0x20>)
 800f430:	2300      	movs	r3, #0
 800f432:	4604      	mov	r4, r0
 800f434:	4608      	mov	r0, r1
 800f436:	4611      	mov	r1, r2
 800f438:	602b      	str	r3, [r5, #0]
 800f43a:	f7f2 fe4b 	bl	80020d4 <_kill>
 800f43e:	1c43      	adds	r3, r0, #1
 800f440:	d102      	bne.n	800f448 <_kill_r+0x1c>
 800f442:	682b      	ldr	r3, [r5, #0]
 800f444:	b103      	cbz	r3, 800f448 <_kill_r+0x1c>
 800f446:	6023      	str	r3, [r4, #0]
 800f448:	bd38      	pop	{r3, r4, r5, pc}
 800f44a:	bf00      	nop
 800f44c:	20007258 	.word	0x20007258

0800f450 <_getpid_r>:
 800f450:	f7f2 be38 	b.w	80020c4 <_getpid>
 800f454:	0000      	movs	r0, r0
	...

0800f458 <exp>:
 800f458:	b538      	push	{r3, r4, r5, lr}
 800f45a:	ed2d 8b02 	vpush	{d8}
 800f45e:	ec55 4b10 	vmov	r4, r5, d0
 800f462:	f000 f86d 	bl	800f540 <__ieee754_exp>
 800f466:	4b22      	ldr	r3, [pc, #136]	; (800f4f0 <exp+0x98>)
 800f468:	eeb0 8a40 	vmov.f32	s16, s0
 800f46c:	eef0 8a60 	vmov.f32	s17, s1
 800f470:	f993 3000 	ldrsb.w	r3, [r3]
 800f474:	3301      	adds	r3, #1
 800f476:	d012      	beq.n	800f49e <exp+0x46>
 800f478:	ec45 4b10 	vmov	d0, r4, r5
 800f47c:	f000 f9dd 	bl	800f83a <finite>
 800f480:	b168      	cbz	r0, 800f49e <exp+0x46>
 800f482:	a313      	add	r3, pc, #76	; (adr r3, 800f4d0 <exp+0x78>)
 800f484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f488:	4620      	mov	r0, r4
 800f48a:	4629      	mov	r1, r5
 800f48c:	f7f1 fba4 	bl	8000bd8 <__aeabi_dcmpgt>
 800f490:	b160      	cbz	r0, 800f4ac <exp+0x54>
 800f492:	f7fd fa51 	bl	800c938 <__errno>
 800f496:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800f4d8 <exp+0x80>
 800f49a:	2322      	movs	r3, #34	; 0x22
 800f49c:	6003      	str	r3, [r0, #0]
 800f49e:	eeb0 0a48 	vmov.f32	s0, s16
 800f4a2:	eef0 0a68 	vmov.f32	s1, s17
 800f4a6:	ecbd 8b02 	vpop	{d8}
 800f4aa:	bd38      	pop	{r3, r4, r5, pc}
 800f4ac:	a30c      	add	r3, pc, #48	; (adr r3, 800f4e0 <exp+0x88>)
 800f4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b2:	4620      	mov	r0, r4
 800f4b4:	4629      	mov	r1, r5
 800f4b6:	f7f1 fb71 	bl	8000b9c <__aeabi_dcmplt>
 800f4ba:	2800      	cmp	r0, #0
 800f4bc:	d0ef      	beq.n	800f49e <exp+0x46>
 800f4be:	f7fd fa3b 	bl	800c938 <__errno>
 800f4c2:	2322      	movs	r3, #34	; 0x22
 800f4c4:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800f4e8 <exp+0x90>
 800f4c8:	6003      	str	r3, [r0, #0]
 800f4ca:	e7e8      	b.n	800f49e <exp+0x46>
 800f4cc:	f3af 8000 	nop.w
 800f4d0:	fefa39ef 	.word	0xfefa39ef
 800f4d4:	40862e42 	.word	0x40862e42
 800f4d8:	00000000 	.word	0x00000000
 800f4dc:	7ff00000 	.word	0x7ff00000
 800f4e0:	d52d3051 	.word	0xd52d3051
 800f4e4:	c0874910 	.word	0xc0874910
	...
 800f4f0:	20000260 	.word	0x20000260

0800f4f4 <sqrtf>:
 800f4f4:	b508      	push	{r3, lr}
 800f4f6:	ed2d 8b02 	vpush	{d8}
 800f4fa:	eeb0 8a40 	vmov.f32	s16, s0
 800f4fe:	f000 f999 	bl	800f834 <__ieee754_sqrtf>
 800f502:	4b0d      	ldr	r3, [pc, #52]	; (800f538 <sqrtf+0x44>)
 800f504:	f993 3000 	ldrsb.w	r3, [r3]
 800f508:	3301      	adds	r3, #1
 800f50a:	d011      	beq.n	800f530 <sqrtf+0x3c>
 800f50c:	eeb4 8a48 	vcmp.f32	s16, s16
 800f510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f514:	d60c      	bvs.n	800f530 <sqrtf+0x3c>
 800f516:	eddf 8a09 	vldr	s17, [pc, #36]	; 800f53c <sqrtf+0x48>
 800f51a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f522:	d505      	bpl.n	800f530 <sqrtf+0x3c>
 800f524:	f7fd fa08 	bl	800c938 <__errno>
 800f528:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f52c:	2321      	movs	r3, #33	; 0x21
 800f52e:	6003      	str	r3, [r0, #0]
 800f530:	ecbd 8b02 	vpop	{d8}
 800f534:	bd08      	pop	{r3, pc}
 800f536:	bf00      	nop
 800f538:	20000260 	.word	0x20000260
 800f53c:	00000000 	.word	0x00000000

0800f540 <__ieee754_exp>:
 800f540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f544:	ec55 4b10 	vmov	r4, r5, d0
 800f548:	49b1      	ldr	r1, [pc, #708]	; (800f810 <__ieee754_exp+0x2d0>)
 800f54a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f54e:	428b      	cmp	r3, r1
 800f550:	ed2d 8b04 	vpush	{d8-d9}
 800f554:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800f558:	d937      	bls.n	800f5ca <__ieee754_exp+0x8a>
 800f55a:	49ae      	ldr	r1, [pc, #696]	; (800f814 <__ieee754_exp+0x2d4>)
 800f55c:	428b      	cmp	r3, r1
 800f55e:	d916      	bls.n	800f58e <__ieee754_exp+0x4e>
 800f560:	ee10 3a10 	vmov	r3, s0
 800f564:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800f568:	4313      	orrs	r3, r2
 800f56a:	d009      	beq.n	800f580 <__ieee754_exp+0x40>
 800f56c:	ee10 2a10 	vmov	r2, s0
 800f570:	462b      	mov	r3, r5
 800f572:	4620      	mov	r0, r4
 800f574:	4629      	mov	r1, r5
 800f576:	f7f0 fee9 	bl	800034c <__adddf3>
 800f57a:	4604      	mov	r4, r0
 800f57c:	460d      	mov	r5, r1
 800f57e:	e000      	b.n	800f582 <__ieee754_exp+0x42>
 800f580:	bb06      	cbnz	r6, 800f5c4 <__ieee754_exp+0x84>
 800f582:	ecbd 8b04 	vpop	{d8-d9}
 800f586:	ec45 4b10 	vmov	d0, r4, r5
 800f58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f58e:	a38a      	add	r3, pc, #552	; (adr r3, 800f7b8 <__ieee754_exp+0x278>)
 800f590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f594:	ee10 0a10 	vmov	r0, s0
 800f598:	4629      	mov	r1, r5
 800f59a:	f7f1 fb1d 	bl	8000bd8 <__aeabi_dcmpgt>
 800f59e:	b138      	cbz	r0, 800f5b0 <__ieee754_exp+0x70>
 800f5a0:	a387      	add	r3, pc, #540	; (adr r3, 800f7c0 <__ieee754_exp+0x280>)
 800f5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5a6:	4610      	mov	r0, r2
 800f5a8:	4619      	mov	r1, r3
 800f5aa:	f7f1 f885 	bl	80006b8 <__aeabi_dmul>
 800f5ae:	e7e4      	b.n	800f57a <__ieee754_exp+0x3a>
 800f5b0:	a385      	add	r3, pc, #532	; (adr r3, 800f7c8 <__ieee754_exp+0x288>)
 800f5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5b6:	4620      	mov	r0, r4
 800f5b8:	4629      	mov	r1, r5
 800f5ba:	f7f1 faef 	bl	8000b9c <__aeabi_dcmplt>
 800f5be:	2800      	cmp	r0, #0
 800f5c0:	f000 8087 	beq.w	800f6d2 <__ieee754_exp+0x192>
 800f5c4:	2400      	movs	r4, #0
 800f5c6:	2500      	movs	r5, #0
 800f5c8:	e7db      	b.n	800f582 <__ieee754_exp+0x42>
 800f5ca:	4a93      	ldr	r2, [pc, #588]	; (800f818 <__ieee754_exp+0x2d8>)
 800f5cc:	4293      	cmp	r3, r2
 800f5ce:	f240 80ac 	bls.w	800f72a <__ieee754_exp+0x1ea>
 800f5d2:	4a92      	ldr	r2, [pc, #584]	; (800f81c <__ieee754_exp+0x2dc>)
 800f5d4:	4293      	cmp	r3, r2
 800f5d6:	d87c      	bhi.n	800f6d2 <__ieee754_exp+0x192>
 800f5d8:	4b91      	ldr	r3, [pc, #580]	; (800f820 <__ieee754_exp+0x2e0>)
 800f5da:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e2:	ee10 0a10 	vmov	r0, s0
 800f5e6:	4629      	mov	r1, r5
 800f5e8:	f7f0 feae 	bl	8000348 <__aeabi_dsub>
 800f5ec:	4b8d      	ldr	r3, [pc, #564]	; (800f824 <__ieee754_exp+0x2e4>)
 800f5ee:	00f7      	lsls	r7, r6, #3
 800f5f0:	443b      	add	r3, r7
 800f5f2:	ed93 7b00 	vldr	d7, [r3]
 800f5f6:	f1c6 0a01 	rsb	sl, r6, #1
 800f5fa:	4680      	mov	r8, r0
 800f5fc:	4689      	mov	r9, r1
 800f5fe:	ebaa 0a06 	sub.w	sl, sl, r6
 800f602:	eeb0 8a47 	vmov.f32	s16, s14
 800f606:	eef0 8a67 	vmov.f32	s17, s15
 800f60a:	ec53 2b18 	vmov	r2, r3, d8
 800f60e:	4640      	mov	r0, r8
 800f610:	4649      	mov	r1, r9
 800f612:	f7f0 fe99 	bl	8000348 <__aeabi_dsub>
 800f616:	4604      	mov	r4, r0
 800f618:	460d      	mov	r5, r1
 800f61a:	4622      	mov	r2, r4
 800f61c:	462b      	mov	r3, r5
 800f61e:	4620      	mov	r0, r4
 800f620:	4629      	mov	r1, r5
 800f622:	f7f1 f849 	bl	80006b8 <__aeabi_dmul>
 800f626:	a36a      	add	r3, pc, #424	; (adr r3, 800f7d0 <__ieee754_exp+0x290>)
 800f628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f62c:	4606      	mov	r6, r0
 800f62e:	460f      	mov	r7, r1
 800f630:	f7f1 f842 	bl	80006b8 <__aeabi_dmul>
 800f634:	a368      	add	r3, pc, #416	; (adr r3, 800f7d8 <__ieee754_exp+0x298>)
 800f636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f63a:	f7f0 fe85 	bl	8000348 <__aeabi_dsub>
 800f63e:	4632      	mov	r2, r6
 800f640:	463b      	mov	r3, r7
 800f642:	f7f1 f839 	bl	80006b8 <__aeabi_dmul>
 800f646:	a366      	add	r3, pc, #408	; (adr r3, 800f7e0 <__ieee754_exp+0x2a0>)
 800f648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f64c:	f7f0 fe7e 	bl	800034c <__adddf3>
 800f650:	4632      	mov	r2, r6
 800f652:	463b      	mov	r3, r7
 800f654:	f7f1 f830 	bl	80006b8 <__aeabi_dmul>
 800f658:	a363      	add	r3, pc, #396	; (adr r3, 800f7e8 <__ieee754_exp+0x2a8>)
 800f65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f65e:	f7f0 fe73 	bl	8000348 <__aeabi_dsub>
 800f662:	4632      	mov	r2, r6
 800f664:	463b      	mov	r3, r7
 800f666:	f7f1 f827 	bl	80006b8 <__aeabi_dmul>
 800f66a:	a361      	add	r3, pc, #388	; (adr r3, 800f7f0 <__ieee754_exp+0x2b0>)
 800f66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f670:	f7f0 fe6c 	bl	800034c <__adddf3>
 800f674:	4632      	mov	r2, r6
 800f676:	463b      	mov	r3, r7
 800f678:	f7f1 f81e 	bl	80006b8 <__aeabi_dmul>
 800f67c:	4602      	mov	r2, r0
 800f67e:	460b      	mov	r3, r1
 800f680:	4620      	mov	r0, r4
 800f682:	4629      	mov	r1, r5
 800f684:	f7f0 fe60 	bl	8000348 <__aeabi_dsub>
 800f688:	4602      	mov	r2, r0
 800f68a:	460b      	mov	r3, r1
 800f68c:	4606      	mov	r6, r0
 800f68e:	460f      	mov	r7, r1
 800f690:	4620      	mov	r0, r4
 800f692:	4629      	mov	r1, r5
 800f694:	f7f1 f810 	bl	80006b8 <__aeabi_dmul>
 800f698:	ec41 0b19 	vmov	d9, r0, r1
 800f69c:	f1ba 0f00 	cmp.w	sl, #0
 800f6a0:	d15d      	bne.n	800f75e <__ieee754_exp+0x21e>
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f6a8:	4630      	mov	r0, r6
 800f6aa:	4639      	mov	r1, r7
 800f6ac:	f7f0 fe4c 	bl	8000348 <__aeabi_dsub>
 800f6b0:	4602      	mov	r2, r0
 800f6b2:	460b      	mov	r3, r1
 800f6b4:	ec51 0b19 	vmov	r0, r1, d9
 800f6b8:	f7f1 f928 	bl	800090c <__aeabi_ddiv>
 800f6bc:	4622      	mov	r2, r4
 800f6be:	462b      	mov	r3, r5
 800f6c0:	f7f0 fe42 	bl	8000348 <__aeabi_dsub>
 800f6c4:	4602      	mov	r2, r0
 800f6c6:	460b      	mov	r3, r1
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	4957      	ldr	r1, [pc, #348]	; (800f828 <__ieee754_exp+0x2e8>)
 800f6cc:	f7f0 fe3c 	bl	8000348 <__aeabi_dsub>
 800f6d0:	e753      	b.n	800f57a <__ieee754_exp+0x3a>
 800f6d2:	4856      	ldr	r0, [pc, #344]	; (800f82c <__ieee754_exp+0x2ec>)
 800f6d4:	a348      	add	r3, pc, #288	; (adr r3, 800f7f8 <__ieee754_exp+0x2b8>)
 800f6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6da:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800f6de:	4629      	mov	r1, r5
 800f6e0:	4620      	mov	r0, r4
 800f6e2:	f7f0 ffe9 	bl	80006b8 <__aeabi_dmul>
 800f6e6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f6ea:	f7f0 fe2f 	bl	800034c <__adddf3>
 800f6ee:	f7f1 fa93 	bl	8000c18 <__aeabi_d2iz>
 800f6f2:	4682      	mov	sl, r0
 800f6f4:	f7f0 ff76 	bl	80005e4 <__aeabi_i2d>
 800f6f8:	a341      	add	r3, pc, #260	; (adr r3, 800f800 <__ieee754_exp+0x2c0>)
 800f6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fe:	4606      	mov	r6, r0
 800f700:	460f      	mov	r7, r1
 800f702:	f7f0 ffd9 	bl	80006b8 <__aeabi_dmul>
 800f706:	4602      	mov	r2, r0
 800f708:	460b      	mov	r3, r1
 800f70a:	4620      	mov	r0, r4
 800f70c:	4629      	mov	r1, r5
 800f70e:	f7f0 fe1b 	bl	8000348 <__aeabi_dsub>
 800f712:	a33d      	add	r3, pc, #244	; (adr r3, 800f808 <__ieee754_exp+0x2c8>)
 800f714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f718:	4680      	mov	r8, r0
 800f71a:	4689      	mov	r9, r1
 800f71c:	4630      	mov	r0, r6
 800f71e:	4639      	mov	r1, r7
 800f720:	f7f0 ffca 	bl	80006b8 <__aeabi_dmul>
 800f724:	ec41 0b18 	vmov	d8, r0, r1
 800f728:	e76f      	b.n	800f60a <__ieee754_exp+0xca>
 800f72a:	4a41      	ldr	r2, [pc, #260]	; (800f830 <__ieee754_exp+0x2f0>)
 800f72c:	4293      	cmp	r3, r2
 800f72e:	d811      	bhi.n	800f754 <__ieee754_exp+0x214>
 800f730:	a323      	add	r3, pc, #140	; (adr r3, 800f7c0 <__ieee754_exp+0x280>)
 800f732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f736:	ee10 0a10 	vmov	r0, s0
 800f73a:	4629      	mov	r1, r5
 800f73c:	f7f0 fe06 	bl	800034c <__adddf3>
 800f740:	4b39      	ldr	r3, [pc, #228]	; (800f828 <__ieee754_exp+0x2e8>)
 800f742:	2200      	movs	r2, #0
 800f744:	f7f1 fa48 	bl	8000bd8 <__aeabi_dcmpgt>
 800f748:	b138      	cbz	r0, 800f75a <__ieee754_exp+0x21a>
 800f74a:	4b37      	ldr	r3, [pc, #220]	; (800f828 <__ieee754_exp+0x2e8>)
 800f74c:	2200      	movs	r2, #0
 800f74e:	4620      	mov	r0, r4
 800f750:	4629      	mov	r1, r5
 800f752:	e710      	b.n	800f576 <__ieee754_exp+0x36>
 800f754:	f04f 0a00 	mov.w	sl, #0
 800f758:	e75f      	b.n	800f61a <__ieee754_exp+0xda>
 800f75a:	4682      	mov	sl, r0
 800f75c:	e75d      	b.n	800f61a <__ieee754_exp+0xda>
 800f75e:	4632      	mov	r2, r6
 800f760:	463b      	mov	r3, r7
 800f762:	2000      	movs	r0, #0
 800f764:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f768:	f7f0 fdee 	bl	8000348 <__aeabi_dsub>
 800f76c:	4602      	mov	r2, r0
 800f76e:	460b      	mov	r3, r1
 800f770:	ec51 0b19 	vmov	r0, r1, d9
 800f774:	f7f1 f8ca 	bl	800090c <__aeabi_ddiv>
 800f778:	4602      	mov	r2, r0
 800f77a:	460b      	mov	r3, r1
 800f77c:	ec51 0b18 	vmov	r0, r1, d8
 800f780:	f7f0 fde2 	bl	8000348 <__aeabi_dsub>
 800f784:	4642      	mov	r2, r8
 800f786:	464b      	mov	r3, r9
 800f788:	f7f0 fdde 	bl	8000348 <__aeabi_dsub>
 800f78c:	4602      	mov	r2, r0
 800f78e:	460b      	mov	r3, r1
 800f790:	2000      	movs	r0, #0
 800f792:	4925      	ldr	r1, [pc, #148]	; (800f828 <__ieee754_exp+0x2e8>)
 800f794:	f7f0 fdd8 	bl	8000348 <__aeabi_dsub>
 800f798:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800f79c:	4592      	cmp	sl, r2
 800f79e:	db02      	blt.n	800f7a6 <__ieee754_exp+0x266>
 800f7a0:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800f7a4:	e6e9      	b.n	800f57a <__ieee754_exp+0x3a>
 800f7a6:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800f7aa:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800f7b4:	e6f9      	b.n	800f5aa <__ieee754_exp+0x6a>
 800f7b6:	bf00      	nop
 800f7b8:	fefa39ef 	.word	0xfefa39ef
 800f7bc:	40862e42 	.word	0x40862e42
 800f7c0:	8800759c 	.word	0x8800759c
 800f7c4:	7e37e43c 	.word	0x7e37e43c
 800f7c8:	d52d3051 	.word	0xd52d3051
 800f7cc:	c0874910 	.word	0xc0874910
 800f7d0:	72bea4d0 	.word	0x72bea4d0
 800f7d4:	3e663769 	.word	0x3e663769
 800f7d8:	c5d26bf1 	.word	0xc5d26bf1
 800f7dc:	3ebbbd41 	.word	0x3ebbbd41
 800f7e0:	af25de2c 	.word	0xaf25de2c
 800f7e4:	3f11566a 	.word	0x3f11566a
 800f7e8:	16bebd93 	.word	0x16bebd93
 800f7ec:	3f66c16c 	.word	0x3f66c16c
 800f7f0:	5555553e 	.word	0x5555553e
 800f7f4:	3fc55555 	.word	0x3fc55555
 800f7f8:	652b82fe 	.word	0x652b82fe
 800f7fc:	3ff71547 	.word	0x3ff71547
 800f800:	fee00000 	.word	0xfee00000
 800f804:	3fe62e42 	.word	0x3fe62e42
 800f808:	35793c76 	.word	0x35793c76
 800f80c:	3dea39ef 	.word	0x3dea39ef
 800f810:	40862e41 	.word	0x40862e41
 800f814:	7fefffff 	.word	0x7fefffff
 800f818:	3fd62e42 	.word	0x3fd62e42
 800f81c:	3ff0a2b1 	.word	0x3ff0a2b1
 800f820:	08023a50 	.word	0x08023a50
 800f824:	08023a60 	.word	0x08023a60
 800f828:	3ff00000 	.word	0x3ff00000
 800f82c:	08023a40 	.word	0x08023a40
 800f830:	3e2fffff 	.word	0x3e2fffff

0800f834 <__ieee754_sqrtf>:
 800f834:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f838:	4770      	bx	lr

0800f83a <finite>:
 800f83a:	b082      	sub	sp, #8
 800f83c:	ed8d 0b00 	vstr	d0, [sp]
 800f840:	9801      	ldr	r0, [sp, #4]
 800f842:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800f846:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f84a:	0fc0      	lsrs	r0, r0, #31
 800f84c:	b002      	add	sp, #8
 800f84e:	4770      	bx	lr

0800f850 <_init>:
 800f850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f852:	bf00      	nop
 800f854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f856:	bc08      	pop	{r3}
 800f858:	469e      	mov	lr, r3
 800f85a:	4770      	bx	lr

0800f85c <_fini>:
 800f85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f85e:	bf00      	nop
 800f860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f862:	bc08      	pop	{r3}
 800f864:	469e      	mov	lr, r3
 800f866:	4770      	bx	lr
