/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [9:0] _01_;
  reg [4:0] _02_;
  reg [11:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [15:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire [5:0] celloutsig_0_58z;
  wire [3:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [53:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_7z | ~(celloutsig_0_11z[1]);
  assign celloutsig_0_28z = celloutsig_0_6z[12] | ~(celloutsig_0_25z[9]);
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { in_data[69:68], celloutsig_0_23z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 10'h000;
    else _01_ <= { in_data[167:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= in_data[137:133];
  always_ff @(negedge out_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 12'h000;
    else _03_ <= celloutsig_0_6z[12:1];
  assign celloutsig_1_7z = { celloutsig_1_6z[18:13], 2'h3, _02_ } / { 1'h1, in_data[101:98], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z } / { 1'h1, in_data[24:23], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_33z = { celloutsig_0_25z, celloutsig_0_18z } / { 1'h1, celloutsig_0_25z[11:2], celloutsig_0_14z, celloutsig_0_30z };
  assign celloutsig_0_30z = _03_[7:4] == { celloutsig_0_17z[12:10], celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_5z === celloutsig_0_14z;
  assign celloutsig_0_7z = { celloutsig_0_1z[10:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } >= in_data[77:64];
  assign celloutsig_0_16z = { in_data[86:83], celloutsig_0_12z, celloutsig_0_11z } >= { celloutsig_0_2z[5:2], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_17z[10:6], celloutsig_0_12z[5:3], celloutsig_0_11z } <= { celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_1_9z = 1'h1 & ~(in_data[108]);
  assign celloutsig_1_18z = celloutsig_1_12z & ~(celloutsig_1_12z);
  assign celloutsig_0_18z = celloutsig_0_8z[3:1] % { 1'h1, celloutsig_0_12z[0], celloutsig_0_3z };
  assign celloutsig_0_58z = _00_[2] ? { celloutsig_0_8z[3:1], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_27z } : { celloutsig_0_12z[2:1], _00_[3], 1'h0, _00_[1:0] };
  assign celloutsig_0_17z[12:6] = celloutsig_0_8z[4] ? { celloutsig_0_1z[5:0], celloutsig_0_4z } : { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_19z = _03_[6] ? { _03_[11:9], celloutsig_0_15z } : in_data[94:91];
  assign celloutsig_0_37z = { celloutsig_0_6z[9:8], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z } != celloutsig_0_33z[9:0];
  assign celloutsig_1_0z = in_data[170:166] != in_data[179:175];
  assign celloutsig_1_11z = { in_data[101:97], celloutsig_1_8z, celloutsig_1_7z } != { in_data[180:169], celloutsig_1_8z, 1'h1, _02_ };
  assign celloutsig_0_23z = { celloutsig_0_17z[11:6], celloutsig_0_12z } != celloutsig_0_9z[41:30];
  assign celloutsig_0_6z = - { celloutsig_0_2z[12:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_10z = - _01_[8:4];
  assign celloutsig_0_24z = | celloutsig_0_2z[13:3];
  assign celloutsig_0_27z = | { _03_[11:7], celloutsig_0_18z };
  assign celloutsig_1_12z = celloutsig_1_0z & celloutsig_1_6z[17];
  assign celloutsig_0_34z = | { celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_22z = ~^ { in_data[53:36], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_0z = ^ in_data[36:5];
  assign celloutsig_0_38z = ^ { celloutsig_0_12z[2:1], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = ^ celloutsig_0_2z[10:0];
  assign celloutsig_0_57z = ^ { celloutsig_0_44z[9:5], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_33z };
  assign celloutsig_0_20z = ^ celloutsig_0_19z;
  assign celloutsig_0_31z = ^ { celloutsig_0_17z[7:6], celloutsig_0_12z[5:1], celloutsig_0_28z };
  assign celloutsig_1_8z = _02_[4:1] << { celloutsig_1_5z[1:0], celloutsig_1_0z, 1'h1 };
  assign celloutsig_0_25z = celloutsig_0_9z[49:37] << { celloutsig_0_1z[9:0], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_44z = { in_data[94:74], celloutsig_0_38z } >> { _03_[5:1], celloutsig_0_8z, _00_, celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_31z };
  assign celloutsig_1_3z = { in_data[156:154], _02_ } >> { in_data[115:114], celloutsig_1_0z, _02_ };
  assign celloutsig_1_5z = in_data[185:178] >>> celloutsig_1_3z;
  assign celloutsig_0_8z = celloutsig_0_2z[11:3] >>> celloutsig_0_6z[14:6];
  assign celloutsig_0_2z = { celloutsig_0_1z[6:3], celloutsig_0_1z, celloutsig_0_0z } >>> { in_data[41:37], celloutsig_0_1z };
  assign celloutsig_0_5z = celloutsig_0_1z[6:3] - { celloutsig_0_1z[6:4], celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[109:100], 1'h1, celloutsig_1_3z } - { celloutsig_1_3z[2:0], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_11z = celloutsig_0_8z[5:2] - in_data[95:92];
  assign celloutsig_0_14z = celloutsig_0_8z[7:4] - celloutsig_0_8z[6:3];
  assign celloutsig_0_1z = in_data[55:45] ~^ in_data[89:79];
  assign celloutsig_0_12z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z } ~^ { celloutsig_0_8z[8:4], celloutsig_0_4z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[6] & celloutsig_0_0z) | celloutsig_0_0z);
  assign { out_data[96], out_data[114:109], out_data[107:97] } = { celloutsig_1_18z, in_data[164:159], in_data[157:147] } ~^ { celloutsig_1_11z, _01_[8:3], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_17z[5:0] = celloutsig_0_12z;
  assign { out_data[128], out_data[108], out_data[32], out_data[5:0] } = { celloutsig_1_18z, in_data[158], celloutsig_0_57z, celloutsig_0_58z };
endmodule
