{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 17:09:43 2023 " "Info: Processing started: Tue Oct 10 17:09:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dem_f -c dem_f " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dem_f -c dem_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register pre_encA register temp\[5\] 76.31 MHz 13.105 ns Internal " "Info: Clock \"clk\" has Internal fmax of 76.31 MHz between source register \"pre_encA\" and destination register \"temp\[5\]\" (period= 13.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.290 ns + Longest register register " "Info: + Longest register to register delay is 12.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pre_encA 1 REG LC_X1_Y7_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre_encA } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Equal0~0 2 COMB LC_X1_Y7_N6 3 " "Info: 2: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = LC_X1_Y7_N6; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { pre_encA Equal0~0 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.377 ns) + CELL(2.418 ns) 9.642 ns temp\[0\]~1 3 COMB LC_X7_Y7_N0 2 " "Info: 3: + IC(6.377 ns) + CELL(2.418 ns) = 9.642 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; COMB Node = 'temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.795 ns" { Equal0~0 temp[0]~1 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 9.802 ns temp\[1\]~3 4 COMB LC_X7_Y7_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.160 ns) = 9.802 ns; Loc. = LC_X7_Y7_N1; Fanout = 2; COMB Node = 'temp\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.160 ns" { temp[0]~1 temp[1]~3 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 9.962 ns temp\[2\]~5 5 COMB LC_X7_Y7_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.160 ns) = 9.962 ns; Loc. = LC_X7_Y7_N2; Fanout = 2; COMB Node = 'temp\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.160 ns" { temp[1]~3 temp[2]~5 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 10.122 ns temp\[3\]~7 6 COMB LC_X7_Y7_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.160 ns) = 10.122 ns; Loc. = LC_X7_Y7_N3; Fanout = 2; COMB Node = 'temp\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.160 ns" { temp[2]~5 temp[3]~7 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.348 ns) 10.470 ns temp\[4\]~9 7 COMB LC_X7_Y7_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.348 ns) = 10.470 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; COMB Node = 'temp\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.348 ns" { temp[3]~7 temp[4]~9 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.820 ns) 12.290 ns temp\[5\] 8 REG LC_X7_Y7_N5 4 " "Info: 8: + IC(0.000 ns) + CELL(1.820 ns) = 12.290 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { temp[4]~9 temp[5] } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.913 ns ( 48.11 % ) " "Info: Total cell delay = 5.913 ns ( 48.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.377 ns ( 51.89 % ) " "Info: Total interconnect delay = 6.377 ns ( 51.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.290 ns" { pre_encA Equal0~0 temp[0]~1 temp[1]~3 temp[2]~5 temp[3]~7 temp[4]~9 temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.290 ns" { pre_encA {} Equal0~0 {} temp[0]~1 {} temp[1]~3 {} temp[2]~5 {} temp[3]~7 {} temp[4]~9 {} temp[5] {} } { 0.000ns 0.000ns 6.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.847ns 2.418ns 0.160ns 0.160ns 0.160ns 0.348ns 1.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.832 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns clk 1 CLK PIN_K1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(1.624 ns) 4.832 ns temp\[5\] 2 REG LC_X7_Y7_N5 4 " "Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { clk temp[5] } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 54.01 % ) " "Info: Total cell delay = 2.610 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 45.99 % ) " "Info: Total interconnect delay = 2.222 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} temp[5] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.832 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns clk 1 CLK PIN_K1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(1.624 ns) 4.832 ns pre_encA 2 REG LC_X1_Y7_N6 1 " "Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { clk pre_encA } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 54.01 % ) " "Info: Total cell delay = 2.610 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 45.99 % ) " "Info: Total interconnect delay = 2.222 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} pre_encA {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} temp[5] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} pre_encA {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.494 ns + " "Info: + Micro clock to output delay of source is 0.494 ns" {  } { { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.321 ns + " "Info: + Micro setup delay of destination is 0.321 ns" {  } { { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.290 ns" { pre_encA Equal0~0 temp[0]~1 temp[1]~3 temp[2]~5 temp[3]~7 temp[4]~9 temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.290 ns" { pre_encA {} Equal0~0 {} temp[0]~1 {} temp[1]~3 {} temp[2]~5 {} temp[3]~7 {} temp[4]~9 {} temp[5] {} } { 0.000ns 0.000ns 6.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.847ns 2.418ns 0.160ns 0.160ns 0.160ns 0.348ns 1.820ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} temp[5] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} pre_encA {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[5\] encA clk 17.906 ns register " "Info: tsu for register \"temp\[5\]\" (data pin = \"encA\", clock pin = \"clk\") is 17.906 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.417 ns + Longest pin register " "Info: + Longest pin to register delay is 22.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns encA 1 PIN PIN_B9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_B9; Fanout = 2; PIN Node = 'encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encA } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.550 ns) + CELL(0.438 ns) 10.974 ns Equal0~0 2 COMB LC_X1_Y7_N6 3 " "Info: 2: + IC(9.550 ns) + CELL(0.438 ns) = 10.974 ns; Loc. = LC_X1_Y7_N6; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.988 ns" { encA Equal0~0 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.377 ns) + CELL(2.418 ns) 19.769 ns temp\[0\]~1 3 COMB LC_X7_Y7_N0 2 " "Info: 3: + IC(6.377 ns) + CELL(2.418 ns) = 19.769 ns; Loc. = LC_X7_Y7_N0; Fanout = 2; COMB Node = 'temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.795 ns" { Equal0~0 temp[0]~1 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 19.929 ns temp\[1\]~3 4 COMB LC_X7_Y7_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.160 ns) = 19.929 ns; Loc. = LC_X7_Y7_N1; Fanout = 2; COMB Node = 'temp\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.160 ns" { temp[0]~1 temp[1]~3 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 20.089 ns temp\[2\]~5 5 COMB LC_X7_Y7_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.160 ns) = 20.089 ns; Loc. = LC_X7_Y7_N2; Fanout = 2; COMB Node = 'temp\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.160 ns" { temp[1]~3 temp[2]~5 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.160 ns) 20.249 ns temp\[3\]~7 6 COMB LC_X7_Y7_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.160 ns) = 20.249 ns; Loc. = LC_X7_Y7_N3; Fanout = 2; COMB Node = 'temp\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.160 ns" { temp[2]~5 temp[3]~7 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.348 ns) 20.597 ns temp\[4\]~9 7 COMB LC_X7_Y7_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.348 ns) = 20.597 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; COMB Node = 'temp\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.348 ns" { temp[3]~7 temp[4]~9 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.820 ns) 22.417 ns temp\[5\] 8 REG LC_X7_Y7_N5 4 " "Info: 8: + IC(0.000 ns) + CELL(1.820 ns) = 22.417 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { temp[4]~9 temp[5] } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.490 ns ( 28.95 % ) " "Info: Total cell delay = 6.490 ns ( 28.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.927 ns ( 71.05 % ) " "Info: Total interconnect delay = 15.927 ns ( 71.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.417 ns" { encA Equal0~0 temp[0]~1 temp[1]~3 temp[2]~5 temp[3]~7 temp[4]~9 temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.417 ns" { encA {} encA~combout {} Equal0~0 {} temp[0]~1 {} temp[1]~3 {} temp[2]~5 {} temp[3]~7 {} temp[4]~9 {} temp[5] {} } { 0.000ns 0.000ns 9.550ns 6.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.986ns 0.438ns 2.418ns 0.160ns 0.160ns 0.160ns 0.348ns 1.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.321 ns + " "Info: + Micro setup delay of destination is 0.321 ns" {  } { { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.832 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns clk 1 CLK PIN_K1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(1.624 ns) 4.832 ns temp\[5\] 2 REG LC_X7_Y7_N5 4 " "Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X7_Y7_N5; Fanout = 4; REG Node = 'temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { clk temp[5] } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 54.01 % ) " "Info: Total cell delay = 2.610 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 45.99 % ) " "Info: Total interconnect delay = 2.222 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} temp[5] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.417 ns" { encA Equal0~0 temp[0]~1 temp[1]~3 temp[2]~5 temp[3]~7 temp[4]~9 temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.417 ns" { encA {} encA~combout {} Equal0~0 {} temp[0]~1 {} temp[1]~3 {} temp[2]~5 {} temp[3]~7 {} temp[4]~9 {} temp[5] {} } { 0.000ns 0.000ns 9.550ns 6.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.986ns 0.438ns 2.418ns 0.160ns 0.160ns 0.160ns 0.348ns 1.820ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} temp[5] {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D\[6\] D\[6\]~reg0 13.835 ns register " "Info: tco from clock \"clk\" to destination pin \"D\[6\]\" through register \"D\[6\]~reg0\" is 13.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.832 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns clk 1 CLK PIN_K1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(1.624 ns) 4.832 ns D\[6\]~reg0 2 REG LC_X6_Y5_N8 1 " "Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; REG Node = 'D\[6\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { clk D[6]~reg0 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 54.01 % ) " "Info: Total cell delay = 2.610 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 45.99 % ) " "Info: Total interconnect delay = 2.222 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk D[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} D[6]~reg0 {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.494 ns + " "Info: + Micro clock to output delay of source is 0.494 ns" {  } { { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.509 ns + Longest register pin " "Info: + Longest register to pin delay is 8.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D\[6\]~reg0 1 REG LC_X6_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y5_N8; Fanout = 1; REG Node = 'D\[6\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6]~reg0 } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.501 ns) + CELL(2.008 ns) 8.509 ns D\[6\] 2 PIN PIN_C5 0 " "Info: 2: + IC(6.501 ns) + CELL(2.008 ns) = 8.509 ns; Loc. = PIN_C5; Fanout = 0; PIN Node = 'D\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.509 ns" { D[6]~reg0 D[6] } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 23.60 % ) " "Info: Total cell delay = 2.008 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.501 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.501 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.509 ns" { D[6]~reg0 D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.509 ns" { D[6]~reg0 {} D[6] {} } { 0.000ns 6.501ns } { 0.000ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk D[6]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} D[6]~reg0 {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.509 ns" { D[6]~reg0 D[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.509 ns" { D[6]~reg0 {} D[6] {} } { 0.000ns 6.501ns } { 0.000ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pre_encA encA clk -6.159 ns register " "Info: th for register \"pre_encA\" (data pin = \"encA\", clock pin = \"clk\") is -6.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.832 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns clk 1 CLK PIN_K1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(1.624 ns) 4.832 ns pre_encA 2 REG LC_X1_Y7_N6 1 " "Info: 2: + IC(2.222 ns) + CELL(1.624 ns) = 4.832 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.846 ns" { clk pre_encA } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 54.01 % ) " "Info: Total cell delay = 2.610 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 45.99 % ) " "Info: Total interconnect delay = 2.222 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} pre_encA {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.030 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns encA 1 PIN PIN_B9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_B9; Fanout = 2; PIN Node = 'encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { encA } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.660 ns) + CELL(0.384 ns) 11.030 ns pre_encA 2 REG LC_X1_Y7_N6 1 " "Info: 2: + IC(9.660 ns) + CELL(0.384 ns) = 11.030 ns; Loc. = LC_X1_Y7_N6; Fanout = 1; REG Node = 'pre_encA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.044 ns" { encA pre_encA } "NODE_NAME" } } { "dem_f.v" "" { Text "D:/HeThong_DieuKhienNhung_Test_bai/test_demchuky/dem_f.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 12.42 % ) " "Info: Total cell delay = 1.370 ns ( 12.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.660 ns ( 87.58 % ) " "Info: Total interconnect delay = 9.660 ns ( 87.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.030 ns" { encA pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.030 ns" { encA {} encA~combout {} pre_encA {} } { 0.000ns 0.000ns 9.660ns } { 0.000ns 0.986ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { clk pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { clk {} clk~combout {} pre_encA {} } { 0.000ns 0.000ns 2.222ns } { 0.000ns 0.986ns 1.624ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.030 ns" { encA pre_encA } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.030 ns" { encA {} encA~combout {} pre_encA {} } { 0.000ns 0.000ns 9.660ns } { 0.000ns 0.986ns 0.384ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 17:09:43 2023 " "Info: Processing ended: Tue Oct 10 17:09:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
