// Seed: 1194824447
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    output wire id_7,
    input supply0 id_8
    , id_16,
    output tri0 id_9,
    input wire id_10,
    input tri id_11,
    output wire id_12,
    input tri id_13,
    output tri0 id_14
);
  logic id_17 = {-1{-1 * !id_8 - ""}};
  logic id_18;
  ;
  tri0 id_19 = -1;
  assign id_18 = (id_11);
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output logic id_3,
    output logic id_4,
    input uwire id_5,
    output tri id_6,
    output tri1 id_7,
    input wor id_8,
    input supply0 id_9
);
  always @(-1 or posedge 1)
    case (id_8)
      1:  id_4 = id_8;
      "": begin : LABEL_0
        id_3 <= 1;
      end
      -1: id_3 = id_1 != 1;
    endcase
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_9,
      id_6,
      id_0,
      id_7,
      id_6,
      id_2,
      id_7,
      id_1,
      id_0,
      id_6,
      id_1,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire  id_11;
  logic id_12;
endmodule
