

================================================================
== Vivado HLS Report for 'dut_dense_mlp'
================================================================
* Date:           Fri Dec  9 22:57:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1695|  1695|  1695|  1695|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  1694|  1694|       847|          -|          -|     2|    no    |
        | + LOOP_DENSE_MLP_1  |   840|   840|        10|          -|          -|    84|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    136|
|Register         |        -|      -|     149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     497|    909|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U98  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U99   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  348|  711|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |fc3_weight_U  |dut_dense_mlp_fc3_weight  |        1|  0|   0|   168|   32|     1|         5376|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                          |        1|  0|   0|   168|   32|     1|         5376|
    +--------------+--------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |m_2_fu_174_p2            |     +    |      0|  0|   7|           7|           1|
    |n_1_fu_158_p2            |     +    |      0|  0|   2|           2|           1|
    |next_mul_fu_146_p2       |     +    |      0|  0|   8|           8|           7|
    |w_index_fu_180_p2        |     +    |      0|  0|   8|           8|           8|
    |exitcond1_fu_152_p2      |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_168_p2       |   icmp   |      0|  0|   3|           7|           7|
    |bias_load_phi_fu_200_p3  |  select  |      0|  0|  32|           1|          30|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  62|          35|          57|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|         18|    1|         18|
    |grp_fu_135_p0      |  32|          3|   32|         96|
    |grp_fu_135_p1      |  32|          3|   32|         96|
    |m_reg_124          |   7|          2|    7|         14|
    |n_reg_88           |   2|          2|    2|          4|
    |output_0_address0  |   8|          3|    8|         24|
    |phi_mul_reg_100    |   8|          2|    8|         16|
    |sum_reg_112        |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 136|         35|  122|        332|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  17|   0|   17|          0|
    |biased_reg_295         |  32|   0|   32|          0|
    |m_2_reg_255            |   7|   0|    7|          0|
    |m_reg_124              |   7|   0|    7|          0|
    |n_1_reg_247            |   2|   0|    2|          0|
    |n_reg_88               |   2|   0|    2|          0|
    |next_mul_reg_239       |   8|   0|    8|          0|
    |output_0_addr_reg_300  |   2|   0|    8|          6|
    |phi_mul_reg_100        |   8|   0|    8|          0|
    |sum_reg_112            |  32|   0|   32|          0|
    |tmp_14_reg_285         |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 149|   0|  155|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_dense_mlp | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_dense_mlp | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_dense_mlp | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_dense_mlp | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_dense_mlp | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_dense_mlp | return value |
|input_0_address0   | out |    8|  ap_memory |    input_0    |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0    |     array    |
|input_0_q0         |  in |  128|  ap_memory |    input_0    |     array    |
|output_0_address0  | out |    8|  ap_memory |    output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |    output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |    output_0   |     array    |
|output_0_d0        | out |  128|  ap_memory |    output_0   |     array    |
|output_0_q0        |  in |  128|  ap_memory |    output_0   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

