v 20200604 2
C 48800 52700 0 0 0 title-A2.sym
{
T 48800 52700 15 10 1 1 0 0 1
netname=D?
}
T 64600 53600 9 10 1 0 0 0 1
ZARC I/O Bus Control and Interrupt Logic
T 68900 53100 9 10 1 0 0 0 1
21/2/2021
T 69000 52800 9 10 1 0 0 0 1
Merlin Skinner
T 65000 53100 9 10 1 0 0 0 1
Control_6.sch
N 49500 66300 52500 66300 4
{
T 49500 66300 5 10 1 1 0 0 1
netname=\_IORQ\_
}
N 57100 65500 59300 65500 4
{
T 59300 65500 5 10 1 1 0 6 1
netname=\_LV_IO_BUF_EN\_
}
N 57100 61400 59300 61400 4
{
T 59300 61400 5 10 1 1 0 6 1
netname=IO_BUF_DIR
}
N 57100 66800 59300 66800 4
{
T 59300 66800 5 10 1 1 0 6 1
netname=\_IO_BUF_EN\_
}
N 49500 66600 52500 66600 4
{
T 49500 66600 5 10 1 1 0 0 1
netname=CYCLE
}
N 57100 63100 59300 63100 4
{
T 59300 63100 5 10 1 1 0 6 1
netname=\_PNL_LATCH_OE\_
}
N 49500 63900 65900 63900 4
{
T 49500 63900 5 10 1 1 0 0 1
netname=\_LV_PNL_DAT_RD\_
}
T 51300 63900 9 10 1 0 0 0 1
(From FPGA)
C 53600 59600 1 0 0 74hct74-1.sym
{
T 55700 61400 5 10 0 0 0 0 1
device=74HCT74
T 55700 61200 5 10 0 0 0 0 1
footprint=DIP14
T 55300 61000 5 10 1 1 0 6 1
refdes=U20
T 53600 59600 5 10 0 0 0 0 1
slot=1
}
N 55800 61600 49500 61600 4
{
T 49500 61600 5 10 1 1 0 0 1
netname=\_WR\_
}
N 53600 60000 49500 60000 4
{
T 49500 60000 5 10 1 1 0 0 1
netname=CPU_CLK_B
}
N 55600 60600 55800 60600 4
N 55800 60600 55800 61200 4
C 53200 61000 1 0 0 vcc-1.sym
N 53400 61000 53400 59700 4
N 53400 59700 53600 59700 4
N 53600 60600 53400 60600 4
N 53600 60300 53000 60300 4
N 53000 60300 53000 61600 4
T 57100 60400 9 10 1 0 0 0 4
Stretched read pulse to avoid bus clashes.
Panel operations requiring switch data are
always reads, so no special logic is required
for this.
C 52500 65600 1 0 0 74hct74-1.sym
{
T 54600 67400 5 10 0 0 0 0 1
device=74HCT74
T 54600 67200 5 10 0 0 0 0 1
footprint=DIP14
T 52500 65600 5 10 0 0 0 0 1
slot=2
T 54200 67000 5 10 1 1 0 6 1
refdes=U20
}
C 52100 67000 1 0 0 vcc-1.sym
N 49500 66000 52500 66000 4
{
T 49500 66000 5 10 1 1 0 0 1
netname=CPU_CLK_B
}
T 52800 67400 9 10 1 0 0 0 2
I/O buffer enables are delayed
to allow direction to settle.
N 49500 62900 55800 62900 4
{
T 49500 62900 5 10 1 1 0 0 1
netname=\_PNL_IO_BUF_EN\_
}
N 55800 66600 54500 66600 4
N 55800 67000 55800 68100 4
N 49500 68100 55800 68100 4
{
T 49500 68100 5 10 1 1 0 0 1
netname=\_PNL_IO_BUF_EN\_
}
N 52300 67000 52300 65700 4
N 52300 65700 52500 65700 4
N 54500 65700 55800 65700 4
N 49500 64600 55800 64600 4
{
T 49500 64600 5 10 1 1 0 0 1
netname=\_FPGA_BUF_INH\_
}
N 55800 64600 55800 65300 4
N 66000 63400 62000 63400 4
{
T 62000 63400 5 10 1 1 0 0 1
netname=LV_INT
}
N 66000 63000 62000 63000 4
{
T 62000 63000 5 10 1 1 0 0 1
netname=RUN
}
N 66000 61700 62000 61700 4
{
T 62000 61700 5 10 1 1 0 0 1
netname=LV_NMI
}
N 65800 63000 65800 62100 4
N 65800 62100 66000 62100 4
N 67300 63200 70500 63200 4
{
T 70500 63200 5 10 1 1 0 6 1
netname=\_INT\_
}
N 67300 61900 70500 61900 4
{
T 70500 61900 5 10 1 1 0 6 1
netname=\_NMI\_
}
C 67400 68000 1 0 0 3.3V-plus-1.sym
N 67600 67800 67600 68000 4
N 65900 63900 65900 66800 4
N 55800 63300 55800 63900 4
N 66500 66800 66500 65200 4
N 66500 65200 62000 65200 4
{
T 62000 65200 5 10 1 1 0 0 1
netname=POW_RST
}
C 65200 66800 1 0 0 resistorpack7-3.sym
{
T 64900 67700 5 10 0 0 0 0 1
device=RESISTORPACK_9
T 65300 67900 5 10 1 1 0 0 1
refdes=R5
T 66800 67900 5 10 1 1 0 6 1
value=4K7
T 67200 74000 5 10 0 0 0 0 1
footprint=none
}
N 66800 66800 66800 64900 4
N 66800 64900 62000 64900 4
{
T 62000 64900 5 10 1 1 0 0 1
netname=\_MMAP_IO_SEL\_
}
N 67100 66800 67100 64600 4
N 67100 64600 62000 64600 4
{
T 62000 64600 5 10 1 1 0 0 1
netname=\_MMAP_EN\_
}
C 55800 66300 1 0 0 74ls08-1.sym
{
T 56100 66300 5 10 0 1 0 0 1
device=74LS08
T 56100 67200 5 10 1 1 0 0 1
refdes=U30
T 56500 68600 5 10 0 0 0 0 1
footprint=DIP14
T 55800 66300 5 10 0 0 0 0 1
slot=1
}
C 55800 62600 1 0 0 74ls08-1.sym
{
T 56100 62600 5 10 0 1 0 0 1
device=74LS08
T 56100 63500 5 10 1 1 0 0 1
refdes=U30
T 56500 64900 5 10 0 0 0 0 1
footprint=DIP14
T 55800 62600 5 10 0 0 0 0 1
slot=2
}
C 55800 65000 1 0 0 74hct00-1.sym
{
T 56100 65000 5 10 0 1 0 0 1
device=74HCT00
T 56100 65900 5 10 1 1 0 0 1
refdes=U32
T 56300 67250 5 10 0 0 0 0 1
footprint=DIP14
T 55800 65000 5 10 0 0 0 0 1
slot=2
}
C 55800 60900 1 0 0 74hct00-1.sym
{
T 56100 60900 5 10 0 1 0 0 1
device=74HCT00
T 56100 61800 5 10 1 1 0 0 1
refdes=U32
T 56300 63150 5 10 0 0 0 0 1
footprint=DIP14
T 55800 60900 5 10 0 0 0 0 1
slot=3
}
C 55600 59600 1 0 0 nc-right-2.sym
{
T 55700 60100 5 10 0 0 0 0 1
value=NoConnection
T 55700 60300 5 10 0 0 0 0 1
device=DRC_Directive
}
T 65300 68300 9 10 1 0 0 0 1
Located near U32
C 66000 62700 1 0 0 74ls00-1.sym
{
T 66300 62700 5 10 0 1 0 0 1
device=74LS00
T 66300 63600 5 10 1 1 0 0 1
refdes=U38
T 66500 64950 5 10 0 0 0 0 1
footprint=DIP14
T 66000 62700 5 10 0 0 0 0 1
slot=4
}
C 66000 61400 1 0 0 74hct00-1.sym
{
T 66300 61400 5 10 0 1 0 0 1
device=74HCT00
T 66300 62300 5 10 1 1 0 0 1
refdes=U32
T 66500 63650 5 10 0 0 0 0 1
footprint=DIP14
T 66000 61400 5 10 0 0 0 0 1
slot=4
}
C 65900 60300 1 90 0 resistor-3.sym
{
T 65550 60700 5 10 0 0 90 0 1
device=RESISTOR
T 65700 60400 5 10 1 1 90 0 1
refdes=R65
T 65068 60641 5 10 0 1 90 0 1
footprint=?
T 65700 61195 5 10 1 1 90 6 1
value=1K8
}
C 65100 60300 1 90 0 resistor-3.sym
{
T 64750 60700 5 10 0 0 90 0 1
device=RESISTOR
T 64900 60400 5 10 1 1 90 0 1
refdes=R66
T 64268 60641 5 10 0 1 90 0 1
footprint=?
T 64900 61195 5 10 1 1 90 6 1
value=1K8
}
C 64900 59800 1 0 0 gnd-1.sym
N 65000 60100 65800 60100 4
N 65800 61300 65800 61700 4
N 65000 61300 65000 63400 4
N 65000 60100 65000 60300 4
N 65800 60100 65800 60300 4
C 66300 66300 1 90 0 nc-left-2.sym
{
T 66200 66800 5 10 0 0 90 0 1
device=none
T 66200 66800 5 10 0 0 90 0 1
footprint=none
T 65900 66300 5 10 0 0 90 0 1
value=NoConnection
T 65500 66300 5 10 0 0 90 0 1
device=DRC_Directive
}
C 65700 66300 1 90 0 nc-left-2.sym
{
T 65600 66800 5 10 0 0 90 0 1
device=none
T 65600 66800 5 10 0 0 90 0 1
footprint=none
T 65300 66300 5 10 0 0 90 0 1
value=NoConnection
T 64900 66300 5 10 0 0 90 0 1
device=DRC_Directive
}
C 65400 66300 1 90 0 nc-left-2.sym
{
T 65300 66800 5 10 0 0 90 0 1
device=none
T 65300 66800 5 10 0 0 90 0 1
footprint=none
T 65000 66300 5 10 0 0 90 0 1
value=NoConnection
T 64600 66300 5 10 0 0 90 0 1
device=DRC_Directive
}
