{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 14 23:01:59 2016 " "Info: Processing started: Sat May 14 23:01:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 2 -1 0 } } { "d:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter4\[18\] register counter4\[11\] 93.01 MHz 10.751 ns Internal " "Info: Clock \"clk\" has Internal fmax of 93.01 MHz between source register \"counter4\[18\]\" and destination register \"counter4\[11\]\" (period= 10.751 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.042 ns + Longest register register " "Info: + Longest register to register delay is 10.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4\[18\] 1 REG LC_X6_Y2_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N7; Fanout = 4; REG Node = 'counter4\[18\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter4[18] } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.914 ns) 2.914 ns Equal3~2 2 COMB LC_X4_Y2_N6 1 " "Info: 2: + IC(2.000 ns) + CELL(0.914 ns) = 2.914 ns; Loc. = LC_X4_Y2_N6; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.914 ns" { counter4[18] Equal3~2 } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.914 ns) 4.533 ns Equal3~4 3 COMB LC_X4_Y2_N3 1 " "Info: 3: + IC(0.705 ns) + CELL(0.914 ns) = 4.533 ns; Loc. = LC_X4_Y2_N3; Fanout = 1; COMB Node = 'Equal3~4'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.619 ns" { Equal3~2 Equal3~4 } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.447 ns) + CELL(0.200 ns) 7.180 ns Equal3~9 4 COMB LC_X6_Y3_N1 7 " "Info: 4: + IC(2.447 ns) + CELL(0.200 ns) = 7.180 ns; Loc. = LC_X6_Y3_N1; Fanout = 7; COMB Node = 'Equal3~9'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.647 ns" { Equal3~4 Equal3~9 } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.591 ns) 10.042 ns counter4\[11\] 5 REG LC_X3_Y4_N5 4 " "Info: 5: + IC(2.271 ns) + CELL(0.591 ns) = 10.042 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = 'counter4\[11\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { Equal3~9 counter4[11] } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.619 ns ( 26.08 % ) " "Info: Total cell delay = 2.619 ns ( 26.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.423 ns ( 73.92 % ) " "Info: Total interconnect delay = 7.423 ns ( 73.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.042 ns" { counter4[18] Equal3~2 Equal3~4 Equal3~9 counter4[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.042 ns" { counter4[18] {} Equal3~2 {} Equal3~4 {} Equal3~9 {} counter4[11] {} } { 0.000ns 2.000ns 0.705ns 2.447ns 2.271ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.533 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_2 124 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 124; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.483 ns) + CELL(0.918 ns) 5.533 ns counter4\[11\] 2 REG LC_X3_Y4_N5 4 " "Info: 2: + IC(3.483 ns) + CELL(0.918 ns) = 5.533 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = 'counter4\[11\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.401 ns" { clk counter4[11] } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.05 % ) " "Info: Total cell delay = 2.050 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 62.95 % ) " "Info: Total interconnect delay = 3.483 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk counter4[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} counter4[11] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.533 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_2 124 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 124; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.483 ns) + CELL(0.918 ns) 5.533 ns counter4\[18\] 2 REG LC_X6_Y2_N7 4 " "Info: 2: + IC(3.483 ns) + CELL(0.918 ns) = 5.533 ns; Loc. = LC_X6_Y2_N7; Fanout = 4; REG Node = 'counter4\[18\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.401 ns" { clk counter4[18] } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.05 % ) " "Info: Total cell delay = 2.050 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 62.95 % ) " "Info: Total interconnect delay = 3.483 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk counter4[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} counter4[18] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk counter4[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} counter4[11] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk counter4[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} counter4[18] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.042 ns" { counter4[18] Equal3~2 Equal3~4 Equal3~9 counter4[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.042 ns" { counter4[18] {} Equal3~2 {} Equal3~4 {} Equal3~9 {} counter4[11] {} } { 0.000ns 2.000ns 0.705ns 2.447ns 2.271ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk counter4[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} counter4[11] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk counter4[18] } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} counter4[18] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clk_1hz clk_1hz~reg0 10.408 ns register " "Info: tco from clock \"clk\" to destination pin \"clk_1hz\" through register \"clk_1hz~reg0\" is 10.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.533 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_2 124 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 124; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.483 ns) + CELL(0.918 ns) 5.533 ns clk_1hz~reg0 2 REG LC_X2_Y2_N0 2 " "Info: 2: + IC(3.483 ns) + CELL(0.918 ns) = 5.533 ns; Loc. = LC_X2_Y2_N0; Fanout = 2; REG Node = 'clk_1hz~reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.401 ns" { clk clk_1hz~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 37.05 % ) " "Info: Total cell delay = 2.050 ns ( 37.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 62.95 % ) " "Info: Total interconnect delay = 3.483 ns ( 62.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk clk_1hz~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} clk_1hz~reg0 {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.499 ns + Longest register pin " "Info: + Longest register to pin delay is 4.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_1hz~reg0 1 REG LC_X2_Y2_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N0; Fanout = 2; REG Node = 'clk_1hz~reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1hz~reg0 } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.177 ns) + CELL(2.322 ns) 4.499 ns clk_1hz 2 PIN PIN_99 0 " "Info: 2: + IC(2.177 ns) + CELL(2.322 ns) = 4.499 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'clk_1hz'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.499 ns" { clk_1hz~reg0 clk_1hz } "NODE_NAME" } } { "counter.v" "" { Text "E:/新360云盘备份/EDA项目/counter/counter.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.61 % ) " "Info: Total cell delay = 2.322 ns ( 51.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.177 ns ( 48.39 % ) " "Info: Total interconnect delay = 2.177 ns ( 48.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.499 ns" { clk_1hz~reg0 clk_1hz } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.499 ns" { clk_1hz~reg0 {} clk_1hz {} } { 0.000ns 2.177ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.533 ns" { clk clk_1hz~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.533 ns" { clk {} clk~combout {} clk_1hz~reg0 {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.499 ns" { clk_1hz~reg0 clk_1hz } "NODE_NAME" } } { "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.499 ns" { clk_1hz~reg0 {} clk_1hz {} } { 0.000ns 2.177ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 23:02:00 2016 " "Info: Processing ended: Sat May 14 23:02:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
