Analysis & Synthesis report for SoC_Brain
Thu Jul 26 01:33:00 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated
 18. Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated
 19. Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated
 20. Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated
 21. Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated
 22. Source assignments for RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated
 23. Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |FPGA_Processing
 25. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: RAM:RAM_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1
 28. Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2
 29. Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3
 30. Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4
 31. Parameter Settings for Inferred Entity Instance: RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0
 32. Parameter Settings for Inferred Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0
 33. Parameter Settings for Inferred Entity Instance: RAM_BUFF:RAM_inst_B|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
 40. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6
 42. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8
 43. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9
 44. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
 45. altpll Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. lpm_mult Parameter Settings by Entity Instance
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 26 01:33:00 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; SoC_Brain                                  ;
; Top-level Entity Name              ; FPGA_Processing                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,978                                      ;
;     Total combinational functions  ; 4,835                                      ;
;     Dedicated logic registers      ; 428                                        ;
; Total registers                    ; 428                                        ;
; Total pins                         ; 60                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,346,656                                  ;
; Embedded Multiplier 9-bit elements ; 19                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE75U19I7       ;                    ;
; Top-level entity name                                                      ; FPGA_Processing    ; SoC_Brain          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; RAM.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/RAM.v                      ;         ;
; FPGA_Processing.v                ; yes             ; User Verilog HDL File        ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/FPGA_Processing.v          ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/pll.v                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                 ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc            ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc          ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc          ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/pll_altpll.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_59g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/altsyncram_59g1.tdf     ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/decode_rsa.tdf          ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mux_qob.tdf             ;         ;
; db/altsyncram_u6h1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/altsyncram_u6h1.tdf     ;         ;
; db/decode_msa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/decode_msa.tdf          ;         ;
; db/mux_7nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mux_7nb.tdf             ;         ;
; db/altsyncram_29d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/altsyncram_29d1.tdf     ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/decode_lsa.tdf          ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/decode_e8a.tdf          ;         ;
; db/mux_4nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mux_4nb.tdf             ;         ;
; db/altsyncram_4ad1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/altsyncram_4ad1.tdf     ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/decode_f8a.tdf          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc        ;         ;
; db/lpm_divide_ncm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_divide_ncm.tdf      ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/sign_div_unsign_cnh.tdf ;         ;
; db/alt_u_div_caf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/alt_u_div_caf.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_8bm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_divide_8bm.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_e7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/alt_u_div_e7f.tdf       ;         ;
; db/lpm_divide_92p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_divide_92p.tdf      ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/abs_divider_4dg.tdf     ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/alt_u_div_6af.tdf       ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_abs_i0a.tdf         ;         ;
; db/lpm_divide_0po.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_divide_0po.tdf      ;         ;
; db/abs_divider_obg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/abs_divider_obg.tdf     ;         ;
; db/alt_u_div_f7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/alt_u_div_f7f.tdf       ;         ;
; db/lpm_abs_6v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_abs_6v9.tdf         ;         ;
; db/lpm_divide_5jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/lpm_divide_5jm.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc               ;         ;
; db/mult_6ft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mult_6ft.tdf            ;         ;
; db/mult_bft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mult_bft.tdf            ;         ;
; db/mult_fgt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mult_fgt.tdf            ;         ;
; db/mult_dft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/db/mult_dft.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,978                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 4835                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 1417                                                                            ;
;     -- 3 input functions                    ; 1987                                                                            ;
;     -- <=2 input functions                  ; 1431                                                                            ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 3177                                                                            ;
;     -- arithmetic mode                      ; 1658                                                                            ;
;                                             ;                                                                                 ;
; Total registers                             ; 428                                                                             ;
;     -- Dedicated logic registers            ; 428                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 60                                                                              ;
; Total memory bits                           ; 2346656                                                                         ;
; Embedded Multiplier 9-bit elements          ; 19                                                                              ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 436                                                                             ;
; Total fan-out                               ; 22981                                                                           ;
; Average fan-out                             ; 4.02                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_Processing                          ; 4835 (497)        ; 428 (297)    ; 2346656     ; 19           ; 5       ; 7         ; 60   ; 0            ; |FPGA_Processing                                                                                                                        ; work         ;
;    |RAM:RAM_inst|                         ; 97 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|   ; 97 (0)            ; 8 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component                                                                           ; work         ;
;          |altsyncram_59g1:auto_generated| ; 97 (1)            ; 8 (8)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated                                            ; work         ;
;             |decode_rsa:decode3|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3                         ; work         ;
;             |decode_rsa:rden_decode|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:rden_decode                     ; work         ;
;             |mux_qob:mux2|                ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|mux_qob:mux2                               ; work         ;
;    |RAM_BUFF:RAM_inst_B|                  ; 119 (42)          ; 25 (23)      ; 151200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B                                                                                                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 6 (0)             ; 2 (0)        ; 151200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0                                                                               ; work         ;
;          |altsyncram_29d1:auto_generated| ; 6 (0)             ; 2 (2)        ; 151200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated                                                ; work         ;
;             |decode_e8a:rden_decode_b|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|decode_e8a:rden_decode_b                       ; work         ;
;             |decode_lsa:decode2|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|decode_lsa:decode2                             ; work         ;
;       |lpm_divide:Mod0|                   ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|lpm_divide:Mod0                                                                                    ; work         ;
;          |lpm_divide_ncm:auto_generated|  ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|lpm_divide:Mod0|lpm_divide_ncm:auto_generated                                                      ; work         ;
;             |sign_div_unsign_cnh:divider| ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|lpm_divide:Mod0|lpm_divide_ncm:auto_generated|sign_div_unsign_cnh:divider                          ; work         ;
;                |alt_u_div_caf:divider|    ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_BUFF:RAM_inst_B|lpm_divide:Mod0|lpm_divide_ncm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_caf:divider    ; work         ;
;    |RAM_CLEAN_2:RAM_inst_M|               ; 600 (175)         ; 98 (88)      ; 1146880     ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M                                                                                                 ; work         ;
;       |altsyncram:ram[0][6]__1|           ; 14 (0)            ; 2 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1                                                                         ; work         ;
;          |altsyncram_u6h1:auto_generated| ; 14 (0)            ; 2 (2)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated                                          ; work         ;
;             |mux_7nb:mux3|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|mux_7nb:mux3                             ; work         ;
;       |altsyncram:ram[0][6]__2|           ; 18 (0)            ; 2 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2                                                                         ; work         ;
;          |altsyncram_u6h1:auto_generated| ; 18 (0)            ; 2 (2)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated                                          ; work         ;
;             |decode_msa:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|decode_msa:decode2                       ; work         ;
;             |mux_7nb:mux3|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|mux_7nb:mux3                             ; work         ;
;       |altsyncram:ram[0][6]__3|           ; 14 (0)            ; 2 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3                                                                         ; work         ;
;          |altsyncram_u6h1:auto_generated| ; 14 (0)            ; 2 (2)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated                                          ; work         ;
;             |mux_7nb:mux3|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|mux_7nb:mux3                             ; work         ;
;       |altsyncram:ram[0][6]__4|           ; 14 (0)            ; 2 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4                                                                         ; work         ;
;          |altsyncram_u6h1:auto_generated| ; 14 (0)            ; 2 (2)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated                                          ; work         ;
;             |mux_7nb:mux3|                ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|mux_7nb:mux3                             ; work         ;
;       |altsyncram:ram_rtl_0|              ; 1 (0)             ; 2 (0)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0                                                                            ; work         ;
;          |altsyncram_4ad1:auto_generated| ; 1 (0)             ; 2 (2)        ; 229376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated                                             ; work         ;
;             |decode_f8a:rden_decode_b|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|decode_f8a:rden_decode_b                    ; work         ;
;       |lpm_divide:Div0|                   ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_5jm:auto_generated|  ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0|lpm_divide_5jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 179 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_e7f:divider|    ; 179 (179)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_8bm:auto_generated|  ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1|lpm_divide_8bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_e7f:divider|    ; 185 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider ; work         ;
;    |lpm_divide:Div0|                      ; 1382 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div0                                                                                                        ; work         ;
;       |lpm_divide_92p:auto_generated|     ; 1382 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                          ; work         ;
;          |abs_divider_4dg:divider|        ; 1382 (8)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                  ; work         ;
;             |alt_u_div_6af:divider|       ; 1350 (1350)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                            ; work         ;
;             |lpm_abs_i0a:my_abs_num|      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                           ; work         ;
;    |lpm_divide:Div1|                      ; 1426 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div1                                                                                                        ; work         ;
;       |lpm_divide_92p:auto_generated|     ; 1426 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                          ; work         ;
;          |abs_divider_4dg:divider|        ; 1426 (67)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                                  ; work         ;
;             |alt_u_div_6af:divider|       ; 1332 (1332)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                            ; work         ;
;             |lpm_abs_i0a:my_abs_den|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                           ; work         ;
;             |lpm_abs_i0a:my_abs_num|      ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                           ; work         ;
;    |lpm_divide:Mod0|                      ; 708 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Mod0                                                                                                        ; work         ;
;       |lpm_divide_0po:auto_generated|     ; 708 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Mod0|lpm_divide_0po:auto_generated                                                                          ; work         ;
;          |abs_divider_obg:divider|        ; 708 (12)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Mod0|lpm_divide_0po:auto_generated|abs_divider_obg:divider                                                  ; work         ;
;             |alt_u_div_f7f:divider|       ; 644 (644)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Mod0|lpm_divide_0po:auto_generated|abs_divider_obg:divider|alt_u_div_f7f:divider                            ; work         ;
;             |lpm_abs_i0a:my_abs_num|      ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|lpm_divide:Mod0|lpm_divide_0po:auto_generated|abs_divider_obg:divider|lpm_abs_i0a:my_abs_num                           ; work         ;
;    |lpm_mult:Mult0|                       ; 3 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult0                                                                                                         ; work         ;
;       |mult_6ft:auto_generated|           ; 3 (3)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult0|mult_6ft:auto_generated                                                                                 ; work         ;
;    |lpm_mult:Mult5|                       ; 3 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult5                                                                                                         ; work         ;
;       |mult_6ft:auto_generated|           ; 3 (3)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult5|mult_6ft:auto_generated                                                                                 ; work         ;
;    |lpm_mult:Mult6|                       ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult6                                                                                                         ; work         ;
;       |mult_6ft:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult6|mult_6ft:auto_generated                                                                                 ; work         ;
;    |lpm_mult:Mult7|                       ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult7                                                                                                         ; work         ;
;       |mult_dft:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult7|mult_dft:auto_generated                                                                                 ; work         ;
;    |lpm_mult:Mult8|                       ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult8                                                                                                         ; work         ;
;       |mult_bft:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult8|mult_bft:auto_generated                                                                                 ; work         ;
;    |lpm_mult:Mult9|                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult9                                                                                                         ; work         ;
;       |mult_fgt:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPGA_Processing|lpm_mult:Mult9|mult_fgt:auto_generated                                                                                 ; work         ;
;    |pll:pll_inst|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|pll:pll_inst                                                                                                           ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|pll:pll_inst|altpll:altpll_component                                                                                   ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_Processing|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                         ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port      ; 65536        ; 16           ; --           ; --           ; 1048576 ; None ;
; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 21600        ; 7            ; 21600        ; 7            ; 151200  ; None ;
; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 7            ; 32768        ; 7            ; 229376  ; None ;
; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 7            ; 32768        ; 7            ; 229376  ; None ;
; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 7            ; 32768        ; 7            ; 229376  ; None ;
; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 7            ; 32768        ; 7            ; 229376  ; None ;
; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 32768        ; 7            ; 32768        ; 7            ; 229376  ; None ;
+------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 5           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 19          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |FPGA_Processing|RAM:RAM_inst ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/RAM.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |FPGA_Processing|pll:pll_inst ; C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                                                                         ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; const5[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_H[7]                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_H[5,6]                                  ; Stuck at VCC due to stuck port data_in                                                                     ;
; S_THRES_H[0..4]                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_L[6,7]                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_L[5]                                    ; Stuck at VCC due to stuck port data_in                                                                     ;
; S_THRES_L[3,4]                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_L[2]                                    ; Stuck at VCC due to stuck port data_in                                                                     ;
; S_THRES_L[0,1]                                  ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_SP[5..7]                                ; Stuck at GND due to stuck port data_in                                                                     ;
; S_THRES_SP[3,4]                                 ; Stuck at VCC due to stuck port data_in                                                                     ;
; S_THRES_SP[0..2]                                ; Stuck at GND due to stuck port data_in                                                                     ;
; V_THRES[7]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; V_THRES[5,6]                                    ; Stuck at VCC due to stuck port data_in                                                                     ;
; V_THRES[0..4]                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; V_THRES_SP[6,7]                                 ; Stuck at VCC due to stuck port data_in                                                                     ;
; V_THRES_SP[5]                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; V_THRES_SP[4]                                   ; Stuck at VCC due to stuck port data_in                                                                     ;
; V_THRES_SP[3]                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; V_THRES_SP[2]                                   ; Stuck at VCC due to stuck port data_in                                                                     ;
; V_THRES_SP[0,1]                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; R_MIN[6,7]                                      ; Stuck at VCC due to stuck port data_in                                                                     ;
; R_MIN[4,5]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; R_MIN[3]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; R_MIN[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; R_MAX[4..7]                                     ; Stuck at VCC due to stuck port data_in                                                                     ;
; R_MAX[0..3]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; G_MIN[7]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; G_MIN[6]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; G_MIN[1..5]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; G_MIN[0]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; G_MAX[7]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; G_MAX[5,6]                                      ; Stuck at VCC due to stuck port data_in                                                                     ;
; G_MAX[4]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; G_MAX[3]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; G_MAX[1,2]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; G_MAX[0]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; B_MIN[7]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; B_MIN[0..6]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; B_MAX[7]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; B_MAX[6]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; B_MAX[5]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; B_MAX[4]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; B_MAX[3]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; B_MAX[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; Y_MIN[5..7]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; Y_MIN[4]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; Y_MIN[3]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; Y_MIN[2]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; Y_MIN[0,1]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; Y_MAX[6,7]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; Y_MAX[2..5]                                     ; Stuck at VCC due to stuck port data_in                                                                     ;
; Y_MAX[0,1]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; O_MIN[3..7]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; O_MAX[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; O_MAX[3]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; O_MAX[4]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; O_MAX[5]                                        ; Stuck at VCC due to stuck port data_in                                                                     ;
; O_MAX[6,7]                                      ; Stuck at GND due to stuck port data_in                                                                     ;
; O_MIN[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; const5[2]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const5[3..8]                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; const5[9]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const4[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; const4[2]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const4[3,4]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; const4[5,6]                                     ; Stuck at VCC due to stuck port data_in                                                                     ;
; const4[7..9]                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; const3[0..3]                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; const3[4]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const3[5]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; const3[6,7]                                     ; Stuck at VCC due to stuck port data_in                                                                     ;
; const3[8,9]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; const2[0..2]                                    ; Stuck at GND due to stuck port data_in                                                                     ;
; const2[3,4]                                     ; Stuck at VCC due to stuck port data_in                                                                     ;
; const2[5,6]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; const2[7,8]                                     ; Stuck at VCC due to stuck port data_in                                                                     ;
; const2[9]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; const1[0]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; const1[1]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const1[2]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; const1[3]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const1[4]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; const1[5]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const1[6,7]                                     ; Stuck at GND due to stuck port data_in                                                                     ;
; const1[8]                                       ; Stuck at VCC due to stuck port data_in                                                                     ;
; const1[9]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; H_DIFF[29,30]                                   ; Lost fanout                                                                                                ;
; C_MAX[8..30]                                    ; Merged with C_MAX[31]                                                                                      ;
; C_MIN[8..30]                                    ; Merged with C_MIN[31]                                                                                      ;
; H_DIFF[8..28]                                   ; Merged with H_DIFF[31]                                                                                     ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~39   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~77   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]      ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[1]~1                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~41   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~79   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]      ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[3]~3                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~43   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~81   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]      ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[5]~5                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~45   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~7                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~83   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~7                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]      ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[7]~7                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~47   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~9                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~85   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~9                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]      ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[9]~9                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~49  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~87  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[11]~11                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~51  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~89  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[13]~13                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~53  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~91  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[15]~15                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~55  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~93  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[17]~17                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~57  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~95  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[19]~19                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~59  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~97  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[21]~21                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~61  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~99  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[23]~23                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~63  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~25                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~101 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~25                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[25]~25                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~65  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~27                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~103 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~27                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[27]~27                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~67  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~105 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[29]~29                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~69  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~31                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~107 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~31                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[31]~31                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~70  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~108 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[32]~32                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~71  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~109 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[33]~33                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~72  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~34                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~110 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~34                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[34]~34                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~73  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~111 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[35]~35                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~74  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~36                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~112 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~36                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[36]~36                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~75  ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~37                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~113 ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~37                                                 ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]     ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[37]~37                                                 ;
; vdata[2,4]                                      ; Merged with vdata[1]                                                                                       ;
; vdata[7]                                        ; Merged with vdata[5]                                                                                       ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[0]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[0]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[1]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[1]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[2]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[2]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[3]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[3]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[4]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[4]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[5]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[5]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[6]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[6]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[7]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[7]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[8]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[8]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[9]             ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[9]                                                               ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[10]            ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[10]                                                              ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[11]            ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[11]                                                              ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[12]            ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[12]                                                              ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[13]            ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[13]                                                              ;
; RAM_CLEAN_2:RAM_inst_M|addr_prev[14]            ; Merged with RAM_BUFF:RAM_inst_B|addr_prev[14]                                                              ;
; vadr_C[0]                                       ; Merged with vadr_B[0]                                                                                      ;
; vadr_C[1]                                       ; Merged with vadr_B[1]                                                                                      ;
; vadr_C[2]                                       ; Merged with vadr_B[2]                                                                                      ;
; vadr_C[3]                                       ; Merged with vadr_B[3]                                                                                      ;
; vadr_C[4]                                       ; Merged with vadr_B[4]                                                                                      ;
; vadr_C[5]                                       ; Merged with vadr_B[5]                                                                                      ;
; vadr_C[6]                                       ; Merged with vadr_B[6]                                                                                      ;
; vadr_C[7]                                       ; Merged with vadr_B[7]                                                                                      ;
; vadr_C[8]                                       ; Merged with vadr_B[8]                                                                                      ;
; vadr_C[9]                                       ; Merged with vadr_B[9]                                                                                      ;
; vadr_C[10]                                      ; Merged with vadr_B[10]                                                                                     ;
; vadr_C[11]                                      ; Merged with vadr_B[11]                                                                                     ;
; vadr_C[12]                                      ; Merged with vadr_B[12]                                                                                     ;
; vadr_C[13]                                      ; Merged with vadr_B[13]                                                                                     ;
; vadr_C[14]                                      ; Merged with vadr_B[14]                                                                                     ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[28]~66  ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[0] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[30]~68  ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated|address_reg_b[1] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]~0    ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                     ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]~38   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                     ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]~76   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[0]                                                     ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~40   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[2]~2                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~42   ; Merged with RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[4]~4                                                   ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[28]~104 ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[0] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[30]~106 ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated|address_reg_b[1] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[28]     ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[0] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[30]     ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated|address_reg_b[1] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[28]~28  ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[0] ;
; RAM_CLEAN_2:RAM_inst_M|ram_0__6__bypass[30]~30  ; Merged with RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|address_reg_b[1] ;
; Cb_Data2[7]                                     ; Merged with Cb_Data1[7]                                                                                    ;
; Cb_Data2[6]                                     ; Merged with Cb_Data1[6]                                                                                    ;
; Cb_Data2[5]                                     ; Merged with Cb_Data1[5]                                                                                    ;
; Cb_Data2[4]                                     ; Merged with Cb_Data1[4]                                                                                    ;
; Cb_Data2[3]                                     ; Merged with Cb_Data1[3]                                                                                    ;
; Cb_Data2[2]                                     ; Merged with Cb_Data1[2]                                                                                    ;
; Cb_Data2[1]                                     ; Merged with Cb_Data1[1]                                                                                    ;
; Cb_Data2[0]                                     ; Merged with Cb_Data1[0]                                                                                    ;
; Cr_Data2[7]                                     ; Merged with Cr_Data1[7]                                                                                    ;
; Cr_Data2[6]                                     ; Merged with Cr_Data1[6]                                                                                    ;
; Cr_Data2[5]                                     ; Merged with Cr_Data1[5]                                                                                    ;
; Cr_Data2[4]                                     ; Merged with Cr_Data1[4]                                                                                    ;
; Cr_Data2[3]                                     ; Merged with Cr_Data1[3]                                                                                    ;
; Cr_Data2[2]                                     ; Merged with Cr_Data1[2]                                                                                    ;
; Cr_Data2[1]                                     ; Merged with Cr_Data1[1]                                                                                    ;
; Cr_Data2[0]                                     ; Merged with Cr_Data1[0]                                                                                    ;
; B1_int[6]                                       ; Merged with A_int[5]                                                                                       ;
; B1_int[5]                                       ; Merged with A_int[4]                                                                                       ;
; A_int[0]                                        ; Merged with A_int[4]                                                                                       ;
; C_int[3]                                        ; Merged with A_int[4]                                                                                       ;
; B1_int[1]                                       ; Merged with A_int[4]                                                                                       ;
; X_int[0]                                        ; Merged with A_int[4]                                                                                       ;
; B1_int[3]                                       ; Merged with A_int[4]                                                                                       ;
; C_int[1]                                        ; Merged with A_int[4]                                                                                       ;
; A_int[2]                                        ; Merged with A_int[4]                                                                                       ;
; X_int[2]                                        ; Merged with A_int[4]                                                                                       ;
; B2_int[0,1]                                     ; Merged with A_int[4]                                                                                       ;
; B1_int[4]                                       ; Merged with A_int[4]                                                                                       ;
; A_int[3]                                        ; Merged with A_int[4]                                                                                       ;
; C_int[2]                                        ; Merged with A_int[4]                                                                                       ;
; B1_int[2]                                       ; Merged with A_int[4]                                                                                       ;
; C_int[0]                                        ; Merged with A_int[4]                                                                                       ;
; B1_int[0]                                       ; Merged with A_int[4]                                                                                       ;
; A_int[1]                                        ; Merged with A_int[4]                                                                                       ;
; B2_int[3]                                       ; Merged with A_int[4]                                                                                       ;
; X_int[1]                                        ; Merged with A_int[4]                                                                                       ;
; C_int[6]                                        ; Merged with B2_int[6]                                                                                      ;
; C_int[5]                                        ; Merged with B2_int[5]                                                                                      ;
; C_int[4]                                        ; Merged with B2_int[4]                                                                                      ;
; DELTA[9..30]                                    ; Merged with DELTA[31]                                                                                      ;
; B2_int[2]                                       ; Merged with A_int[4]                                                                                       ;
; A_int[4]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; C_MAX[31]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; C_MIN[31]                                       ; Stuck at GND due to stuck port data_in                                                                     ;
; DELTA[31]                                       ; Merged with DELTA[8]                                                                                       ;
; X_int[3]                                        ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 419         ;                                                                                                            ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 428   ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 299   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 237   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vpo_wrxd3                              ; 5       ;
; vpo_wrxd1                              ; 6       ;
; cs[0]                                  ; 5       ;
; vpo_wrxd2                              ; 1       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------+
; Registers Added for RAM Pass-Through Logic     ;
+----------------------+-------------------------+
; Register Name        ; RAM Name                ;
+----------------------+-------------------------+
; ram_0__6__bypass[0]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[1]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[2]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[3]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[4]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[5]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[6]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[7]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[8]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[9]  ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[10] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[11] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[12] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[13] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[14] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[15] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[16] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[17] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[18] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[19] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[20] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[21] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[22] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[23] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[24] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[25] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[26] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[27] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[28] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[29] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[30] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[31] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[32] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[33] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[34] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[35] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[36] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[37] ; altsyncram:ram[0][6]__1 ;
; ram_0__6__bypass[0]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[1]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[2]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[3]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[4]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[5]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[6]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[7]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[8]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[9]  ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[10] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[11] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[12] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[13] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[14] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[15] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[16] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[17] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[18] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[19] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[20] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[21] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[22] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[23] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[24] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[25] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[26] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[27] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[28] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[29] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[30] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[31] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[32] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[33] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[34] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[35] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[36] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[37] ; altsyncram:ram[0][6]__2 ;
; ram_0__6__bypass[0]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[1]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[2]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[3]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[4]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[5]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[6]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[7]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[8]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[9]  ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[10] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[11] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[12] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[13] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[14] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[15] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[16] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[17] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[18] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[19] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[20] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[21] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[22] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[23] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[24] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[25] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[26] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[27] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[28] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[29] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[30] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[31] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[32] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[33] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[34] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[35] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[36] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[37] ; altsyncram:ram[0][6]__3 ;
; ram_0__6__bypass[0]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[1]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[2]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[3]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[4]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[5]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[6]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[7]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[8]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[9]  ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[10] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[11] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[12] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[13] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[14] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[15] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[16] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[17] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[18] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[19] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[20] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[21] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[22] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[23] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[24] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[25] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[26] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[27] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[28] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[29] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[30] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[31] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[32] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[33] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[34] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[35] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[36] ; altsyncram:ram[0][6]__4 ;
; ram_0__6__bypass[37] ; altsyncram:ram[0][6]__4 ;
+----------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                         ;
+--------------------------------------------+----------------------------------+------+
; Register Name                              ; Megafunction                     ; Type ;
+--------------------------------------------+----------------------------------+------+
; RAM_CLEAN_2:RAM_inst_M|ram[0..21599][0..6] ; RAM_CLEAN_2:RAM_inst_M|ram_rtl_0 ; RAM  ;
+--------------------------------------------+----------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |FPGA_Processing|H_DIFF[0]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_Processing|MAX[0]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_Processing|C_MAX[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FPGA_Processing|H_DATA[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FPGA_Processing|H_DATA[7]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_Processing|C_MIN[6]   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |FPGA_Processing|X_int[4]   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |FPGA_Processing|vdata_C[4] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |FPGA_Processing|vadr[6]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FPGA_Processing|ns         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|R8[4]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|G8[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|B8[2]      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FPGA_Processing|vadr_B     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2|altsyncram_u6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3|altsyncram_u6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4|altsyncram_u6h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0|altsyncram_29d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0|altsyncram_4ad1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FPGA_Processing ;
+----------------+---------+------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                 ;
+----------------+---------+------------------------------------------------------+
; s0             ; 0000001 ; Unsigned Binary                                      ;
; s1             ; 0000010 ; Unsigned Binary                                      ;
; s2             ; 0000100 ; Unsigned Binary                                      ;
; s3             ; 0001000 ; Unsigned Binary                                      ;
; s4             ; 0010000 ; Unsigned Binary                                      ;
; s5             ; 0100000 ; Unsigned Binary                                      ;
; s6             ; 1000000 ; Unsigned Binary                                      ;
+----------------+---------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 100                   ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 27                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_59g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 7                    ; Untyped                         ;
; WIDTHAD_A                          ; 15                   ; Untyped                         ;
; NUMWORDS_A                         ; 32768                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 7                    ; Untyped                         ;
; WIDTHAD_B                          ; 15                   ; Untyped                         ;
; NUMWORDS_B                         ; 32768                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_u6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 7                    ; Untyped                         ;
; WIDTHAD_A                          ; 15                   ; Untyped                         ;
; NUMWORDS_A                         ; 32768                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 7                    ; Untyped                         ;
; WIDTHAD_B                          ; 15                   ; Untyped                         ;
; NUMWORDS_B                         ; 32768                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_u6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 7                    ; Untyped                         ;
; WIDTHAD_A                          ; 15                   ; Untyped                         ;
; NUMWORDS_A                         ; 32768                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 7                    ; Untyped                         ;
; WIDTHAD_B                          ; 15                   ; Untyped                         ;
; NUMWORDS_B                         ; 32768                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_u6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 7                    ; Untyped                         ;
; WIDTHAD_A                          ; 15                   ; Untyped                         ;
; NUMWORDS_A                         ; 32768                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 7                    ; Untyped                         ;
; WIDTHAD_B                          ; 15                   ; Untyped                         ;
; NUMWORDS_B                         ; 32768                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_u6h1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 7                    ; Untyped                       ;
; WIDTHAD_A                          ; 15                   ; Untyped                       ;
; NUMWORDS_A                         ; 21600                ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 7                    ; Untyped                       ;
; WIDTHAD_B                          ; 15                   ; Untyped                       ;
; NUMWORDS_B                         ; 21600                ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_29d1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 7                    ; Untyped                          ;
; WIDTHAD_A                          ; 15                   ; Untyped                          ;
; NUMWORDS_A                         ; 32768                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 7                    ; Untyped                          ;
; WIDTHAD_B                          ; 15                   ; Untyped                          ;
; NUMWORDS_B                         ; 32768                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_4ad1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_BUFF:RAM_inst_B|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                    ;
; LPM_WIDTHD             ; 15             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ncm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0po ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6ft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6ft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult6                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6ft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult8                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult9                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 21           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_dft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 7                                              ;
; Entity Instance                           ; RAM:RAM_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 65536                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 7                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 7                                              ;
;     -- NUMWORDS_B                         ; 32768                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 7                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 7                                              ;
;     -- NUMWORDS_B                         ; 32768                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 7                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 7                                              ;
;     -- NUMWORDS_B                         ; 32768                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 7                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 7                                              ;
;     -- NUMWORDS_B                         ; 32768                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
; Entity Instance                           ; RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 7                                              ;
;     -- NUMWORDS_A                         ; 21600                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 7                                              ;
;     -- NUMWORDS_B                         ; 21600                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 7                                              ;
;     -- NUMWORDS_A                         ; 32768                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 7                                              ;
;     -- NUMWORDS_B                         ; 32768                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 6              ;
; Entity Instance                       ; lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 21             ;
;     -- LPM_WIDTHP                     ; 30             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 21             ;
;     -- LPM_WIDTHP                     ; 30             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 21             ;
;     -- LPM_WIDTHP                     ; 30             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult8 ;
;     -- LPM_WIDTHA                     ; 7              ;
;     -- LPM_WIDTHB                     ; 21             ;
;     -- LPM_WIDTHP                     ; 28             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult9 ;
;     -- LPM_WIDTHA                     ; 10             ;
;     -- LPM_WIDTHB                     ; 21             ;
;     -- LPM_WIDTHP                     ; 31             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 21             ;
;     -- LPM_WIDTHP                     ; 29             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:51     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jul 26 01:30:31 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 4 design units, including 4 entities, in source file fpga_processing.v
    Info (12023): Found entity 1: RAM_CLEAN_2
    Info (12023): Found entity 2: RAM_BRIDGE
    Info (12023): Found entity 3: RAM_BUFF
    Info (12023): Found entity 4: FPGA_Processing
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "FPGA_Processing" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(350): object "SHV565" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(465): object "ROY" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(466): object "ROYBK" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(467): object "GY" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(468): object "GYO" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(469): object "GYOBK" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FPGA_Processing.v(470): object "BBK" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(238): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(239): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(240): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(241): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(242): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(246): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(247): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(248): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(249): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(250): truncated value with size 32 to match size of target (21)
Warning (10235): Verilog HDL Always Construct warning at FPGA_Processing.v(696): variable "vdd" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10766): Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(696): ignoring full_case attribute on case statement with explicit default case item
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "27"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:RAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:RAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf
    Info (12023): Found entity 1: altsyncram_59g1
Info (12128): Elaborating entity "altsyncram_59g1" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|decode_rsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob
Info (12128): Elaborating entity "mux_qob" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_59g1:auto_generated|mux_qob:mux2"
Info (12128): Elaborating entity "RAM_CLEAN_2" for hierarchy "RAM_CLEAN_2:RAM_inst_M"
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(39): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(45): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(46): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(47): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(48): truncated value with size 32 to match size of target (15)
Warning (276020): Inferred RAM node "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1"
Info (12130): Elaborated megafunction instantiation "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1"
Info (12133): Instantiated megafunction "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6h1.tdf
    Info (12023): Found entity 1: altsyncram_u6h1
Info (12128): Elaborating entity "altsyncram_u6h1" for hierarchy "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa
Info (12128): Elaborating entity "decode_msa" for hierarchy "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|decode_msa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf
    Info (12023): Found entity 1: mux_7nb
Info (12128): Elaborating entity "mux_7nb" for hierarchy "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram[0][6]__1|altsyncram_u6h1:auto_generated|mux_7nb:mux3"
Info (12128): Elaborating entity "RAM_BUFF" for hierarchy "RAM_BUFF:RAM_inst_B"
Warning (10230): Verilog HDL assignment warning at FPGA_Processing.v(100): truncated value with size 32 to match size of target (15)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "vmem_data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "vmem_data[5]" feeding internal logic into a wire
Warning (276027): Inferred dual-clock RAM node "RAM_BUFF:RAM_inst_B|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "RAM_CLEAN_2:RAM_inst_M|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_BUFF:RAM_inst_B|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 21600
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 21600
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM_CLEAN_2:RAM_inst_M|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RAM_BUFF:RAM_inst_B|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RAM_CLEAN_2:RAM_inst_M|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RAM_CLEAN_2:RAM_inst_M|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7"
Info (12130): Elaborated megafunction instantiation "RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM_BUFF:RAM_inst_B|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "21600"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "21600"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_29d1.tdf
    Info (12023): Found entity 1: altsyncram_29d1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb
Info (12130): Elaborated megafunction instantiation "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM_CLEAN_2:RAM_inst_M|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ad1.tdf
    Info (12023): Found entity 1: altsyncram_4ad1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a
Info (12130): Elaborated megafunction instantiation "RAM_BUFF:RAM_inst_B|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "RAM_BUFF:RAM_inst_B|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ncm.tdf
    Info (12023): Found entity 1: lpm_divide_ncm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf
    Info (12023): Found entity 1: alt_u_div_caf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "RAM_CLEAN_2:RAM_inst_M|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1"
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0po.tdf
    Info (12023): Found entity 1: lpm_divide_0po
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_f7f.tdf
    Info (12023): Found entity 1: alt_u_div_f7f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf
    Info (12023): Found entity 1: lpm_abs_6v9
Info (12130): Elaborated megafunction instantiation "RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0"
Info (12133): Instantiated megafunction "RAM_CLEAN_2:RAM_inst_M|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5"
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6ft.tdf
    Info (12023): Found entity 1: mult_6ft
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult6"
Info (12133): Instantiated megafunction "lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult8"
Info (12133): Instantiated megafunction "lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bft.tdf
    Info (12023): Found entity 1: mult_bft
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult9"
Info (12133): Instantiated megafunction "lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf
    Info (12023): Found entity 1: mult_fgt
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7"
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "21"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_dft.tdf
    Info (12023): Found entity 1: mult_dft
Info (13014): Ignored 109 buffer(s)
    Info (13016): Ignored 67 CARRY_SUM buffer(s)
    Info (13019): Ignored 42 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/output_files/SoC_Brain.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "vpo[0]"
    Warning (15610): No output dependent on input pin "vpo[1]"
    Warning (15610): No output dependent on input pin "vpo[2]"
    Warning (15610): No output dependent on input pin "vpo[3]"
    Warning (15610): No output dependent on input pin "vpo[4]"
    Warning (15610): No output dependent on input pin "vpo[5]"
    Warning (15610): No output dependent on input pin "vpo[6]"
    Warning (15610): No output dependent on input pin "vpo[7]"
Info (21057): Implemented 5426 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5057 logic cells
    Info (21064): Implemented 289 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 19 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 5797 megabytes
    Info: Processing ended: Thu Jul 26 01:33:00 2018
    Info: Elapsed time: 00:02:29
    Info: Total CPU time (on all processors): 00:02:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kobot/Documents/GitHub/SoC_Brain/fpga/output_files/SoC_Brain.map.smsg.


