// Seed: 426952659
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input supply1 id_5
    , id_15,
    input tri id_6,
    output wire id_7,
    input wor id_8,
    input tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    output wand id_12,
    output supply0 id_13
);
  assign id_12 = id_11;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  logic id_16;
  ;
  wire id_17;
  assign id_10 = -1;
endmodule
