
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -1.89

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.r0.out[31]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[0][31]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.r0.out[31]$_SDFF_PP0_/CK (DFF_X1)
     1    2.23    0.01    0.06    0.06 ^ u0.r0.out[31]$_SDFF_PP0_/QN (DFF_X1)
                                         _00439_ (net)
                  0.01    0.00    0.06 ^ _15973_/A (XNOR2_X1)
     2    3.81    0.01    0.02    0.08 v _15973_/ZN (XNOR2_X1)
                                         _06794_ (net)
                  0.01    0.00    0.08 v _16111_/B1 (AOI21_X1)
     1    1.14    0.01    0.02    0.11 ^ _16111_/ZN (AOI21_X1)
                                         _00313_ (net)
                  0.01    0.00    0.11 ^ u0.w[0][31]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[0][31]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   27.84    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.00    0.00    0.16 ^ _15332_/A (BUF_X32)
     8   51.35    0.01    0.02    0.18 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.18 ^ _15341_/A (BUF_X32)
     6   47.75    0.01    0.02    0.20 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.20 ^ _15342_/A (BUF_X32)
     6   46.04    0.01    0.02    0.22 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.00    0.22 ^ _15462_/A (BUF_X32)
     5   13.63    0.00    0.02    0.24 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.00    0.00    0.24 ^ _15600_/A1 (NOR2_X4)
     1    0.90    0.01    0.01    0.25 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.25 v _15605_/B (MUX2_X1)
     1    5.59    0.01    0.07    0.31 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.01    0.00    0.31 v _15606_/A1 (NOR2_X4)
     7   18.10    0.03    0.04    0.35 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.35 ^ _16631_/A (BUF_X8)
     6   25.00    0.01    0.03    0.38 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.38 ^ _16632_/A (BUF_X16)
     7   59.40    0.01    0.03    0.41 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.41 ^ _16633_/A (BUF_X32)
     5   16.19    0.01    0.02    0.43 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.43 ^ _29564_/B (HA_X1)
     1    3.40    0.03    0.05    0.48 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.48 ^ _16684_/A (BUF_X4)
     5   26.75    0.02    0.04    0.52 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.52 ^ _16691_/A (INV_X8)
     9   18.45    0.01    0.01    0.53 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.53 v _16692_/A (OAI21_X4)
     6   11.45    0.02    0.02    0.55 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.02    0.00    0.55 ^ _16920_/A (OAI21_X2)
     2    2.35    0.01    0.02    0.58 v _16920_/ZN (OAI21_X2)
                                         _07659_ (net)
                  0.01    0.00    0.58 v _17085_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.63 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.63 v _17086_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.69 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.69 v _17092_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.74 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.74 v _17093_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.80 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.80 v _17120_/A (MUX2_X1)
     1    1.06    0.01    0.06    0.85 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.85 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.85   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   27.84    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.00    0.00    0.16 ^ _15332_/A (BUF_X32)
     8   51.35    0.01    0.02    0.18 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.18 ^ _15341_/A (BUF_X32)
     6   47.75    0.01    0.02    0.20 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.20 ^ _15342_/A (BUF_X32)
     6   46.04    0.01    0.02    0.22 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.00    0.22 ^ _15462_/A (BUF_X32)
     5   13.63    0.00    0.02    0.24 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.00    0.00    0.24 ^ _15600_/A1 (NOR2_X4)
     1    0.90    0.01    0.01    0.25 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.25 v _15605_/B (MUX2_X1)
     1    5.59    0.01    0.07    0.31 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.01    0.00    0.31 v _15606_/A1 (NOR2_X4)
     7   18.10    0.03    0.04    0.35 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.35 ^ _16631_/A (BUF_X8)
     6   25.00    0.01    0.03    0.38 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.38 ^ _16632_/A (BUF_X16)
     7   59.40    0.01    0.03    0.41 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.41 ^ _16633_/A (BUF_X32)
     5   16.19    0.01    0.02    0.43 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.43 ^ _29564_/B (HA_X1)
     1    3.40    0.03    0.05    0.48 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.48 ^ _16684_/A (BUF_X4)
     5   26.75    0.02    0.04    0.52 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.52 ^ _16691_/A (INV_X8)
     9   18.45    0.01    0.01    0.53 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.53 v _16692_/A (OAI21_X4)
     6   11.45    0.02    0.02    0.55 ^ _16692_/ZN (OAI21_X4)
                                         _07434_ (net)
                  0.02    0.00    0.55 ^ _16920_/A (OAI21_X2)
     2    2.35    0.01    0.02    0.58 v _16920_/ZN (OAI21_X2)
                                         _07659_ (net)
                  0.01    0.00    0.58 v _17085_/B (MUX2_X1)
     1    0.90    0.01    0.06    0.63 v _17085_/Z (MUX2_X1)
                                         _07821_ (net)
                  0.01    0.00    0.63 v _17086_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.69 v _17086_/Z (MUX2_X1)
                                         _07822_ (net)
                  0.01    0.00    0.69 v _17092_/A (MUX2_X1)
     1    0.90    0.01    0.06    0.74 v _17092_/Z (MUX2_X1)
                                         _07828_ (net)
                  0.01    0.00    0.74 v _17093_/B (MUX2_X1)
     1    0.91    0.01    0.06    0.80 v _17093_/Z (MUX2_X1)
                                         _07829_ (net)
                  0.01    0.00    0.80 v _17120_/A (MUX2_X1)
     1    1.06    0.01    0.06    0.85 v _17120_/Z (MUX2_X1)
                                         _00014_ (net)
                  0.01    0.00    0.85 v u0.u1.d[6]$_DFF_P_/D (DFF_X1)
                                  0.85   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.22e-03   7.21e-04   4.44e-05   9.98e-03   3.2%
Combinational          1.64e-01   1.37e-01   5.04e-04   3.02e-01  96.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.73e-01   1.38e-01   5.48e-04   3.12e-01 100.0%
                          55.5%      44.3%       0.2%
