# uni-vhdl-coursework
VHDL simulation for peak detection system including peak detector, data source and communication links
The following files are for the command processor block shown in the block_detector.png file. Simulation was succesfull, however implementation onto an fpga board was not carried out.
