$date
	Sun Oct 23 00:04:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#154398
b10001 &
b10001 %
1$
b10001 !
1"
#154399
0"
#154402
b110100 &
b110100 %
#154406
b11010 &
b11010 %
#154410
b1101 &
b1101 %
#154414
b101000 &
b101000 %
#154418
b10100 &
b10100 %
#154422
b1010 &
b1010 %
#154426
b101 &
b101 %
#154430
b10000 &
b10000 %
#154434
b1000 &
b1000 %
#154438
b100 &
b100 %
#154442
b10 &
b10 %
#154446
b1 &
1#
b1 %
#154450
b0 &
b0 %
0#
0$
#1083758
b10101 &
b10101 %
1$
b10101 !
1"
#1083759
0"
#1083762
b1000000 &
b1000000 %
#1083766
b100000 &
b100000 %
#1083770
b10000 &
b10000 %
#1083774
b1000 &
b1000 %
#1083778
b100 &
b100 %
#1083782
b10 &
b10 %
#1083786
b1 &
b1 %
1#
#1083790
b0 &
0#
b0 %
0$
#2088916
b1000 !
1"
#2088918
b1000 &
b1000 %
1$
#2088919
0"
#2088922
b100 &
b100 %
#2088926
b10 &
b10 %
#2088930
b1 &
b1 %
1#
#2088934
b0 &
0#
b0 %
0$
#4500012
