// Seed: 3810958815
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  id_3 :
  assert property (@(posedge -1 or posedge id_3) id_1) $display(id_3);
  module_2 modCall_1 (id_3);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4
);
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output supply0 id_0
);
  wand id_2;
  tri0 id_3 = 1;
  assign id_0 = id_2;
  assign module_0.type_0 = 0;
  wire id_4 = 1'h0;
  wire id_5;
endmodule
