==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 380 ; free virtual = 3954
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 380 ; free virtual = 3954
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 352.352 ; gain = 0.289 ; free physical = 373 ; free virtual = 3947
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 352.352 ; gain = 0.289 ; free physical = 368 ; free virtual = 3943
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 344 ; free virtual = 3919
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 342 ; free virtual = 3918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Fifo_input' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.43 seconds; current allocated memory: 78.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 79.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_user_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_user_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/nearly_full_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'nearly_full_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/empty_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'empty_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Fifo_input' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_data_V' to 'Fifo_input_queue_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_keep_V' to 'Fifo_input_queue_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_user_V' to 'Fifo_input_queue_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_last_V' to 'Fifo_input_queue_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_input'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 79.461 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_cud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_eOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 339 ; free virtual = 3917
INFO: [SYSC 207-301] Generating SystemC RTL for Fifo_input.
INFO: [VHDL 208-304] Generating VHDL RTL for Fifo_input.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 328 ; free virtual = 3940
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 328 ; free virtual = 3940
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 352.352 ; gain = 0.293 ; free physical = 321 ; free virtual = 3934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:91) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 352.352 ; gain = 0.293 ; free physical = 317 ; free virtual = 3930
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:91) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 480.059 ; gain = 128.000 ; free physical = 292 ; free virtual = 3907
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 480.059 ; gain = 128.000 ; free physical = 291 ; free virtual = 3905
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Fifo_input' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.29 seconds; current allocated memory: 78.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 79.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_user_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_user_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/nearly_full_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'nearly_full_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/empty_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'empty_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Fifo_input' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_data_V' to 'Fifo_input_queue_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_keep_V' to 'Fifo_input_queue_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_user_V' to 'Fifo_input_queue_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_last_V' to 'Fifo_input_queue_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_input'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 79.638 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_cud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_eOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 480.059 ; gain = 128.000 ; free physical = 287 ; free virtual = 3903
INFO: [SYSC 207-301] Generating SystemC RTL for Fifo_input.
INFO: [VHDL 208-304] Generating VHDL RTL for Fifo_input.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 514 ; free virtual = 3935
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 514 ; free virtual = 3935
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 352.355 ; gain = 0.293 ; free physical = 506 ; free virtual = 3929
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:91) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 352.355 ; gain = 0.293 ; free physical = 502 ; free virtual = 3925
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:72) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:91) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 477 ; free virtual = 3901
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 476 ; free virtual = 3899
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Fifo_input' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.12 seconds; current allocated memory: 78.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 79.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_user_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_user_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/nearly_full_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'nearly_full_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/empty_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'empty_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Fifo_input' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_data_V' to 'Fifo_input_queue_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_keep_V' to 'Fifo_input_queue_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_user_V' to 'Fifo_input_queue_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_last_V' to 'Fifo_input_queue_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_input'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 79.626 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_cud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_eOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 473 ; free virtual = 3898
INFO: [SYSC 207-301] Generating SystemC RTL for Fifo_input.
INFO: [VHDL 208-304] Generating VHDL RTL for Fifo_input.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 512 ; free virtual = 3933
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 512 ; free virtual = 3933
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 352.355 ; gain = 0.293 ; free physical = 505 ; free virtual = 3926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:88) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 352.355 ; gain = 0.293 ; free physical = 500 ; free virtual = 3922
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo_input' (Output_port_lookup/Fifo.cpp:88) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 475 ; free virtual = 3898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 474 ; free virtual = 3897
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Fifo_input' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.84 seconds; current allocated memory: 78.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 79.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_user_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_user_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/dout_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/nearly_full_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'nearly_full_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Fifo_input/empty_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'empty_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Fifo_input' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_data_V' to 'Fifo_input_queue_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_keep_V' to 'Fifo_input_queue_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_user_V' to 'Fifo_input_queue_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_input_queue_buffer_last_V' to 'Fifo_input_queue_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_input'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 79.566 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_cud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_dEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_input_queue_eOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 480.062 ; gain = 128.000 ; free physical = 471 ; free virtual = 3895
INFO: [SYSC 207-301] Generating SystemC RTL for Fifo_input.
INFO: [VHDL 208-304] Generating VHDL RTL for Fifo_input.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 583 ; free virtual = 3926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 583 ; free virtual = 3926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 480.875 ; gain = 128.816 ; free physical = 558 ; free virtual = 3904
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 480.875 ; gain = 128.816 ; free physical = 544 ; free virtual = 3891
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:41:3)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 480.875 ; gain = 128.816 ; free physical = 510 ; free virtual = 3858
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 489 ; free virtual = 3838
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.72 seconds; current allocated memory: 136.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 136.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 138.045 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 139.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 139.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 139.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 140.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 143.234 MB.
INFO: [HLS 200-10] ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 175 ; free virtual = 3567
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 175 ; free virtual = 3567
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 480.871 ; gain = 128.812 ; free physical = 150 ; free virtual = 3545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 480.871 ; gain = 128.812 ; free physical = 136 ; free virtual = 3532
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:41:3)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 480.871 ; gain = 128.812 ; free physical = 102 ; free virtual = 3499
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 123 ; free virtual = 3482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.25 seconds; current allocated memory: 135.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 135.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 137.695 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 139.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 139.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 139.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 140.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 143.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 242 ; free virtual = 3686
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 242 ; free virtual = 3686
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 480.875 ; gain = 128.812 ; free physical = 217 ; free virtual = 3664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 480.875 ; gain = 128.812 ; free physical = 203 ; free virtual = 3651
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:83) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:31)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 480.875 ; gain = 128.812 ; free physical = 168 ; free virtual = 3618
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 147 ; free virtual = 3597
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.85 seconds; current allocated memory: 136.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 136.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 138.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 140.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 140.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 140.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 140.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 544 ; free virtual = 3604
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 544 ; free virtual = 3604
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 480.875 ; gain = 128.812 ; free physical = 519 ; free virtual = 3583
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:01:30 . Memory (MB): peak = 480.875 ; gain = 128.812 ; free physical = 505 ; free virtual = 3569
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:83) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:31)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:32 . Memory (MB): peak = 480.875 ; gain = 128.812 ; free physical = 470 ; free virtual = 3536
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 449 ; free virtual = 3515
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.92 seconds; current allocated memory: 136.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 138.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 140.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 140.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 140.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 140.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 144.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:11 ; elapsed = 00:01:40 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 215 ; free virtual = 3455
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:11 ; elapsed = 00:01:40 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 215 ; free virtual = 3455
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 481.027 ; gain = 128.965 ; free physical = 180 ; free virtual = 3429
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:92) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:44 . Memory (MB): peak = 481.027 ; gain = 128.965 ; free physical = 170 ; free virtual = 3420
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:92) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 481.027 ; gain = 128.965 ; free physical = 133 ; free virtual = 3385
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 123 ; free virtual = 3375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Input_fifo' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.64 seconds; current allocated memory: 128.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 128.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 129.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_data_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_keep_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_user_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_last_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/nearly_full_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/empty_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Input_fifo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 130.778 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qucud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qudEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_queOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:49 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 118 ; free virtual = 3378
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 202 ; free virtual = 3464
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 202 ; free virtual = 3464
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 481.023 ; gain = 128.965 ; free physical = 174 ; free virtual = 3440
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:91) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 481.023 ; gain = 128.965 ; free physical = 160 ; free virtual = 3427
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:79) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:91) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:38 . Memory (MB): peak = 481.023 ; gain = 128.965 ; free physical = 124 ; free virtual = 3392
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 114 ; free virtual = 3382
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Input_fifo' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.81 seconds; current allocated memory: 128.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 128.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 128.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 129.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 129.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_user_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_user_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/nearly_full_V' to 'ap_none'.
WARNING==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 215 ; free virtual = 3393
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 215 ; free virtual = 3393
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 481.023 ; gain = 128.965 ; free physical = 186 ; free virtual = 3368
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 481.023 ; gain = 128.965 ; free physical = 171 ; free virtual = 3354
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:38 . Memory (MB): peak = 481.023 ; gain = 128.965 ; free physical = 137 ; free virtual = 3321
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 126 ; free virtual = 3311
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Input_fifo' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.76 seconds; current allocated memory: 128.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 128.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 129.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 129.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_data_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_data_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_keep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_keep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_user_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_user_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_last_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_last_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:12 ; elapsed = 00:01:58 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 451 ; free virtual = 3157
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:12 ; elapsed = 00:01:58 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 451 ; free virtual = 3157
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:02:00 . Memory (MB): peak = 481.059 ; gain = 129.000 ; free physical = 426 ; free virtual = 3136
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:02:01 . Memory (MB): peak = 481.059 ; gain = 129.000 ; free physical = 407 ; free virtual = 3118
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:38)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:02:04 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 348 ; free virtual = 3061
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:02:09 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 277 ; free virtual = 2991
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 128.88 seconds; current allocated memory: 173.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 173.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 175.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 176.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 177.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 177.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 177.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 177.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 177.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 177.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 178.226 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 420 ; free virtual = 3148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 420 ; free virtual = 3148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:35 . Memory (MB): peak = 481.059 ; gain = 129.000 ; free physical = 389 ; free virtual = 3121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 481.059 ; gain = 129.000 ; free physical = 369 ; free virtual = 3102
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:38)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:38 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 328 ; free virtual = 3063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:40 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 290 ; free virtual = 3026
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.06 seconds; current allocated memory: 173.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 173.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 175.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 176.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 177.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 177.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 177.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 177.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 177.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 177.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 178.226 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:36 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 321 ; free virtual = 3056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:36 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 321 ; free virtual = 3056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:38 . Memory (MB): peak = 480.992 ; gain = 128.930 ; free physical = 326 ; free virtual = 3065
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:39 . Memory (MB): peak = 480.992 ; gain = 128.930 ; free physical = 308 ; free virtual = 3048
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Combine', detected/extracted 4 process function(s): 
	 'Block__proc51'
	 'eth'
	 'lut'
	 'Dstport_fifo'.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:37)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:41 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 269 ; free virtual = 3011
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:44 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 229 ; free virtual = 2972
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc51' to 'Block_proc51'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.55 seconds; current allocated memory: 176.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 176.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 176.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 176.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 178.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 180.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 180.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 180.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 180.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 181.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 181.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc51'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 181.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 182.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 185.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 191.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dstport_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 192.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/dstport_rd_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/dout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/nearly_full_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'nearly_full_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/empty_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'empty_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/lut_miss_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lut_miss_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/lut_hit_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lut_hit_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Combine' to 'ap_ctrl_hs'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 360 ; free virtual = 3071
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 360 ; free virtual = 3071
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 481.059 ; gain = 129.000 ; free physical = 325 ; free virtual = 3041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:33 . Memory (MB): peak = 481.059 ; gain = 129.000 ; free physical = 302 ; free virtual = 3019
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Combine', detected/extracted 4 process function(s): 
	 'Block__proc51'
	 'eth'
	 'lut'
	 'Dstport_fifo'.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:37)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:14 ; elapsed = 00:01:37 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 238 ; free virtual = 2957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:41 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 197 ; free virtual = 2917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Combine' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc51' to 'Block_proc51'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.48 seconds; current allocated memory: 183.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 183.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 183.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 185.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 186.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 187.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 187.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 187.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 187.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 187.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 188.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc51'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 188.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 189.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 192.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 197.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dstport_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 198.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/valid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/dstport_rd_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/dout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/nearly_full_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'nearly_full_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/empty_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'empty_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/lut_miss_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lut_miss_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'Combine/lut_hit_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'lut_hit_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'Combine' to 'ap_ctrl_hs'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: Output_port_lookup/Output_port_lookup.cpp:125:21
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:23 ; elapsed = 00:02:01 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 350 ; free virtual = 2893
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:23 ; elapsed = 00:02:01 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 350 ; free virtual = 2893
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:25 ; elapsed = 00:02:03 . Memory (MB): peak = 481.250 ; gain = 129.191 ; free physical = 314 ; free virtual = 2862
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
WARNING: [SYNCHK 200-77] The top function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:58) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:26 ; elapsed = 00:02:04 . Memory (MB): peak = 481.250 ; gain = 129.191 ; free physical = 289 ; free virtual = 2839
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'Combine96', detected/extracted 4 process function(s): 
	 'Combine96_Block__proc105'
	 'eth97'
	 'lut98'
	 'Dstport_fifo99'.
INFO: [XFORM 203-712] Applying dataflow to function 'switch_output_port_lookup', detected/extracted 3 process function(s): 
	 'Block__proc110'
	 'Block__proc100'
	 'Combine96'.
INFO: [XFORM 203-602] Inlining function 'Input_fifo95' into 'Block__proc100' (Output_port_lookup/Output_port_lookup.cpp:125) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut98' (Output_port_lookup/lut.cpp:79:5)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:29 ; elapsed = 00:02:12 . Memory (MB): peak = 544.934 ; gain = 192.875 ; free physical = 221 ; free virtual = 2774
WARNING: [XFORM 203-631] Renaming function 'Combine96_Block__proc105' to 'Combine96_Block__pro' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:02:15 . Memory (MB): peak = 544.934 ; gain = 192.875 ; free physical = 163 ; free virtual = 2717
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc110' to 'Block_proc110'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc100' to 'Block_proc100'.
WARNING: [SYN 201-103] Legalizing function name 'Combine96_Block__pro' to 'Combine96_Block_pro'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 135.63 seconds; current allocated memory: 234.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 235.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 235.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 235.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 235.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 235.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine96_Block_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 235.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 236.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 236.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 236.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 236.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 236.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 236.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 236.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dstport_fifo99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 236.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 237.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 237.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 237.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 237.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 238.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc110'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 238.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 239.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc100'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 240.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine96_Block_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Combine96_Block_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 240.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth97'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 241.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut98'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 242.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 243.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dstport_fifo99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dstport_fifo99'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 243.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Combine96'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 244.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'switch_output_port_lookup' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_A' is changed to 'fifo_w256_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_A' is changed to 'fifo_w128_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tdata_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tkeep_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tuser_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tvalid_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tready_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tlast_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'switch_output_port_lookup'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 246.129 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qucud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qudEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_queOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_uint_8_s_fYi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 's_axis_tdata_V_c_i_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_axis_tuser_V_c_i_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_axis_tlast_V_c_i_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_reload_c_s_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'r_V_1_reload_c_i_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_reload_c1_U(fifo_w1_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dst_mac_V_i_c_i_U(fifo_w48_d2_A)' using Shift Registers.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:15 ; elapsed = 00:03:47 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 372 ; free virtual = 2824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:15 ; elapsed = 00:03:47 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 372 ; free virtual = 2824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:18 ; elapsed = 00:03:53 . Memory (MB): peak = 481.402 ; gain = 129.340 ; free physical = 296 ; free virtual = 2754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:19 ; elapsed = 00:03:55 . Memory (MB): peak = 481.402 ; gain = 129.340 ; free physical = 270 ; free virtual = 2729
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:157) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'dout.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'dout.V' has read and write operations in process function 'Dstport_fifo'.
WARNING: [XFORM 203-713] Reading dataflow channel 'nearly_full.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'nearly_full.V' has read and write operations in process function 'Dstport_fifo'.
WARNING: [XFORM 203-713] Reading dataflow channel 'empty.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'empty.V' has read and write operations in process function 'Dstport_fifo'.
INFO: [XFORM 203-712] Applying dataflow to function 'Combine', detected/extracted 4 process function(s): 
	 'Combine_Block__proc105'
	 'eth'
	 'lut'
	 'Dstport_fifo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:160:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:37)...43 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:04:00 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 223 ; free virtual = 2685
WARNING: [XFORM 203-631] Renaming function 'Combine_Block__proc105' to 'Combine_Block__proc1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:04:03 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 169 ; free virtual = 2633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Combine_Block__proc1' to 'Combine_Block_proc1'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 243.73 seconds; current allocated memory: 228.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 228.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine_Block_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 229.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 229.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 229.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 229.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 231.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 232.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 233.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 233.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 233.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 233.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 233.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 234.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 234.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 234.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 235.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine_Block_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Combine_Block_proc1'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 236.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 237.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 240.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 245.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dstport_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dstport_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 247.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Combine'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 248.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tvalid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tlast_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tlast_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'switch_output_port_lookup' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tready_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'switch_output_port_lookup'.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 249.684 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qucud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qudEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_queOg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_uint_8_s_fYi_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'tdata_V_c_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:20 ; elapsed = 00:04:12 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 391 ; free virtual = 2783
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:20 ; elapsed = 00:04:12 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 391 ; free virtual = 2783
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:22 ; elapsed = 00:04:15 . Memory (MB): peak = 481.402 ; gain = 129.340 ; free physical = 349 ; free virtual = 2746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:23 ; elapsed = 00:04:18 . Memory (MB): peak = 481.402 ; gain = 129.340 ; free physical = 301 ; free virtual = 2704
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:157) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:160:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:04:25 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 228 ; free virtual = 2634
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:28 ; elapsed = 00:04:29 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 170 ; free virtual = 2576
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 270.07 seconds; current allocated memory: 199.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 200.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 200.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 200.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 202.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 203.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 203.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 203.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 204.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 204.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 205.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 206.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 209.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 214.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:16 ; elapsed = 00:04:04 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 369 ; free virtual = 2694
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:16 ; elapsed = 00:04:04 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 369 ; free virtual = 2695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:19 ; elapsed = 00:04:07 . Memory (MB): peak = 481.402 ; gain = 129.344 ; free physical = 326 ; free virtual = 2657
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:20 ; elapsed = 00:04:09 . Memory (MB): peak = 481.402 ; gain = 129.344 ; free physical = 283 ; free virtual = 2617
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:157) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:160:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:04:16 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 211 ; free virtual = 2548
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:04:20 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 173 ; free virtual = 2511
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 260.79 seconds; current allocated memory: 199.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 200.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 200.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 200.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 202.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 203.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 203.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 203.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 204.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 204.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 205.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 206.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 209.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 214.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:18 ; elapsed = 00:04:09 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 439 ; free virtual = 2197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:18 ; elapsed = 00:04:09 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 438 ; free virtual = 2196
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:21 ; elapsed = 00:04:16 . Memory (MB): peak = 481.402 ; gain = 129.344 ; free physical = 367 ; free virtual = 2145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:22 ; elapsed = 00:04:18 . Memory (MB): peak = 481.402 ; gain = 129.344 ; free physical = 331 ; free virtual = 2111
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:138) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:157) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:160:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:04:23 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 298 ; free virtual = 2082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:27 ; elapsed = 00:04:27 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 272 ; free virtual = 2058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 267.97 seconds; current allocated memory: 199.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 200.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 200.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 200.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 202.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 203.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 203.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 203.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 204.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 204.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 205.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 206.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 5.1 seconds; current allocated memory: 209.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 4.44 seconds; current allocated memory: 214.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:40 ; elapsed = 00:02:53 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 314 ; free virtual = 1902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:40 ; elapsed = 00:02:53 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 314 ; free virtual = 1902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:42 ; elapsed = 00:02:57 . Memory (MB): peak = 481.406 ; gain = 129.344 ; free physical = 279 ; free virtual = 1881
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:42 ; elapsed = 00:02:58 . Memory (MB): peak = 481.406 ; gain = 129.344 ; free physical = 250 ; free virtual = 1855
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:140) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:159) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:162:1) in function 'switch_output_port_lookup'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:03:01 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 211 ; free virtual = 1820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:03:02 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 174 ; free virtual = 1784
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.9 seconds; current allocated memory: 199.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 200.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 200.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 200.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 202.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 203.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 203.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 203.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 204.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 204.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 205.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 206.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 209.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 214.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:02:46 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 317 ; free virtual = 1903
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:02:46 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 317 ; free virtual = 1903
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:02:51 . Memory (MB): peak = 481.406 ; gain = 129.344 ; free physical = 249 ; free virtual = 1841
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:02:52 . Memory (MB): peak = 481.406 ; gain = 129.344 ; free physical = 240 ; free virtual = 1833
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:160) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:163:1) in function 'switch_output_port_lookup'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:02:54 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 191 ; free virtual = 1788
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:02:56 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 161 ; free virtual = 1759
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 175.97 seconds; current allocated memory: 199.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 200.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 200.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 202.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 203.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 203.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 203.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 204.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 204.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 205.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 206.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 209.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 214.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:02:48 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 455 ; free virtual = 2415
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:02:48 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 455 ; free virtual = 2415
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:02:51 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 419 ; free virtual = 2391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:02:52 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 390 ; free virtual = 2364
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Input_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:160) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:163:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:02:55 . Memory (MB): peak = 545.410 ; gain = 193.348 ; free physical = 354 ; free virtual = 2332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:02:57 . Memory (MB): peak = 545.410 ; gain = 193.348 ; free physical = 314 ; free virtual = 2293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.26 seconds; current allocated memory: 204.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 205.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 205.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 205.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 207.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 208.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 208.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 208.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 209.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 209.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 210.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 211.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 214.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_uint_8_s_queue_buffer_V' to 'Fifo_ap_uint_8_s_fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-111]  Elapsed time: 4.27 seconds; current allocated memory: 219.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:42 ; elapsed = 00:03:24 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 353 ; free virtual = 1869
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:42 ; elapsed = 00:03:24 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 352 ; free virtual = 1869
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:44 ; elapsed = 00:03:28 . Memory (MB): peak = 481.336 ; gain = 129.273 ; free physical = 283 ; free virtual = 1811
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:44 ; elapsed = 00:03:29 . Memory (MB): peak = 481.336 ; gain = 129.273 ; free physical = 240 ; free virtual = 1768
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:03:31 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 223 ; free virtual = 1753
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:03:31 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 210 ; free virtual = 1741
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Input_fifo' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 211.32 seconds; current allocated memory: 145.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 145.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 145.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 145.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 146.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_data_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_keep_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_user_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_last_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/nearly_full_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/empty_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Input_fifo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 147.710 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qucud_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:40 ; elapsed = 00:02:59 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 382 ; free virtual = 1884
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:40 ; elapsed = 00:02:59 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 382 ; free virtual = 1884
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:03:01 . Memory (MB): peak = 481.359 ; gain = 129.301 ; free physical = 340 ; free virtual = 1847
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:03:01 . Memory (MB): peak = 481.359 ; gain = 129.301 ; free physical = 324 ; free virtual = 1832
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:03:03 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 286 ; free virtual = 1796
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:03:03 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 283 ; free virtual = 1792
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Input_fifo' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 183.53 seconds; current allocated memory: 145.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 145.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 146.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 146.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_data_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_keep_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_user_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_last_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/nearly_full_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/empty_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Input_fifo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 147.961 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qucud_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:02:56 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 439 ; free virtual = 1862
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:02:56 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 439 ; free virtual = 1862
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:02:59 . Memory (MB): peak = 481.430 ; gain = 129.367 ; free physical = 414 ; free virtual = 1843
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:42 ; elapsed = 00:03:01 . Memory (MB): peak = 481.430 ; gain = 129.367 ; free physical = 373 ; free virtual = 1804
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:160) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:163:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:03:03 . Memory (MB): peak = 545.410 ; gain = 193.348 ; free physical = 325 ; free virtual = 1759
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:03:05 . Memory (MB): peak = 545.410 ; gain = 193.348 ; free physical = 272 ; free virtual = 1708
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 184.84 seconds; current allocated memory: 214.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 214.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 214.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 215.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 215.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 217.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 218.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 218.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 218.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 219.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 220.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 221.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 222.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 225.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:02:49 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 319 ; free virtual = 1957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:02:49 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 319 ; free virtual = 1957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:02:53 . Memory (MB): peak = 481.363 ; gain = 129.301 ; free physical = 286 ; free virtual = 1936
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:41 ; elapsed = 00:02:54 . Memory (MB): peak = 481.363 ; gain = 129.301 ; free physical = 242 ; free virtual = 1897
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:02:56 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 193 ; free virtual = 1850
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:02:56 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 186 ; free virtual = 1845
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Input_fifo' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 176.76 seconds; current allocated memory: 145.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 145.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 146.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 146.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 146.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/rd_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_data_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_keep_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_user_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/dout_last_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/nearly_full_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Input_fifo/empty_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Input_fifo' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 147.929 MB.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qubkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Fifo_ap_axis_s_qucud_ram (RAM)' using distributed RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:39 ; elapsed = 00:02:58 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 324 ; free virtual = 1954
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:39 ; elapsed = 00:02:58 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 324 ; free virtual = 1954
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:41 ; elapsed = 00:03:03 . Memory (MB): peak = 481.430 ; gain = 129.367 ; free physical = 258 ; free virtual = 1895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:42 ; elapsed = 00:03:04 . Memory (MB): peak = 481.430 ; gain = 129.367 ; free physical = 231 ; free virtual = 1870
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:160) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Output_port_lookup/Output_port_lookup.cpp:163:1) in function 'switch_output_port_lookup'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:03:08 . Memory (MB): peak = 545.410 ; gain = 193.348 ; free physical = 212 ; free virtual = 1855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:03:09 . Memory (MB): peak = 545.410 ; gain = 193.348 ; free physical = 164 ; free virtual = 1808
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 189.56 seconds; current allocated memory: 214.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 214.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 214.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 215.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 215.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 217.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 218.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 218.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 218.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 219.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 219.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 220.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 221.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 222.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 225.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:21 ; elapsed = 00:04:41 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 319 ; free virtual = 1883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:21 ; elapsed = 00:04:41 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 319 ; free virtual = 1883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:24 ; elapsed = 00:04:47 . Memory (MB): peak = 481.371 ; gain = 129.309 ; free physical = 265 ; free virtual = 1834
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
WARNING: [SYNCHK 200-77] The top function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:70) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:24 ; elapsed = 00:04:49 . Memory (MB): peak = 481.371 ; gain = 129.309 ; free physical = 241 ; free virtual = 1811
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fifo<ap_axis>' into 'Input_fifo' (Output_port_lookup/Fifo.cpp:155) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:04:52 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 206 ; free virtual = 1779
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:04:54 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 200 ; free virtual = 1773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 293.95 seconds; current allocated memory: 147.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 147.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 147.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 148.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'switch_output_port_lookup' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/s_axis_tready_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tdata_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:23 ; elapsed = 00:04:41 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 308 ; free virtual = 1843
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:23 ; elapsed = 00:04:41 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 308 ; free virtual = 1843
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:25 ; elapsed = 00:04:45 . Memory (MB): peak = 481.371 ; gain = 129.309 ; free physical = 290 ; free virtual = 1831
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
WARNING: [SYNCHK 200-77] The top function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:70) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:26 ; elapsed = 00:04:46 . Memory (MB): peak = 481.371 ; gain = 129.309 ; free physical = 272 ; free virtual = 1813
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fifo<ap_axis>' into 'Input_fifo' (Output_port_lookup/Fifo.cpp:155) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:28 ; elapsed = 00:04:50 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 256 ; free virtual = 1799
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:28 ; elapsed = 00:04:51 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 253 ; free virtual = 1796
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 290.92 seconds; current allocated memory: 147.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 147.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 147.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'switch_output_port_lookup' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/s_axis_tready_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tdata_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tkeep_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:21 ; elapsed = 00:04:57 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 387 ; free virtual = 1721
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:21 ; elapsed = 00:04:57 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 387 ; free virtual = 1721
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:24 ; elapsed = 00:04:59 . Memory (MB): peak = 481.359 ; gain = 129.301 ; free physical = 345 ; free virtual = 1684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:24 ; elapsed = 00:05:00 . Memory (MB): peak = 481.359 ; gain = 129.301 ; free physical = 327 ; free virtual = 1667
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:05:03 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 283 ; free virtual = 1625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:05:03 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 268 ; free virtual = 1610
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sth11' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 303.63 seconds; current allocated memory: 157.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 157.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 158.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 158.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 158.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 158.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 160.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/din_data_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/din_keep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/din_user_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/din_last_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/wr_en_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/rd_en_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:22 ; elapsed = 00:04:40 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 367 ; free virtual = 1658
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:22 ; elapsed = 00:04:40 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 367 ; free virtual = 1658
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:24 ; elapsed = 00:04:45 . Memory (MB): peak = 481.359 ; gain = 129.301 ; free physical = 293 ; free virtual = 1589
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:25 ; elapsed = 00:04:46 . Memory (MB): peak = 481.359 ; gain = 129.301 ; free physical = 267 ; free virtual = 1564
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Fifo<ap_axis>' into 'Input_fifo' (Output_port_lookup/Fifo.cpp:155) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:04:49 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 219 ; free virtual = 1519
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:04:50 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 209 ; free virtual = 1509
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sth11' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 290.01 seconds; current allocated memory: 147.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 148.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 148.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 148.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Input_fifo_queue_buffer_data_V' to 'Input_fifo_queue_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Input_fifo_queue_buffer_keep_V' to 'Input_fifo_queue_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Input_fifo_queue_buffer_user_V' to 'Input_fifo_queue_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Input_fifo_queue_buffer_last_V' to 'Input_fifo_queue_eOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 148.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tready_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/dout_data_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/dout_keep_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/dout_user_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/dout_last_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/nearly_full_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/empty_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sth11' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sth11'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 149.791 MB.
INFO: [RTMG 210-278] Implementing memory 'Input_fifo_queue_bkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Input_fifo_queue_cud_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Input_fifo_queue_dEe_ram (RAM)' using block RAMs with power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 1322 ; free virtual = 3899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 1322 ; free virtual = 3900
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:02 ; elapsed = 00:02:25 . Memory (MB): peak = 481.367 ; gain = 129.305 ; free physical = 1279 ; free virtual = 3862
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:03 ; elapsed = 00:02:26 . Memory (MB): peak = 481.367 ; gain = 129.305 ; free physical = 1262 ; free virtual = 3846
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 1223 ; free virtual = 3809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 1210 ; free virtual = 3796
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sth11' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 147.67 seconds; current allocated memory: 155.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 155.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 155.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 155.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 155.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 155.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 156.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 157.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tlast_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 1303 ; free virtual = 3882
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 1303 ; free virtual = 3882
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:01 ; elapsed = 00:02:20 . Memory (MB): peak = 481.367 ; gain = 129.305 ; free physical = 1261 ; free virtual = 3846
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:01 ; elapsed = 00:02:21 . Memory (MB): peak = 481.367 ; gain = 129.305 ; free physical = 1243 ; free virtual = 3829
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 1204 ; free virtual = 3791
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 1191 ; free virtual = 3779
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sth11' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 142.99 seconds; current allocated memory: 155.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 155.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 155.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 155.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 155.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 155.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 156.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 157.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sth11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tready_V' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sth11/s_axis_tlast_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:12 ; elapsed = 00:03:04 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 1258 ; free virtual = 3841
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:12 ; elapsed = 00:03:04 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 1258 ; free virtual = 3841
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:15 ; elapsed = 00:03:06 . Memory (MB): peak = 481.371 ; gain = 129.312 ; free physical = 1215 ; free virtual = 3804
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
WARNING: [SYNCHK 200-77] The top function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:135) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:15 ; elapsed = 00:03:07 . Memory (MB): peak = 481.371 ; gain = 129.312 ; free physical = 1198 ; free virtual = 3787
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fifo<ap_axis>' into 'Input_fifo' (Output_port_lookup/Fifo.cpp:155) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:03:09 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 1158 ; free virtual = 3750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:17 ; elapsed = 00:03:10 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 1154 ; free virtual = 3746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 189.73 seconds; current allocated memory: 146.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 146.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 146.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 146.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'switch_output_port_lookup' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/s_axis_tready_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'switch_output_port_lookup/m_axis_tdata_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:00 ; elapsed = 00:02:46 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 478 ; free virtual = 3704
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:00 ; elapsed = 00:02:46 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 478 ; free virtual = 3704
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:02 ; elapsed = 00:02:49 . Memory (MB): peak = 481.344 ; gain = 129.285 ; free physical = 436 ; free virtual = 3667
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:03 ; elapsed = 00:02:50 . Memory (MB): peak = 481.344 ; gain = 129.285 ; free physical = 415 ; free virtual = 3647
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:51 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 374 ; free virtual = 3608
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:52 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 359 ; free virtual = 3594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.48 seconds; current allocated memory: 161.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 161.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 161.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 161.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 161.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 161.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 162.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 163.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:58 ; elapsed = 00:02:17 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 458 ; free virtual = 3685
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:58 ; elapsed = 00:02:17 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 458 ; free virtual = 3685
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:00 ; elapsed = 00:02:20 . Memory (MB): peak = 481.348 ; gain = 129.289 ; free physical = 415 ; free virtual = 3647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:01 ; elapsed = 00:02:21 . Memory (MB): peak = 481.348 ; gain = 129.289 ; free physical = 395 ; free virtual = 3628
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:02 ; elapsed = 00:02:22 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 354 ; free virtual = 3589
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 339 ; free virtual = 3575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 143.74 seconds; current allocated memory: 161.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 161.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 161.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 161.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 161.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 162.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 162.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 164.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 455 ; free virtual = 3683
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 455 ; free virtual = 3683
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:01 ; elapsed = 00:02:20 . Memory (MB): peak = 481.348 ; gain = 129.289 ; free physical = 412 ; free virtual = 3645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:01 ; elapsed = 00:02:21 . Memory (MB): peak = 481.348 ; gain = 129.289 ; free physical = 392 ; free virtual = 3626
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:22 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 350 ; free virtual = 3587
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 336 ; free virtual = 3573
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 143.41 seconds; current allocated memory: 161.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 161.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 161.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 161.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 161.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 162.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 162.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 164.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:50 ; elapsed = 00:02:12 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 450 ; free virtual = 3679
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:50 ; elapsed = 00:02:12 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 450 ; free virtual = 3679
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:52 ; elapsed = 00:02:15 . Memory (MB): peak = 481.375 ; gain = 129.312 ; free physical = 407 ; free virtual = 3642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:53 ; elapsed = 00:02:16 . Memory (MB): peak = 481.375 ; gain = 129.312 ; free physical = 386 ; free virtual = 3622
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:02:17 . Memory (MB): peak = 544.652 ; gain = 192.590 ; free physical = 345 ; free virtual = 3582
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:02:18 . Memory (MB): peak = 544.652 ; gain = 192.590 ; free physical = 331 ; free virtual = 3569
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 138.02 seconds; current allocated memory: 161.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 161.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 161.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 161.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 162.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 162.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 162.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 163.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 443 ; free virtual = 3674
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 443 ; free virtual = 3674
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:01 ; elapsed = 00:02:20 . Memory (MB): peak = 481.375 ; gain = 129.312 ; free physical = 401 ; free virtual = 3637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:02 ; elapsed = 00:02:21 . Memory (MB): peak = 481.375 ; gain = 129.312 ; free physical = 380 ; free virtual = 3617
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 544.656 ; gain = 192.594 ; free physical = 337 ; free virtual = 3577
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:04 ; elapsed = 00:02:24 . Memory (MB): peak = 544.656 ; gain = 192.594 ; free physical = 323 ; free virtual = 3562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 143.76 seconds; current allocated memory: 163.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 163.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 163.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 163.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 163.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 164.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 164.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 165.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 433 ; free virtual = 3665
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 433 ; free virtual = 3665
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 481.422 ; gain = 129.359 ; free physical = 390 ; free virtual = 3627
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:239) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 481.422 ; gain = 129.359 ; free physical = 361 ; free virtual = 3600
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Fifo<ap_uint<8> >' into 'Dstport_fifo' (Output_port_lookup/Fifo.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'Combine' (Output_port_lookup/Combine.cpp:102) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:55 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 313 ; free virtual = 3555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 263 ; free virtual = 3506
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 116.64 seconds; current allocated memory: 208.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 208.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 208.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 208.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 208.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 209.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 209.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 210.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 210.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 210.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 210.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 211.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 212.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 213.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 214.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Combine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_size' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Combine'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 216.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 430 ; free virtual = 3680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 430 ; free virtual = 3680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 481.426 ; gain = 129.367 ; free physical = 385 ; free virtual = 3640
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 481.426 ; gain = 129.367 ; free physical = 354 ; free virtual = 3611
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:96) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Fifo<ap_axis>' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isNearlyFull' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Fifo<ap_uint<8> >' (Output_port_lookup/Fifo.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Dstport_fifo' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:27:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:223) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:129)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:71:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:56 . Memory (MB): peak = 545.410 ; gain = 193.352 ; free physical = 302 ; free virtual = 3563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:01:58 . Memory (MB): peak = 545.410 ; gain = 193.352 ; free physical = 250 ; free virtual = 3512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_axis>' to 'Fifo_ap_axis_s'.
WARNING: [SYN 201-103] Legalizing function name 'Fifo<ap_uint<8> >' to 'Fifo_ap_uint_8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.23 seconds; current allocated memory: 219.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 219.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 219.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 220.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 220.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 222.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 223.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Fifo_ap_uint_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 223.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 224.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 224.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Fifo_ap_axis_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'queue_rd_pos_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_data_V' to 'Fifo_ap_axis_s_qubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_keep_V' to 'Fifo_ap_axis_s_qucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_user_V' to 'Fifo_ap_axis_s_qudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Fifo_ap_axis_s_queue_buffer_last_V' to 'Fifo_ap_axis_s_queOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'queue_size_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_wr_pos_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Fifo_ap_axis_s'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 225.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Input_fifo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Input_fifo'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 227.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 227.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:02:41 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 346 ; free virtual = 3602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:04 ; elapsed = 00:02:41 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 346 ; free virtual = 3602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:07 ; elapsed = 00:02:44 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 302 ; free virtual = 3563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:07 ; elapsed = 00:02:45 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 272 ; free virtual = 3536
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-602] Inlining function 'Read' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:287) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:213->Output_port_lookup/Output_port_lookup.cpp:287) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:247)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:48 . Memory (MB): peak = 545.395 ; gain = 193.336 ; free physical = 222 ; free virtual = 3489
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:02:50 . Memory (MB): peak = 545.395 ; gain = 193.336 ; free physical = 189 ; free virtual = 3456
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.04 seconds; current allocated memory: 195.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 196.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 197.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 199.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 199.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 199.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 200.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 200.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 201.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 204.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Queue_wr_pos_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 209.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tvalid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: Output_port_lookup/Output_port_lookup.cpp:287:89
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:01 ; elapsed = 00:02:22 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 342 ; free virtual = 3596
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:01 ; elapsed = 00:02:22 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 342 ; free virtual = 3596
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:03 ; elapsed = 00:02:24 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 298 ; free virtual = 3558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:04 ; elapsed = 00:02:25 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 268 ; free virtual = 3530
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'Queue<ap_axis>::buffer.data.V'  should be updated in process function 'Write', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Queue<ap_axis>::buffer.keep.V'  should be updated in process function 'Write', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Queue<ap_axis>::buffer.last.V'  should be updated in process function 'Write', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Queue<ap_axis>::buffer.user.V'  should be updated in process function 'Write', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Internal global variable 'Queue<ap_axis>::rd_pos.V'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_axis>::rd_pos.V' has write operations in process function 'Write'.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_axis>::rd_pos.V' has read and write operations in process function 'Read'.
ERROR: [XFORM 203-711] Internal global variable 'Queue<ap_axis>::size'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_axis>::size' has read and write operations in process function 'Write'.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_axis>::size' has read and write operations in process function 'Read'.
ERROR: [XFORM 203-711] Internal global variable 'Queue<ap_axis>::size'  failed dataflow checking: it can only be read in one process function.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_axis>::size' has read and write operations in process function 'Write'.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_axis>::size' has read and write operations in process function 'Read'.
WARNING: [XFORM 203-713] All the elements of global array 'Queue<ap_uint<8> >::buffer.V'  should be updated in process function 'Write', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Internal global variable 'Queue<ap_uint<8> >::rd_pos.V'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_uint<8> >::rd_pos.V' has write operations in process function 'Write'.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_uint<8> >::rd_pos.V' has read and write operations in process function 'Read'.
ERROR: [XFORM 203-711] Internal global variable 'Queue<ap_uint<8> >::size'  failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Internal global variable 'Queue<ap_uint<8> >::size' has read and write operations in process function 'Write'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 341 ; free virtual = 3596
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 341 ; free virtual = 3596
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:06 ; elapsed = 00:02:34 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 297 ; free virtual = 3558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:07 ; elapsed = 00:02:36 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 268 ; free virtual = 3531
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:201) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:207) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:219) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-602] Inlining function 'Read' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:287) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:213->Output_port_lookup/Output_port_lookup.cpp:287) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:247)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:39 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 218 ; free virtual = 3484
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:02:40 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 184 ; free virtual = 3451
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 160.75 seconds; current allocated memory: 195.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 196.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 197.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 199.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 199.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 199.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 200.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 200.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 201.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 204.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Queue_wr_pos_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Queue_wr_pos_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 209.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tvalid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tready_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:02 ; elapsed = 00:02:28 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 333 ; free virtual = 3566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:02 ; elapsed = 00:02:28 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 333 ; free virtual = 3566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:04 ; elapsed = 00:02:31 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 290 ; free virtual = 3528
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:206) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:229) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:05 ; elapsed = 00:02:32 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 261 ; free virtual = 3501
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:141) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:143) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:170) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:175) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:204) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:206) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:229) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:221) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 211 ; free virtual = 3455
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:37 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 169 ; free virtual = 3413
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 156.87 seconds; current allocated memory: 205.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 207.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 208.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 209.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 209.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 210.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 210.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 210.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 210.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 211.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 214.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 219.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 221.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:14 ; elapsed = 00:02:41 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 368 ; free virtual = 3569
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:14 ; elapsed = 00:02:41 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 368 ; free virtual = 3569
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:17 ; elapsed = 00:02:44 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 325 ; free virtual = 3531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:144) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:206) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:231) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 283 ; free virtual = 3492
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:144) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:206) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:208) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:223) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:229) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:231) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:223) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:20 ; elapsed = 00:02:49 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 234 ; free virtual = 3446
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:02:51 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 192 ; free virtual = 3404
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 170.92 seconds; current allocated memory: 205.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 205.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 207.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 208.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 209.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 209.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 209.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 210.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 210.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 210.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 211.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 214.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 219.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 221.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:00 ; elapsed = 00:02:32 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 545 ; free virtual = 3643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:00 ; elapsed = 00:02:32 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 546 ; free virtual = 3643
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:03 ; elapsed = 00:02:35 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 502 ; free virtual = 3604
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:04 ; elapsed = 00:02:36 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 472 ; free virtual = 3576
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:06 ; elapsed = 00:02:39 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 421 ; free virtual = 3529
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:08 ; elapsed = 00:02:40 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 378 ; free virtual = 3487
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 160.81 seconds; current allocated memory: 205.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 205.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 207.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 208.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 209.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 209.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 209.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 210.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 210.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 210.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 211.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 214.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 219.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 220.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:37 ; elapsed = 00:02:05 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 357 ; free virtual = 3856
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:37 ; elapsed = 00:02:05 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 357 ; free virtual = 3856
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:38 ; elapsed = 00:02:08 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 313 ; free virtual = 3817
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:39 ; elapsed = 00:02:09 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 283 ; free virtual = 3790
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:02:11 . Memory (MB): peak = 545.395 ; gain = 193.336 ; free physical = 234 ; free virtual = 3744
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:02:13 . Memory (MB): peak = 545.395 ; gain = 193.336 ; free physical = 191 ; free virtual = 3702
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 132.84 seconds; current allocated memory: 205.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 205.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 207.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 208.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 209.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 209.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 210.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 210.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 210.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 210.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 211.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 214.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 219.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 221.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:02:29 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 345 ; free virtual = 3215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:04 ; elapsed = 00:02:30 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 345 ; free virtual = 3215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 285 ; free virtual = 3165
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:08 ; elapsed = 00:02:35 . Memory (MB): peak = 481.426 ; gain = 129.363 ; free physical = 256 ; free virtual = 3138
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:37 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 206 ; free virtual = 3092
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:39 . Memory (MB): peak = 545.398 ; gain = 193.336 ; free physical = 164 ; free virtual = 3050
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 159.3 seconds; current allocated memory: 205.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 205.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 207.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 208.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 209.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 209.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 210.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 210.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 210.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 210.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 211.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 214.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 219.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 221.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 330 ; free virtual = 3234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 330 ; free virtual = 3234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:02 ; elapsed = 00:02:25 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 281 ; free virtual = 3196
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:03 ; elapsed = 00:02:27 . Memory (MB): peak = 481.422 ; gain = 129.363 ; free physical = 252 ; free virtual = 3168
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:06 ; elapsed = 00:02:30 . Memory (MB): peak = 545.395 ; gain = 193.336 ; free physical = 202 ; free virtual = 3122
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:07 ; elapsed = 00:02:31 . Memory (MB): peak = 545.395 ; gain = 193.336 ; free physical = 160 ; free virtual = 3081
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 151.4 seconds; current allocated memory: 205.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 205.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 207.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 208.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 209.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 209.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 210.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 210.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 210.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 210.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 211.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 214.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 219.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 221.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 691 ; free virtual = 4273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:34 ; elapsed = 00:01:48 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 691 ; free virtual = 4273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 481.395 ; gain = 129.336 ; free physical = 642 ; free virtual = 4235
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:36 ; elapsed = 00:01:51 . Memory (MB): peak = 481.395 ; gain = 129.336 ; free physical = 614 ; free virtual = 4208
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 566 ; free virtual = 4164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:54 . Memory (MB): peak = 544.059 ; gain = 192.000 ; free physical = 524 ; free virtual = 4123
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 114.72 seconds; current allocated memory: 199.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 201.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 202.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 202.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 203.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 203.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 203.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 204.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 204.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 204.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 208.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 213.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 214.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:59 ; elapsed = 00:02:20 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 326 ; free virtual = 3724
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:59 ; elapsed = 00:02:20 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 326 ; free virtual = 3724
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 481.398 ; gain = 129.336 ; free physical = 276 ; free virtual = 3685
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:02 ; elapsed = 00:02:25 . Memory (MB): peak = 481.398 ; gain = 129.336 ; free physical = 236 ; free virtual = 3647
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:147) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:211) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:213) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:222) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:234) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:236) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:228) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:05 ; elapsed = 00:02:28 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 188 ; free virtual = 3603
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:06 ; elapsed = 00:02:30 . Memory (MB): peak = 544.062 ; gain = 192.000 ; free physical = 146 ; free virtual = 3562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 150.1 seconds; current allocated memory: 199.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 199.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 201.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 202.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 203.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 203.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 203.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 203.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 204.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 204.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 204.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 208.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 213.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 214.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
WARNING: [HLS 200-40] In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:31: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                              ^      ~
Output_port_lookup/packet.h:36:23: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                      ^      ~
In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:55: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                                                      ^      ~
Output_port_lookup/packet.h:36:47: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                                              ^      ~
In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:77: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                                                                            ^      ~
Output_port_lookup/packet.h:36:69: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                                                                    ^      ~
In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:97: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                                                                                                ^      ~
Output_port_lookup/packet.h:36:89: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                                                                                        ^      ~
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:31: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                              ^      ~
Output_port_lookup/packet.h:36:23: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                      ^      ~
In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:55: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                                                      ^      ~
Output_port_lookup/packet.h:36:47: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                                              ^      ~
In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:77: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                                                                            ^      ~
Output_port_lookup/packet.h:36:69: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                                                                    ^      ~
In file included from Output_port_lookup/packet.cpp:1:
Output_port_lookup/packet.cpp:5:97: error: redefinition of default argument
ap_axis::ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0)
                                                                                                ^      ~
Output_port_lookup/packet.h:36:89: note: previous definition is here
 ap_axis(ap_uint<256> datain=0,ap_uint<256/8> keepin=0,ap_uint<128> userin=0,ap_uint<1> lastin=0);
                                                                                        ^      ~
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 313 ; free virtual = 3631
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 313 ; free virtual = 3631
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 264 ; free virtual = 3588
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 234 ; free virtual = 3560
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:54 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 182 ; free virtual = 3512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 138 ; free virtual = 3468
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.88 seconds; current allocated memory: 209.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 209.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 211.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 212.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 213.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 213.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 214.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 214.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 214.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 214.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 215.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 218.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 223.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 224.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 308 ; free virtual = 3616
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 308 ; free virtual = 3616
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 262 ; free virtual = 3575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 231 ; free virtual = 3547
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:54 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 196 ; free virtual = 3515
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 151 ; free virtual = 3471
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.9 seconds; current allocated memory: 209.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 209.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 211.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 212.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 213.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 213.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 214.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 214.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 214.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 214.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 215.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 218.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 223.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 224.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:51 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 336 ; free virtual = 3626
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:51 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 336 ; free virtual = 3626
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 290 ; free virtual = 3586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 260 ; free virtual = 3557
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:56 . Memory (MB): peak = 545.457 ; gain = 193.395 ; free physical = 209 ; free virtual = 3510
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 545.457 ; gain = 193.395 ; free physical = 163 ; free virtual = 3465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.91 seconds; current allocated memory: 209.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 209.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 211.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 212.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 213.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 213.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 214.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 214.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 214.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 215.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 218.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 223.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 224.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:52 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 1020 ; free virtual = 4120
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:52 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 1020 ; free virtual = 4120
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 974 ; free virtual = 4080
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 943 ; free virtual = 4052
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 892 ; free virtual = 4004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:59 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 847 ; free virtual = 3960
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 119 seconds; current allocated memory: 209.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 209.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 211.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 212.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 213.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 213.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 214.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 214.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 214.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 215.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 218.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 223.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 224.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:36 ; elapsed = 00:01:51 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 990 ; free virtual = 4050
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:36 ; elapsed = 00:01:51 . Memory (MB): peak = 352.137 ; gain = 0.074 ; free physical = 990 ; free virtual = 4050
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 944 ; free virtual = 4009
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 481.465 ; gain = 129.402 ; free physical = 913 ; free virtual = 3981
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 545.457 ; gain = 193.395 ; free physical = 862 ; free virtual = 3933
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:01:58 . Memory (MB): peak = 545.457 ; gain = 193.395 ; free physical = 816 ; free virtual = 3889
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Write' to 'Write_r'.
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.2 seconds; current allocated memory: 209.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 209.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 211.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 212.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 213.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 213.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 214.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 214.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 214.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 214.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 215.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 218.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_r'.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 223.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 224.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 1224 ; free virtual = 4313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 1224 ; free virtual = 4313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:25 ; elapsed = 00:02:50 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 1172 ; free virtual = 4272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:26 ; elapsed = 00:02:52 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 1130 ; free virtual = 4233
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:76) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:136) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:158) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:198) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:200) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:209) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:225) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:227) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:217) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:294) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:51:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:39:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:29 ; elapsed = 00:02:56 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 1078 ; free virtual = 4184
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:31 ; elapsed = 00:02:59 . Memory (MB): peak = 545.453 ; gain = 193.395 ; free physical = 1041 ; free virtual = 4149
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.07 seconds; current allocated memory: 199.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 200.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 201.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 203.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 203.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 203.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 204.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 204.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 205.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 3.97 seconds; current allocated memory: 208.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 213.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/dout_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'dout_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 713 ; free virtual = 4313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:35 ; elapsed = 00:01:50 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 713 ; free virtual = 4313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:36 ; elapsed = 00:01:52 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 662 ; free virtual = 4272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:37 ; elapsed = 00:01:53 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 631 ; free virtual = 4244
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:230) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 580 ; free virtual = 4196
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 543 ; free virtual = 4160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.11 seconds; current allocated memory: 199.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 200.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 201.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 203.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 203.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 203.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 204.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 204.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 205.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 208.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 213.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 537 ; free virtual = 4149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 537 ; free virtual = 4149
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:38 ; elapsed = 00:01:59 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 491 ; free virtual = 4108
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:02:00 . Memory (MB): peak = 481.461 ; gain = 129.402 ; free physical = 461 ; free virtual = 4080
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:230) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:02:03 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 409 ; free virtual = 4032
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:42 ; elapsed = 00:02:04 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 373 ; free virtual = 3996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 124.11 seconds; current allocated memory: 199.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 200.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 201.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 203.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 203.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 203.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 204.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 204.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 205.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 208.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 213.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tvalid_V' to 'ap_none'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-1'
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/lut.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Send_packet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Output_port_lookup.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Fifo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Eth.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Output_port_lookup/Combine.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 338 ; free virtual = 3640
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 352.133 ; gain = 0.074 ; free physical = 338 ; free virtual = 3640
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 481.488 ; gain = 129.430 ; free physical = 291 ; free virtual = 3599
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:38 ; elapsed = 00:01:53 . Memory (MB): peak = 481.488 ; gain = 129.430 ; free physical = 261 ; free virtual = 3571
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (Output_port_lookup/lut.cpp:68) in function 'lut' completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dst_port.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lut.table.dest_mac.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:75) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isNearlyFull' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:80) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'Combine' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:104) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Enqueue' into 'Write' (Output_port_lookup/Output_port_lookup.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:137) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Reset' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:139) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:148) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Front' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::isEmpty' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_axis>::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'Queue<ap_uint<8> >::Dequeue' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:166) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Output_port_lookup/Send_packet.cpp:18:19) in function 'Send_packet'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Send_packet' into 'Read' (Output_port_lookup/Output_port_lookup.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'Write' into 'switch_output_port_lookup' (Output_port_lookup/Output_port_lookup.cpp:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'lut' (Output_port_lookup/lut.cpp:47:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Read' (Output_port_lookup/Output_port_lookup.cpp:22:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:56 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 210 ; free virtual = 3524
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:57 . Memory (MB): peak = 545.449 ; gain = 193.391 ; free physical = 173 ; free virtual = 3488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'switch_output_port_lookup' ...
WARNING: [SYN 201-103] Legalizing function name 'Read' to 'Read_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.16 seconds; current allocated memory: 199.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 200.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 201.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 203.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 203.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 203.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 204.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 204.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'eth'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 205.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lut_replace_pos_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dest_mac_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lut_table_dst_port_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 208.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Read_r'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 213.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'switch_output_port_lookup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/reset_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tdata_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tkeep_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tuser_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tvalid_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tready_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 's_axis_tready_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/s_axis_tlast_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tdata_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tdata_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tkeep_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tkeep_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'switch_output_port_lookup/m_axis_tuser_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'm_axis_tuser_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
