###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Mon Mar 17 12:25:27 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[111]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_111_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.304
= Slack Time                   -0.504
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.137
     = Beginpoint Arrival Time       1.137
     +---------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |  Cell | Delay | Arrival | Required | 
     |                              |             |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_111_ | CP ^        |       |       |   1.137 |    0.633 | 
     | psum_mem_instance/Q_reg_111_ | CP ^ -> Q v | DFQD1 | 0.167 |   1.304 |    0.800 | 
     |                              | out[111] v  |       | 0.000 |   1.304 |    0.800 | 
     +---------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[97]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_97_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.302
= Slack Time                   -0.502
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.135
     = Beginpoint Arrival Time       1.135
     +--------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell | Delay | Arrival | Required | 
     |                             |             |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_97_ | CP ^        |       |       |   1.135 |    0.634 | 
     | psum_mem_instance/Q_reg_97_ | CP ^ -> Q v | DFQD1 | 0.166 |   1.302 |    0.800 | 
     |                             | out[97] v   |       | 0.000 |   1.302 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[93]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_93_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.298
= Slack Time                   -0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.137
     = Beginpoint Arrival Time       1.137
     +--------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell | Delay | Arrival | Required | 
     |                             |             |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_93_ | CP ^        |       |       |   1.137 |    0.639 | 
     | psum_mem_instance/Q_reg_93_ | CP ^ -> Q v | DFQD1 | 0.161 |   1.298 |    0.800 | 
     |                             | out[93] v   |       | 0.000 |   1.298 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[96]                       (v) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_96_/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.297
= Slack Time                   -0.497
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.135
     = Beginpoint Arrival Time       1.135
     +--------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell | Delay | Arrival | Required | 
     |                             |             |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_96_ | CP ^        |       |       |   1.135 |    0.639 | 
     | psum_mem_instance/Q_reg_96_ | CP ^ -> Q v | DFQD1 | 0.161 |   1.297 |    0.800 | 
     |                             | out[96] v   |       | 0.000 |   1.297 |    0.800 | 
     +--------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[81]                       (^) checked with  leading edge of 
'clk'
Beginpoint: psum_mem_instance/Q_reg_81_/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.291
= Slack Time                   -0.491
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.079
     = Beginpoint Arrival Time       1.079
     +--------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |  Cell | Delay | Arrival | Required | 
     |                             |             |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-------+-------+---------+----------| 
     | psum_mem_instance/Q_reg_81_ | CP ^        |       |       |   1.079 |    0.587 | 
     | psum_mem_instance/Q_reg_81_ | CP ^ -> Q ^ | DFQD1 | 0.212 |   1.290 |    0.799 | 
     |                             | out[81] ^   |       | 0.001 |   1.291 |    0.800 | 
     +--------------------------------------------------------------------------------+ 

