// Seed: 2257978303
`define pp_0 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0;
  tri   id_0;
  logic id_2;
  assign id_0 = 1 & id_1 ? id_0[1-1] : id_0;
endmodule
