INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_pipo/shift_register_pipo.srcs/sources_1/new/shift_reg_pipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_pipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_register_pipo/shift_register_pipo.srcs/sim_1/new/shift_reg_pip_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_pipo_tb
