-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "12/03/2019 21:41:17"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_System IS
    PORT (
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX3_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0_D : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END MIPS_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_ff~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[2]~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[3]~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[4]~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[5]~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[6]~8_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~9_combout\ : std_logic;
SIGNAL \reset_ff~clkctrl_outclk\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[6]~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[7]~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[8]~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[9]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[9]~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[10]~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[11]~18_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr4~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ex_mem|q[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr8~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr8~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~4_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[10]~16_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~6_combout\ : std_logic;
SIGNAL \Timer|CompareR[0]~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[40]~45_combout\ : std_logic;
SIGNAL \Timer|CompareR~14_combout\ : std_logic;
SIGNAL \Timer|CounterR[6]~45\ : std_logic;
SIGNAL \Timer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \Timer|CounterR[7]~47\ : std_logic;
SIGNAL \Timer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \Timer|CounterR[8]~49\ : std_logic;
SIGNAL \Timer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \Timer|CounterR[9]~51\ : std_logic;
SIGNAL \Timer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \Timer|CounterR[10]~53\ : std_logic;
SIGNAL \Timer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \Timer|CounterR[11]~55\ : std_logic;
SIGNAL \Timer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \Timer|CounterR[12]~57\ : std_logic;
SIGNAL \Timer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \Timer|CounterR[13]~59\ : std_logic;
SIGNAL \Timer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \Timer|CounterR[14]~61\ : std_logic;
SIGNAL \Timer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \Timer|CounterR[15]~63\ : std_logic;
SIGNAL \Timer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \Timer|CounterR[16]~65\ : std_logic;
SIGNAL \Timer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \Timer|CounterR[17]~67\ : std_logic;
SIGNAL \Timer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[57]~16_combout\ : std_logic;
SIGNAL \Timer|CounterR[18]~69\ : std_logic;
SIGNAL \Timer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \Timer|CounterR[19]~71\ : std_logic;
SIGNAL \Timer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \Timer|CounterR[20]~73\ : std_logic;
SIGNAL \Timer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \Timer|CounterR[21]~75\ : std_logic;
SIGNAL \Timer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \Timer|CounterR[22]~77\ : std_logic;
SIGNAL \Timer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \Timer|CompareR~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[62]~11_combout\ : std_logic;
SIGNAL \Timer|CompareR~8_combout\ : std_logic;
SIGNAL \Timer|CounterR[23]~79\ : std_logic;
SIGNAL \Timer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[63]~10_combout\ : std_logic;
SIGNAL \Timer|CompareR~7_combout\ : std_logic;
SIGNAL \Timer|CounterR[24]~81\ : std_logic;
SIGNAL \Timer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[64]~9_combout\ : std_logic;
SIGNAL \Timer|Equal2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux14~1_combout\ : std_logic;
SIGNAL \Timer|CounterR[25]~83\ : std_logic;
SIGNAL \Timer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \Timer|CounterR[26]~85\ : std_logic;
SIGNAL \Timer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \Timer|CounterR[27]~87\ : std_logic;
SIGNAL \Timer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \Timer|CounterR[28]~89\ : std_logic;
SIGNAL \Timer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \Timer|CounterR[29]~91\ : std_logic;
SIGNAL \Timer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \Timer|CounterR[30]~93\ : std_logic;
SIGNAL \Timer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \Timer|CompareR~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[59]~14_combout\ : std_logic;
SIGNAL \Timer|CompareR~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[60]~13_combout\ : std_logic;
SIGNAL \Timer|CompareR~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[61]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr1~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|ex_control[8]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sze|y[16]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[66]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[40]~49_combout\ : std_logic;
SIGNAL \uGPIO|DataOut[0]~3_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \uGPIO|always0~2_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \uGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \read_data[1]~4_combout\ : std_logic;
SIGNAL \Decoder|Equal3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[40]~52_combout\ : std_logic;
SIGNAL \Timer|CompareR~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[68]~5_combout\ : std_logic;
SIGNAL \Timer|CompareR~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[69]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[37]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[30]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[66]~3_combout\ : std_logic;
SIGNAL \Timer|CompareR~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[51]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[14]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[11]~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[12]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[8]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[7]~10_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~8_combout\ : std_logic;
SIGNAL \read_data[4]~23_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw5|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw5|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~7_combout\ : std_logic;
SIGNAL \read_data[5]~20_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~6_combout\ : std_logic;
SIGNAL \read_data[5]~21_combout\ : std_logic;
SIGNAL \read_data[5]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[5]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[66]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[66]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[66]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux26~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~5_combout\ : std_logic;
SIGNAL \read_data[4]~24_combout\ : std_logic;
SIGNAL \read_data[4]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[4]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[2]~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[3]~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[4]~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[5]~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[6]~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[7]~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[8]~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[9]~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[10]~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[11]~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[12]~21\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[13]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[12]~21\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[13]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[13]~23\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[14]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux17~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[13]~23\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[14]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux17~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[53]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[14]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|zeromux|y[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|zeromux|y[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux17~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~2_combout\ : std_logic;
SIGNAL \Timer|CompareR~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[52]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[13]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux3~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[67]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[21]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux4~0_combout\ : std_logic;
SIGNAL \Timer|CompareR~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[58]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[14]~25\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[15]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[14]~25\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[15]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[15]~27\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[16]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux15~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[15]~27\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[16]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[16]~29\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[17]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux14~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[16]~29\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[17]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[17]~31\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[18]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[17]~31\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[18]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux13~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux14~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux15~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[26]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[19]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[18]~33\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[19]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux12~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[18]~33\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[19]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux12~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux11~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[19]~35\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[20]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux11~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[19]~35\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[20]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux11~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux10~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux10~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[20]~37\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux10~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[20]~37\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[21]~39\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[22]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[21]~39\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[22]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[22]~41\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[23]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[22]~41\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[23]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux8~combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux9~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[23]~43\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[24]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[23]~43\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[24]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux7~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit24|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux6~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[24]~45\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[25]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux6~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[24]~45\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[25]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux6~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\ : std_logic;
SIGNAL \Timer|CompareR~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[65]~8_combout\ : std_logic;
SIGNAL \Timer|CompareR~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[66]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[25]~47\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[26]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux5~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[25]~47\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[26]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[26]~49\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[27]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux4~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[26]~49\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[27]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux4~combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux5~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit27|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[34]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[27]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux4~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[33]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[26]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux5~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit26|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux5~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[35]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[28]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux3~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit28|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[27]~51\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[28]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[27]~51\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[28]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[28]~53\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[29]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux2~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[28]~53\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[29]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[29]~55\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[30]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[29]~55\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[30]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux1~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux17~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[12]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[36]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[29]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux2~1_combout\ : std_logic;
SIGNAL \read_data[1]~5_combout\ : std_logic;
SIGNAL \read_data[1]~6_combout\ : std_logic;
SIGNAL \uGPIO|always3~0_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~2_combout\ : std_logic;
SIGNAL \read_data[1]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux14~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux14~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~combout\ : std_logic;
SIGNAL \Timer|CompareR~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[56]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[17]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux14~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[23]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[29]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[22]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[28]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[21]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux10~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[27]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[20]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux11~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux15~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~combout\ : std_logic;
SIGNAL \Timer|CompareR~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[55]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[16]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux15~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux0~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[70]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[38]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[31]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit31|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[30]~57\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[31]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[30]~57\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd1|y[31]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux0~combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux29~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~22_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux29~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[32]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux31~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[33]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux30~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux30~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux30~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~5_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~0_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~1_combout\ : std_logic;
SIGNAL \Timer|Equal2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[67]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[67]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[32]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[25]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux6~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[24]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux7~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[23]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|id_ex|q[96]~10_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw8|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw8|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \read_data[8]~11_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux22~1_combout\ : std_logic;
SIGNAL \read_data[8]~12_combout\ : std_logic;
SIGNAL \read_data[8]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[8]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux23~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~9_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw9|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw9|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \read_data[9]~8_combout\ : std_logic;
SIGNAL \read_data[9]~9_combout\ : std_logic;
SIGNAL \read_data[9]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[9]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux22~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux25~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux29~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux29~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux29~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux23~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux23~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux22~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit9|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[25]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[18]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux13~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux25~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~9_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~3_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~0_combout\ : std_logic;
SIGNAL \Timer|Equal0~0_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~4_combout\ : std_logic;
SIGNAL \Timer|Equal0~1_combout\ : std_logic;
SIGNAL \Timer|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|Equal0~4_combout\ : std_logic;
SIGNAL \Timer|Equal0~10_combout\ : std_logic;
SIGNAL \Timer|Equal0~13_combout\ : std_logic;
SIGNAL \Timer|Equal0~11_combout\ : std_logic;
SIGNAL \Timer|Equal0~12_combout\ : std_logic;
SIGNAL \Timer|Equal0~14_combout\ : std_logic;
SIGNAL \Timer|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|CompareR~17_combout\ : std_logic;
SIGNAL \Timer|Equal0~8_combout\ : std_logic;
SIGNAL \Timer|Equal0~7_combout\ : std_logic;
SIGNAL \Timer|CompareR~22_combout\ : std_logic;
SIGNAL \Timer|CompareR~21_combout\ : std_logic;
SIGNAL \Timer|Equal0~6_combout\ : std_logic;
SIGNAL \Timer|Equal0~9_combout\ : std_logic;
SIGNAL \Timer|Equal0~17_combout\ : std_logic;
SIGNAL \Timer|Equal0~16_combout\ : std_logic;
SIGNAL \Timer|Equal0~15_combout\ : std_logic;
SIGNAL \Timer|Equal0~18_combout\ : std_logic;
SIGNAL \Timer|Equal0~19_combout\ : std_logic;
SIGNAL \Timer|Equal0~20_combout\ : std_logic;
SIGNAL \Timer|Equal3~0_combout\ : std_logic;
SIGNAL \Timer|StatusR~0_combout\ : std_logic;
SIGNAL \Timer|always2~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~33\ : std_logic;
SIGNAL \Timer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \Timer|CounterR[1]~35\ : std_logic;
SIGNAL \Timer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \Timer|CounterR[2]~37\ : std_logic;
SIGNAL \Timer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \Timer|CounterR[3]~39\ : std_logic;
SIGNAL \Timer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \Timer|CounterR[4]~41\ : std_logic;
SIGNAL \Timer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \Timer|CounterR[5]~43\ : std_logic;
SIGNAL \Timer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw6|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw6|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~6_combout\ : std_logic;
SIGNAL \read_data[6]~17_combout\ : std_logic;
SIGNAL \read_data[6]~18_combout\ : std_logic;
SIGNAL \read_data[6]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[6]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux25~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit6|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[5]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|WideOr2~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|alucontrol[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|alucontrol[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|alucontrol[2]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit8|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~1_combout\ : std_logic;
SIGNAL \uGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[40]~50_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \uGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \read_data[2]~0_combout\ : std_logic;
SIGNAL \read_data[2]~1_combout\ : std_logic;
SIGNAL \read_data[2]~2_combout\ : std_logic;
SIGNAL \read_data[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[2]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srca[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srca[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srca[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit4|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[13]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit10|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[49]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[10]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[50]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[11]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~combout\ : std_logic;
SIGNAL \Decoder|Equal1~2_combout\ : std_logic;
SIGNAL \Decoder|Equal1~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~1_combout\ : std_logic;
SIGNAL \Decoder|Equal1~0_combout\ : std_logic;
SIGNAL \Decoder|Equal1~4_combout\ : std_logic;
SIGNAL \Decoder|Equal1~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[44]~53_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~9_combout\ : std_logic;
SIGNAL \read_data[3]~26_combout\ : std_logic;
SIGNAL \read_data[3]~27_combout\ : std_logic;
SIGNAL \read_data[3]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[3]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcamux|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr18~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr18~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit2|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~combout\ : std_logic;
SIGNAL \uGPIO|Equal0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[54]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[15]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux16~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[15]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|always0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srcb[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srcb[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srcb[1]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux18~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[44]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[44]~51_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw7|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw7|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~5_combout\ : std_logic;
SIGNAL \read_data[7]~14_combout\ : std_logic;
SIGNAL \read_data[7]~15_combout\ : std_logic;
SIGNAL \read_data[7]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[7]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[12]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux19~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[9]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[11]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux20~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[8]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[10]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux21~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|if_id|q[7]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[9]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux22~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[8]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux23~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|stall_control~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[7]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux24~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~8_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcsrc~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[6]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux25~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr16~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr16~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|WideOr4~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|iadder32|bit5|sum~combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|ex_control[8]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|ex_control[8]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[29]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|jump[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|jump[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[29]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~5_combout\ : std_logic;
SIGNAL \Decoder|Equal0~0_combout\ : std_logic;
SIGNAL \Decoder|Equal0~1_combout\ : std_logic;
SIGNAL \Decoder|Equal0~3_combout\ : std_logic;
SIGNAL \Decoder|Equal0~2_combout\ : std_logic;
SIGNAL \Decoder|Equal0~4_combout\ : std_logic;
SIGNAL \Decoder|Equal0~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr11~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr11~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ex_mem|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[1]~feeder_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \uGPIO|DataOut[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|mem_wb|q[39]~0_combout\ : std_logic;
SIGNAL \Timer|DataOut[0]~0_combout\ : std_logic;
SIGNAL \Timer|DataOut[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|resmux|y[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|fwsrcbmux|Mux31~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~2_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~3_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~8_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[2]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[2]~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[4]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[1]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[4]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[2]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[0]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[9]~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[8]~feeder_combout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mips_cpu|dp|if_id|q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \mips_cpu|dp|id_ex|q\ : std_logic_vector(157 DOWNTO 0);
SIGNAL \mips_cpu|dp|ex_mem|q\ : std_logic_vector(71 DOWNTO 0);
SIGNAL \mips_cpu|dp|mem_wb|q\ : std_logic_vector(70 DOWNTO 0);
SIGNAL \mips_cpu|dp|pcreg|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \mips_cpu|dp|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \Decoder|ALT_INV_Equal1~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ALT_INV_stall_control~7_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(27) & \mips_cpu|dp|ex_mem|q\(25) & \mips_cpu|dp|ex_mem|q\(24) & \mips_cpu|dp|ex_mem|q\(8));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(30) & \mips_cpu|dp|ex_mem|q\(29) & \mips_cpu|dp|ex_mem|q\(28) & \mips_cpu|dp|ex_mem|q\(26));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(33) & \mips_cpu|dp|ex_mem|q\(32) & \mips_cpu|dp|ex_mem|q\(31) & \mips_cpu|dp|ex_mem|q\(10));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(39) & \mips_cpu|dp|ex_mem|q\(38) & \mips_cpu|dp|ex_mem|q\(37) & \mips_cpu|dp|ex_mem|q\(9));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(36) & \mips_cpu|dp|ex_mem|q\(35) & \mips_cpu|dp|ex_mem|q\(34) & \mips_cpu|dp|ex_mem|q\(23));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(22) & \mips_cpu|dp|ex_mem|q\(21) & \mips_cpu|dp|ex_mem|q\(20) & \mips_cpu|dp|ex_mem|q\(19));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(18) & \mips_cpu|dp|ex_mem|q\(17) & \mips_cpu|dp|ex_mem|q\(16) & \mips_cpu|dp|ex_mem|q\(15));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\ <= (\mips_cpu|dp|ex_mem|q\(14) & \mips_cpu|dp|ex_mem|q\(13) & \mips_cpu|dp|ex_mem|q\(12) & \mips_cpu|dp|ex_mem|q\(11));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\mips_cpu|dp|ex_mem|q\(52) & \mips_cpu|dp|ex_mem|q\(51) & \mips_cpu|dp|ex_mem|q\(50) & \mips_cpu|dp|ex_mem|q\(49) & \mips_cpu|dp|ex_mem|q\(48) & 
\mips_cpu|dp|ex_mem|q\(47) & \mips_cpu|dp|ex_mem|q\(46) & \mips_cpu|dp|ex_mem|q\(45) & \mips_cpu|dp|ex_mem|q\(44) & \mips_cpu|dp|ex_mem|q\(43) & \mips_cpu|dp|ex_mem|q\(42));

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);

\reset_ff~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_ff~q\);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;
\pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\mips_cpu|dp|ALT_INV_comb~0_combout\ <= NOT \mips_cpu|dp|comb~0_combout\;
\Decoder|ALT_INV_Equal1~6_combout\ <= NOT \Decoder|Equal1~6_combout\;
\mips_cpu|dp|ALT_INV_stall_control~7_combout\ <= NOT \mips_cpu|dp|stall_control~7_combout\;

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5079,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: LCCOMB_X12_Y19_N26
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\pll0|altpll_component|auto_generated|wire_pll1_locked\ & \BUTTON[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \BUTTON[0]~input_o\,
	combout => \reset~combout\);

-- Location: FF_X12_Y19_N27
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y17_N24
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X16_Y22_N2
\mips_cpu|dp|pcadd1|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[2]~0_combout\ = \mips_cpu|dp|pcreg|q\(2) $ (VCC)
-- \mips_cpu|dp|pcadd1|y[2]~1\ = CARRY(\mips_cpu|dp|pcreg|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(2),
	datad => VCC,
	combout => \mips_cpu|dp|pcadd1|y[2]~0_combout\,
	cout => \mips_cpu|dp|pcadd1|y[2]~1\);

-- Location: LCCOMB_X16_Y22_N4
\mips_cpu|dp|pcadd1|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[3]~2_combout\ = (\mips_cpu|dp|pcreg|q\(3) & (!\mips_cpu|dp|pcadd1|y[2]~1\)) # (!\mips_cpu|dp|pcreg|q\(3) & ((\mips_cpu|dp|pcadd1|y[2]~1\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[3]~3\ = CARRY((!\mips_cpu|dp|pcadd1|y[2]~1\) # (!\mips_cpu|dp|pcreg|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(3),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[2]~1\,
	combout => \mips_cpu|dp|pcadd1|y[3]~2_combout\,
	cout => \mips_cpu|dp|pcadd1|y[3]~3\);

-- Location: LCCOMB_X16_Y22_N6
\mips_cpu|dp|pcadd1|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[4]~4_combout\ = (\mips_cpu|dp|pcreg|q\(4) & (\mips_cpu|dp|pcadd1|y[3]~3\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(4) & (!\mips_cpu|dp|pcadd1|y[3]~3\ & VCC))
-- \mips_cpu|dp|pcadd1|y[4]~5\ = CARRY((\mips_cpu|dp|pcreg|q\(4) & !\mips_cpu|dp|pcadd1|y[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(4),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[3]~3\,
	combout => \mips_cpu|dp|pcadd1|y[4]~4_combout\,
	cout => \mips_cpu|dp|pcadd1|y[4]~5\);

-- Location: LCCOMB_X16_Y22_N8
\mips_cpu|dp|pcadd1|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[5]~6_combout\ = (\mips_cpu|dp|pcreg|q\(5) & (!\mips_cpu|dp|pcadd1|y[4]~5\)) # (!\mips_cpu|dp|pcreg|q\(5) & ((\mips_cpu|dp|pcadd1|y[4]~5\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[5]~7\ = CARRY((!\mips_cpu|dp|pcadd1|y[4]~5\) # (!\mips_cpu|dp|pcreg|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(5),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[4]~5\,
	combout => \mips_cpu|dp|pcadd1|y[5]~6_combout\,
	cout => \mips_cpu|dp|pcadd1|y[5]~7\);

-- Location: LCCOMB_X16_Y22_N10
\mips_cpu|dp|pcadd1|y[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[6]~8_combout\ = (\mips_cpu|dp|pcreg|q\(6) & (\mips_cpu|dp|pcadd1|y[5]~7\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(6) & (!\mips_cpu|dp|pcadd1|y[5]~7\ & VCC))
-- \mips_cpu|dp|pcadd1|y[6]~9\ = CARRY((\mips_cpu|dp|pcreg|q\(6) & !\mips_cpu|dp|pcadd1|y[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[5]~7\,
	combout => \mips_cpu|dp|pcadd1|y[6]~8_combout\,
	cout => \mips_cpu|dp|pcadd1|y[6]~9\);

-- Location: LCCOMB_X14_Y24_N26
\mips_cpu|c|md|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~9_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\ & (!\mips_cpu|dp|if_id|q\(31) & !\mips_cpu|dp|if_id|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(31),
	datad => \mips_cpu|dp|if_id|q\(30),
	combout => \mips_cpu|c|md|Decoder0~9_combout\);

-- Location: CLKCTRL_G14
\reset_ff~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_ff~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_ff~clkctrl_outclk\);

-- Location: LCCOMB_X16_Y22_N12
\mips_cpu|dp|pcadd1|y[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[7]~10_combout\ = (\mips_cpu|dp|pcreg|q\(7) & (!\mips_cpu|dp|pcadd1|y[6]~9\)) # (!\mips_cpu|dp|pcreg|q\(7) & ((\mips_cpu|dp|pcadd1|y[6]~9\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[7]~11\ = CARRY((!\mips_cpu|dp|pcadd1|y[6]~9\) # (!\mips_cpu|dp|pcreg|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[6]~9\,
	combout => \mips_cpu|dp|pcadd1|y[7]~10_combout\,
	cout => \mips_cpu|dp|pcadd1|y[7]~11\);

-- Location: LCCOMB_X16_Y22_N14
\mips_cpu|dp|pcadd1|y[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[8]~12_combout\ = (\mips_cpu|dp|pcreg|q\(8) & (\mips_cpu|dp|pcadd1|y[7]~11\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(8) & (!\mips_cpu|dp|pcadd1|y[7]~11\ & VCC))
-- \mips_cpu|dp|pcadd1|y[8]~13\ = CARRY((\mips_cpu|dp|pcreg|q\(8) & !\mips_cpu|dp|pcadd1|y[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(8),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[7]~11\,
	combout => \mips_cpu|dp|pcadd1|y[8]~12_combout\,
	cout => \mips_cpu|dp|pcadd1|y[8]~13\);

-- Location: LCCOMB_X16_Y22_N16
\mips_cpu|dp|pcadd1|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[9]~14_combout\ = (\mips_cpu|dp|pcreg|q\(9) & (!\mips_cpu|dp|pcadd1|y[8]~13\)) # (!\mips_cpu|dp|pcreg|q\(9) & ((\mips_cpu|dp|pcadd1|y[8]~13\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[9]~15\ = CARRY((!\mips_cpu|dp|pcadd1|y[8]~13\) # (!\mips_cpu|dp|pcreg|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(9),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[8]~13\,
	combout => \mips_cpu|dp|pcadd1|y[9]~14_combout\,
	cout => \mips_cpu|dp|pcadd1|y[9]~15\);

-- Location: FF_X16_Y22_N17
\mips_cpu|dp|if_id|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[9]~14_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(41));

-- Location: FF_X16_Y20_N17
\mips_cpu|dp|id_ex|q[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(41),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(135));

-- Location: LCCOMB_X16_Y22_N18
\mips_cpu|dp|pcadd1|y[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[10]~16_combout\ = (\mips_cpu|dp|pcreg|q\(10) & (\mips_cpu|dp|pcadd1|y[9]~15\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(10) & (!\mips_cpu|dp|pcadd1|y[9]~15\ & VCC))
-- \mips_cpu|dp|pcadd1|y[10]~17\ = CARRY((\mips_cpu|dp|pcreg|q\(10) & !\mips_cpu|dp|pcadd1|y[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(10),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[9]~15\,
	combout => \mips_cpu|dp|pcadd1|y[10]~16_combout\,
	cout => \mips_cpu|dp|pcadd1|y[10]~17\);

-- Location: LCCOMB_X16_Y22_N20
\mips_cpu|dp|pcadd1|y[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[11]~18_combout\ = (\mips_cpu|dp|pcreg|q\(11) & (!\mips_cpu|dp|pcadd1|y[10]~17\)) # (!\mips_cpu|dp|pcreg|q\(11) & ((\mips_cpu|dp|pcadd1|y[10]~17\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[11]~19\ = CARRY((!\mips_cpu|dp|pcadd1|y[10]~17\) # (!\mips_cpu|dp|pcreg|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(11),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[10]~17\,
	combout => \mips_cpu|dp|pcadd1|y[11]~18_combout\,
	cout => \mips_cpu|dp|pcadd1|y[11]~19\);

-- Location: FF_X20_Y22_N9
\mips_cpu|dp|ex_mem|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux24~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(47));

-- Location: FF_X19_Y17_N15
\mips_cpu|dp|mem_wb|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(47),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(14));

-- Location: LCCOMB_X15_Y24_N2
\mips_cpu|c|md|WideOr4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr4~0_combout\ = (\mips_cpu|dp|if_id|q\(26) & (\mips_cpu|dp|if_id|q\(29) $ (((\mips_cpu|dp|if_id|q\(28)) # (!\mips_cpu|dp|if_id|q\(27)))))) # (!\mips_cpu|dp|if_id|q\(26) & ((\mips_cpu|dp|if_id|q\(28)) # ((!\mips_cpu|dp|if_id|q\(29) & 
-- \mips_cpu|dp|if_id|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|dp|if_id|q\(27),
	combout => \mips_cpu|c|md|WideOr4~0_combout\);

-- Location: LCCOMB_X14_Y24_N24
\mips_cpu|c|md|WideOr4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr4~1_combout\ = (!\mips_cpu|dp|if_id|q\(30) & ((\mips_cpu|dp|if_id|q\(31) & ((\mips_cpu|c|md|Decoder0~2_combout\))) # (!\mips_cpu|dp|if_id|q\(31) & (!\mips_cpu|c|md|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr4~0_combout\,
	datab => \mips_cpu|dp|if_id|q\(30),
	datac => \mips_cpu|dp|if_id|q\(31),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|c|md|WideOr4~1_combout\);

-- Location: FF_X14_Y24_N25
\mips_cpu|dp|id_ex|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr4~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(0));

-- Location: LCCOMB_X16_Y16_N4
\mips_cpu|dp|ex_mem|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ex_mem|q[0]~feeder_combout\ = \mips_cpu|dp|id_ex|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|id_ex|q\(0),
	combout => \mips_cpu|dp|ex_mem|q[0]~feeder_combout\);

-- Location: FF_X16_Y16_N5
\mips_cpu|dp|ex_mem|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ex_mem|q[0]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(0));

-- Location: FF_X19_Y17_N17
\mips_cpu|dp|mem_wb|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(43),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(10));

-- Location: LCCOMB_X14_Y20_N2
\mips_cpu|c|md|WideOr8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr8~2_combout\ = (\mips_cpu|dp|if_id|q\(29)) # ((\mips_cpu|dp|if_id|q\(28) & (\mips_cpu|dp|if_id|q\(27))) # (!\mips_cpu|dp|if_id|q\(28) & (!\mips_cpu|dp|if_id|q\(27) & \mips_cpu|dp|if_id|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datab => \mips_cpu|dp|if_id|q\(28),
	datac => \mips_cpu|dp|if_id|q\(27),
	datad => \mips_cpu|dp|if_id|q\(26),
	combout => \mips_cpu|c|md|WideOr8~2_combout\);

-- Location: LCCOMB_X14_Y20_N20
\mips_cpu|c|md|WideOr8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr8~3_combout\ = (\mips_cpu|c|md|WideOr8~2_combout\) # ((\mips_cpu|dp|if_id|q\(30)) # (\mips_cpu|dp|if_id|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|WideOr8~2_combout\,
	datac => \mips_cpu|dp|if_id|q\(30),
	datad => \mips_cpu|dp|if_id|q\(31),
	combout => \mips_cpu|c|md|WideOr8~3_combout\);

-- Location: FF_X16_Y23_N1
\mips_cpu|dp|id_ex|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|md|WideOr8~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(3));

-- Location: LCCOMB_X14_Y20_N0
\mips_cpu|c|md|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~4_combout\ = (!\mips_cpu|dp|if_id|q\(30) & (!\mips_cpu|dp|if_id|q\(31) & (\mips_cpu|dp|if_id|q\(28) & \mips_cpu|dp|if_id|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(30),
	datab => \mips_cpu|dp|if_id|q\(31),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|dp|if_id|q\(26),
	combout => \mips_cpu|c|md|Decoder0~4_combout\);

-- Location: LCCOMB_X14_Y20_N4
\mips_cpu|c|md|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~5_combout\ = (\mips_cpu|dp|if_id|q\(29) & (\mips_cpu|c|md|Decoder0~4_combout\ & \mips_cpu|dp|if_id|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datac => \mips_cpu|c|md|Decoder0~4_combout\,
	datad => \mips_cpu|dp|if_id|q\(27),
	combout => \mips_cpu|c|md|Decoder0~5_combout\);

-- Location: FF_X21_Y23_N25
\mips_cpu|dp|id_ex|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|md|Decoder0~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(10));

-- Location: LCCOMB_X21_Y23_N24
\mips_cpu|dp|srcbmux|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux31~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|id_ex|q\(10) & !\mips_cpu|dp|id_ex|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(10),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|srcbmux|Mux31~0_combout\);

-- Location: FF_X16_Y22_N19
\mips_cpu|dp|if_id|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[10]~16_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(42));

-- Location: FF_X17_Y17_N23
\mips_cpu|dp|id_ex|q[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(42),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(136));

-- Location: LCCOMB_X12_Y20_N26
\uGPIO|LEDG_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~3_combout\ = (\mips_cpu|dp|ex_mem|q\(10)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(10),
	combout => \uGPIO|LEDG_R~3_combout\);

-- Location: LCCOMB_X15_Y17_N28
\Decoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~6_combout\ = (\Decoder|Equal1~5_combout\ & !\mips_cpu|dp|ex_mem|q\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(53),
	combout => \Decoder|Equal1~6_combout\);

-- Location: LCCOMB_X14_Y18_N10
\Timer|CompareR[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR[0]~0_combout\ = ((\uGPIO|Equal0~2_combout\ & (\mips_cpu|dp|ex_mem|q\(2) & \Decoder|Equal1~6_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(2),
	datac => \Decoder|Equal1~6_combout\,
	datad => \reset_ff~q\,
	combout => \Timer|CompareR[0]~0_combout\);

-- Location: FF_X12_Y20_N27
\Timer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~3_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(2));

-- Location: FF_X19_Y22_N17
\mips_cpu|dp|ex_mem|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux26~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(45));

-- Location: FF_X19_Y17_N11
\mips_cpu|dp|mem_wb|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(46),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(13));

-- Location: LCCOMB_X11_Y19_N0
\Timer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[0]~32_combout\ = \Timer|CounterR\(0) $ (VCC)
-- \Timer|CounterR[0]~33\ = CARRY(\Timer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(0),
	datad => VCC,
	combout => \Timer|CounterR[0]~32_combout\,
	cout => \Timer|CounterR[0]~33\);

-- Location: LCCOMB_X12_Y19_N12
\mips_cpu|dp|mem_wb|q[40]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[40]~45_combout\ = (!\mips_cpu|dp|ex_mem|q\(53) & (!\mips_cpu|dp|ex_mem|q\(2) & \Decoder|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(53),
	datab => \mips_cpu|dp|ex_mem|q\(2),
	datad => \Decoder|Equal1~5_combout\,
	combout => \mips_cpu|dp|mem_wb|q[40]~45_combout\);

-- Location: LCCOMB_X12_Y18_N16
\Timer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~14_combout\ = (\mips_cpu|dp|ex_mem|q\(26)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(26),
	combout => \Timer|CompareR~14_combout\);

-- Location: FF_X12_Y18_N17
\Timer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~14_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(18));

-- Location: LCCOMB_X11_Y19_N12
\Timer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[6]~44_combout\ = (\Timer|CounterR\(6) & (\Timer|CounterR[5]~43\ $ (GND))) # (!\Timer|CounterR\(6) & (!\Timer|CounterR[5]~43\ & VCC))
-- \Timer|CounterR[6]~45\ = CARRY((\Timer|CounterR\(6) & !\Timer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datad => VCC,
	cin => \Timer|CounterR[5]~43\,
	combout => \Timer|CounterR[6]~44_combout\,
	cout => \Timer|CounterR[6]~45\);

-- Location: LCCOMB_X11_Y19_N14
\Timer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[7]~46_combout\ = (\Timer|CounterR\(7) & (!\Timer|CounterR[6]~45\)) # (!\Timer|CounterR\(7) & ((\Timer|CounterR[6]~45\) # (GND)))
-- \Timer|CounterR[7]~47\ = CARRY((!\Timer|CounterR[6]~45\) # (!\Timer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(7),
	datad => VCC,
	cin => \Timer|CounterR[6]~45\,
	combout => \Timer|CounterR[7]~46_combout\,
	cout => \Timer|CounterR[7]~47\);

-- Location: FF_X11_Y19_N15
\Timer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[7]~46_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(7));

-- Location: LCCOMB_X11_Y19_N16
\Timer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[8]~48_combout\ = (\Timer|CounterR\(8) & (\Timer|CounterR[7]~47\ $ (GND))) # (!\Timer|CounterR\(8) & (!\Timer|CounterR[7]~47\ & VCC))
-- \Timer|CounterR[8]~49\ = CARRY((\Timer|CounterR\(8) & !\Timer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(8),
	datad => VCC,
	cin => \Timer|CounterR[7]~47\,
	combout => \Timer|CounterR[8]~48_combout\,
	cout => \Timer|CounterR[8]~49\);

-- Location: FF_X11_Y19_N17
\Timer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[8]~48_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(8));

-- Location: LCCOMB_X11_Y19_N18
\Timer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[9]~50_combout\ = (\Timer|CounterR\(9) & (!\Timer|CounterR[8]~49\)) # (!\Timer|CounterR\(9) & ((\Timer|CounterR[8]~49\) # (GND)))
-- \Timer|CounterR[9]~51\ = CARRY((!\Timer|CounterR[8]~49\) # (!\Timer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(9),
	datad => VCC,
	cin => \Timer|CounterR[8]~49\,
	combout => \Timer|CounterR[9]~50_combout\,
	cout => \Timer|CounterR[9]~51\);

-- Location: FF_X11_Y19_N19
\Timer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[9]~50_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(9));

-- Location: LCCOMB_X11_Y19_N20
\Timer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[10]~52_combout\ = (\Timer|CounterR\(10) & (\Timer|CounterR[9]~51\ $ (GND))) # (!\Timer|CounterR\(10) & (!\Timer|CounterR[9]~51\ & VCC))
-- \Timer|CounterR[10]~53\ = CARRY((\Timer|CounterR\(10) & !\Timer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(10),
	datad => VCC,
	cin => \Timer|CounterR[9]~51\,
	combout => \Timer|CounterR[10]~52_combout\,
	cout => \Timer|CounterR[10]~53\);

-- Location: FF_X11_Y19_N21
\Timer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[10]~52_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(10));

-- Location: LCCOMB_X11_Y19_N22
\Timer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[11]~54_combout\ = (\Timer|CounterR\(11) & (!\Timer|CounterR[10]~53\)) # (!\Timer|CounterR\(11) & ((\Timer|CounterR[10]~53\) # (GND)))
-- \Timer|CounterR[11]~55\ = CARRY((!\Timer|CounterR[10]~53\) # (!\Timer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(11),
	datad => VCC,
	cin => \Timer|CounterR[10]~53\,
	combout => \Timer|CounterR[11]~54_combout\,
	cout => \Timer|CounterR[11]~55\);

-- Location: FF_X11_Y19_N23
\Timer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[11]~54_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(11));

-- Location: LCCOMB_X11_Y19_N24
\Timer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[12]~56_combout\ = (\Timer|CounterR\(12) & (\Timer|CounterR[11]~55\ $ (GND))) # (!\Timer|CounterR\(12) & (!\Timer|CounterR[11]~55\ & VCC))
-- \Timer|CounterR[12]~57\ = CARRY((\Timer|CounterR\(12) & !\Timer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(12),
	datad => VCC,
	cin => \Timer|CounterR[11]~55\,
	combout => \Timer|CounterR[12]~56_combout\,
	cout => \Timer|CounterR[12]~57\);

-- Location: FF_X11_Y19_N25
\Timer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[12]~56_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(12));

-- Location: LCCOMB_X11_Y19_N26
\Timer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[13]~58_combout\ = (\Timer|CounterR\(13) & (!\Timer|CounterR[12]~57\)) # (!\Timer|CounterR\(13) & ((\Timer|CounterR[12]~57\) # (GND)))
-- \Timer|CounterR[13]~59\ = CARRY((!\Timer|CounterR[12]~57\) # (!\Timer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(13),
	datad => VCC,
	cin => \Timer|CounterR[12]~57\,
	combout => \Timer|CounterR[13]~58_combout\,
	cout => \Timer|CounterR[13]~59\);

-- Location: FF_X11_Y19_N27
\Timer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[13]~58_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(13));

-- Location: LCCOMB_X11_Y19_N28
\Timer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[14]~60_combout\ = (\Timer|CounterR\(14) & (\Timer|CounterR[13]~59\ $ (GND))) # (!\Timer|CounterR\(14) & (!\Timer|CounterR[13]~59\ & VCC))
-- \Timer|CounterR[14]~61\ = CARRY((\Timer|CounterR\(14) & !\Timer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(14),
	datad => VCC,
	cin => \Timer|CounterR[13]~59\,
	combout => \Timer|CounterR[14]~60_combout\,
	cout => \Timer|CounterR[14]~61\);

-- Location: FF_X11_Y19_N29
\Timer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[14]~60_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(14));

-- Location: LCCOMB_X11_Y19_N30
\Timer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[15]~62_combout\ = (\Timer|CounterR\(15) & (!\Timer|CounterR[14]~61\)) # (!\Timer|CounterR\(15) & ((\Timer|CounterR[14]~61\) # (GND)))
-- \Timer|CounterR[15]~63\ = CARRY((!\Timer|CounterR[14]~61\) # (!\Timer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datad => VCC,
	cin => \Timer|CounterR[14]~61\,
	combout => \Timer|CounterR[15]~62_combout\,
	cout => \Timer|CounterR[15]~63\);

-- Location: FF_X11_Y19_N31
\Timer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[15]~62_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(15));

-- Location: LCCOMB_X11_Y18_N0
\Timer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[16]~64_combout\ = (\Timer|CounterR\(16) & (\Timer|CounterR[15]~63\ $ (GND))) # (!\Timer|CounterR\(16) & (!\Timer|CounterR[15]~63\ & VCC))
-- \Timer|CounterR[16]~65\ = CARRY((\Timer|CounterR\(16) & !\Timer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(16),
	datad => VCC,
	cin => \Timer|CounterR[15]~63\,
	combout => \Timer|CounterR[16]~64_combout\,
	cout => \Timer|CounterR[16]~65\);

-- Location: FF_X11_Y18_N1
\Timer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[16]~64_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(16));

-- Location: LCCOMB_X11_Y18_N2
\Timer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[17]~66_combout\ = (\Timer|CounterR\(17) & (!\Timer|CounterR[16]~65\)) # (!\Timer|CounterR\(17) & ((\Timer|CounterR[16]~65\) # (GND)))
-- \Timer|CounterR[17]~67\ = CARRY((!\Timer|CounterR[16]~65\) # (!\Timer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(17),
	datad => VCC,
	cin => \Timer|CounterR[16]~65\,
	combout => \Timer|CounterR[17]~66_combout\,
	cout => \Timer|CounterR[17]~67\);

-- Location: FF_X11_Y18_N3
\Timer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[17]~66_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(17));

-- Location: LCCOMB_X11_Y18_N4
\Timer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[18]~68_combout\ = (\Timer|CounterR\(18) & (\Timer|CounterR[17]~67\ $ (GND))) # (!\Timer|CounterR\(18) & (!\Timer|CounterR[17]~67\ & VCC))
-- \Timer|CounterR[18]~69\ = CARRY((\Timer|CounterR\(18) & !\Timer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(18),
	datad => VCC,
	cin => \Timer|CounterR[17]~67\,
	combout => \Timer|CounterR[18]~68_combout\,
	cout => \Timer|CounterR[18]~69\);

-- Location: FF_X11_Y18_N5
\Timer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[18]~68_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(18));

-- Location: LCCOMB_X15_Y18_N22
\mips_cpu|dp|mem_wb|q[57]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[57]~16_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(18))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \Timer|CounterR\(18),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|mem_wb|q[57]~16_combout\);

-- Location: LCCOMB_X11_Y18_N6
\Timer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[19]~70_combout\ = (\Timer|CounterR\(19) & (!\Timer|CounterR[18]~69\)) # (!\Timer|CounterR\(19) & ((\Timer|CounterR[18]~69\) # (GND)))
-- \Timer|CounterR[19]~71\ = CARRY((!\Timer|CounterR[18]~69\) # (!\Timer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(19),
	datad => VCC,
	cin => \Timer|CounterR[18]~69\,
	combout => \Timer|CounterR[19]~70_combout\,
	cout => \Timer|CounterR[19]~71\);

-- Location: FF_X11_Y18_N7
\Timer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[19]~70_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(19));

-- Location: LCCOMB_X11_Y18_N8
\Timer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[20]~72_combout\ = (\Timer|CounterR\(20) & (\Timer|CounterR[19]~71\ $ (GND))) # (!\Timer|CounterR\(20) & (!\Timer|CounterR[19]~71\ & VCC))
-- \Timer|CounterR[20]~73\ = CARRY((\Timer|CounterR\(20) & !\Timer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(20),
	datad => VCC,
	cin => \Timer|CounterR[19]~71\,
	combout => \Timer|CounterR[20]~72_combout\,
	cout => \Timer|CounterR[20]~73\);

-- Location: FF_X11_Y18_N9
\Timer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[20]~72_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(20));

-- Location: LCCOMB_X11_Y18_N10
\Timer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[21]~74_combout\ = (\Timer|CounterR\(21) & (!\Timer|CounterR[20]~73\)) # (!\Timer|CounterR\(21) & ((\Timer|CounterR[20]~73\) # (GND)))
-- \Timer|CounterR[21]~75\ = CARRY((!\Timer|CounterR[20]~73\) # (!\Timer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(21),
	datad => VCC,
	cin => \Timer|CounterR[20]~73\,
	combout => \Timer|CounterR[21]~74_combout\,
	cout => \Timer|CounterR[21]~75\);

-- Location: FF_X11_Y18_N11
\Timer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[21]~74_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(21));

-- Location: LCCOMB_X11_Y18_N12
\Timer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[22]~76_combout\ = (\Timer|CounterR\(22) & (\Timer|CounterR[21]~75\ $ (GND))) # (!\Timer|CounterR\(22) & (!\Timer|CounterR[21]~75\ & VCC))
-- \Timer|CounterR[22]~77\ = CARRY((\Timer|CounterR\(22) & !\Timer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(22),
	datad => VCC,
	cin => \Timer|CounterR[21]~75\,
	combout => \Timer|CounterR[22]~76_combout\,
	cout => \Timer|CounterR[22]~77\);

-- Location: FF_X11_Y18_N13
\Timer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[22]~76_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(22));

-- Location: LCCOMB_X11_Y18_N14
\Timer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[23]~78_combout\ = (\Timer|CounterR\(23) & (!\Timer|CounterR[22]~77\)) # (!\Timer|CounterR\(23) & ((\Timer|CounterR[22]~77\) # (GND)))
-- \Timer|CounterR[23]~79\ = CARRY((!\Timer|CounterR[22]~77\) # (!\Timer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(23),
	datad => VCC,
	cin => \Timer|CounterR[22]~77\,
	combout => \Timer|CounterR[23]~78_combout\,
	cout => \Timer|CounterR[23]~79\);

-- Location: FF_X11_Y18_N15
\Timer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[23]~78_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(23));

-- Location: LCCOMB_X12_Y18_N28
\Timer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~9_combout\ = (\mips_cpu|dp|ex_mem|q\(31)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(31),
	combout => \Timer|CompareR~9_combout\);

-- Location: FF_X12_Y18_N29
\Timer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~9_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(23));

-- Location: LCCOMB_X12_Y18_N8
\mips_cpu|dp|mem_wb|q[62]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[62]~11_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(23)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(23),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(23),
	combout => \mips_cpu|dp|mem_wb|q[62]~11_combout\);

-- Location: LCCOMB_X14_Y18_N30
\Timer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~8_combout\ = (\mips_cpu|dp|ex_mem|q\(32)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(32),
	combout => \Timer|CompareR~8_combout\);

-- Location: FF_X14_Y18_N31
\Timer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~8_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(24));

-- Location: LCCOMB_X11_Y18_N16
\Timer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[24]~80_combout\ = (\Timer|CounterR\(24) & (\Timer|CounterR[23]~79\ $ (GND))) # (!\Timer|CounterR\(24) & (!\Timer|CounterR[23]~79\ & VCC))
-- \Timer|CounterR[24]~81\ = CARRY((\Timer|CounterR\(24) & !\Timer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(24),
	datad => VCC,
	cin => \Timer|CounterR[23]~79\,
	combout => \Timer|CounterR[24]~80_combout\,
	cout => \Timer|CounterR[24]~81\);

-- Location: FF_X11_Y18_N17
\Timer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[24]~80_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(24));

-- Location: LCCOMB_X14_Y18_N6
\mips_cpu|dp|mem_wb|q[63]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[63]~10_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(24))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(24),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CounterR\(24),
	combout => \mips_cpu|dp|mem_wb|q[63]~10_combout\);

-- Location: LCCOMB_X14_Y18_N4
\Timer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~7_combout\ = (\mips_cpu|dp|ex_mem|q\(33)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(33),
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~7_combout\);

-- Location: FF_X14_Y18_N5
\Timer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~7_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(25));

-- Location: LCCOMB_X11_Y18_N18
\Timer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[25]~82_combout\ = (\Timer|CounterR\(25) & (!\Timer|CounterR[24]~81\)) # (!\Timer|CounterR\(25) & ((\Timer|CounterR[24]~81\) # (GND)))
-- \Timer|CounterR[25]~83\ = CARRY((!\Timer|CounterR[24]~81\) # (!\Timer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(25),
	datad => VCC,
	cin => \Timer|CounterR[24]~81\,
	combout => \Timer|CounterR[25]~82_combout\,
	cout => \Timer|CounterR[25]~83\);

-- Location: FF_X11_Y18_N19
\Timer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[25]~82_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(25));

-- Location: LCCOMB_X14_Y18_N28
\mips_cpu|dp|mem_wb|q[64]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[64]~9_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(25))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CompareR\(25),
	datad => \Timer|CounterR\(25),
	combout => \mips_cpu|dp|mem_wb|q[64]~9_combout\);

-- Location: M9K_X13_Y16_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EEEE01E0100E010E0100E010E0100E011E0100E011E0100E011E0100E011E0100E010E0101E010E0100E010E0100E010EE11EEEE0EEEEEE0000F00EFEEEE000010FF00F0001FF00F01F00EE0100FE00F0E1EEFE01E0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y16_N24
\Timer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~0_combout\ = (!\mips_cpu|dp|ex_mem|q\(43) & (!\mips_cpu|dp|ex_mem|q\(42) & !\mips_cpu|dp|ex_mem|q\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(43),
	datab => \mips_cpu|dp|ex_mem|q\(42),
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \Timer|Equal2~0_combout\);

-- Location: LCCOMB_X16_Y20_N20
\mips_cpu|dp|srcbmux|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux14~1_combout\ = (\mips_cpu|dp|id_ex|q\(4)) # ((\mips_cpu|dp|id_ex|q\(3) & \mips_cpu|dp|id_ex|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datac => \mips_cpu|dp|id_ex|q\(3),
	datad => \mips_cpu|dp|id_ex|q\(10),
	combout => \mips_cpu|dp|srcbmux|Mux14~1_combout\);

-- Location: LCCOMB_X11_Y18_N20
\Timer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[26]~84_combout\ = (\Timer|CounterR\(26) & (\Timer|CounterR[25]~83\ $ (GND))) # (!\Timer|CounterR\(26) & (!\Timer|CounterR[25]~83\ & VCC))
-- \Timer|CounterR[26]~85\ = CARRY((\Timer|CounterR\(26) & !\Timer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(26),
	datad => VCC,
	cin => \Timer|CounterR[25]~83\,
	combout => \Timer|CounterR[26]~84_combout\,
	cout => \Timer|CounterR[26]~85\);

-- Location: FF_X11_Y18_N21
\Timer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[26]~84_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(26));

-- Location: LCCOMB_X11_Y18_N22
\Timer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[27]~86_combout\ = (\Timer|CounterR\(27) & (!\Timer|CounterR[26]~85\)) # (!\Timer|CounterR\(27) & ((\Timer|CounterR[26]~85\) # (GND)))
-- \Timer|CounterR[27]~87\ = CARRY((!\Timer|CounterR[26]~85\) # (!\Timer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datad => VCC,
	cin => \Timer|CounterR[26]~85\,
	combout => \Timer|CounterR[27]~86_combout\,
	cout => \Timer|CounterR[27]~87\);

-- Location: FF_X11_Y18_N23
\Timer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[27]~86_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(27));

-- Location: LCCOMB_X11_Y18_N24
\Timer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[28]~88_combout\ = (\Timer|CounterR\(28) & (\Timer|CounterR[27]~87\ $ (GND))) # (!\Timer|CounterR\(28) & (!\Timer|CounterR[27]~87\ & VCC))
-- \Timer|CounterR[28]~89\ = CARRY((\Timer|CounterR\(28) & !\Timer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(28),
	datad => VCC,
	cin => \Timer|CounterR[27]~87\,
	combout => \Timer|CounterR[28]~88_combout\,
	cout => \Timer|CounterR[28]~89\);

-- Location: FF_X11_Y18_N25
\Timer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[28]~88_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(28));

-- Location: LCCOMB_X11_Y18_N26
\Timer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[29]~90_combout\ = (\Timer|CounterR\(29) & (!\Timer|CounterR[28]~89\)) # (!\Timer|CounterR\(29) & ((\Timer|CounterR[28]~89\) # (GND)))
-- \Timer|CounterR[29]~91\ = CARRY((!\Timer|CounterR[28]~89\) # (!\Timer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(29),
	datad => VCC,
	cin => \Timer|CounterR[28]~89\,
	combout => \Timer|CounterR[29]~90_combout\,
	cout => \Timer|CounterR[29]~91\);

-- Location: FF_X11_Y18_N27
\Timer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[29]~90_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(29));

-- Location: LCCOMB_X11_Y18_N28
\Timer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[30]~92_combout\ = (\Timer|CounterR\(30) & (\Timer|CounterR[29]~91\ $ (GND))) # (!\Timer|CounterR\(30) & (!\Timer|CounterR[29]~91\ & VCC))
-- \Timer|CounterR[30]~93\ = CARRY((\Timer|CounterR\(30) & !\Timer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(30),
	datad => VCC,
	cin => \Timer|CounterR[29]~91\,
	combout => \Timer|CounterR[30]~92_combout\,
	cout => \Timer|CounterR[30]~93\);

-- Location: FF_X11_Y18_N29
\Timer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[30]~92_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(30));

-- Location: LCCOMB_X11_Y18_N30
\Timer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[31]~94_combout\ = \Timer|CounterR\(31) $ (\Timer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	cin => \Timer|CounterR[30]~93\,
	combout => \Timer|CounterR[31]~94_combout\);

-- Location: FF_X11_Y18_N31
\Timer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[31]~94_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(31));

-- Location: FF_X14_Y20_N29
\mips_cpu|dp|if_id|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(23));

-- Location: LCCOMB_X14_Y18_N26
\Timer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~12_combout\ = (\mips_cpu|dp|ex_mem|q\(28)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(28),
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~12_combout\);

-- Location: FF_X14_Y18_N27
\Timer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~12_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(20));

-- Location: LCCOMB_X15_Y18_N18
\mips_cpu|dp|mem_wb|q[59]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[59]~14_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(20))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(20),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CounterR\(20),
	combout => \mips_cpu|dp|mem_wb|q[59]~14_combout\);

-- Location: LCCOMB_X14_Y18_N8
\Timer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~11_combout\ = (\mips_cpu|dp|ex_mem|q\(29)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(29),
	combout => \Timer|CompareR~11_combout\);

-- Location: FF_X14_Y18_N9
\Timer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~11_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(21));

-- Location: LCCOMB_X15_Y18_N16
\mips_cpu|dp|mem_wb|q[60]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[60]~13_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(21)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(21),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(21),
	combout => \mips_cpu|dp|mem_wb|q[60]~13_combout\);

-- Location: LCCOMB_X12_Y18_N6
\Timer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~10_combout\ = (\mips_cpu|dp|ex_mem|q\(30)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(30),
	combout => \Timer|CompareR~10_combout\);

-- Location: FF_X12_Y18_N7
\Timer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~10_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(22));

-- Location: LCCOMB_X12_Y18_N10
\mips_cpu|dp|mem_wb|q[61]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[61]~12_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(22)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(22),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(22),
	combout => \mips_cpu|dp|mem_wb|q[61]~12_combout\);

-- Location: M9K_X13_Y18_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C778C0800C080C08008080C0800C080C0800C080C0800C080C0800C080C0800C080C0800C080C0800C080C0800C08080888094770C77888C08088089947700088088808088088808008009800C88800808047770073",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: FF_X12_Y18_N11
\mips_cpu|dp|mem_wb|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[61]~12_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(61));

-- Location: FF_X16_Y16_N29
\mips_cpu|dp|id_ex|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(21));

-- Location: LCCOMB_X15_Y16_N8
\mips_cpu|dp|wrmux|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|Mux3~0_combout\ = (\mips_cpu|dp|id_ex|q\(7) & (\mips_cpu|dp|id_ex|q\(42))) # (!\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|dp|id_ex|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(42),
	datab => \mips_cpu|dp|id_ex|q\(7),
	datad => \mips_cpu|dp|id_ex|q\(21),
	combout => \mips_cpu|dp|wrmux|Mux3~0_combout\);

-- Location: LCCOMB_X16_Y23_N22
\mips_cpu|dp|id_ex|q[7]~_wirecell\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\ = !\mips_cpu|dp|id_ex|q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|id_ex|q\(7),
	combout => \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\);

-- Location: FF_X15_Y16_N9
\mips_cpu|dp|ex_mem|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|Mux3~0_combout\,
	asdata => \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|id_ex|q\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(4));

-- Location: FF_X17_Y16_N19
\mips_cpu|dp|mem_wb|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(3));

-- Location: FF_X17_Y16_N9
\mips_cpu|dp|mem_wb|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(7),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(6));

-- Location: FF_X16_Y16_N25
\mips_cpu|dp|mem_wb|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(0));

-- Location: LCCOMB_X15_Y24_N6
\mips_cpu|c|md|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr1~0_combout\ = (\mips_cpu|dp|if_id|q\(29) & (((!\mips_cpu|dp|if_id|q\(28))) # (!\mips_cpu|dp|if_id|q\(26)))) # (!\mips_cpu|dp|if_id|q\(29) & ((\mips_cpu|dp|if_id|q\(28)) # ((\mips_cpu|dp|if_id|q\(26) & !\mips_cpu|dp|if_id|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|dp|if_id|q\(27),
	combout => \mips_cpu|c|md|WideOr1~0_combout\);

-- Location: LCCOMB_X14_Y20_N24
\mips_cpu|c|md|ex_control[8]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|ex_control[8]~0_combout\ = (!\mips_cpu|dp|if_id|q\(30) & !\mips_cpu|dp|if_id|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(30),
	datac => \mips_cpu|dp|if_id|q\(31),
	combout => \mips_cpu|c|md|ex_control[8]~0_combout\);

-- Location: LCCOMB_X15_Y24_N30
\mips_cpu|dp|sze|y[16]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sze|y[16]~0_combout\ = (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|if_id|q\(15) & ((\mips_cpu|c|md|WideOr1~0_combout\) # (!\mips_cpu|c|md|ex_control[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr1~0_combout\,
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|if_id|q\(15),
	datad => \mips_cpu|c|md|ex_control[8]~0_combout\,
	combout => \mips_cpu|dp|sze|y[16]~0_combout\);

-- Location: FF_X15_Y24_N31
\mips_cpu|dp|id_ex|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|sze|y[16]~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(46));

-- Location: LCCOMB_X19_Y16_N24
\mips_cpu|dp|srcbmux|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux14~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & !\mips_cpu|dp|id_ex|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q\(3),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|srcbmux|Mux14~0_combout\);

-- Location: LCCOMB_X26_Y18_N28
\mips_cpu|dp|id_ex|q[66]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[66]~6_combout\ = (\mips_cpu|dp|if_id|q\(20)) # ((\mips_cpu|dp|if_id|q\(19)) # ((!\mips_cpu|dp|if_id|q\(18) & \mips_cpu|dp|if_id|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(20),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|id_ex|q[66]~6_combout\);

-- Location: FF_X14_Y21_N5
\mips_cpu|dp|mem_wb|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(41),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(8));

-- Location: LCCOMB_X14_Y21_N10
\mips_cpu|dp|mem_wb|q[40]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[40]~49_combout\ = (!\mips_cpu|dp|ex_mem|q\(53) & (\uGPIO|Equal0~2_combout\ & (!\mips_cpu|dp|ex_mem|q\(2) & \Decoder|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(53),
	datab => \uGPIO|Equal0~2_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(2),
	datad => \Decoder|Equal1~5_combout\,
	combout => \mips_cpu|dp|mem_wb|q[40]~49_combout\);

-- Location: LCCOMB_X15_Y17_N24
\uGPIO|DataOut[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|DataOut[0]~3_combout\ = (\Decoder|Equal1~5_combout\ & (\mips_cpu|dp|ex_mem|q\(53) & (!\mips_cpu|dp|ex_mem|q\(2) & \uGPIO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(53),
	datac => \mips_cpu|dp|ex_mem|q\(2),
	datad => \uGPIO|Equal1~0_combout\,
	combout => \uGPIO|DataOut[0]~3_combout\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X9_Y21_N4
\uGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~36_combout\ = (\SW[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~36_combout\);

-- Location: FF_X9_Y21_N5
\uGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X9_Y21_N18
\uGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~35_combout\ = (\SW[1]~input_o\ & (!\uGPIO|sw1|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S0~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~35_combout\);

-- Location: FF_X9_Y21_N19
\uGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X9_Y21_N16
\uGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~34_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S1~q\,
	combout => \uGPIO|sw1|c_state~34_combout\);

-- Location: FF_X9_Y21_N17
\uGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X9_Y21_N6
\uGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~33_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S2~q\,
	combout => \uGPIO|sw1|c_state~33_combout\);

-- Location: FF_X9_Y21_N7
\uGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X9_Y21_N12
\uGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~32_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S3~q\,
	combout => \uGPIO|sw1|c_state~32_combout\);

-- Location: FF_X9_Y21_N13
\uGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X9_Y21_N2
\uGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~31_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S4~q\,
	combout => \uGPIO|sw1|c_state~31_combout\);

-- Location: FF_X9_Y21_N3
\uGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X9_Y21_N0
\uGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~30_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S5~q\,
	combout => \uGPIO|sw1|c_state~30_combout\);

-- Location: FF_X9_Y21_N1
\uGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X9_Y21_N22
\uGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S6~q\,
	combout => \uGPIO|sw1|c_state~29_combout\);

-- Location: FF_X9_Y21_N23
\uGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X9_Y21_N20
\uGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~28_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw1|c_state.S7~q\,
	combout => \uGPIO|sw1|c_state~28_combout\);

-- Location: FF_X9_Y21_N21
\uGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X9_Y21_N26
\uGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~27_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S8~q\,
	combout => \uGPIO|sw1|c_state~27_combout\);

-- Location: FF_X9_Y21_N27
\uGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X9_Y21_N8
\uGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~26_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw1|c_state.S9~q\,
	combout => \uGPIO|sw1|c_state~26_combout\);

-- Location: FF_X9_Y21_N9
\uGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X9_Y21_N14
\uGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S10~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~25_combout\);

-- Location: FF_X9_Y21_N15
\uGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X9_Y21_N28
\uGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~24_combout\ = (\SW[1]~input_o\ & (\uGPIO|sw1|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \uGPIO|sw1|c_state.S11~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw1|c_state~24_combout\);

-- Location: FF_X9_Y21_N29
\uGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X9_Y21_N10
\uGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~23_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S12~q\,
	combout => \uGPIO|sw1|c_state~23_combout\);

-- Location: FF_X9_Y21_N11
\uGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X9_Y21_N24
\uGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~22_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S13~q\,
	combout => \uGPIO|sw1|c_state~22_combout\);

-- Location: FF_X9_Y21_N25
\uGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N6
\uGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~2_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(1)) # (\uGPIO|sw1|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(1),
	datad => \uGPIO|sw1|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~2_combout\);

-- Location: FF_X11_Y21_N7
\uGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(1));

-- Location: LCCOMB_X15_Y17_N18
\uGPIO|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always0~2_combout\ = (\uGPIO|Equal0~2_combout\ & (\mips_cpu|dp|ex_mem|q\(53) & (\Decoder|Equal1~5_combout\ & !\mips_cpu|dp|ex_mem|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(53),
	datac => \Decoder|Equal1~5_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(2),
	combout => \uGPIO|always0~2_combout\);

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X9_Y23_N4
\uGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~36_combout\ = (!\BUTTON[1]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~36_combout\);

-- Location: FF_X9_Y23_N5
\uGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X9_Y23_N2
\uGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~35_combout\ = (!\BUTTON[1]~input_o\ & (!\uGPIO|button1|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[1]~input_o\,
	datac => \uGPIO|button1|c_state.S0~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~35_combout\);

-- Location: FF_X9_Y23_N3
\uGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X9_Y23_N16
\uGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~34_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S1~q\,
	combout => \uGPIO|button1|c_state~34_combout\);

-- Location: FF_X9_Y23_N17
\uGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X9_Y23_N30
\uGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~33_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S2~q\,
	combout => \uGPIO|button1|c_state~33_combout\);

-- Location: FF_X9_Y23_N31
\uGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X9_Y23_N20
\uGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~32_combout\ = (\uGPIO|button1|c_state.S3~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S3~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~32_combout\);

-- Location: FF_X9_Y23_N21
\uGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X9_Y23_N26
\uGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~31_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S4~q\,
	combout => \uGPIO|button1|c_state~31_combout\);

-- Location: FF_X9_Y23_N27
\uGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X9_Y23_N24
\uGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~30_combout\ = (\uGPIO|button1|c_state.S5~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S5~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~30_combout\);

-- Location: FF_X9_Y23_N25
\uGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X9_Y23_N6
\uGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~29_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S6~q\,
	combout => \uGPIO|button1|c_state~29_combout\);

-- Location: FF_X9_Y23_N7
\uGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X9_Y23_N28
\uGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~28_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S7~q\,
	combout => \uGPIO|button1|c_state~28_combout\);

-- Location: FF_X9_Y23_N29
\uGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X9_Y23_N10
\uGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~27_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S8~q\,
	combout => \uGPIO|button1|c_state~27_combout\);

-- Location: FF_X9_Y23_N11
\uGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X9_Y23_N0
\uGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~26_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S9~q\,
	combout => \uGPIO|button1|c_state~26_combout\);

-- Location: FF_X9_Y23_N1
\uGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X9_Y23_N22
\uGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~25_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S10~q\,
	combout => \uGPIO|button1|c_state~25_combout\);

-- Location: FF_X9_Y23_N23
\uGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X9_Y23_N12
\uGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~24_combout\ = (\uGPIO|button1|c_state.S11~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S11~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~24_combout\);

-- Location: FF_X9_Y23_N13
\uGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X9_Y23_N18
\uGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~23_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S12~q\,
	combout => \uGPIO|button1|c_state~23_combout\);

-- Location: FF_X9_Y23_N19
\uGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X9_Y23_N8
\uGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~22_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[1]~input_o\,
	datad => \uGPIO|button1|c_state.S13~q\,
	combout => \uGPIO|button1|c_state~22_combout\);

-- Location: FF_X9_Y23_N9
\uGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N0
\uGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~1_combout\ = (!\uGPIO|always0~2_combout\ & ((\uGPIO|BUTTON_StatusR\(1)) # (\uGPIO|button1|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|always0~2_combout\,
	datac => \uGPIO|BUTTON_StatusR\(1),
	datad => \uGPIO|button1|c_state.S14~q\,
	combout => \uGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X11_Y21_N1
\uGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(1));

-- Location: LCCOMB_X12_Y19_N4
\read_data[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~4_combout\ = (\Timer|Equal2~1_combout\ & (\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(1) & !\mips_cpu|dp|ex_mem|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~1_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Timer|CounterR\(1),
	datad => \mips_cpu|dp|ex_mem|q\(2),
	combout => \read_data[1]~4_combout\);

-- Location: LCCOMB_X15_Y17_N12
\Decoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal3~0_combout\ = (!\mips_cpu|dp|ex_mem|q\(53)) # (!\Decoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~5_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(53),
	combout => \Decoder|Equal3~0_combout\);

-- Location: LCCOMB_X14_Y21_N30
\mips_cpu|dp|mem_wb|q[40]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[40]~52_combout\ = (\Decoder|Equal1~5_combout\ & ((\uGPIO|Equal0~2_combout\) # (!\mips_cpu|dp|ex_mem|q\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|Equal0~2_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(53),
	datad => \Decoder|Equal1~5_combout\,
	combout => \mips_cpu|dp|mem_wb|q[40]~52_combout\);

-- Location: LCCOMB_X12_Y18_N24
\Timer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~3_combout\ = (\mips_cpu|dp|ex_mem|q\(37)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(37),
	combout => \Timer|CompareR~3_combout\);

-- Location: FF_X12_Y18_N25
\Timer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~3_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(29));

-- Location: LCCOMB_X12_Y18_N4
\mips_cpu|dp|mem_wb|q[68]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[68]~5_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(29)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(29),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(29),
	combout => \mips_cpu|dp|mem_wb|q[68]~5_combout\);

-- Location: LCCOMB_X12_Y18_N30
\Timer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~2_combout\ = (\mips_cpu|dp|ex_mem|q\(38)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(38),
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~2_combout\);

-- Location: FF_X12_Y18_N31
\Timer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~2_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(30));

-- Location: LCCOMB_X12_Y18_N18
\mips_cpu|dp|mem_wb|q[69]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[69]~4_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(30))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(30),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CounterR\(30),
	combout => \mips_cpu|dp|mem_wb|q[69]~4_combout\);

-- Location: M9K_X13_Y20_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000280A3801A28012801A08012801A28013801A38013801A38012801A28012801A28013801A28013801A28012801A280108A23A0A2002808A00808808AA0A20101208A20800128A20801A018A01002200A3A20AA20022",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: FF_X12_Y18_N19
\mips_cpu|dp|mem_wb|q[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[69]~4_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(30),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(69));

-- Location: LCCOMB_X24_Y23_N0
\mips_cpu|dp|mem_wb|q[37]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[37]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(70)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(70),
	combout => \mips_cpu|dp|mem_wb|q[37]~feeder_combout\);

-- Location: FF_X24_Y23_N1
\mips_cpu|dp|mem_wb|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[37]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(37));

-- Location: LCCOMB_X24_Y23_N10
\mips_cpu|dp|resmux|y[30]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[30]~4_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(69))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(69),
	datad => \mips_cpu|dp|mem_wb|q\(37),
	combout => \mips_cpu|dp|resmux|y[30]~4_combout\);

-- Location: LCCOMB_X26_Y18_N2
\mips_cpu|dp|id_ex|q[66]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[66]~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & !\mips_cpu|dp|if_id|q\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datad => \mips_cpu|dp|if_id|q\(20),
	combout => \mips_cpu|dp|id_ex|q[66]~3_combout\);

-- Location: FF_X19_Y18_N11
\mips_cpu|dp|mem_wb|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(52),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(19));

-- Location: LCCOMB_X15_Y19_N2
\Timer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~20_combout\ = (\mips_cpu|dp|ex_mem|q\(20)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(20),
	combout => \Timer|CompareR~20_combout\);

-- Location: FF_X15_Y19_N3
\Timer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~20_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(12));

-- Location: LCCOMB_X15_Y19_N30
\mips_cpu|dp|mem_wb|q[51]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[51]~22_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(12)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CounterR\(12),
	datad => \Timer|CompareR\(12),
	combout => \mips_cpu|dp|mem_wb|q[51]~22_combout\);

-- Location: FF_X20_Y23_N9
\mips_cpu|dp|ex_mem|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux18~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(21));

-- Location: M9K_X25_Y19_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004F0E0F0000D002000000000E0F000F00000000F20000000000000005400000F00E00F0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y19_N30
\mips_cpu|dp|if_id|q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[14]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14),
	combout => \mips_cpu|dp|if_id|q[14]~feeder_combout\);

-- Location: FF_X17_Y19_N31
\mips_cpu|dp|if_id|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[14]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(14));

-- Location: FF_X17_Y19_N19
\mips_cpu|dp|id_ex|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(14),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(44));

-- Location: LCCOMB_X15_Y22_N12
\mips_cpu|dp|pcmux|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux17~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((!\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcadd1|y[14]~24_combout\))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|id_ex|q\(42)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(42),
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|pcadd1|y[14]~24_combout\,
	combout => \mips_cpu|dp|pcmux|Mux17~0_combout\);

-- Location: LCCOMB_X16_Y22_N22
\mips_cpu|dp|pcadd1|y[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[12]~20_combout\ = (\mips_cpu|dp|pcreg|q\(12) & (\mips_cpu|dp|pcadd1|y[11]~19\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(12) & (!\mips_cpu|dp|pcadd1|y[11]~19\ & VCC))
-- \mips_cpu|dp|pcadd1|y[12]~21\ = CARRY((\mips_cpu|dp|pcreg|q\(12) & !\mips_cpu|dp|pcadd1|y[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(12),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[11]~19\,
	combout => \mips_cpu|dp|pcadd1|y[12]~20_combout\,
	cout => \mips_cpu|dp|pcadd1|y[12]~21\);

-- Location: FF_X16_Y22_N23
\mips_cpu|dp|if_id|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[12]~20_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(44));

-- Location: FF_X17_Y18_N19
\mips_cpu|dp|id_ex|q[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(44),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(138));

-- Location: FF_X16_Y22_N21
\mips_cpu|dp|if_id|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[11]~18_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(43));

-- Location: FF_X20_Y19_N25
\mips_cpu|dp|id_ex|q[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(43),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(137));

-- Location: FF_X16_Y22_N15
\mips_cpu|dp|if_id|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[8]~12_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(40));

-- Location: FF_X20_Y22_N25
\mips_cpu|dp|id_ex|q[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(40),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(134));

-- Location: FF_X16_Y22_N13
\mips_cpu|dp|if_id|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[7]~10_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(39));

-- Location: FF_X20_Y22_N19
\mips_cpu|dp|id_ex|q[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(39),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(133));

-- Location: FF_X14_Y19_N7
\mips_cpu|dp|mem_wb|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(44),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(11));

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X8_Y20_N28
\uGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~36_combout\ = (\SW[4]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[4]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~36_combout\);

-- Location: FF_X8_Y20_N29
\uGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X8_Y20_N2
\uGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~35_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & !\uGPIO|sw4|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S0~q\,
	combout => \uGPIO|sw4|c_state~35_combout\);

-- Location: FF_X8_Y20_N3
\uGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X8_Y20_N16
\uGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~34_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S1~q\,
	combout => \uGPIO|sw4|c_state~34_combout\);

-- Location: FF_X8_Y20_N17
\uGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X8_Y20_N6
\uGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~33_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S2~q\,
	combout => \uGPIO|sw4|c_state~33_combout\);

-- Location: FF_X8_Y20_N7
\uGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X8_Y20_N20
\uGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~32_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S3~q\,
	combout => \uGPIO|sw4|c_state~32_combout\);

-- Location: FF_X8_Y20_N21
\uGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X8_Y20_N10
\uGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~31_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S4~q\,
	combout => \uGPIO|sw4|c_state~31_combout\);

-- Location: FF_X8_Y20_N11
\uGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X8_Y20_N8
\uGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~30_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S5~q\,
	combout => \uGPIO|sw4|c_state~30_combout\);

-- Location: FF_X8_Y20_N9
\uGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X8_Y20_N30
\uGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~29_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~29_combout\);

-- Location: FF_X8_Y20_N31
\uGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X8_Y20_N12
\uGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~28_combout\ = (\uGPIO|sw4|c_state.S7~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S7~q\,
	datac => \SW[4]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~28_combout\);

-- Location: FF_X8_Y20_N13
\uGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X8_Y20_N26
\uGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~27_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S8~q\,
	combout => \uGPIO|sw4|c_state~27_combout\);

-- Location: FF_X8_Y20_N27
\uGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X8_Y20_N24
\uGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~26_combout\ = (\uGPIO|sw4|c_state.S9~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S9~q\,
	datac => \SW[4]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~26_combout\);

-- Location: FF_X8_Y20_N25
\uGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X8_Y20_N22
\uGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~25_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S10~q\,
	combout => \uGPIO|sw4|c_state~25_combout\);

-- Location: FF_X8_Y20_N23
\uGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X8_Y20_N4
\uGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~24_combout\ = (\uGPIO|sw4|c_state.S11~q\ & (\SW[4]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S11~q\,
	datac => \SW[4]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~24_combout\);

-- Location: FF_X8_Y20_N5
\uGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S12~q\);

-- Location: LCCOMB_X8_Y20_N18
\uGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~23_combout\ = (\SW[4]~input_o\ & (\uGPIO|sw4|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \uGPIO|sw4|c_state.S12~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw4|c_state~23_combout\);

-- Location: FF_X8_Y20_N19
\uGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X8_Y20_N0
\uGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~22_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S13~q\,
	combout => \uGPIO|sw4|c_state~22_combout\);

-- Location: FF_X8_Y20_N1
\uGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N28
\uGPIO|SW_StatusR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~8_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(4)) # (\uGPIO|sw4|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(4),
	datad => \uGPIO|sw4|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~8_combout\);

-- Location: FF_X11_Y21_N29
\uGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~8_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X14_Y19_N16
\read_data[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~23_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\Decoder|Equal1~6_combout\ & ((\Timer|CounterR\(4)))) # (!\Decoder|Equal1~6_combout\ & 
-- (\uGPIO|SW_StatusR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(4),
	datab => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datac => \Timer|CounterR\(4),
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[4]~23_combout\);

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X10_Y20_N12
\uGPIO|sw5|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~36_combout\ = (\reset_ff~q\ & \SW[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~36_combout\);

-- Location: FF_X10_Y20_N13
\uGPIO|sw5|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S0~q\);

-- Location: LCCOMB_X10_Y20_N2
\uGPIO|sw5|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~35_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & !\uGPIO|sw5|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S0~q\,
	combout => \uGPIO|sw5|c_state~35_combout\);

-- Location: FF_X10_Y20_N3
\uGPIO|sw5|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S1~q\);

-- Location: LCCOMB_X10_Y20_N16
\uGPIO|sw5|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~34_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S1~q\,
	combout => \uGPIO|sw5|c_state~34_combout\);

-- Location: FF_X10_Y20_N17
\uGPIO|sw5|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S2~q\);

-- Location: LCCOMB_X10_Y20_N22
\uGPIO|sw5|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~33_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S2~q\,
	combout => \uGPIO|sw5|c_state~33_combout\);

-- Location: FF_X10_Y20_N23
\uGPIO|sw5|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S3~q\);

-- Location: LCCOMB_X10_Y20_N28
\uGPIO|sw5|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~32_combout\ = (\uGPIO|sw5|c_state.S3~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw5|c_state.S3~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~32_combout\);

-- Location: FF_X10_Y20_N29
\uGPIO|sw5|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S4~q\);

-- Location: LCCOMB_X10_Y20_N18
\uGPIO|sw5|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~31_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S4~q\,
	combout => \uGPIO|sw5|c_state~31_combout\);

-- Location: FF_X10_Y20_N19
\uGPIO|sw5|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S5~q\);

-- Location: LCCOMB_X10_Y20_N24
\uGPIO|sw5|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~30_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S5~q\,
	combout => \uGPIO|sw5|c_state~30_combout\);

-- Location: FF_X10_Y20_N25
\uGPIO|sw5|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S6~q\);

-- Location: LCCOMB_X10_Y20_N30
\uGPIO|sw5|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~29_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S6~q\,
	combout => \uGPIO|sw5|c_state~29_combout\);

-- Location: FF_X10_Y20_N31
\uGPIO|sw5|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S7~q\);

-- Location: LCCOMB_X10_Y20_N20
\uGPIO|sw5|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~28_combout\ = (\uGPIO|sw5|c_state.S7~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw5|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~28_combout\);

-- Location: FF_X10_Y20_N21
\uGPIO|sw5|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S8~q\);

-- Location: LCCOMB_X10_Y20_N26
\uGPIO|sw5|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~27_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S8~q\,
	combout => \uGPIO|sw5|c_state~27_combout\);

-- Location: FF_X10_Y20_N27
\uGPIO|sw5|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S9~q\);

-- Location: LCCOMB_X10_Y20_N0
\uGPIO|sw5|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~26_combout\ = (\uGPIO|sw5|c_state.S9~q\ & (\reset_ff~q\ & \SW[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw5|c_state.S9~q\,
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	combout => \uGPIO|sw5|c_state~26_combout\);

-- Location: FF_X10_Y20_N1
\uGPIO|sw5|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S10~q\);

-- Location: LCCOMB_X10_Y20_N6
\uGPIO|sw5|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~25_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S10~q\,
	combout => \uGPIO|sw5|c_state~25_combout\);

-- Location: FF_X10_Y20_N7
\uGPIO|sw5|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S11~q\);

-- Location: LCCOMB_X10_Y20_N4
\uGPIO|sw5|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~24_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S11~q\,
	combout => \uGPIO|sw5|c_state~24_combout\);

-- Location: FF_X10_Y20_N5
\uGPIO|sw5|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S12~q\);

-- Location: LCCOMB_X10_Y20_N10
\uGPIO|sw5|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~23_combout\ = (\SW[5]~input_o\ & (\reset_ff~q\ & \uGPIO|sw5|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw5|c_state.S12~q\,
	combout => \uGPIO|sw5|c_state~23_combout\);

-- Location: FF_X10_Y20_N11
\uGPIO|sw5|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S13~q\);

-- Location: LCCOMB_X10_Y20_N8
\uGPIO|sw5|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw5|c_state~22_combout\ = (\reset_ff~q\ & (\SW[5]~input_o\ & \uGPIO|sw5|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[5]~input_o\,
	datad => \uGPIO|sw5|c_state.S13~q\,
	combout => \uGPIO|sw5|c_state~22_combout\);

-- Location: FF_X10_Y20_N9
\uGPIO|sw5|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw5|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw5|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N18
\uGPIO|SW_StatusR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~7_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(5)) # (\uGPIO|sw5|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(5),
	datad => \uGPIO|sw5|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~7_combout\);

-- Location: FF_X11_Y21_N19
\uGPIO|SW_StatusR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~7_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(5));

-- Location: LCCOMB_X14_Y19_N12
\read_data[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~20_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(5))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datab => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datac => \uGPIO|SW_StatusR\(5),
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[5]~20_combout\);

-- Location: LCCOMB_X14_Y19_N26
\uGPIO|LEDG_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~6_combout\ = (\mips_cpu|dp|ex_mem|q\(13)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(13),
	combout => \uGPIO|LEDG_R~6_combout\);

-- Location: FF_X14_Y19_N27
\Timer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~6_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(5));

-- Location: M9K_X13_Y22_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001214070040200012040000012040F00002040000002040200002040300002040600002040400002040F0000204080000201F241E0121400400020022241E010C00330030F50220020320822054433053F30444B0000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y19_N22
\read_data[5]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~21_combout\ = (\read_data[5]~20_combout\ & (((\Timer|CompareR\(5))) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\))) # (!\read_data[5]~20_combout\ & (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[5]~20_combout\,
	datab => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datac => \Timer|CompareR\(5),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(5),
	combout => \read_data[5]~21_combout\);

-- Location: LCCOMB_X14_Y19_N8
\read_data[5]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[5]~22_combout\ = (!\mips_cpu|dp|mem_wb|q[44]~51_combout\ & \read_data[5]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	datac => \read_data[5]~21_combout\,
	combout => \read_data[5]~22_combout\);

-- Location: FF_X14_Y19_N9
\mips_cpu|dp|mem_wb|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[5]~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(44));

-- Location: FF_X14_Y19_N19
\mips_cpu|dp|mem_wb|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(45),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(12));

-- Location: LCCOMB_X14_Y19_N18
\mips_cpu|dp|resmux|y[5]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[5]~29_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(44))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(44),
	datac => \mips_cpu|dp|mem_wb|q\(12),
	datad => \mips_cpu|dp|mem_wb|q\(1),
	combout => \mips_cpu|dp|resmux|y[5]~29_combout\);

-- Location: LCCOMB_X26_Y18_N8
\mips_cpu|dp|id_ex|q[66]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[66]~2_combout\ = (\mips_cpu|dp|if_id|q\(20)) # ((\mips_cpu|dp|if_id|q\(18) & \mips_cpu|dp|if_id|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(20),
	datab => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|id_ex|q[66]~2_combout\);

-- Location: LCCOMB_X19_Y21_N10
\mips_cpu|dp|id_ex|q[66]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[66]~5_combout\ = (!\mips_cpu|dp|if_id|q\(18) & \mips_cpu|dp|if_id|q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|id_ex|q[66]~5_combout\);

-- Location: LCCOMB_X19_Y21_N16
\mips_cpu|dp|id_ex|q[66]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[66]~4_combout\ = (\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16) & \mips_cpu|dp|if_id|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|id_ex|q[66]~4_combout\);

-- Location: FF_X17_Y16_N31
\mips_cpu|dp|mem_wb|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(4));

-- Location: LCCOMB_X19_Y16_N8
\mips_cpu|dp|rf|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~28_combout\ = (!\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (!\mips_cpu|dp|mem_wb|q\(5) & \mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~28_combout\);

-- Location: LCCOMB_X27_Y20_N26
\mips_cpu|dp|rf|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~34_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (!\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|rf|Decoder0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datad => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~34_combout\);

-- Location: FF_X27_Y20_N19
\mips_cpu|dp|rf|R1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(5));

-- Location: LCCOMB_X19_Y16_N22
\mips_cpu|dp|rf|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~27_combout\ = (!\mips_cpu|dp|mem_wb|q\(5) & (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|rf|Decoder0~26_combout\ & !\mips_cpu|dp|mem_wb|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(5),
	datab => \mips_cpu|dp|mem_wb|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~26_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(6),
	combout => \mips_cpu|dp|rf|Decoder0~27_combout\);

-- Location: FF_X28_Y24_N29
\mips_cpu|dp|rf|R6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(5));

-- Location: LCCOMB_X21_Y16_N22
\mips_cpu|dp|rf|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~30_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (!\mips_cpu|dp|mem_wb|q\(5) & (\mips_cpu|dp|rf|Decoder0~26_combout\ & !\mips_cpu|dp|mem_wb|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(5),
	datac => \mips_cpu|dp|rf|Decoder0~26_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(6),
	combout => \mips_cpu|dp|rf|Decoder0~30_combout\);

-- Location: FF_X28_Y24_N23
\mips_cpu|dp|rf|R4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(5));

-- Location: LCCOMB_X28_Y24_N22
\mips_cpu|dp|rf|Mux26~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(5)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R4\(5) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R6\(5),
	datac => \mips_cpu|dp|rf|R4\(5),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux26~14_combout\);

-- Location: LCCOMB_X27_Y20_N22
\mips_cpu|dp|rf|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~29_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|rf|Decoder0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datad => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~29_combout\);

-- Location: FF_X27_Y24_N23
\mips_cpu|dp|rf|R5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(5));

-- Location: LCCOMB_X27_Y20_N0
\mips_cpu|dp|rf|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~31_combout\ = (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|rf|Decoder0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datad => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~31_combout\);

-- Location: FF_X27_Y20_N25
\mips_cpu|dp|rf|R7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(5));

-- Location: LCCOMB_X27_Y20_N24
\mips_cpu|dp|rf|Mux26~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~15_combout\ = (\mips_cpu|dp|rf|Mux26~14_combout\ & (((\mips_cpu|dp|rf|R7\(5)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux26~14_combout\ & (\mips_cpu|dp|rf|R5\(5) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~14_combout\,
	datab => \mips_cpu|dp|rf|R5\(5),
	datac => \mips_cpu|dp|rf|R7\(5),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux26~15_combout\);

-- Location: LCCOMB_X27_Y20_N18
\mips_cpu|dp|rf|Mux26~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux26~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(5),
	datad => \mips_cpu|dp|rf|Mux26~15_combout\,
	combout => \mips_cpu|dp|rf|Mux26~16_combout\);

-- Location: LCCOMB_X27_Y20_N28
\mips_cpu|dp|rf|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~35_combout\ = (\mips_cpu|dp|mem_wb|q\(3) & (!\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|rf|Decoder0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datad => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~35_combout\);

-- Location: FF_X26_Y20_N15
\mips_cpu|dp|rf|R3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(5));

-- Location: LCCOMB_X17_Y16_N18
\mips_cpu|dp|rf|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~32_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(2) & (\mips_cpu|dp|mem_wb|q\(3) & !\mips_cpu|dp|mem_wb|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(4),
	datab => \mips_cpu|dp|mem_wb|q\(2),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|mem_wb|q\(5),
	combout => \mips_cpu|dp|rf|Decoder0~32_combout\);

-- Location: LCCOMB_X19_Y16_N10
\mips_cpu|dp|rf|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~33_combout\ = (\mips_cpu|dp|rf|Decoder0~32_combout\ & (\mips_cpu|dp|mem_wb|q\(0) & !\mips_cpu|dp|mem_wb|q\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~32_combout\,
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datad => \mips_cpu|dp|mem_wb|q\(6),
	combout => \mips_cpu|dp|rf|Decoder0~33_combout\);

-- Location: FF_X26_Y20_N13
\mips_cpu|dp|rf|R2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(5));

-- Location: LCCOMB_X26_Y20_N14
\mips_cpu|dp|rf|Mux26~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux26~16_combout\ & (\mips_cpu|dp|rf|R3\(5))) # (!\mips_cpu|dp|rf|Mux26~16_combout\ & ((\mips_cpu|dp|rf|R2\(5)))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|Mux26~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux26~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(5),
	datad => \mips_cpu|dp|rf|R2\(5),
	combout => \mips_cpu|dp|rf|Mux26~17_combout\);

-- Location: LCCOMB_X19_Y16_N16
\mips_cpu|dp|rf|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~8_combout\ = (\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (\mips_cpu|dp|mem_wb|q\(5) & \mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~8_combout\);

-- Location: LCCOMB_X27_Y16_N10
\mips_cpu|dp|rf|Decoder0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~9_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~8_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~9_combout\);

-- Location: FF_X22_Y17_N1
\mips_cpu|dp|rf|R25[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(5));

-- Location: LCCOMB_X19_Y16_N14
\mips_cpu|dp|rf|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~6_combout\ = (\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (!\mips_cpu|dp|mem_wb|q\(5) & \mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~6_combout\);

-- Location: LCCOMB_X27_Y16_N12
\mips_cpu|dp|rf|Decoder0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~10_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~6_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~10_combout\);

-- Location: FF_X24_Y20_N23
\mips_cpu|dp|rf|R17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(5));

-- Location: LCCOMB_X22_Y17_N0
\mips_cpu|dp|rf|Mux26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(5))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(5),
	datad => \mips_cpu|dp|rf|R17\(5),
	combout => \mips_cpu|dp|rf|Mux26~4_combout\);

-- Location: LCCOMB_X27_Y16_N24
\mips_cpu|dp|rf|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~7_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~6_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~7_combout\);

-- Location: FF_X24_Y20_N29
\mips_cpu|dp|rf|R21[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(5));

-- Location: LCCOMB_X27_Y16_N6
\mips_cpu|dp|rf|Decoder0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~11_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~8_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~11_combout\);

-- Location: FF_X22_Y17_N27
\mips_cpu|dp|rf|R29[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(5));

-- Location: LCCOMB_X24_Y20_N28
\mips_cpu|dp|rf|Mux26~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~5_combout\ = (\mips_cpu|dp|rf|Mux26~4_combout\ & (((\mips_cpu|dp|rf|R29\(5))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux26~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(5),
	datad => \mips_cpu|dp|rf|R29\(5),
	combout => \mips_cpu|dp|rf|Mux26~5_combout\);

-- Location: LCCOMB_X27_Y16_N20
\mips_cpu|dp|rf|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~18_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~6_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~18_combout\);

-- Location: FF_X16_Y15_N27
\mips_cpu|dp|rf|R19[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(5));

-- Location: LCCOMB_X27_Y16_N26
\mips_cpu|dp|rf|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~17_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~6_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~17_combout\);

-- Location: FF_X15_Y15_N25
\mips_cpu|dp|rf|R23[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(5));

-- Location: LCCOMB_X16_Y15_N26
\mips_cpu|dp|rf|Mux26~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(5)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(5),
	datad => \mips_cpu|dp|rf|R23\(5),
	combout => \mips_cpu|dp|rf|Mux26~11_combout\);

-- Location: LCCOMB_X27_Y16_N30
\mips_cpu|dp|rf|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~19_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~8_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~19_combout\);

-- Location: FF_X15_Y15_N19
\mips_cpu|dp|rf|R31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(5));

-- Location: LCCOMB_X27_Y16_N0
\mips_cpu|dp|rf|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~16_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~8_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~16_combout\);

-- Location: FF_X16_Y15_N17
\mips_cpu|dp|rf|R27[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(5));

-- Location: LCCOMB_X15_Y15_N18
\mips_cpu|dp|rf|Mux26~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~12_combout\ = (\mips_cpu|dp|rf|Mux26~11_combout\ & (((\mips_cpu|dp|rf|R31\(5))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux26~11_combout\ & (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R27\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~11_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(5),
	datad => \mips_cpu|dp|rf|R27\(5),
	combout => \mips_cpu|dp|rf|Mux26~12_combout\);

-- Location: LCCOMB_X19_Y16_N18
\mips_cpu|dp|rf|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~0_combout\ = (\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (\mips_cpu|dp|mem_wb|q\(5) & !\mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~0_combout\);

-- Location: LCCOMB_X27_Y16_N16
\mips_cpu|dp|rf|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~12_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~12_combout\);

-- Location: FF_X27_Y23_N11
\mips_cpu|dp|rf|R24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(5));

-- Location: LCCOMB_X19_Y16_N20
\mips_cpu|dp|rf|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~2_combout\ = (\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (!\mips_cpu|dp|mem_wb|q\(5) & !\mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~2_combout\);

-- Location: LCCOMB_X27_Y16_N4
\mips_cpu|dp|rf|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~14_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~14_combout\);

-- Location: FF_X27_Y23_N13
\mips_cpu|dp|rf|R16[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(5));

-- Location: LCCOMB_X27_Y23_N12
\mips_cpu|dp|rf|Mux26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~8_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R24\(5))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R16\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(5),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(5),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux26~8_combout\);

-- Location: LCCOMB_X27_Y16_N14
\mips_cpu|dp|rf|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~15_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~15_combout\);

-- Location: FF_X28_Y23_N11
\mips_cpu|dp|rf|R28[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(5));

-- Location: LCCOMB_X27_Y16_N2
\mips_cpu|dp|rf|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~13_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~13_combout\);

-- Location: FF_X28_Y23_N17
\mips_cpu|dp|rf|R20[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(5));

-- Location: LCCOMB_X28_Y23_N10
\mips_cpu|dp|rf|Mux26~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~9_combout\ = (\mips_cpu|dp|rf|Mux26~8_combout\ & (((\mips_cpu|dp|rf|R28\(5))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux26~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(5),
	datad => \mips_cpu|dp|rf|R20\(5),
	combout => \mips_cpu|dp|rf|Mux26~9_combout\);

-- Location: LCCOMB_X27_Y16_N18
\mips_cpu|dp|rf|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~3_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~3_combout\);

-- Location: FF_X29_Y24_N9
\mips_cpu|dp|rf|R22[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(5));

-- Location: LCCOMB_X27_Y16_N28
\mips_cpu|dp|rf|Decoder0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~4_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~2_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~4_combout\);

-- Location: FF_X29_Y24_N11
\mips_cpu|dp|rf|R18[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(5));

-- Location: LCCOMB_X29_Y24_N10
\mips_cpu|dp|rf|Mux26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R22\(5))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R22\(5),
	datac => \mips_cpu|dp|rf|R18\(5),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux26~6_combout\);

-- Location: LCCOMB_X27_Y16_N8
\mips_cpu|dp|rf|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~1_combout\ = (!\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~1_combout\);

-- Location: FF_X30_Y24_N25
\mips_cpu|dp|rf|R26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(5));

-- Location: LCCOMB_X27_Y16_N22
\mips_cpu|dp|rf|Decoder0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~5_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|mem_wb|q\(3) & \mips_cpu|dp|rf|Decoder0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|mem_wb|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~0_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~5_combout\);

-- Location: FF_X30_Y24_N27
\mips_cpu|dp|rf|R30[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(5));

-- Location: LCCOMB_X30_Y24_N26
\mips_cpu|dp|rf|Mux26~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~7_combout\ = (\mips_cpu|dp|rf|Mux26~6_combout\ & (((\mips_cpu|dp|rf|R30\(5)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux26~6_combout\ & (\mips_cpu|dp|rf|R26\(5) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~6_combout\,
	datab => \mips_cpu|dp|rf|R26\(5),
	datac => \mips_cpu|dp|rf|R30\(5),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux26~7_combout\);

-- Location: LCCOMB_X24_Y22_N22
\mips_cpu|dp|rf|Mux26~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~10_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux26~7_combout\))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (\mips_cpu|dp|rf|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~9_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|Mux26~7_combout\,
	combout => \mips_cpu|dp|rf|Mux26~10_combout\);

-- Location: LCCOMB_X24_Y22_N16
\mips_cpu|dp|rf|Mux26~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~13_combout\ = (\mips_cpu|dp|rf|Mux26~10_combout\ & (((\mips_cpu|dp|rf|Mux26~12_combout\) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux26~10_combout\ & (\mips_cpu|dp|rf|Mux26~5_combout\ & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~5_combout\,
	datab => \mips_cpu|dp|rf|Mux26~12_combout\,
	datac => \mips_cpu|dp|rf|Mux26~10_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux26~13_combout\);

-- Location: LCCOMB_X24_Y22_N10
\mips_cpu|dp|rf|Mux26~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|id_ex|q[66]~2_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux26~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux26~17_combout\,
	datad => \mips_cpu|dp|rf|Mux26~13_combout\,
	combout => \mips_cpu|dp|rf|Mux26~18_combout\);

-- Location: LCCOMB_X21_Y16_N10
\mips_cpu|dp|rf|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~38_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(5) & (\mips_cpu|dp|rf|Decoder0~26_combout\ & !\mips_cpu|dp|mem_wb|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(5),
	datac => \mips_cpu|dp|rf|Decoder0~26_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(6),
	combout => \mips_cpu|dp|rf|Decoder0~38_combout\);

-- Location: FF_X23_Y16_N29
\mips_cpu|dp|rf|R12[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(5));

-- Location: FF_X24_Y16_N3
\mips_cpu|dp|rf|R14[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(5));

-- Location: LCCOMB_X23_Y16_N28
\mips_cpu|dp|rf|Mux26~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(5)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(5),
	datad => \mips_cpu|dp|rf|R14\(5),
	combout => \mips_cpu|dp|rf|Mux26~19_combout\);

-- Location: FF_X24_Y22_N29
\mips_cpu|dp|rf|R15[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(5));

-- Location: LCCOMB_X27_Y20_N6
\mips_cpu|dp|rf|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~37_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|rf|Decoder0~20_combout\ & \mips_cpu|dp|mem_wb|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~37_combout\);

-- Location: FF_X24_Y16_N1
\mips_cpu|dp|rf|R13[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(5));

-- Location: LCCOMB_X24_Y22_N28
\mips_cpu|dp|rf|Mux26~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~20_combout\ = (\mips_cpu|dp|rf|Mux26~19_combout\ & (((\mips_cpu|dp|rf|R15\(5))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux26~19_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R13\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R15\(5),
	datad => \mips_cpu|dp|rf|R13\(5),
	combout => \mips_cpu|dp|rf|Mux26~20_combout\);

-- Location: LCCOMB_X19_Y16_N4
\mips_cpu|dp|rf|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~22_combout\ = (!\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (\mips_cpu|dp|mem_wb|q\(5) & !\mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~22_combout\);

-- Location: LCCOMB_X27_Y20_N16
\mips_cpu|dp|rf|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~23_combout\ = (\mips_cpu|dp|mem_wb|q\(3) & (!\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|rf|Decoder0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|rf|Decoder0~22_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~23_combout\);

-- Location: FF_X24_Y19_N29
\mips_cpu|dp|rf|R10[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(5));

-- Location: LCCOMB_X27_Y20_N20
\mips_cpu|dp|rf|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~25_combout\ = (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|rf|Decoder0~20_combout\ & !\mips_cpu|dp|mem_wb|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~25_combout\);

-- Location: FF_X26_Y15_N11
\mips_cpu|dp|rf|R11[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(5));

-- Location: LCCOMB_X27_Y20_N10
\mips_cpu|dp|rf|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~24_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (!\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|rf|Decoder0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(4),
	datac => \mips_cpu|dp|rf|Decoder0~22_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~24_combout\);

-- Location: FF_X26_Y15_N17
\mips_cpu|dp|rf|R8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(5));

-- Location: LCCOMB_X27_Y20_N14
\mips_cpu|dp|rf|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~21_combout\ = (!\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|rf|Decoder0~20_combout\ & !\mips_cpu|dp|mem_wb|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~21_combout\);

-- Location: FF_X20_Y15_N23
\mips_cpu|dp|rf|R9[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[5]~29_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(5));

-- Location: LCCOMB_X26_Y15_N16
\mips_cpu|dp|rf|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~2_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R9\(5))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(5),
	datad => \mips_cpu|dp|rf|R9\(5),
	combout => \mips_cpu|dp|rf|Mux26~2_combout\);

-- Location: LCCOMB_X26_Y15_N10
\mips_cpu|dp|rf|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~3_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux26~2_combout\ & ((\mips_cpu|dp|rf|R11\(5)))) # (!\mips_cpu|dp|rf|Mux26~2_combout\ & (\mips_cpu|dp|rf|R10\(5))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R10\(5),
	datac => \mips_cpu|dp|rf|R11\(5),
	datad => \mips_cpu|dp|rf|Mux26~2_combout\,
	combout => \mips_cpu|dp|rf|Mux26~3_combout\);

-- Location: LCCOMB_X24_Y22_N14
\mips_cpu|dp|rf|Mux26~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~21_combout\ = (\mips_cpu|dp|rf|Mux26~18_combout\ & ((\mips_cpu|dp|rf|Mux26~20_combout\) # ((!\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux26~18_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- \mips_cpu|dp|rf|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~18_combout\,
	datab => \mips_cpu|dp|rf|Mux26~20_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux26~3_combout\,
	combout => \mips_cpu|dp|rf|Mux26~21_combout\);

-- Location: LCCOMB_X24_Y22_N0
\mips_cpu|dp|rf|Mux26~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~22_combout\ = (\mips_cpu|dp|rf|Mux26~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux26~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux26~22_combout\);

-- Location: FF_X24_Y22_N1
\mips_cpu|dp|id_ex|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux26~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(67));

-- Location: LCCOMB_X24_Y22_N2
\mips_cpu|dp|fwsrcbmux|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux26~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(45))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(45),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(67),
	combout => \mips_cpu|dp|fwsrcbmux|Mux26~0_combout\);

-- Location: LCCOMB_X24_Y22_N8
\mips_cpu|dp|fwsrcbmux|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux26~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[5]~29_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[5]~29_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux26~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux26~1_combout\);

-- Location: FF_X24_Y22_N9
\mips_cpu|dp|ex_mem|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux26~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(13));

-- Location: LCCOMB_X14_Y19_N0
\uGPIO|LEDG_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~5_combout\ = (\mips_cpu|dp|ex_mem|q\(12)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|ex_mem|q\(12),
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~5_combout\);

-- Location: FF_X14_Y19_N1
\Timer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~5_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(4));

-- Location: LCCOMB_X14_Y19_N2
\read_data[4]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~24_combout\ = (\read_data[4]~23_combout\ & (((\Timer|CompareR\(4))) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\))) # (!\read_data[4]~23_combout\ & (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & 
-- (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[4]~23_combout\,
	datab => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4),
	datad => \Timer|CompareR\(4),
	combout => \read_data[4]~24_combout\);

-- Location: LCCOMB_X14_Y19_N20
\read_data[4]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~25_combout\ = (!\mips_cpu|dp|mem_wb|q[44]~51_combout\ & \read_data[4]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	datad => \read_data[4]~24_combout\,
	combout => \read_data[4]~25_combout\);

-- Location: FF_X14_Y19_N21
\mips_cpu|dp|mem_wb|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[4]~25_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(43));

-- Location: LCCOMB_X14_Y19_N6
\mips_cpu|dp|resmux|y[4]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[4]~30_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(43)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(11),
	datad => \mips_cpu|dp|mem_wb|q\(43),
	combout => \mips_cpu|dp|resmux|y[4]~30_combout\);

-- Location: FF_X21_Y25_N27
\mips_cpu|dp|rf|R30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(4));

-- Location: FF_X19_Y25_N15
\mips_cpu|dp|rf|R26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(4));

-- Location: FF_X17_Y25_N23
\mips_cpu|dp|rf|R18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(4));

-- Location: FF_X17_Y25_N13
\mips_cpu|dp|rf|R22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(4));

-- Location: LCCOMB_X17_Y25_N12
\mips_cpu|dp|rf|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~2_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(4)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(4),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(4),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux27~2_combout\);

-- Location: LCCOMB_X19_Y25_N14
\mips_cpu|dp|rf|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux27~2_combout\ & (\mips_cpu|dp|rf|R30\(4))) # (!\mips_cpu|dp|rf|Mux27~2_combout\ & ((\mips_cpu|dp|rf|R26\(4)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(4),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(4),
	datad => \mips_cpu|dp|rf|Mux27~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~3_combout\);

-- Location: FF_X28_Y18_N15
\mips_cpu|dp|rf|R31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(4));

-- Location: FF_X27_Y18_N29
\mips_cpu|dp|rf|R27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(4));

-- Location: FF_X28_Y18_N29
\mips_cpu|dp|rf|R23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(4));

-- Location: FF_X27_Y18_N15
\mips_cpu|dp|rf|R19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(4));

-- Location: LCCOMB_X28_Y18_N28
\mips_cpu|dp|rf|Mux27~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(4))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(4),
	datad => \mips_cpu|dp|rf|R19\(4),
	combout => \mips_cpu|dp|rf|Mux27~9_combout\);

-- Location: LCCOMB_X27_Y18_N28
\mips_cpu|dp|rf|Mux27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux27~9_combout\ & (\mips_cpu|dp|rf|R31\(4))) # (!\mips_cpu|dp|rf|Mux27~9_combout\ & ((\mips_cpu|dp|rf|R27\(4)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(4),
	datac => \mips_cpu|dp|rf|R27\(4),
	datad => \mips_cpu|dp|rf|Mux27~9_combout\,
	combout => \mips_cpu|dp|rf|Mux27~10_combout\);

-- Location: FF_X27_Y23_N23
\mips_cpu|dp|rf|R24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(4));

-- Location: FF_X27_Y23_N17
\mips_cpu|dp|rf|R16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(4));

-- Location: LCCOMB_X27_Y23_N16
\mips_cpu|dp|rf|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R24\(4))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R16\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(4),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(4),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux27~6_combout\);

-- Location: FF_X28_Y23_N15
\mips_cpu|dp|rf|R28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(4));

-- Location: FF_X28_Y23_N29
\mips_cpu|dp|rf|R20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(4));

-- Location: LCCOMB_X28_Y23_N14
\mips_cpu|dp|rf|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux27~6_combout\ & (\mips_cpu|dp|rf|R28\(4))) # (!\mips_cpu|dp|rf|Mux27~6_combout\ & ((\mips_cpu|dp|rf|R20\(4)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux27~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux27~6_combout\,
	datac => \mips_cpu|dp|rf|R28\(4),
	datad => \mips_cpu|dp|rf|R20\(4),
	combout => \mips_cpu|dp|rf|Mux27~7_combout\);

-- Location: FF_X23_Y20_N15
\mips_cpu|dp|rf|R29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(4));

-- Location: FF_X24_Y20_N17
\mips_cpu|dp|rf|R21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(4));

-- Location: FF_X24_Y20_N19
\mips_cpu|dp|rf|R17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(4));

-- Location: FF_X23_Y20_N13
\mips_cpu|dp|rf|R25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(4));

-- Location: LCCOMB_X23_Y20_N12
\mips_cpu|dp|rf|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(4)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(4) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(4),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(4),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux27~4_combout\);

-- Location: LCCOMB_X24_Y20_N16
\mips_cpu|dp|rf|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux27~4_combout\ & (\mips_cpu|dp|rf|R29\(4))) # (!\mips_cpu|dp|rf|Mux27~4_combout\ & ((\mips_cpu|dp|rf|R21\(4)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(4),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(4),
	datad => \mips_cpu|dp|rf|Mux27~4_combout\,
	combout => \mips_cpu|dp|rf|Mux27~5_combout\);

-- Location: LCCOMB_X23_Y16_N14
\mips_cpu|dp|rf|Mux27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux27~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~7_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux27~5_combout\,
	combout => \mips_cpu|dp|rf|Mux27~8_combout\);

-- Location: LCCOMB_X23_Y16_N24
\mips_cpu|dp|rf|Mux27~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~11_combout\ = (\mips_cpu|dp|rf|Mux27~8_combout\ & (((\mips_cpu|dp|rf|Mux27~10_combout\) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux27~8_combout\ & (\mips_cpu|dp|rf|Mux27~3_combout\ & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~3_combout\,
	datab => \mips_cpu|dp|rf|Mux27~10_combout\,
	datac => \mips_cpu|dp|rf|Mux27~8_combout\,
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux27~11_combout\);

-- Location: FF_X23_Y16_N11
\mips_cpu|dp|rf|R12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(4));

-- Location: FF_X24_Y16_N23
\mips_cpu|dp|rf|R13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(4));

-- Location: LCCOMB_X23_Y16_N10
\mips_cpu|dp|rf|Mux27~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(4))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(4),
	datad => \mips_cpu|dp|rf|R13\(4),
	combout => \mips_cpu|dp|rf|Mux27~19_combout\);

-- Location: FF_X23_Y19_N29
\mips_cpu|dp|rf|R15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(4));

-- Location: FF_X24_Y16_N5
\mips_cpu|dp|rf|R14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(4));

-- Location: LCCOMB_X23_Y19_N28
\mips_cpu|dp|rf|Mux27~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~20_combout\ = (\mips_cpu|dp|rf|Mux27~19_combout\ & (((\mips_cpu|dp|rf|R15\(4))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux27~19_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(4),
	datad => \mips_cpu|dp|rf|R14\(4),
	combout => \mips_cpu|dp|rf|Mux27~20_combout\);

-- Location: FF_X24_Y19_N23
\mips_cpu|dp|rf|R10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(4));

-- Location: FF_X19_Y15_N15
\mips_cpu|dp|rf|R8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(4));

-- Location: LCCOMB_X19_Y15_N14
\mips_cpu|dp|rf|Mux27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(4)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R8\(4) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(4),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(4),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux27~12_combout\);

-- Location: FF_X20_Y15_N9
\mips_cpu|dp|rf|R9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(4));

-- Location: FF_X19_Y15_N25
\mips_cpu|dp|rf|R11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(4));

-- Location: LCCOMB_X19_Y15_N24
\mips_cpu|dp|rf|Mux27~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~13_combout\ = (\mips_cpu|dp|rf|Mux27~12_combout\ & (((\mips_cpu|dp|rf|R11\(4)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux27~12_combout\ & (\mips_cpu|dp|rf|R9\(4) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~12_combout\,
	datab => \mips_cpu|dp|rf|R9\(4),
	datac => \mips_cpu|dp|rf|R11\(4),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux27~13_combout\);

-- Location: FF_X24_Y24_N29
\mips_cpu|dp|rf|R1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(4));

-- Location: FF_X26_Y20_N9
\mips_cpu|dp|rf|R2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(4));

-- Location: LCCOMB_X24_Y24_N28
\mips_cpu|dp|rf|Mux27~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(4)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(4),
	datad => \mips_cpu|dp|rf|R2\(4),
	combout => \mips_cpu|dp|rf|Mux27~16_combout\);

-- Location: FF_X27_Y24_N9
\mips_cpu|dp|rf|R5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(4));

-- Location: FF_X28_Y24_N11
\mips_cpu|dp|rf|R4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(4));

-- Location: LCCOMB_X28_Y24_N10
\mips_cpu|dp|rf|Mux27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R5\(4))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(4),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(4),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux27~14_combout\);

-- Location: FF_X27_Y24_N27
\mips_cpu|dp|rf|R7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(4));

-- Location: FF_X28_Y24_N17
\mips_cpu|dp|rf|R6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(4));

-- Location: LCCOMB_X27_Y24_N26
\mips_cpu|dp|rf|Mux27~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~15_combout\ = (\mips_cpu|dp|rf|Mux27~14_combout\ & (((\mips_cpu|dp|rf|R7\(4))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux27~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(4),
	datad => \mips_cpu|dp|rf|R6\(4),
	combout => \mips_cpu|dp|rf|Mux27~15_combout\);

-- Location: FF_X26_Y20_N27
\mips_cpu|dp|rf|R3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[4]~30_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(4));

-- Location: LCCOMB_X26_Y20_N26
\mips_cpu|dp|rf|Mux27~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~17_combout\ = (\mips_cpu|dp|rf|Mux27~16_combout\ & (((\mips_cpu|dp|rf|R3\(4)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|rf|Mux27~16_combout\ & (\mips_cpu|dp|rf|Mux27~15_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~16_combout\,
	datab => \mips_cpu|dp|rf|Mux27~15_combout\,
	datac => \mips_cpu|dp|rf|R3\(4),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux27~17_combout\);

-- Location: LCCOMB_X23_Y19_N10
\mips_cpu|dp|rf|Mux27~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux27~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux27~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux27~13_combout\,
	datac => \mips_cpu|dp|rf|Mux27~17_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux27~18_combout\);

-- Location: LCCOMB_X23_Y19_N30
\mips_cpu|dp|rf|Mux27~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux27~18_combout\ & ((\mips_cpu|dp|rf|Mux27~20_combout\))) # (!\mips_cpu|dp|rf|Mux27~18_combout\ & (\mips_cpu|dp|rf|Mux27~11_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux27~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux27~11_combout\,
	datac => \mips_cpu|dp|rf|Mux27~20_combout\,
	datad => \mips_cpu|dp|rf|Mux27~18_combout\,
	combout => \mips_cpu|dp|rf|Mux27~21_combout\);

-- Location: LCCOMB_X23_Y19_N0
\mips_cpu|dp|rf|Mux27~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~22_combout\ = (\mips_cpu|dp|rf|Mux27~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux27~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux27~22_combout\);

-- Location: FF_X23_Y19_N1
\mips_cpu|dp|id_ex|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux27~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(66));

-- Location: LCCOMB_X23_Y19_N2
\mips_cpu|dp|fwsrcbmux|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux27~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(44))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(66))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(44),
	datad => \mips_cpu|dp|id_ex|q\(66),
	combout => \mips_cpu|dp|fwsrcbmux|Mux27~0_combout\);

-- Location: LCCOMB_X23_Y19_N8
\mips_cpu|dp|fwsrcbmux|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux27~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[4]~30_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[4]~30_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux27~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux27~1_combout\);

-- Location: FF_X23_Y19_N9
\mips_cpu|dp|ex_mem|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux27~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(12));

-- Location: FF_X16_Y24_N9
\mips_cpu|dp|if_id|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(3));

-- Location: FF_X16_Y24_N31
\mips_cpu|dp|id_ex|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(33));

-- Location: FF_X16_Y22_N9
\mips_cpu|dp|if_id|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[5]~6_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(37));

-- Location: FF_X19_Y22_N25
\mips_cpu|dp|id_ex|q[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(37),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(131));

-- Location: FF_X16_Y22_N7
\mips_cpu|dp|if_id|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[4]~4_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(36));

-- Location: FF_X19_Y22_N3
\mips_cpu|dp|id_ex|q[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(36),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(130));

-- Location: FF_X16_Y22_N5
\mips_cpu|dp|if_id|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[3]~2_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(35));

-- Location: FF_X19_Y17_N5
\mips_cpu|dp|id_ex|q[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(35),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(129));

-- Location: FF_X16_Y22_N3
\mips_cpu|dp|if_id|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[2]~0_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(34));

-- Location: FF_X17_Y22_N3
\mips_cpu|dp|id_ex|q[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(34),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(128));

-- Location: LCCOMB_X17_Y22_N2
\mips_cpu|dp|pcadd2|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[2]~0_combout\ = (\mips_cpu|dp|id_ex|q\(30) & (\mips_cpu|dp|id_ex|q\(128) $ (VCC))) # (!\mips_cpu|dp|id_ex|q\(30) & (\mips_cpu|dp|id_ex|q\(128) & VCC))
-- \mips_cpu|dp|pcadd2|y[2]~1\ = CARRY((\mips_cpu|dp|id_ex|q\(30) & \mips_cpu|dp|id_ex|q\(128)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(30),
	datab => \mips_cpu|dp|id_ex|q\(128),
	datad => VCC,
	combout => \mips_cpu|dp|pcadd2|y[2]~0_combout\,
	cout => \mips_cpu|dp|pcadd2|y[2]~1\);

-- Location: LCCOMB_X17_Y22_N4
\mips_cpu|dp|pcadd2|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[3]~2_combout\ = (\mips_cpu|dp|id_ex|q\(31) & ((\mips_cpu|dp|id_ex|q\(129) & (\mips_cpu|dp|pcadd2|y[2]~1\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(129) & (!\mips_cpu|dp|pcadd2|y[2]~1\)))) # (!\mips_cpu|dp|id_ex|q\(31) & 
-- ((\mips_cpu|dp|id_ex|q\(129) & (!\mips_cpu|dp|pcadd2|y[2]~1\)) # (!\mips_cpu|dp|id_ex|q\(129) & ((\mips_cpu|dp|pcadd2|y[2]~1\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[3]~3\ = CARRY((\mips_cpu|dp|id_ex|q\(31) & (!\mips_cpu|dp|id_ex|q\(129) & !\mips_cpu|dp|pcadd2|y[2]~1\)) # (!\mips_cpu|dp|id_ex|q\(31) & ((!\mips_cpu|dp|pcadd2|y[2]~1\) # (!\mips_cpu|dp|id_ex|q\(129)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(31),
	datab => \mips_cpu|dp|id_ex|q\(129),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[2]~1\,
	combout => \mips_cpu|dp|pcadd2|y[3]~2_combout\,
	cout => \mips_cpu|dp|pcadd2|y[3]~3\);

-- Location: LCCOMB_X17_Y22_N6
\mips_cpu|dp|pcadd2|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[4]~4_combout\ = ((\mips_cpu|dp|id_ex|q\(32) $ (\mips_cpu|dp|id_ex|q\(130) $ (!\mips_cpu|dp|pcadd2|y[3]~3\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[4]~5\ = CARRY((\mips_cpu|dp|id_ex|q\(32) & ((\mips_cpu|dp|id_ex|q\(130)) # (!\mips_cpu|dp|pcadd2|y[3]~3\))) # (!\mips_cpu|dp|id_ex|q\(32) & (\mips_cpu|dp|id_ex|q\(130) & !\mips_cpu|dp|pcadd2|y[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(32),
	datab => \mips_cpu|dp|id_ex|q\(130),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[3]~3\,
	combout => \mips_cpu|dp|pcadd2|y[4]~4_combout\,
	cout => \mips_cpu|dp|pcadd2|y[4]~5\);

-- Location: LCCOMB_X17_Y22_N8
\mips_cpu|dp|pcadd2|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[5]~6_combout\ = (\mips_cpu|dp|id_ex|q\(33) & ((\mips_cpu|dp|id_ex|q\(131) & (\mips_cpu|dp|pcadd2|y[4]~5\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(131) & (!\mips_cpu|dp|pcadd2|y[4]~5\)))) # (!\mips_cpu|dp|id_ex|q\(33) & 
-- ((\mips_cpu|dp|id_ex|q\(131) & (!\mips_cpu|dp|pcadd2|y[4]~5\)) # (!\mips_cpu|dp|id_ex|q\(131) & ((\mips_cpu|dp|pcadd2|y[4]~5\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[5]~7\ = CARRY((\mips_cpu|dp|id_ex|q\(33) & (!\mips_cpu|dp|id_ex|q\(131) & !\mips_cpu|dp|pcadd2|y[4]~5\)) # (!\mips_cpu|dp|id_ex|q\(33) & ((!\mips_cpu|dp|pcadd2|y[4]~5\) # (!\mips_cpu|dp|id_ex|q\(131)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(33),
	datab => \mips_cpu|dp|id_ex|q\(131),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[4]~5\,
	combout => \mips_cpu|dp|pcadd2|y[5]~6_combout\,
	cout => \mips_cpu|dp|pcadd2|y[5]~7\);

-- Location: LCCOMB_X17_Y22_N10
\mips_cpu|dp|pcadd2|y[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[6]~8_combout\ = ((\mips_cpu|dp|id_ex|q\(34) $ (\mips_cpu|dp|id_ex|q\(132) $ (!\mips_cpu|dp|pcadd2|y[5]~7\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[6]~9\ = CARRY((\mips_cpu|dp|id_ex|q\(34) & ((\mips_cpu|dp|id_ex|q\(132)) # (!\mips_cpu|dp|pcadd2|y[5]~7\))) # (!\mips_cpu|dp|id_ex|q\(34) & (\mips_cpu|dp|id_ex|q\(132) & !\mips_cpu|dp|pcadd2|y[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(34),
	datab => \mips_cpu|dp|id_ex|q\(132),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[5]~7\,
	combout => \mips_cpu|dp|pcadd2|y[6]~8_combout\,
	cout => \mips_cpu|dp|pcadd2|y[6]~9\);

-- Location: LCCOMB_X17_Y22_N12
\mips_cpu|dp|pcadd2|y[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[7]~10_combout\ = (\mips_cpu|dp|id_ex|q\(35) & ((\mips_cpu|dp|id_ex|q\(133) & (\mips_cpu|dp|pcadd2|y[6]~9\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(133) & (!\mips_cpu|dp|pcadd2|y[6]~9\)))) # (!\mips_cpu|dp|id_ex|q\(35) & 
-- ((\mips_cpu|dp|id_ex|q\(133) & (!\mips_cpu|dp|pcadd2|y[6]~9\)) # (!\mips_cpu|dp|id_ex|q\(133) & ((\mips_cpu|dp|pcadd2|y[6]~9\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[7]~11\ = CARRY((\mips_cpu|dp|id_ex|q\(35) & (!\mips_cpu|dp|id_ex|q\(133) & !\mips_cpu|dp|pcadd2|y[6]~9\)) # (!\mips_cpu|dp|id_ex|q\(35) & ((!\mips_cpu|dp|pcadd2|y[6]~9\) # (!\mips_cpu|dp|id_ex|q\(133)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(35),
	datab => \mips_cpu|dp|id_ex|q\(133),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[6]~9\,
	combout => \mips_cpu|dp|pcadd2|y[7]~10_combout\,
	cout => \mips_cpu|dp|pcadd2|y[7]~11\);

-- Location: LCCOMB_X17_Y22_N14
\mips_cpu|dp|pcadd2|y[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[8]~12_combout\ = ((\mips_cpu|dp|id_ex|q\(36) $ (\mips_cpu|dp|id_ex|q\(134) $ (!\mips_cpu|dp|pcadd2|y[7]~11\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[8]~13\ = CARRY((\mips_cpu|dp|id_ex|q\(36) & ((\mips_cpu|dp|id_ex|q\(134)) # (!\mips_cpu|dp|pcadd2|y[7]~11\))) # (!\mips_cpu|dp|id_ex|q\(36) & (\mips_cpu|dp|id_ex|q\(134) & !\mips_cpu|dp|pcadd2|y[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(36),
	datab => \mips_cpu|dp|id_ex|q\(134),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[7]~11\,
	combout => \mips_cpu|dp|pcadd2|y[8]~12_combout\,
	cout => \mips_cpu|dp|pcadd2|y[8]~13\);

-- Location: LCCOMB_X17_Y22_N16
\mips_cpu|dp|pcadd2|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[9]~14_combout\ = (\mips_cpu|dp|id_ex|q\(135) & ((\mips_cpu|dp|id_ex|q\(37) & (\mips_cpu|dp|pcadd2|y[8]~13\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(37) & (!\mips_cpu|dp|pcadd2|y[8]~13\)))) # (!\mips_cpu|dp|id_ex|q\(135) & 
-- ((\mips_cpu|dp|id_ex|q\(37) & (!\mips_cpu|dp|pcadd2|y[8]~13\)) # (!\mips_cpu|dp|id_ex|q\(37) & ((\mips_cpu|dp|pcadd2|y[8]~13\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[9]~15\ = CARRY((\mips_cpu|dp|id_ex|q\(135) & (!\mips_cpu|dp|id_ex|q\(37) & !\mips_cpu|dp|pcadd2|y[8]~13\)) # (!\mips_cpu|dp|id_ex|q\(135) & ((!\mips_cpu|dp|pcadd2|y[8]~13\) # (!\mips_cpu|dp|id_ex|q\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(135),
	datab => \mips_cpu|dp|id_ex|q\(37),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[8]~13\,
	combout => \mips_cpu|dp|pcadd2|y[9]~14_combout\,
	cout => \mips_cpu|dp|pcadd2|y[9]~15\);

-- Location: LCCOMB_X17_Y22_N18
\mips_cpu|dp|pcadd2|y[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[10]~16_combout\ = ((\mips_cpu|dp|id_ex|q\(38) $ (\mips_cpu|dp|id_ex|q\(136) $ (!\mips_cpu|dp|pcadd2|y[9]~15\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[10]~17\ = CARRY((\mips_cpu|dp|id_ex|q\(38) & ((\mips_cpu|dp|id_ex|q\(136)) # (!\mips_cpu|dp|pcadd2|y[9]~15\))) # (!\mips_cpu|dp|id_ex|q\(38) & (\mips_cpu|dp|id_ex|q\(136) & !\mips_cpu|dp|pcadd2|y[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(38),
	datab => \mips_cpu|dp|id_ex|q\(136),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[9]~15\,
	combout => \mips_cpu|dp|pcadd2|y[10]~16_combout\,
	cout => \mips_cpu|dp|pcadd2|y[10]~17\);

-- Location: LCCOMB_X17_Y22_N20
\mips_cpu|dp|pcadd2|y[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[11]~18_combout\ = (\mips_cpu|dp|id_ex|q\(39) & ((\mips_cpu|dp|id_ex|q\(137) & (\mips_cpu|dp|pcadd2|y[10]~17\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(137) & (!\mips_cpu|dp|pcadd2|y[10]~17\)))) # (!\mips_cpu|dp|id_ex|q\(39) & 
-- ((\mips_cpu|dp|id_ex|q\(137) & (!\mips_cpu|dp|pcadd2|y[10]~17\)) # (!\mips_cpu|dp|id_ex|q\(137) & ((\mips_cpu|dp|pcadd2|y[10]~17\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[11]~19\ = CARRY((\mips_cpu|dp|id_ex|q\(39) & (!\mips_cpu|dp|id_ex|q\(137) & !\mips_cpu|dp|pcadd2|y[10]~17\)) # (!\mips_cpu|dp|id_ex|q\(39) & ((!\mips_cpu|dp|pcadd2|y[10]~17\) # (!\mips_cpu|dp|id_ex|q\(137)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(39),
	datab => \mips_cpu|dp|id_ex|q\(137),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[10]~17\,
	combout => \mips_cpu|dp|pcadd2|y[11]~18_combout\,
	cout => \mips_cpu|dp|pcadd2|y[11]~19\);

-- Location: LCCOMB_X17_Y22_N22
\mips_cpu|dp|pcadd2|y[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[12]~20_combout\ = ((\mips_cpu|dp|id_ex|q\(138) $ (\mips_cpu|dp|id_ex|q\(40) $ (!\mips_cpu|dp|pcadd2|y[11]~19\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[12]~21\ = CARRY((\mips_cpu|dp|id_ex|q\(138) & ((\mips_cpu|dp|id_ex|q\(40)) # (!\mips_cpu|dp|pcadd2|y[11]~19\))) # (!\mips_cpu|dp|id_ex|q\(138) & (\mips_cpu|dp|id_ex|q\(40) & !\mips_cpu|dp|pcadd2|y[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(138),
	datab => \mips_cpu|dp|id_ex|q\(40),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[11]~19\,
	combout => \mips_cpu|dp|pcadd2|y[12]~20_combout\,
	cout => \mips_cpu|dp|pcadd2|y[12]~21\);

-- Location: LCCOMB_X17_Y22_N24
\mips_cpu|dp|pcadd2|y[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[13]~22_combout\ = (\mips_cpu|dp|id_ex|q\(41) & ((\mips_cpu|dp|id_ex|q\(139) & (\mips_cpu|dp|pcadd2|y[12]~21\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(139) & (!\mips_cpu|dp|pcadd2|y[12]~21\)))) # (!\mips_cpu|dp|id_ex|q\(41) & 
-- ((\mips_cpu|dp|id_ex|q\(139) & (!\mips_cpu|dp|pcadd2|y[12]~21\)) # (!\mips_cpu|dp|id_ex|q\(139) & ((\mips_cpu|dp|pcadd2|y[12]~21\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[13]~23\ = CARRY((\mips_cpu|dp|id_ex|q\(41) & (!\mips_cpu|dp|id_ex|q\(139) & !\mips_cpu|dp|pcadd2|y[12]~21\)) # (!\mips_cpu|dp|id_ex|q\(41) & ((!\mips_cpu|dp|pcadd2|y[12]~21\) # (!\mips_cpu|dp|id_ex|q\(139)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(41),
	datab => \mips_cpu|dp|id_ex|q\(139),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[12]~21\,
	combout => \mips_cpu|dp|pcadd2|y[13]~22_combout\,
	cout => \mips_cpu|dp|pcadd2|y[13]~23\);

-- Location: LCCOMB_X19_Y21_N28
\mips_cpu|dp|pcmux|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux18~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcadd2|y[13]~22_combout\) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcadd1|y[13]~22_combout\ & 
-- (\mips_cpu|dp|pcreg|q[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datab => \mips_cpu|dp|pcadd1|y[13]~22_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[13]~22_combout\,
	combout => \mips_cpu|dp|pcmux|Mux18~0_combout\);

-- Location: LCCOMB_X19_Y21_N4
\mips_cpu|dp|pcmux|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux18~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux18~0_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux18~0_combout\ & ((\mips_cpu|dp|alu|Mux18~combout\))) # 
-- (!\mips_cpu|dp|pcmux|Mux18~0_combout\ & (\mips_cpu|dp|id_ex|q\(41)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(41),
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|alu|Mux18~combout\,
	datad => \mips_cpu|dp|pcmux|Mux18~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux18~1_combout\);

-- Location: FF_X19_Y21_N5
\mips_cpu|dp|pcreg|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux18~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(13));

-- Location: LCCOMB_X16_Y22_N24
\mips_cpu|dp|pcadd1|y[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[13]~22_combout\ = (\mips_cpu|dp|pcreg|q\(13) & (!\mips_cpu|dp|pcadd1|y[12]~21\)) # (!\mips_cpu|dp|pcreg|q\(13) & ((\mips_cpu|dp|pcadd1|y[12]~21\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[13]~23\ = CARRY((!\mips_cpu|dp|pcadd1|y[12]~21\) # (!\mips_cpu|dp|pcreg|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(13),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[12]~21\,
	combout => \mips_cpu|dp|pcadd1|y[13]~22_combout\,
	cout => \mips_cpu|dp|pcadd1|y[13]~23\);

-- Location: FF_X16_Y22_N25
\mips_cpu|dp|if_id|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[13]~22_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(45));

-- Location: FF_X20_Y23_N21
\mips_cpu|dp|id_ex|q[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(45),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(139));

-- Location: LCCOMB_X17_Y22_N26
\mips_cpu|dp|pcadd2|y[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[14]~24_combout\ = ((\mips_cpu|dp|id_ex|q\(42) $ (\mips_cpu|dp|id_ex|q\(140) $ (!\mips_cpu|dp|pcadd2|y[13]~23\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[14]~25\ = CARRY((\mips_cpu|dp|id_ex|q\(42) & ((\mips_cpu|dp|id_ex|q\(140)) # (!\mips_cpu|dp|pcadd2|y[13]~23\))) # (!\mips_cpu|dp|id_ex|q\(42) & (\mips_cpu|dp|id_ex|q\(140) & !\mips_cpu|dp|pcadd2|y[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(42),
	datab => \mips_cpu|dp|id_ex|q\(140),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[13]~23\,
	combout => \mips_cpu|dp|pcadd2|y[14]~24_combout\,
	cout => \mips_cpu|dp|pcadd2|y[14]~25\);

-- Location: LCCOMB_X15_Y22_N4
\mips_cpu|dp|pcmux|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux17~1_combout\ = (\mips_cpu|dp|pcmux|Mux17~0_combout\ & (((\mips_cpu|dp|alu|Mux17~combout\)) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\))) # (!\mips_cpu|dp|pcmux|Mux17~0_combout\ & (\mips_cpu|dp|pcreg|q[29]~0_combout\ & 
-- ((\mips_cpu|dp|pcadd2|y[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux17~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|alu|Mux17~combout\,
	datad => \mips_cpu|dp|pcadd2|y[14]~24_combout\,
	combout => \mips_cpu|dp|pcmux|Mux17~1_combout\);

-- Location: FF_X15_Y22_N5
\mips_cpu|dp|pcreg|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux17~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(14));

-- Location: LCCOMB_X16_Y22_N26
\mips_cpu|dp|pcadd1|y[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[14]~24_combout\ = (\mips_cpu|dp|pcreg|q\(14) & (\mips_cpu|dp|pcadd1|y[13]~23\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(14) & (!\mips_cpu|dp|pcadd1|y[13]~23\ & VCC))
-- \mips_cpu|dp|pcadd1|y[14]~25\ = CARRY((\mips_cpu|dp|pcreg|q\(14) & !\mips_cpu|dp|pcadd1|y[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(14),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[13]~23\,
	combout => \mips_cpu|dp|pcadd1|y[14]~24_combout\,
	cout => \mips_cpu|dp|pcadd1|y[14]~25\);

-- Location: FF_X16_Y22_N27
\mips_cpu|dp|if_id|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[14]~24_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(46));

-- Location: FF_X17_Y19_N25
\mips_cpu|dp|id_ex|q[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(46),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(140));

-- Location: LCCOMB_X17_Y19_N24
\mips_cpu|dp|srcbmux|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux17~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|id_ex|q\(140)))) # (!\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|fwsrcbmux|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|fwsrcbmux|Mux17~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(140),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux17~0_combout\);

-- Location: LCCOMB_X17_Y19_N18
\mips_cpu|dp|srcbmux|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux17~1_combout\ = (\mips_cpu|dp|srcbmux|Mux17~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(44),
	datad => \mips_cpu|dp|srcbmux|Mux17~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux17~1_combout\);

-- Location: FF_X19_Y18_N25
\mips_cpu|dp|mem_wb|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(54),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(21));

-- Location: LCCOMB_X15_Y19_N6
\Timer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~18_combout\ = (\mips_cpu|dp|ex_mem|q\(22)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(22),
	combout => \Timer|CompareR~18_combout\);

-- Location: FF_X15_Y19_N7
\Timer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~18_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(14));

-- Location: LCCOMB_X15_Y19_N18
\mips_cpu|dp|mem_wb|q[53]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[53]~20_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(14)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(14),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(14),
	combout => \mips_cpu|dp|mem_wb|q[53]~20_combout\);

-- Location: FF_X15_Y19_N19
\mips_cpu|dp|mem_wb|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[53]~20_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(14),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(53));

-- Location: LCCOMB_X19_Y18_N24
\mips_cpu|dp|resmux|y[14]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[14]~20_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(53)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(21),
	datad => \mips_cpu|dp|mem_wb|q\(53),
	combout => \mips_cpu|dp|resmux|y[14]~20_combout\);

-- Location: FF_X30_Y24_N15
\mips_cpu|dp|rf|R30[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(14));

-- Location: LCCOMB_X14_Y20_N28
\mips_cpu|dp|zeromux|y[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|zeromux|y[2]~1_combout\ = (\mips_cpu|dp|if_id|q\(23) & !\mips_cpu|dp|id_ex|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|if_id|q\(23),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|zeromux|y[2]~1_combout\);

-- Location: FF_X30_Y25_N29
\mips_cpu|dp|rf|R22[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(14));

-- Location: LCCOMB_X21_Y23_N4
\mips_cpu|dp|id_ex|q[96]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~9_combout\ = (\mips_cpu|dp|if_id|q\(24) & !\mips_cpu|dp|id_ex|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|if_id|q\(24),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|id_ex|q[96]~9_combout\);

-- Location: FF_X30_Y25_N31
\mips_cpu|dp|rf|R18[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(14));

-- Location: FF_X30_Y24_N29
\mips_cpu|dp|rf|R26[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(14));

-- Location: LCCOMB_X30_Y24_N28
\mips_cpu|dp|rf|Mux49~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R26\(14)) # (\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R18\(14) & 
-- ((!\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R18\(14),
	datac => \mips_cpu|dp|rf|R26\(14),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux49~7_combout\);

-- Location: LCCOMB_X30_Y25_N28
\mips_cpu|dp|rf|Mux49~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux49~7_combout\ & (\mips_cpu|dp|rf|R30\(14))) # (!\mips_cpu|dp|rf|Mux49~7_combout\ & ((\mips_cpu|dp|rf|R22\(14)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(14),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(14),
	datad => \mips_cpu|dp|rf|Mux49~7_combout\,
	combout => \mips_cpu|dp|rf|Mux49~8_combout\);

-- Location: LCCOMB_X14_Y20_N10
\mips_cpu|dp|id_ex|q[96]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~7_combout\ = (\mips_cpu|dp|if_id|q\(22) & !\mips_cpu|dp|id_ex|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|if_id|q\(22),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|id_ex|q[96]~7_combout\);

-- Location: FF_X14_Y20_N17
\mips_cpu|dp|if_id|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(21));

-- Location: LCCOMB_X14_Y20_N16
\mips_cpu|dp|zeromux|y[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|zeromux|y[0]~0_combout\ = (\mips_cpu|dp|id_ex|q\(4)) # (!\mips_cpu|dp|if_id|q\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|if_id|q\(21),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|zeromux|y[0]~0_combout\);

-- Location: FF_X21_Y20_N21
\mips_cpu|dp|rf|R25[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(14));

-- Location: FF_X21_Y17_N5
\mips_cpu|dp|rf|R21[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(14));

-- Location: FF_X21_Y17_N23
\mips_cpu|dp|rf|R17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(14));

-- Location: LCCOMB_X21_Y17_N22
\mips_cpu|dp|rf|Mux49~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(14)) # ((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|rf|R17\(14) & 
-- !\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R21\(14),
	datac => \mips_cpu|dp|rf|R17\(14),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux49~4_combout\);

-- Location: FF_X21_Y20_N31
\mips_cpu|dp|rf|R29[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(14));

-- Location: LCCOMB_X21_Y20_N30
\mips_cpu|dp|rf|Mux49~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~5_combout\ = (\mips_cpu|dp|rf|Mux49~4_combout\ & (((\mips_cpu|dp|rf|R29\(14)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux49~4_combout\ & (\mips_cpu|dp|rf|R25\(14) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(14),
	datab => \mips_cpu|dp|rf|Mux49~4_combout\,
	datac => \mips_cpu|dp|rf|R29\(14),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux49~5_combout\);

-- Location: FF_X27_Y22_N15
\mips_cpu|dp|rf|R28[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(14));

-- Location: FF_X27_Y23_N31
\mips_cpu|dp|rf|R24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(14));

-- Location: FF_X27_Y22_N29
\mips_cpu|dp|rf|R20[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(14));

-- Location: FF_X27_Y23_N25
\mips_cpu|dp|rf|R16[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(14));

-- Location: LCCOMB_X27_Y22_N28
\mips_cpu|dp|rf|Mux49~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(14))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(14),
	datad => \mips_cpu|dp|rf|R16\(14),
	combout => \mips_cpu|dp|rf|Mux49~2_combout\);

-- Location: LCCOMB_X27_Y23_N30
\mips_cpu|dp|rf|Mux49~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux49~2_combout\ & (\mips_cpu|dp|rf|R28\(14))) # (!\mips_cpu|dp|rf|Mux49~2_combout\ & ((\mips_cpu|dp|rf|R24\(14)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(14),
	datac => \mips_cpu|dp|rf|R24\(14),
	datad => \mips_cpu|dp|rf|Mux49~2_combout\,
	combout => \mips_cpu|dp|rf|Mux49~3_combout\);

-- Location: LCCOMB_X26_Y17_N20
\mips_cpu|dp|rf|Mux49~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux49~3_combout\))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux49~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux49~5_combout\,
	datad => \mips_cpu|dp|rf|Mux49~3_combout\,
	combout => \mips_cpu|dp|rf|Mux49~6_combout\);

-- Location: FF_X16_Y15_N15
\mips_cpu|dp|rf|R19[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(14));

-- Location: FF_X16_Y15_N21
\mips_cpu|dp|rf|R27[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(14));

-- Location: LCCOMB_X16_Y15_N20
\mips_cpu|dp|rf|Mux49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R27\(14)) # (\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(14) & 
-- ((!\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R19\(14),
	datac => \mips_cpu|dp|rf|R27\(14),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux49~0_combout\);

-- Location: FF_X17_Y15_N17
\mips_cpu|dp|rf|R23[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(14));

-- Location: FF_X17_Y15_N11
\mips_cpu|dp|rf|R31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(14));

-- Location: LCCOMB_X17_Y15_N16
\mips_cpu|dp|rf|Mux49~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~1_combout\ = (\mips_cpu|dp|rf|Mux49~0_combout\ & (((\mips_cpu|dp|rf|R31\(14))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux49~0_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R23\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~0_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(14),
	datad => \mips_cpu|dp|rf|R31\(14),
	combout => \mips_cpu|dp|rf|Mux49~1_combout\);

-- Location: LCCOMB_X26_Y17_N6
\mips_cpu|dp|rf|Mux49~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~9_combout\ = (\mips_cpu|dp|rf|Mux49~6_combout\ & ((\mips_cpu|dp|rf|Mux49~8_combout\) # ((!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux49~6_combout\ & (((\mips_cpu|dp|rf|Mux49~1_combout\ & 
-- \mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~8_combout\,
	datab => \mips_cpu|dp|rf|Mux49~6_combout\,
	datac => \mips_cpu|dp|rf|Mux49~1_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux49~9_combout\);

-- Location: FF_X19_Y18_N15
\mips_cpu|dp|rf|R15[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(14));

-- Location: FF_X22_Y18_N7
\mips_cpu|dp|rf|R14[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(14));

-- Location: FF_X21_Y18_N1
\mips_cpu|dp|rf|R12[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(14));

-- Location: FF_X22_Y18_N29
\mips_cpu|dp|rf|R13[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(14));

-- Location: LCCOMB_X22_Y18_N28
\mips_cpu|dp|rf|Mux49~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(14)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R13\(14) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(14),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(14),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux49~17_combout\);

-- Location: LCCOMB_X22_Y18_N6
\mips_cpu|dp|rf|Mux49~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux49~17_combout\ & ((\mips_cpu|dp|rf|R14\(14)))) # (!\mips_cpu|dp|rf|Mux49~17_combout\ & (\mips_cpu|dp|rf|R15\(14))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(14),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R14\(14),
	datad => \mips_cpu|dp|rf|Mux49~17_combout\,
	combout => \mips_cpu|dp|rf|Mux49~18_combout\);

-- Location: LCCOMB_X21_Y23_N18
\mips_cpu|dp|id_ex|q[96]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~8_combout\ = (!\mips_cpu|dp|if_id|q\(25) & (\mips_cpu|dp|if_id|q\(24) & !\mips_cpu|dp|id_ex|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(25),
	datac => \mips_cpu|dp|if_id|q\(24),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|id_ex|q[96]~8_combout\);

-- Location: LCCOMB_X14_Y20_N30
\mips_cpu|dp|id_ex|q[96]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~11_combout\ = (!\mips_cpu|dp|id_ex|q\(4) & (!\mips_cpu|dp|if_id|q\(23) & \mips_cpu|dp|if_id|q\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|if_id|q\(23),
	datad => \mips_cpu|dp|if_id|q\(22),
	combout => \mips_cpu|dp|id_ex|q[96]~11_combout\);

-- Location: FF_X26_Y24_N19
\mips_cpu|dp|rf|R2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(14));

-- Location: FF_X24_Y24_N9
\mips_cpu|dp|rf|R1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(14));

-- Location: LCCOMB_X26_Y24_N18
\mips_cpu|dp|rf|Mux49~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(14))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(14),
	datad => \mips_cpu|dp|rf|R1\(14),
	combout => \mips_cpu|dp|rf|Mux49~14_combout\);

-- Location: FF_X28_Y26_N25
\mips_cpu|dp|rf|R5[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(14));

-- Location: FF_X27_Y26_N1
\mips_cpu|dp|rf|R4[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(14));

-- Location: LCCOMB_X28_Y26_N24
\mips_cpu|dp|rf|Mux49~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R4\(14))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|R5\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(14),
	datad => \mips_cpu|dp|rf|R4\(14),
	combout => \mips_cpu|dp|rf|Mux49~12_combout\);

-- Location: FF_X27_Y26_N31
\mips_cpu|dp|rf|R6[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(14));

-- Location: FF_X28_Y26_N3
\mips_cpu|dp|rf|R7[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(14));

-- Location: LCCOMB_X27_Y26_N30
\mips_cpu|dp|rf|Mux49~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux49~12_combout\ & (\mips_cpu|dp|rf|R6\(14))) # (!\mips_cpu|dp|rf|Mux49~12_combout\ & ((\mips_cpu|dp|rf|R7\(14)))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux49~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux49~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(14),
	datad => \mips_cpu|dp|rf|R7\(14),
	combout => \mips_cpu|dp|rf|Mux49~13_combout\);

-- Location: FF_X24_Y24_N3
\mips_cpu|dp|rf|R3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(14));

-- Location: LCCOMB_X24_Y24_N6
\mips_cpu|dp|rf|Mux49~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux49~14_combout\ & ((\mips_cpu|dp|rf|R3\(14)))) # (!\mips_cpu|dp|rf|Mux49~14_combout\ & (\mips_cpu|dp|rf|Mux49~13_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|Mux49~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux49~14_combout\,
	datac => \mips_cpu|dp|rf|Mux49~13_combout\,
	datad => \mips_cpu|dp|rf|R3\(14),
	combout => \mips_cpu|dp|rf|Mux49~15_combout\);

-- Location: FF_X23_Y15_N11
\mips_cpu|dp|rf|R11[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(14));

-- Location: FF_X23_Y15_N25
\mips_cpu|dp|rf|R9[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(14));

-- Location: LCCOMB_X23_Y15_N24
\mips_cpu|dp|rf|Mux49~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(14))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(14),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(14),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux49~10_combout\);

-- Location: FF_X21_Y15_N25
\mips_cpu|dp|rf|R10[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(14));

-- Location: FF_X21_Y15_N11
\mips_cpu|dp|rf|R8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[14]~20_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(14));

-- Location: LCCOMB_X21_Y15_N24
\mips_cpu|dp|rf|Mux49~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~11_combout\ = (\mips_cpu|dp|rf|Mux49~10_combout\ & (((\mips_cpu|dp|rf|R10\(14))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux49~10_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R8\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~10_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(14),
	datad => \mips_cpu|dp|rf|R8\(14),
	combout => \mips_cpu|dp|rf|Mux49~11_combout\);

-- Location: LCCOMB_X26_Y17_N16
\mips_cpu|dp|rf|Mux49~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\) # ((\mips_cpu|dp|rf|Mux49~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- (\mips_cpu|dp|rf|Mux49~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux49~15_combout\,
	datad => \mips_cpu|dp|rf|Mux49~11_combout\,
	combout => \mips_cpu|dp|rf|Mux49~16_combout\);

-- Location: LCCOMB_X26_Y17_N18
\mips_cpu|dp|rf|Mux49~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux49~16_combout\ & ((\mips_cpu|dp|rf|Mux49~18_combout\))) # (!\mips_cpu|dp|rf|Mux49~16_combout\ & (\mips_cpu|dp|rf|Mux49~9_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~9_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux49~18_combout\,
	datad => \mips_cpu|dp|rf|Mux49~16_combout\,
	combout => \mips_cpu|dp|rf|Mux49~19_combout\);

-- Location: LCCOMB_X19_Y19_N12
\mips_cpu|dp|rf|Mux49~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~20_combout\ = (\mips_cpu|dp|rf|Mux49~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux49~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux49~20_combout\);

-- Location: FF_X19_Y19_N13
\mips_cpu|dp|id_ex|q[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux49~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(108));

-- Location: LCCOMB_X19_Y19_N30
\mips_cpu|dp|fwsrcamux|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux17~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(108)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(54))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(108)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(54),
	datad => \mips_cpu|dp|id_ex|q\(108),
	combout => \mips_cpu|dp|fwsrcamux|Mux17~0_combout\);

-- Location: LCCOMB_X15_Y25_N0
\mips_cpu|dp|fwsrcamux|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux17~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[14]~20_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[14]~20_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux17~0_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux17~1_combout\);

-- Location: LCCOMB_X19_Y26_N4
\mips_cpu|dp|alu|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux17~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux17~1_combout\,
	combout => \mips_cpu|dp|alu|Mux17~2_combout\);

-- Location: FF_X15_Y17_N7
\mips_cpu|dp|mem_wb|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(53),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(20));

-- Location: LCCOMB_X15_Y19_N8
\Timer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~19_combout\ = (\mips_cpu|dp|ex_mem|q\(21)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(21),
	combout => \Timer|CompareR~19_combout\);

-- Location: FF_X15_Y19_N9
\Timer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~19_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(13));

-- Location: LCCOMB_X15_Y19_N12
\mips_cpu|dp|mem_wb|q[52]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[52]~21_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(13))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CompareR\(13),
	datad => \Timer|CounterR\(13),
	combout => \mips_cpu|dp|mem_wb|q[52]~21_combout\);

-- Location: FF_X15_Y19_N13
\mips_cpu|dp|mem_wb|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[52]~21_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(13),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(52));

-- Location: LCCOMB_X15_Y17_N6
\mips_cpu|dp|resmux|y[13]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[13]~21_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(52)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(20),
	datad => \mips_cpu|dp|mem_wb|q\(52),
	combout => \mips_cpu|dp|resmux|y[13]~21_combout\);

-- Location: FF_X22_Y14_N19
\mips_cpu|dp|rf|R9[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(13));

-- Location: FF_X21_Y14_N23
\mips_cpu|dp|rf|R8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(13));

-- Location: LCCOMB_X22_Y14_N18
\mips_cpu|dp|rf|Mux50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(13)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(13),
	datad => \mips_cpu|dp|rf|R8\(13),
	combout => \mips_cpu|dp|rf|Mux50~0_combout\);

-- Location: FF_X20_Y14_N23
\mips_cpu|dp|rf|R11[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(13));

-- Location: FF_X21_Y14_N13
\mips_cpu|dp|rf|R10[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(13));

-- Location: LCCOMB_X21_Y14_N12
\mips_cpu|dp|rf|Mux50~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~1_combout\ = (\mips_cpu|dp|rf|Mux50~0_combout\ & (((\mips_cpu|dp|rf|R10\(13)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux50~0_combout\ & (\mips_cpu|dp|rf|R11\(13) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~0_combout\,
	datab => \mips_cpu|dp|rf|R11\(13),
	datac => \mips_cpu|dp|rf|R10\(13),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux50~1_combout\);

-- Location: FF_X21_Y19_N1
\mips_cpu|dp|rf|R13[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(13));

-- Location: FF_X22_Y16_N27
\mips_cpu|dp|rf|R15[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(13));

-- Location: LCCOMB_X21_Y19_N0
\mips_cpu|dp|rf|Mux50~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(13))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(13),
	datad => \mips_cpu|dp|rf|R15\(13),
	combout => \mips_cpu|dp|rf|Mux50~17_combout\);

-- Location: FF_X22_Y16_N1
\mips_cpu|dp|rf|R14[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(13));

-- Location: FF_X23_Y16_N27
\mips_cpu|dp|rf|R12[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(13));

-- Location: LCCOMB_X22_Y16_N0
\mips_cpu|dp|rf|Mux50~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~18_combout\ = (\mips_cpu|dp|rf|Mux50~17_combout\ & (((\mips_cpu|dp|rf|R14\(13))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux50~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R12\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(13),
	datad => \mips_cpu|dp|rf|R12\(13),
	combout => \mips_cpu|dp|rf|Mux50~18_combout\);

-- Location: FF_X16_Y25_N19
\mips_cpu|dp|rf|R26[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(13));

-- Location: FF_X17_Y25_N31
\mips_cpu|dp|rf|R18[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(13));

-- Location: LCCOMB_X17_Y25_N30
\mips_cpu|dp|rf|Mux50~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R26\(13)) # ((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R18\(13) & 
-- !\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R26\(13),
	datac => \mips_cpu|dp|rf|R18\(13),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux50~9_combout\);

-- Location: FF_X16_Y25_N29
\mips_cpu|dp|rf|R30[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(13));

-- Location: FF_X17_Y25_N5
\mips_cpu|dp|rf|R22[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(13));

-- Location: LCCOMB_X16_Y25_N28
\mips_cpu|dp|rf|Mux50~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux50~9_combout\ & (\mips_cpu|dp|rf|R30\(13))) # (!\mips_cpu|dp|rf|Mux50~9_combout\ & ((\mips_cpu|dp|rf|R22\(13)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux50~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux50~9_combout\,
	datac => \mips_cpu|dp|rf|R30\(13),
	datad => \mips_cpu|dp|rf|R22\(13),
	combout => \mips_cpu|dp|rf|Mux50~10_combout\);

-- Location: FF_X28_Y19_N23
\mips_cpu|dp|rf|R28[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(13));

-- Location: FF_X28_Y22_N21
\mips_cpu|dp|rf|R24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(13));

-- Location: FF_X28_Y19_N29
\mips_cpu|dp|rf|R20[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(13));

-- Location: FF_X28_Y22_N31
\mips_cpu|dp|rf|R16[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(13));

-- Location: LCCOMB_X28_Y19_N28
\mips_cpu|dp|rf|Mux50~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(13))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(13),
	datad => \mips_cpu|dp|rf|R16\(13),
	combout => \mips_cpu|dp|rf|Mux50~2_combout\);

-- Location: LCCOMB_X28_Y22_N20
\mips_cpu|dp|rf|Mux50~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux50~2_combout\ & (\mips_cpu|dp|rf|R28\(13))) # (!\mips_cpu|dp|rf|Mux50~2_combout\ & ((\mips_cpu|dp|rf|R24\(13)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(13),
	datac => \mips_cpu|dp|rf|R24\(13),
	datad => \mips_cpu|dp|rf|Mux50~2_combout\,
	combout => \mips_cpu|dp|rf|Mux50~3_combout\);

-- Location: FF_X21_Y17_N19
\mips_cpu|dp|rf|R17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(13));

-- Location: FF_X21_Y17_N9
\mips_cpu|dp|rf|R21[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(13));

-- Location: LCCOMB_X21_Y17_N18
\mips_cpu|dp|rf|Mux50~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(13))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(13),
	datad => \mips_cpu|dp|rf|R21\(13),
	combout => \mips_cpu|dp|rf|Mux50~6_combout\);

-- Location: FF_X21_Y20_N11
\mips_cpu|dp|rf|R29[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(13));

-- Location: FF_X21_Y20_N17
\mips_cpu|dp|rf|R25[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(13));

-- Location: LCCOMB_X21_Y20_N10
\mips_cpu|dp|rf|Mux50~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux50~6_combout\ & (\mips_cpu|dp|rf|R29\(13))) # (!\mips_cpu|dp|rf|Mux50~6_combout\ & ((\mips_cpu|dp|rf|R25\(13)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux50~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux50~6_combout\,
	datac => \mips_cpu|dp|rf|R29\(13),
	datad => \mips_cpu|dp|rf|R25\(13),
	combout => \mips_cpu|dp|rf|Mux50~7_combout\);

-- Location: FF_X27_Y18_N5
\mips_cpu|dp|rf|R27[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(13));

-- Location: FF_X27_Y18_N7
\mips_cpu|dp|rf|R19[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(13));

-- Location: LCCOMB_X27_Y18_N6
\mips_cpu|dp|rf|Mux50~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(13))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R27\(13),
	datac => \mips_cpu|dp|rf|R19\(13),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux50~4_combout\);

-- Location: FF_X28_Y18_N13
\mips_cpu|dp|rf|R23[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(13));

-- Location: FF_X28_Y18_N7
\mips_cpu|dp|rf|R31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(13));

-- Location: LCCOMB_X28_Y18_N6
\mips_cpu|dp|rf|Mux50~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~5_combout\ = (\mips_cpu|dp|rf|Mux50~4_combout\ & (((\mips_cpu|dp|rf|R31\(13)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux50~4_combout\ & (\mips_cpu|dp|rf|R23\(13) & ((\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~4_combout\,
	datab => \mips_cpu|dp|rf|R23\(13),
	datac => \mips_cpu|dp|rf|R31\(13),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux50~5_combout\);

-- Location: LCCOMB_X23_Y26_N28
\mips_cpu|dp|rf|Mux50~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux50~5_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~7_combout\,
	datab => \mips_cpu|dp|rf|Mux50~5_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux50~8_combout\);

-- Location: LCCOMB_X23_Y26_N30
\mips_cpu|dp|rf|Mux50~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux50~8_combout\ & (\mips_cpu|dp|rf|Mux50~10_combout\)) # (!\mips_cpu|dp|rf|Mux50~8_combout\ & ((\mips_cpu|dp|rf|Mux50~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~10_combout\,
	datab => \mips_cpu|dp|rf|Mux50~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux50~8_combout\,
	combout => \mips_cpu|dp|rf|Mux50~11_combout\);

-- Location: FF_X23_Y24_N13
\mips_cpu|dp|rf|R3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(13));

-- Location: FF_X23_Y25_N17
\mips_cpu|dp|rf|R2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(13));

-- Location: FF_X23_Y24_N3
\mips_cpu|dp|rf|R1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(13));

-- Location: FF_X28_Y25_N27
\mips_cpu|dp|rf|R4[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(13));

-- Location: FF_X28_Y25_N25
\mips_cpu|dp|rf|R6[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(13));

-- Location: FF_X27_Y25_N15
\mips_cpu|dp|rf|R5[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(13));

-- Location: FF_X27_Y25_N17
\mips_cpu|dp|rf|R7[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[13]~21_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(13));

-- Location: LCCOMB_X27_Y25_N14
\mips_cpu|dp|rf|Mux50~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R7\(13))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R5\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(13),
	datad => \mips_cpu|dp|rf|R7\(13),
	combout => \mips_cpu|dp|rf|Mux50~12_combout\);

-- Location: LCCOMB_X28_Y25_N24
\mips_cpu|dp|rf|Mux50~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux50~12_combout\ & ((\mips_cpu|dp|rf|R6\(13)))) # (!\mips_cpu|dp|rf|Mux50~12_combout\ & (\mips_cpu|dp|rf|R4\(13))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux50~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(13),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(13),
	datad => \mips_cpu|dp|rf|Mux50~12_combout\,
	combout => \mips_cpu|dp|rf|Mux50~13_combout\);

-- Location: LCCOMB_X23_Y24_N10
\mips_cpu|dp|rf|Mux50~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|rf|Mux50~13_combout\) # (\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(13) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|R1\(13),
	datac => \mips_cpu|dp|rf|Mux50~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux50~14_combout\);

-- Location: LCCOMB_X23_Y25_N16
\mips_cpu|dp|rf|Mux50~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux50~14_combout\ & (\mips_cpu|dp|rf|R3\(13))) # (!\mips_cpu|dp|rf|Mux50~14_combout\ & ((\mips_cpu|dp|rf|R2\(13)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(13),
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|R2\(13),
	datad => \mips_cpu|dp|rf|Mux50~14_combout\,
	combout => \mips_cpu|dp|rf|Mux50~15_combout\);

-- Location: LCCOMB_X23_Y26_N8
\mips_cpu|dp|rf|Mux50~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux50~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux50~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux50~15_combout\,
	combout => \mips_cpu|dp|rf|Mux50~16_combout\);

-- Location: LCCOMB_X23_Y26_N18
\mips_cpu|dp|rf|Mux50~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~19_combout\ = (\mips_cpu|dp|rf|Mux50~16_combout\ & (((\mips_cpu|dp|rf|Mux50~18_combout\) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|rf|Mux50~16_combout\ & (\mips_cpu|dp|rf|Mux50~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~1_combout\,
	datab => \mips_cpu|dp|rf|Mux50~18_combout\,
	datac => \mips_cpu|dp|rf|Mux50~16_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	combout => \mips_cpu|dp|rf|Mux50~19_combout\);

-- Location: LCCOMB_X20_Y23_N30
\mips_cpu|dp|rf|Mux50~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux50~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux50~19_combout\,
	combout => \mips_cpu|dp|rf|Mux50~20_combout\);

-- Location: FF_X20_Y23_N31
\mips_cpu|dp|id_ex|q[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux50~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(107));

-- Location: LCCOMB_X20_Y23_N10
\mips_cpu|dp|fwsrcamux|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux18~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(107)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(53))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(107)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(53),
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(107),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux18~0_combout\);

-- Location: LCCOMB_X20_Y23_N28
\mips_cpu|dp|fwsrcamux|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux18~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[13]~21_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datab => \mips_cpu|dp|resmux|y[13]~21_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux18~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux18~1_combout\);

-- Location: LCCOMB_X20_Y19_N24
\mips_cpu|dp|srcbmux|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux20~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|id_ex|q\(137)))) # (!\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|fwsrcbmux|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|fwsrcbmux|Mux20~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(137),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux20~0_combout\);

-- Location: LCCOMB_X17_Y20_N30
\mips_cpu|dp|srcbmux|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux20~1_combout\ = (\mips_cpu|dp|srcbmux|Mux20~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(41),
	datad => \mips_cpu|dp|srcbmux|Mux20~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux20~1_combout\);

-- Location: FF_X21_Y15_N3
\mips_cpu|dp|rf|R8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(11));

-- Location: FF_X21_Y15_N9
\mips_cpu|dp|rf|R10[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(11));

-- Location: FF_X21_Y16_N25
\mips_cpu|dp|rf|R11[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(11));

-- Location: FF_X20_Y15_N29
\mips_cpu|dp|rf|R9[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(11));

-- Location: LCCOMB_X20_Y15_N28
\mips_cpu|dp|rf|Mux52~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(11))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(11),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(11),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux52~10_combout\);

-- Location: LCCOMB_X21_Y15_N8
\mips_cpu|dp|rf|Mux52~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux52~10_combout\ & ((\mips_cpu|dp|rf|R10\(11)))) # (!\mips_cpu|dp|rf|Mux52~10_combout\ & (\mips_cpu|dp|rf|R8\(11))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R8\(11),
	datac => \mips_cpu|dp|rf|R10\(11),
	datad => \mips_cpu|dp|rf|Mux52~10_combout\,
	combout => \mips_cpu|dp|rf|Mux52~11_combout\);

-- Location: FF_X24_Y24_N23
\mips_cpu|dp|rf|R3[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(11));

-- Location: FF_X26_Y24_N23
\mips_cpu|dp|rf|R2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(11));

-- Location: FF_X24_Y24_N13
\mips_cpu|dp|rf|R1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(11));

-- Location: LCCOMB_X26_Y24_N22
\mips_cpu|dp|rf|Mux52~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(11))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(11),
	datad => \mips_cpu|dp|rf|R1\(11),
	combout => \mips_cpu|dp|rf|Mux52~14_combout\);

-- Location: FF_X23_Y26_N11
\mips_cpu|dp|rf|R7[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(11));

-- Location: FF_X24_Y26_N25
\mips_cpu|dp|rf|R6[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(11));

-- Location: FF_X23_Y26_N25
\mips_cpu|dp|rf|R5[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(11));

-- Location: FF_X24_Y26_N27
\mips_cpu|dp|rf|R4[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(11));

-- Location: LCCOMB_X23_Y26_N24
\mips_cpu|dp|rf|Mux52~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(11)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R5\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(11),
	datad => \mips_cpu|dp|rf|R4\(11),
	combout => \mips_cpu|dp|rf|Mux52~12_combout\);

-- Location: LCCOMB_X24_Y26_N24
\mips_cpu|dp|rf|Mux52~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux52~12_combout\ & ((\mips_cpu|dp|rf|R6\(11)))) # (!\mips_cpu|dp|rf|Mux52~12_combout\ & (\mips_cpu|dp|rf|R7\(11))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(11),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(11),
	datad => \mips_cpu|dp|rf|Mux52~12_combout\,
	combout => \mips_cpu|dp|rf|Mux52~13_combout\);

-- Location: LCCOMB_X24_Y26_N2
\mips_cpu|dp|rf|Mux52~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~15_combout\ = (\mips_cpu|dp|rf|Mux52~14_combout\ & ((\mips_cpu|dp|rf|R3\(11)) # ((!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux52~14_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- \mips_cpu|dp|rf|Mux52~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(11),
	datab => \mips_cpu|dp|rf|Mux52~14_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datad => \mips_cpu|dp|rf|Mux52~13_combout\,
	combout => \mips_cpu|dp|rf|Mux52~15_combout\);

-- Location: LCCOMB_X20_Y16_N4
\mips_cpu|dp|rf|Mux52~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux52~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux52~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux52~11_combout\,
	datad => \mips_cpu|dp|rf|Mux52~15_combout\,
	combout => \mips_cpu|dp|rf|Mux52~16_combout\);

-- Location: FF_X17_Y15_N27
\mips_cpu|dp|rf|R31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(11));

-- Location: FF_X17_Y15_N25
\mips_cpu|dp|rf|R23[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(11));

-- Location: FF_X16_Y15_N23
\mips_cpu|dp|rf|R19[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(11));

-- Location: FF_X16_Y15_N5
\mips_cpu|dp|rf|R27[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(11));

-- Location: LCCOMB_X16_Y15_N4
\mips_cpu|dp|rf|Mux52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(11)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(11),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(11),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux52~0_combout\);

-- Location: LCCOMB_X17_Y15_N24
\mips_cpu|dp|rf|Mux52~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux52~0_combout\ & (\mips_cpu|dp|rf|R31\(11))) # (!\mips_cpu|dp|rf|Mux52~0_combout\ & ((\mips_cpu|dp|rf|R23\(11)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(11),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(11),
	datad => \mips_cpu|dp|rf|Mux52~0_combout\,
	combout => \mips_cpu|dp|rf|Mux52~1_combout\);

-- Location: FF_X22_Y17_N5
\mips_cpu|dp|rf|R25[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(11));

-- Location: FF_X22_Y17_N31
\mips_cpu|dp|rf|R29[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(11));

-- Location: FF_X21_Y17_N11
\mips_cpu|dp|rf|R17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(11));

-- Location: FF_X21_Y17_N1
\mips_cpu|dp|rf|R21[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(11));

-- Location: LCCOMB_X21_Y17_N10
\mips_cpu|dp|rf|Mux52~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(11))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(11),
	datad => \mips_cpu|dp|rf|R21\(11),
	combout => \mips_cpu|dp|rf|Mux52~4_combout\);

-- Location: LCCOMB_X22_Y17_N30
\mips_cpu|dp|rf|Mux52~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux52~4_combout\ & ((\mips_cpu|dp|rf|R29\(11)))) # (!\mips_cpu|dp|rf|Mux52~4_combout\ & (\mips_cpu|dp|rf|R25\(11))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(11),
	datac => \mips_cpu|dp|rf|R29\(11),
	datad => \mips_cpu|dp|rf|Mux52~4_combout\,
	combout => \mips_cpu|dp|rf|Mux52~5_combout\);

-- Location: FF_X27_Y22_N13
\mips_cpu|dp|rf|R28[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(11));

-- Location: FF_X27_Y19_N17
\mips_cpu|dp|rf|R24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(11));

-- Location: FF_X27_Y22_N19
\mips_cpu|dp|rf|R20[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(11));

-- Location: FF_X27_Y19_N3
\mips_cpu|dp|rf|R16[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(11));

-- Location: LCCOMB_X27_Y22_N18
\mips_cpu|dp|rf|Mux52~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(11))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(11),
	datad => \mips_cpu|dp|rf|R16\(11),
	combout => \mips_cpu|dp|rf|Mux52~2_combout\);

-- Location: LCCOMB_X27_Y19_N16
\mips_cpu|dp|rf|Mux52~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux52~2_combout\ & (\mips_cpu|dp|rf|R28\(11))) # (!\mips_cpu|dp|rf|Mux52~2_combout\ & ((\mips_cpu|dp|rf|R24\(11)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(11),
	datac => \mips_cpu|dp|rf|R24\(11),
	datad => \mips_cpu|dp|rf|Mux52~2_combout\,
	combout => \mips_cpu|dp|rf|Mux52~3_combout\);

-- Location: LCCOMB_X20_Y16_N8
\mips_cpu|dp|rf|Mux52~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|Mux52~3_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux52~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux52~5_combout\,
	datad => \mips_cpu|dp|rf|Mux52~3_combout\,
	combout => \mips_cpu|dp|rf|Mux52~6_combout\);

-- Location: FF_X30_Y24_N7
\mips_cpu|dp|rf|R30[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(11));

-- Location: FF_X29_Y24_N13
\mips_cpu|dp|rf|R22[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(11));

-- Location: FF_X30_Y24_N5
\mips_cpu|dp|rf|R26[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(11));

-- Location: FF_X29_Y24_N7
\mips_cpu|dp|rf|R18[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(11));

-- Location: LCCOMB_X30_Y24_N4
\mips_cpu|dp|rf|Mux52~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~7_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(11))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(11),
	datad => \mips_cpu|dp|rf|R18\(11),
	combout => \mips_cpu|dp|rf|Mux52~7_combout\);

-- Location: LCCOMB_X29_Y24_N12
\mips_cpu|dp|rf|Mux52~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux52~7_combout\ & (\mips_cpu|dp|rf|R30\(11))) # (!\mips_cpu|dp|rf|Mux52~7_combout\ & ((\mips_cpu|dp|rf|R22\(11)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux52~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(11),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(11),
	datad => \mips_cpu|dp|rf|Mux52~7_combout\,
	combout => \mips_cpu|dp|rf|Mux52~8_combout\);

-- Location: LCCOMB_X20_Y16_N26
\mips_cpu|dp|rf|Mux52~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux52~6_combout\ & ((\mips_cpu|dp|rf|Mux52~8_combout\))) # (!\mips_cpu|dp|rf|Mux52~6_combout\ & (\mips_cpu|dp|rf|Mux52~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux52~6_combout\,
	datad => \mips_cpu|dp|rf|Mux52~8_combout\,
	combout => \mips_cpu|dp|rf|Mux52~9_combout\);

-- Location: FF_X20_Y19_N5
\mips_cpu|dp|rf|R15[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(11));

-- Location: FF_X21_Y16_N19
\mips_cpu|dp|rf|R12[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(11));

-- Location: FF_X21_Y19_N29
\mips_cpu|dp|rf|R13[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(11));

-- Location: LCCOMB_X21_Y19_N28
\mips_cpu|dp|rf|Mux52~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R12\(11))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R13\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R12\(11),
	datac => \mips_cpu|dp|rf|R13\(11),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux52~17_combout\);

-- Location: FF_X22_Y16_N29
\mips_cpu|dp|rf|R14[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[11]~23_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(11));

-- Location: LCCOMB_X22_Y16_N28
\mips_cpu|dp|rf|Mux52~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~18_combout\ = (\mips_cpu|dp|rf|Mux52~17_combout\ & (((\mips_cpu|dp|rf|R14\(11)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux52~17_combout\ & (\mips_cpu|dp|rf|R15\(11) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(11),
	datab => \mips_cpu|dp|rf|Mux52~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(11),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux52~18_combout\);

-- Location: LCCOMB_X20_Y16_N30
\mips_cpu|dp|rf|Mux52~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux52~16_combout\ & ((\mips_cpu|dp|rf|Mux52~18_combout\))) # (!\mips_cpu|dp|rf|Mux52~16_combout\ & (\mips_cpu|dp|rf|Mux52~9_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux52~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|rf|Mux52~16_combout\,
	datac => \mips_cpu|dp|rf|Mux52~9_combout\,
	datad => \mips_cpu|dp|rf|Mux52~18_combout\,
	combout => \mips_cpu|dp|rf|Mux52~19_combout\);

-- Location: LCCOMB_X20_Y16_N2
\mips_cpu|dp|rf|Mux52~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux52~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datac => \mips_cpu|dp|rf|Mux52~19_combout\,
	combout => \mips_cpu|dp|rf|Mux52~20_combout\);

-- Location: FF_X20_Y16_N3
\mips_cpu|dp|id_ex|q[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux52~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(105));

-- Location: LCCOMB_X20_Y16_N28
\mips_cpu|dp|fwsrcamux|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux20~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(105)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(51))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(105)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(51),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(105),
	combout => \mips_cpu|dp|fwsrcamux|Mux20~0_combout\);

-- Location: LCCOMB_X17_Y20_N12
\mips_cpu|dp|fwsrcamux|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux20~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[11]~23_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux20~0_combout\,
	datad => \mips_cpu|dp|resmux|y[11]~23_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux20~1_combout\);

-- Location: LCCOMB_X17_Y20_N14
\mips_cpu|dp|alu|iadder32|bit11|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux20~1_combout\) # (\mips_cpu|dp|srcbmux|Mux20~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux20~1_combout\ & (\mips_cpu|dp|srcbmux|Mux20~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux20~1_combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux20~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\);

-- Location: FF_X21_Y15_N31
\mips_cpu|dp|rf|R8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(12));

-- Location: FF_X22_Y14_N21
\mips_cpu|dp|rf|R9[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(12));

-- Location: FF_X20_Y14_N25
\mips_cpu|dp|rf|R11[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(12));

-- Location: LCCOMB_X22_Y14_N20
\mips_cpu|dp|rf|Mux51~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~10_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R11\(12))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R9\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(12),
	datad => \mips_cpu|dp|rf|R11\(12),
	combout => \mips_cpu|dp|rf|Mux51~10_combout\);

-- Location: FF_X21_Y15_N21
\mips_cpu|dp|rf|R10[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(12));

-- Location: LCCOMB_X21_Y15_N20
\mips_cpu|dp|rf|Mux51~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~11_combout\ = (\mips_cpu|dp|rf|Mux51~10_combout\ & (((\mips_cpu|dp|rf|R10\(12)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux51~10_combout\ & (\mips_cpu|dp|rf|R8\(12) & 
-- ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(12),
	datab => \mips_cpu|dp|rf|Mux51~10_combout\,
	datac => \mips_cpu|dp|rf|R10\(12),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux51~11_combout\);

-- Location: FF_X26_Y22_N15
\mips_cpu|dp|rf|R3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(12));

-- Location: FF_X26_Y24_N29
\mips_cpu|dp|rf|R2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(12));

-- Location: FF_X26_Y22_N5
\mips_cpu|dp|rf|R1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(12));

-- Location: LCCOMB_X26_Y24_N28
\mips_cpu|dp|rf|Mux51~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(12))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(12),
	datad => \mips_cpu|dp|rf|R1\(12),
	combout => \mips_cpu|dp|rf|Mux51~14_combout\);

-- Location: FF_X23_Y26_N23
\mips_cpu|dp|rf|R7[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(12));

-- Location: FF_X27_Y26_N3
\mips_cpu|dp|rf|R6[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(12));

-- Location: FF_X27_Y26_N5
\mips_cpu|dp|rf|R4[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(12));

-- Location: FF_X23_Y26_N13
\mips_cpu|dp|rf|R5[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(12));

-- Location: LCCOMB_X23_Y26_N12
\mips_cpu|dp|rf|Mux51~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(12)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R5\(12) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(12),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(12),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux51~12_combout\);

-- Location: LCCOMB_X27_Y26_N2
\mips_cpu|dp|rf|Mux51~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux51~12_combout\ & ((\mips_cpu|dp|rf|R6\(12)))) # (!\mips_cpu|dp|rf|Mux51~12_combout\ & (\mips_cpu|dp|rf|R7\(12))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(12),
	datac => \mips_cpu|dp|rf|R6\(12),
	datad => \mips_cpu|dp|rf|Mux51~12_combout\,
	combout => \mips_cpu|dp|rf|Mux51~13_combout\);

-- Location: LCCOMB_X23_Y22_N20
\mips_cpu|dp|rf|Mux51~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~15_combout\ = (\mips_cpu|dp|rf|Mux51~14_combout\ & ((\mips_cpu|dp|rf|R3\(12)) # ((!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux51~14_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- \mips_cpu|dp|rf|Mux51~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(12),
	datab => \mips_cpu|dp|rf|Mux51~14_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datad => \mips_cpu|dp|rf|Mux51~13_combout\,
	combout => \mips_cpu|dp|rf|Mux51~15_combout\);

-- Location: LCCOMB_X23_Y22_N14
\mips_cpu|dp|rf|Mux51~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux51~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux51~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux51~11_combout\,
	datad => \mips_cpu|dp|rf|Mux51~15_combout\,
	combout => \mips_cpu|dp|rf|Mux51~16_combout\);

-- Location: FF_X19_Y18_N17
\mips_cpu|dp|rf|R15[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(12));

-- Location: FF_X23_Y22_N31
\mips_cpu|dp|rf|R14[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(12));

-- Location: FF_X23_Y16_N5
\mips_cpu|dp|rf|R12[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(12));

-- Location: LCCOMB_X21_Y19_N10
\mips_cpu|dp|rf|Mux51~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R12\(12))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R13\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(12),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(12),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux51~17_combout\);

-- Location: LCCOMB_X23_Y22_N30
\mips_cpu|dp|rf|Mux51~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux51~17_combout\ & ((\mips_cpu|dp|rf|R14\(12)))) # (!\mips_cpu|dp|rf|Mux51~17_combout\ & (\mips_cpu|dp|rf|R15\(12))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R15\(12),
	datac => \mips_cpu|dp|rf|R14\(12),
	datad => \mips_cpu|dp|rf|Mux51~17_combout\,
	combout => \mips_cpu|dp|rf|Mux51~18_combout\);

-- Location: FF_X21_Y17_N15
\mips_cpu|dp|rf|R17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(12));

-- Location: FF_X21_Y17_N29
\mips_cpu|dp|rf|R21[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(12));

-- Location: LCCOMB_X21_Y17_N14
\mips_cpu|dp|rf|Mux51~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(12))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(12),
	datad => \mips_cpu|dp|rf|R21\(12),
	combout => \mips_cpu|dp|rf|Mux51~4_combout\);

-- Location: FF_X22_Y17_N3
\mips_cpu|dp|rf|R29[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(12));

-- Location: FF_X22_Y17_N25
\mips_cpu|dp|rf|R25[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(12));

-- Location: LCCOMB_X22_Y17_N2
\mips_cpu|dp|rf|Mux51~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux51~4_combout\ & (\mips_cpu|dp|rf|R29\(12))) # (!\mips_cpu|dp|rf|Mux51~4_combout\ & ((\mips_cpu|dp|rf|R25\(12)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux51~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux51~4_combout\,
	datac => \mips_cpu|dp|rf|R29\(12),
	datad => \mips_cpu|dp|rf|R25\(12),
	combout => \mips_cpu|dp|rf|Mux51~5_combout\);

-- Location: FF_X28_Y23_N9
\mips_cpu|dp|rf|R20[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(12));

-- Location: FF_X28_Y17_N21
\mips_cpu|dp|rf|R16[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(12));

-- Location: LCCOMB_X28_Y23_N8
\mips_cpu|dp|rf|Mux51~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(12))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(12),
	datad => \mips_cpu|dp|rf|R16\(12),
	combout => \mips_cpu|dp|rf|Mux51~2_combout\);

-- Location: FF_X28_Y17_N11
\mips_cpu|dp|rf|R24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(12));

-- Location: FF_X28_Y23_N3
\mips_cpu|dp|rf|R28[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(12));

-- Location: LCCOMB_X28_Y17_N10
\mips_cpu|dp|rf|Mux51~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~3_combout\ = (\mips_cpu|dp|rf|Mux51~2_combout\ & (((\mips_cpu|dp|rf|R28\(12))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux51~2_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R24\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux51~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(12),
	datad => \mips_cpu|dp|rf|R28\(12),
	combout => \mips_cpu|dp|rf|Mux51~3_combout\);

-- Location: LCCOMB_X23_Y22_N16
\mips_cpu|dp|rf|Mux51~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux51~3_combout\))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux51~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux51~5_combout\,
	datad => \mips_cpu|dp|rf|Mux51~3_combout\,
	combout => \mips_cpu|dp|rf|Mux51~6_combout\);

-- Location: FF_X30_Y24_N3
\mips_cpu|dp|rf|R30[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(12));

-- Location: FF_X29_Y24_N17
\mips_cpu|dp|rf|R22[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(12));

-- Location: FF_X30_Y24_N17
\mips_cpu|dp|rf|R26[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(12));

-- Location: FF_X29_Y24_N3
\mips_cpu|dp|rf|R18[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(12));

-- Location: LCCOMB_X30_Y24_N16
\mips_cpu|dp|rf|Mux51~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~7_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(12))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(12),
	datad => \mips_cpu|dp|rf|R18\(12),
	combout => \mips_cpu|dp|rf|Mux51~7_combout\);

-- Location: LCCOMB_X29_Y24_N16
\mips_cpu|dp|rf|Mux51~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux51~7_combout\ & (\mips_cpu|dp|rf|R30\(12))) # (!\mips_cpu|dp|rf|Mux51~7_combout\ & ((\mips_cpu|dp|rf|R22\(12)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(12),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(12),
	datad => \mips_cpu|dp|rf|Mux51~7_combout\,
	combout => \mips_cpu|dp|rf|Mux51~8_combout\);

-- Location: FF_X16_Y15_N9
\mips_cpu|dp|rf|R27[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(12));

-- Location: FF_X16_Y15_N11
\mips_cpu|dp|rf|R19[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(12));

-- Location: LCCOMB_X16_Y15_N8
\mips_cpu|dp|rf|Mux51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(12))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(12),
	datad => \mips_cpu|dp|rf|R19\(12),
	combout => \mips_cpu|dp|rf|Mux51~0_combout\);

-- Location: FF_X17_Y15_N15
\mips_cpu|dp|rf|R31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(12));

-- Location: FF_X17_Y15_N29
\mips_cpu|dp|rf|R23[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(12));

-- Location: LCCOMB_X17_Y15_N28
\mips_cpu|dp|rf|Mux51~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~1_combout\ = (\mips_cpu|dp|rf|Mux51~0_combout\ & ((\mips_cpu|dp|rf|R31\(12)) # ((!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux51~0_combout\ & (((\mips_cpu|dp|rf|R23\(12) & \mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux51~0_combout\,
	datab => \mips_cpu|dp|rf|R31\(12),
	datac => \mips_cpu|dp|rf|R23\(12),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux51~1_combout\);

-- Location: LCCOMB_X23_Y22_N2
\mips_cpu|dp|rf|Mux51~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux51~6_combout\ & (\mips_cpu|dp|rf|Mux51~8_combout\)) # (!\mips_cpu|dp|rf|Mux51~6_combout\ & ((\mips_cpu|dp|rf|Mux51~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux51~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux51~6_combout\,
	datac => \mips_cpu|dp|rf|Mux51~8_combout\,
	datad => \mips_cpu|dp|rf|Mux51~1_combout\,
	combout => \mips_cpu|dp|rf|Mux51~9_combout\);

-- Location: LCCOMB_X23_Y22_N8
\mips_cpu|dp|rf|Mux51~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux51~16_combout\ & (\mips_cpu|dp|rf|Mux51~18_combout\)) # (!\mips_cpu|dp|rf|Mux51~16_combout\ & ((\mips_cpu|dp|rf|Mux51~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux51~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|rf|Mux51~16_combout\,
	datac => \mips_cpu|dp|rf|Mux51~18_combout\,
	datad => \mips_cpu|dp|rf|Mux51~9_combout\,
	combout => \mips_cpu|dp|rf|Mux51~19_combout\);

-- Location: LCCOMB_X23_Y22_N0
\mips_cpu|dp|rf|Mux51~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~20_combout\ = (\mips_cpu|dp|rf|Mux51~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux51~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux51~20_combout\);

-- Location: FF_X23_Y22_N1
\mips_cpu|dp|id_ex|q[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux51~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(106));

-- Location: LCCOMB_X23_Y22_N18
\mips_cpu|dp|fwsrcamux|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux19~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (((\mips_cpu|dp|id_ex|q\(106))))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|ex_mem|q\(52))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|id_ex|q\(106))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(52),
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(106),
	combout => \mips_cpu|dp|fwsrcamux|Mux19~0_combout\);

-- Location: LCCOMB_X23_Y22_N4
\mips_cpu|dp|fwsrcamux|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux19~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[12]~22_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux19~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|resmux|y[12]~22_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux19~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux19~1_combout\);

-- Location: LCCOMB_X20_Y26_N30
\mips_cpu|dp|alu|iadder32|bit12|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux19~1_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux19~1_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux19~1_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux19~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux19~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\);

-- Location: LCCOMB_X20_Y26_N24
\mips_cpu|dp|alu|iadder32|bit13|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux18~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux18~1_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux18~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux18~1_combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux18~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\);

-- Location: LCCOMB_X19_Y26_N14
\mips_cpu|dp|alu|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~3_combout\ = \mips_cpu|dp|srcbmux|Mux17~1_combout\ $ (\mips_cpu|dp|alu|Mux17~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux17~1_combout\,
	datac => \mips_cpu|dp|alu|Mux17~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux17~3_combout\);

-- Location: FF_X24_Y15_N31
\mips_cpu|dp|rf|R8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(30));

-- Location: FF_X24_Y15_N21
\mips_cpu|dp|rf|R10[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(30));

-- Location: FF_X23_Y15_N23
\mips_cpu|dp|rf|R11[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(30));

-- Location: FF_X23_Y15_N21
\mips_cpu|dp|rf|R9[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(30));

-- Location: LCCOMB_X23_Y15_N20
\mips_cpu|dp|rf|Mux33~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(30))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(30),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(30),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux33~10_combout\);

-- Location: LCCOMB_X24_Y15_N20
\mips_cpu|dp|rf|Mux33~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux33~10_combout\ & ((\mips_cpu|dp|rf|R10\(30)))) # (!\mips_cpu|dp|rf|Mux33~10_combout\ & (\mips_cpu|dp|rf|R8\(30))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(30),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(30),
	datad => \mips_cpu|dp|rf|Mux33~10_combout\,
	combout => \mips_cpu|dp|rf|Mux33~11_combout\);

-- Location: FF_X26_Y24_N5
\mips_cpu|dp|rf|R2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(30));

-- Location: FF_X26_Y23_N9
\mips_cpu|dp|rf|R1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(30));

-- Location: LCCOMB_X26_Y24_N4
\mips_cpu|dp|rf|Mux33~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(30))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(30),
	datad => \mips_cpu|dp|rf|R1\(30),
	combout => \mips_cpu|dp|rf|Mux33~14_combout\);

-- Location: FF_X26_Y23_N27
\mips_cpu|dp|rf|R3[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(30));

-- Location: FF_X23_Y26_N27
\mips_cpu|dp|rf|R7[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(30));

-- Location: FF_X27_Y26_N25
\mips_cpu|dp|rf|R6[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(30));

-- Location: FF_X27_Y26_N11
\mips_cpu|dp|rf|R4[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(30));

-- Location: FF_X23_Y26_N1
\mips_cpu|dp|rf|R5[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(30));

-- Location: LCCOMB_X23_Y26_N0
\mips_cpu|dp|rf|Mux33~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(30)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R5\(30) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(30),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(30),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux33~12_combout\);

-- Location: LCCOMB_X27_Y26_N24
\mips_cpu|dp|rf|Mux33~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux33~12_combout\ & ((\mips_cpu|dp|rf|R6\(30)))) # (!\mips_cpu|dp|rf|Mux33~12_combout\ & (\mips_cpu|dp|rf|R7\(30))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(30),
	datac => \mips_cpu|dp|rf|R6\(30),
	datad => \mips_cpu|dp|rf|Mux33~12_combout\,
	combout => \mips_cpu|dp|rf|Mux33~13_combout\);

-- Location: LCCOMB_X24_Y23_N16
\mips_cpu|dp|rf|Mux33~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux33~14_combout\ & (\mips_cpu|dp|rf|R3\(30))) # (!\mips_cpu|dp|rf|Mux33~14_combout\ & ((\mips_cpu|dp|rf|Mux33~13_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|Mux33~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux33~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(30),
	datad => \mips_cpu|dp|rf|Mux33~13_combout\,
	combout => \mips_cpu|dp|rf|Mux33~15_combout\);

-- Location: LCCOMB_X24_Y23_N18
\mips_cpu|dp|rf|Mux33~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux33~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux33~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux33~11_combout\,
	datad => \mips_cpu|dp|rf|Mux33~15_combout\,
	combout => \mips_cpu|dp|rf|Mux33~16_combout\);

-- Location: FF_X21_Y21_N21
\mips_cpu|dp|rf|R12[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(30));

-- Location: FF_X21_Y19_N25
\mips_cpu|dp|rf|R13[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(30));

-- Location: LCCOMB_X21_Y19_N24
\mips_cpu|dp|rf|Mux33~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R12\(30))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R13\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R12\(30),
	datac => \mips_cpu|dp|rf|R13\(30),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux33~17_combout\);

-- Location: FF_X24_Y23_N11
\mips_cpu|dp|rf|R15[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[30]~4_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(30));

-- Location: LCCOMB_X21_Y19_N18
\mips_cpu|dp|rf|Mux33~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux33~17_combout\ & (\mips_cpu|dp|rf|R14\(30))) # (!\mips_cpu|dp|rf|Mux33~17_combout\ & ((\mips_cpu|dp|rf|R15\(30)))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux33~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux33~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(30),
	datad => \mips_cpu|dp|rf|R15\(30),
	combout => \mips_cpu|dp|rf|Mux33~18_combout\);

-- Location: FF_X19_Y20_N17
\mips_cpu|dp|rf|R27[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(30));

-- Location: FF_X19_Y20_N3
\mips_cpu|dp|rf|R19[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(30));

-- Location: LCCOMB_X19_Y20_N16
\mips_cpu|dp|rf|Mux33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(30))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(30),
	datad => \mips_cpu|dp|rf|R19\(30),
	combout => \mips_cpu|dp|rf|Mux33~0_combout\);

-- Location: FF_X20_Y20_N13
\mips_cpu|dp|rf|R23[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(30));

-- Location: FF_X20_Y20_N7
\mips_cpu|dp|rf|R31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(30));

-- Location: LCCOMB_X20_Y20_N12
\mips_cpu|dp|rf|Mux33~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux33~0_combout\ & ((\mips_cpu|dp|rf|R31\(30)))) # (!\mips_cpu|dp|rf|Mux33~0_combout\ & (\mips_cpu|dp|rf|R23\(30))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux33~0_combout\,
	datac => \mips_cpu|dp|rf|R23\(30),
	datad => \mips_cpu|dp|rf|R31\(30),
	combout => \mips_cpu|dp|rf|Mux33~1_combout\);

-- Location: FF_X29_Y25_N15
\mips_cpu|dp|rf|R30[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(30));

-- Location: FF_X30_Y25_N13
\mips_cpu|dp|rf|R22[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(30));

-- Location: FF_X29_Y25_N29
\mips_cpu|dp|rf|R26[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(30));

-- Location: FF_X30_Y25_N7
\mips_cpu|dp|rf|R18[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(30));

-- Location: LCCOMB_X29_Y25_N28
\mips_cpu|dp|rf|Mux33~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(30))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(30),
	datad => \mips_cpu|dp|rf|R18\(30),
	combout => \mips_cpu|dp|rf|Mux33~7_combout\);

-- Location: LCCOMB_X30_Y25_N12
\mips_cpu|dp|rf|Mux33~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux33~7_combout\ & (\mips_cpu|dp|rf|R30\(30))) # (!\mips_cpu|dp|rf|Mux33~7_combout\ & ((\mips_cpu|dp|rf|R22\(30)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(30),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(30),
	datad => \mips_cpu|dp|rf|Mux33~7_combout\,
	combout => \mips_cpu|dp|rf|Mux33~8_combout\);

-- Location: FF_X23_Y21_N15
\mips_cpu|dp|rf|R17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(30));

-- Location: FF_X23_Y21_N21
\mips_cpu|dp|rf|R21[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(30));

-- Location: LCCOMB_X23_Y21_N14
\mips_cpu|dp|rf|Mux33~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(30)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(30),
	datad => \mips_cpu|dp|rf|R21\(30),
	combout => \mips_cpu|dp|rf|Mux33~4_combout\);

-- Location: FF_X24_Y21_N25
\mips_cpu|dp|rf|R25[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(30));

-- Location: FF_X24_Y21_N19
\mips_cpu|dp|rf|R29[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(30));

-- Location: LCCOMB_X24_Y21_N18
\mips_cpu|dp|rf|Mux33~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~5_combout\ = (\mips_cpu|dp|rf|Mux33~4_combout\ & (((\mips_cpu|dp|rf|R29\(30)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux33~4_combout\ & (\mips_cpu|dp|rf|R25\(30) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux33~4_combout\,
	datab => \mips_cpu|dp|rf|R25\(30),
	datac => \mips_cpu|dp|rf|R29\(30),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux33~5_combout\);

-- Location: FF_X28_Y19_N19
\mips_cpu|dp|rf|R28[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(30));

-- Location: FF_X29_Y19_N9
\mips_cpu|dp|rf|R24[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(30));

-- Location: FF_X28_Y19_N9
\mips_cpu|dp|rf|R20[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(30));

-- Location: FF_X29_Y19_N19
\mips_cpu|dp|rf|R16[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(30));

-- Location: LCCOMB_X28_Y19_N8
\mips_cpu|dp|rf|Mux33~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(30))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(30),
	datad => \mips_cpu|dp|rf|R16\(30),
	combout => \mips_cpu|dp|rf|Mux33~2_combout\);

-- Location: LCCOMB_X29_Y19_N8
\mips_cpu|dp|rf|Mux33~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux33~2_combout\ & (\mips_cpu|dp|rf|R28\(30))) # (!\mips_cpu|dp|rf|Mux33~2_combout\ & ((\mips_cpu|dp|rf|R24\(30)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(30),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(30),
	datad => \mips_cpu|dp|rf|Mux33~2_combout\,
	combout => \mips_cpu|dp|rf|Mux33~3_combout\);

-- Location: LCCOMB_X24_Y23_N12
\mips_cpu|dp|rf|Mux33~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\) # (\mips_cpu|dp|rf|Mux33~3_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux33~5_combout\ & 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux33~5_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux33~3_combout\,
	combout => \mips_cpu|dp|rf|Mux33~6_combout\);

-- Location: LCCOMB_X24_Y23_N6
\mips_cpu|dp|rf|Mux33~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux33~6_combout\ & ((\mips_cpu|dp|rf|Mux33~8_combout\))) # (!\mips_cpu|dp|rf|Mux33~6_combout\ & (\mips_cpu|dp|rf|Mux33~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux33~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux33~8_combout\,
	datad => \mips_cpu|dp|rf|Mux33~6_combout\,
	combout => \mips_cpu|dp|rf|Mux33~9_combout\);

-- Location: LCCOMB_X24_Y23_N28
\mips_cpu|dp|rf|Mux33~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux33~16_combout\ & (\mips_cpu|dp|rf|Mux33~18_combout\)) # (!\mips_cpu|dp|rf|Mux33~16_combout\ & ((\mips_cpu|dp|rf|Mux33~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux33~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|rf|Mux33~16_combout\,
	datac => \mips_cpu|dp|rf|Mux33~18_combout\,
	datad => \mips_cpu|dp|rf|Mux33~9_combout\,
	combout => \mips_cpu|dp|rf|Mux33~19_combout\);

-- Location: LCCOMB_X24_Y23_N14
\mips_cpu|dp|rf|Mux33~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux33~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux33~19_combout\,
	combout => \mips_cpu|dp|rf|Mux33~20_combout\);

-- Location: FF_X24_Y23_N15
\mips_cpu|dp|id_ex|q[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux33~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(124));

-- Location: LCCOMB_X24_Y23_N24
\mips_cpu|dp|fwsrcamux|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux1~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (((\mips_cpu|dp|id_ex|q\(124))))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(70)))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(124)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~7_combout\,
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(124),
	datad => \mips_cpu|dp|ex_mem|q\(70),
	combout => \mips_cpu|dp|fwsrcamux|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y23_N26
\mips_cpu|dp|fwsrcamux|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux1~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[30]~4_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[30]~4_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux1~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux1~1_combout\);

-- Location: FF_X23_Y21_N7
\mips_cpu|dp|rf|R17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(28));

-- Location: FF_X24_Y21_N1
\mips_cpu|dp|rf|R25[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(28));

-- Location: LCCOMB_X24_Y21_N0
\mips_cpu|dp|rf|Mux3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(28)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(28) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(28),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(28),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux3~4_combout\);

-- Location: FF_X23_Y21_N5
\mips_cpu|dp|rf|R21[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(28));

-- Location: FF_X24_Y21_N3
\mips_cpu|dp|rf|R29[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(28));

-- Location: LCCOMB_X23_Y21_N4
\mips_cpu|dp|rf|Mux3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux3~4_combout\ & ((\mips_cpu|dp|rf|R29\(28)))) # (!\mips_cpu|dp|rf|Mux3~4_combout\ & (\mips_cpu|dp|rf|R21\(28))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux3~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(28),
	datad => \mips_cpu|dp|rf|R29\(28),
	combout => \mips_cpu|dp|rf|Mux3~5_combout\);

-- Location: FF_X27_Y17_N13
\mips_cpu|dp|rf|R20[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(28));

-- Location: FF_X27_Y17_N7
\mips_cpu|dp|rf|R28[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(28));

-- Location: FF_X28_Y17_N1
\mips_cpu|dp|rf|R24[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(28));

-- Location: FF_X28_Y17_N3
\mips_cpu|dp|rf|R16[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(28));

-- Location: LCCOMB_X28_Y17_N2
\mips_cpu|dp|rf|Mux3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(28)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(28) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(28),
	datac => \mips_cpu|dp|rf|R16\(28),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux3~8_combout\);

-- Location: LCCOMB_X27_Y17_N6
\mips_cpu|dp|rf|Mux3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~9_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux3~8_combout\ & ((\mips_cpu|dp|rf|R28\(28)))) # (!\mips_cpu|dp|rf|Mux3~8_combout\ & (\mips_cpu|dp|rf|R20\(28))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(28),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(28),
	datad => \mips_cpu|dp|rf|Mux3~8_combout\,
	combout => \mips_cpu|dp|rf|Mux3~9_combout\);

-- Location: FF_X29_Y25_N1
\mips_cpu|dp|rf|R26[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(28));

-- Location: FF_X29_Y25_N11
\mips_cpu|dp|rf|R30[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(28));

-- Location: FF_X30_Y25_N9
\mips_cpu|dp|rf|R22[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(28));

-- Location: FF_X30_Y25_N27
\mips_cpu|dp|rf|R18[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(28));

-- Location: LCCOMB_X30_Y25_N26
\mips_cpu|dp|rf|Mux3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(28)) # ((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R18\(28) & !\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R22\(28),
	datac => \mips_cpu|dp|rf|R18\(28),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux3~6_combout\);

-- Location: LCCOMB_X29_Y25_N10
\mips_cpu|dp|rf|Mux3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux3~6_combout\ & ((\mips_cpu|dp|rf|R30\(28)))) # (!\mips_cpu|dp|rf|Mux3~6_combout\ & (\mips_cpu|dp|rf|R26\(28))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(28),
	datac => \mips_cpu|dp|rf|R30\(28),
	datad => \mips_cpu|dp|rf|Mux3~6_combout\,
	combout => \mips_cpu|dp|rf|Mux3~7_combout\);

-- Location: LCCOMB_X22_Y26_N4
\mips_cpu|dp|rf|Mux3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~10_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux3~7_combout\))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (\mips_cpu|dp|rf|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~9_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|Mux3~7_combout\,
	combout => \mips_cpu|dp|rf|Mux3~10_combout\);

-- Location: FF_X19_Y20_N21
\mips_cpu|dp|rf|R27[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(28));

-- Location: FF_X20_Y20_N11
\mips_cpu|dp|rf|R31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(28));

-- Location: FF_X20_Y20_N1
\mips_cpu|dp|rf|R23[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(28));

-- Location: FF_X19_Y20_N15
\mips_cpu|dp|rf|R19[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(28));

-- Location: LCCOMB_X19_Y20_N14
\mips_cpu|dp|rf|Mux3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(28))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(28),
	datac => \mips_cpu|dp|rf|R19\(28),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux3~11_combout\);

-- Location: LCCOMB_X20_Y20_N10
\mips_cpu|dp|rf|Mux3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux3~11_combout\ & ((\mips_cpu|dp|rf|R31\(28)))) # (!\mips_cpu|dp|rf|Mux3~11_combout\ & (\mips_cpu|dp|rf|R27\(28))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(28),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(28),
	datad => \mips_cpu|dp|rf|Mux3~11_combout\,
	combout => \mips_cpu|dp|rf|Mux3~12_combout\);

-- Location: LCCOMB_X22_Y26_N30
\mips_cpu|dp|rf|Mux3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux3~10_combout\ & ((\mips_cpu|dp|rf|Mux3~12_combout\))) # (!\mips_cpu|dp|rf|Mux3~10_combout\ & (\mips_cpu|dp|rf|Mux3~5_combout\)))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~5_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux3~10_combout\,
	datad => \mips_cpu|dp|rf|Mux3~12_combout\,
	combout => \mips_cpu|dp|rf|Mux3~13_combout\);

-- Location: FF_X26_Y20_N17
\mips_cpu|dp|rf|R2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(28));

-- Location: FF_X26_Y20_N19
\mips_cpu|dp|rf|R3[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(28));

-- Location: FF_X26_Y23_N21
\mips_cpu|dp|rf|R1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(28));

-- Location: FF_X26_Y26_N21
\mips_cpu|dp|rf|R5[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(28));

-- Location: FF_X26_Y26_N15
\mips_cpu|dp|rf|R7[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(28));

-- Location: FF_X27_Y26_N13
\mips_cpu|dp|rf|R6[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(28));

-- Location: FF_X27_Y26_N23
\mips_cpu|dp|rf|R4[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(28));

-- Location: LCCOMB_X27_Y26_N22
\mips_cpu|dp|rf|Mux3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(28)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R4\(28) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(28),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(28),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux3~14_combout\);

-- Location: LCCOMB_X26_Y26_N14
\mips_cpu|dp|rf|Mux3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~15_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux3~14_combout\ & ((\mips_cpu|dp|rf|R7\(28)))) # (!\mips_cpu|dp|rf|Mux3~14_combout\ & (\mips_cpu|dp|rf|R5\(28))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R5\(28),
	datac => \mips_cpu|dp|rf|R7\(28),
	datad => \mips_cpu|dp|rf|Mux3~14_combout\,
	combout => \mips_cpu|dp|rf|Mux3~15_combout\);

-- Location: LCCOMB_X26_Y23_N20
\mips_cpu|dp|rf|Mux3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux3~15_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(28),
	datad => \mips_cpu|dp|rf|Mux3~15_combout\,
	combout => \mips_cpu|dp|rf|Mux3~16_combout\);

-- Location: LCCOMB_X26_Y20_N18
\mips_cpu|dp|rf|Mux3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux3~16_combout\ & ((\mips_cpu|dp|rf|R3\(28)))) # (!\mips_cpu|dp|rf|Mux3~16_combout\ & (\mips_cpu|dp|rf|R2\(28))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (((\mips_cpu|dp|rf|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(28),
	datac => \mips_cpu|dp|rf|R3\(28),
	datad => \mips_cpu|dp|rf|Mux3~16_combout\,
	combout => \mips_cpu|dp|rf|Mux3~17_combout\);

-- Location: LCCOMB_X17_Y18_N22
\mips_cpu|dp|rf|Mux3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux3~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux3~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux3~17_combout\,
	combout => \mips_cpu|dp|rf|Mux3~18_combout\);

-- Location: FF_X24_Y15_N19
\mips_cpu|dp|rf|R8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(28));

-- Location: FF_X23_Y15_N13
\mips_cpu|dp|rf|R9[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(28));

-- Location: LCCOMB_X24_Y15_N18
\mips_cpu|dp|rf|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~2_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R9\(28))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(28),
	datad => \mips_cpu|dp|rf|R9\(28),
	combout => \mips_cpu|dp|rf|Mux3~2_combout\);

-- Location: FF_X24_Y15_N9
\mips_cpu|dp|rf|R10[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(28));

-- Location: FF_X23_Y15_N31
\mips_cpu|dp|rf|R11[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(28));

-- Location: LCCOMB_X23_Y15_N30
\mips_cpu|dp|rf|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~3_combout\ = (\mips_cpu|dp|rf|Mux3~2_combout\ & (((\mips_cpu|dp|rf|R11\(28)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux3~2_combout\ & (\mips_cpu|dp|rf|R10\(28) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~2_combout\,
	datab => \mips_cpu|dp|rf|R10\(28),
	datac => \mips_cpu|dp|rf|R11\(28),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux3~3_combout\);

-- Location: FF_X24_Y16_N31
\mips_cpu|dp|rf|R13[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(28));

-- Location: FF_X24_Y23_N31
\mips_cpu|dp|rf|R15[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[28]~6_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(28));

-- Location: FF_X24_Y16_N9
\mips_cpu|dp|rf|R14[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(28));

-- Location: FF_X23_Y16_N21
\mips_cpu|dp|rf|R12[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[28]~6_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(28));

-- Location: LCCOMB_X23_Y16_N20
\mips_cpu|dp|rf|Mux3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R14\(28))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R12\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R14\(28),
	datac => \mips_cpu|dp|rf|R12\(28),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux3~19_combout\);

-- Location: LCCOMB_X24_Y16_N10
\mips_cpu|dp|rf|Mux3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux3~19_combout\ & ((\mips_cpu|dp|rf|R15\(28)))) # (!\mips_cpu|dp|rf|Mux3~19_combout\ & (\mips_cpu|dp|rf|R13\(28))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(28),
	datab => \mips_cpu|dp|rf|R15\(28),
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux3~19_combout\,
	combout => \mips_cpu|dp|rf|Mux3~20_combout\);

-- Location: LCCOMB_X17_Y18_N2
\mips_cpu|dp|rf|Mux3~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~21_combout\ = (\mips_cpu|dp|rf|Mux3~18_combout\ & (((\mips_cpu|dp|rf|Mux3~20_combout\) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux3~18_combout\ & (\mips_cpu|dp|rf|Mux3~3_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~18_combout\,
	datab => \mips_cpu|dp|rf|Mux3~3_combout\,
	datac => \mips_cpu|dp|rf|Mux3~20_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux3~21_combout\);

-- Location: LCCOMB_X17_Y18_N6
\mips_cpu|dp|rf|Mux3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~22_combout\ = (\mips_cpu|dp|rf|Mux3~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux3~21_combout\,
	combout => \mips_cpu|dp|rf|Mux3~22_combout\);

-- Location: FF_X17_Y18_N7
\mips_cpu|dp|id_ex|q[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux3~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(90));

-- Location: FF_X15_Y20_N1
\mips_cpu|dp|ex_mem|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux3~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(68));

-- Location: LCCOMB_X17_Y18_N10
\mips_cpu|dp|fwsrcbmux|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux3~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(68)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(90),
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(68),
	combout => \mips_cpu|dp|fwsrcbmux|Mux3~0_combout\);

-- Location: LCCOMB_X17_Y18_N12
\mips_cpu|dp|fwsrcbmux|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux3~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[28]~6_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|resmux|y[28]~6_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux3~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux3~1_combout\);

-- Location: FF_X17_Y18_N13
\mips_cpu|dp|ex_mem|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux3~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(36));

-- Location: LCCOMB_X12_Y18_N2
\Timer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~4_combout\ = (\mips_cpu|dp|ex_mem|q\(36)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(36),
	combout => \Timer|CompareR~4_combout\);

-- Location: FF_X12_Y18_N3
\Timer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~4_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(28));

-- Location: LCCOMB_X12_Y18_N22
\mips_cpu|dp|mem_wb|q[67]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[67]~6_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(28)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(28),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(28),
	combout => \mips_cpu|dp|mem_wb|q[67]~6_combout\);

-- Location: LCCOMB_X15_Y21_N12
\mips_cpu|dp|pcreg|q[21]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[21]~3_combout\ = (\mips_cpu|c|ad|jump[1]~1_combout\ & ((\mips_cpu|dp|pcsrc~0_combout\) # (\mips_cpu|dp|id_ex|q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcsrc~0_combout\,
	datac => \mips_cpu|c|ad|jump[1]~1_combout\,
	datad => \mips_cpu|dp|id_ex|q\(11),
	combout => \mips_cpu|dp|pcreg|q[21]~3_combout\);

-- Location: LCCOMB_X14_Y23_N12
\mips_cpu|dp|alu|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux8~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux8~1_combout\,
	combout => \mips_cpu|dp|alu|Mux8~2_combout\);

-- Location: LCCOMB_X14_Y23_N8
\mips_cpu|dp|alu|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux8~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & ((\mips_cpu|dp|alu|Mux8~2_combout\) 
-- # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux8~2_combout\,
	combout => \mips_cpu|dp|alu|Mux8~4_combout\);

-- Location: LCCOMB_X15_Y21_N14
\mips_cpu|dp|pcmux|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux8~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcadd1|y[23]~42_combout\) # (\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|alu|Mux8~combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux8~combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcadd1|y[23]~42_combout\,
	datad => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	combout => \mips_cpu|dp|pcmux|Mux8~0_combout\);

-- Location: LCCOMB_X15_Y22_N0
\mips_cpu|dp|pcmux|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux4~0_combout\ = (\mips_cpu|c|ad|jump[1]~1_combout\ & \mips_cpu|dp|id_ex|q\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|jump[1]~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(46),
	combout => \mips_cpu|dp|pcmux|Mux4~0_combout\);

-- Location: FF_X16_Y18_N31
\mips_cpu|dp|ex_mem|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux12~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(27));

-- Location: LCCOMB_X14_Y18_N20
\Timer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~13_combout\ = (\mips_cpu|dp|ex_mem|q\(27)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(27),
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~13_combout\);

-- Location: FF_X14_Y18_N21
\Timer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~13_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(19));

-- Location: LCCOMB_X15_Y18_N28
\mips_cpu|dp|mem_wb|q[58]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[58]~15_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(19)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(19),
	datab => \Timer|CompareR\(19),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|mem_wb|q[58]~15_combout\);

-- Location: M9K_X13_Y17_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AC145601446045601004044601446045601446044601446045601456044601446045601446044601456045601446000444501CA00AC14450404604201CA0000504450400774450401001040111640045451CEA00AA",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X15_Y18_N29
\mips_cpu|dp|mem_wb|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[58]~15_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(58));

-- Location: FF_X21_Y18_N17
\mips_cpu|dp|rf|R12[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(19));

-- Location: FF_X21_Y22_N11
\mips_cpu|dp|rf|R14[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(19));

-- Location: FF_X15_Y18_N15
\mips_cpu|dp|rf|R15[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[19]~15_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(19));

-- Location: FF_X22_Y18_N5
\mips_cpu|dp|rf|R13[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(19));

-- Location: LCCOMB_X22_Y18_N4
\mips_cpu|dp|rf|Mux44~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R15\(19))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R13\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(19),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(19),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux44~17_combout\);

-- Location: LCCOMB_X21_Y22_N10
\mips_cpu|dp|rf|Mux44~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~18_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux44~17_combout\ & ((\mips_cpu|dp|rf|R14\(19)))) # (!\mips_cpu|dp|rf|Mux44~17_combout\ & (\mips_cpu|dp|rf|R12\(19))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(19),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(19),
	datad => \mips_cpu|dp|rf|Mux44~17_combout\,
	combout => \mips_cpu|dp|rf|Mux44~18_combout\);

-- Location: FF_X21_Y18_N15
\mips_cpu|dp|rf|R11[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(19));

-- Location: FF_X21_Y14_N1
\mips_cpu|dp|rf|R10[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(19));

-- Location: FF_X22_Y14_N29
\mips_cpu|dp|rf|R9[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(19));

-- Location: FF_X21_Y14_N3
\mips_cpu|dp|rf|R8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(19));

-- Location: LCCOMB_X22_Y14_N28
\mips_cpu|dp|rf|Mux44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(19)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(19),
	datad => \mips_cpu|dp|rf|R8\(19),
	combout => \mips_cpu|dp|rf|Mux44~0_combout\);

-- Location: LCCOMB_X21_Y14_N0
\mips_cpu|dp|rf|Mux44~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~1_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux44~0_combout\ & ((\mips_cpu|dp|rf|R10\(19)))) # (!\mips_cpu|dp|rf|Mux44~0_combout\ & (\mips_cpu|dp|rf|R11\(19))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(19),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(19),
	datad => \mips_cpu|dp|rf|Mux44~0_combout\,
	combout => \mips_cpu|dp|rf|Mux44~1_combout\);

-- Location: FF_X17_Y25_N1
\mips_cpu|dp|rf|R22[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(19));

-- Location: FF_X19_Y25_N19
\mips_cpu|dp|rf|R30[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(19));

-- Location: FF_X19_Y25_N25
\mips_cpu|dp|rf|R26[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(19));

-- Location: FF_X17_Y25_N27
\mips_cpu|dp|rf|R18[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(19));

-- Location: LCCOMB_X17_Y25_N26
\mips_cpu|dp|rf|Mux44~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(19))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R26\(19),
	datac => \mips_cpu|dp|rf|R18\(19),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux44~9_combout\);

-- Location: LCCOMB_X19_Y25_N18
\mips_cpu|dp|rf|Mux44~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux44~9_combout\ & ((\mips_cpu|dp|rf|R30\(19)))) # (!\mips_cpu|dp|rf|Mux44~9_combout\ & (\mips_cpu|dp|rf|R22\(19))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(19),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R30\(19),
	datad => \mips_cpu|dp|rf|Mux44~9_combout\,
	combout => \mips_cpu|dp|rf|Mux44~10_combout\);

-- Location: FF_X28_Y19_N7
\mips_cpu|dp|rf|R28[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(19));

-- Location: FF_X28_Y17_N31
\mips_cpu|dp|rf|R24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(19));

-- Location: FF_X28_Y17_N25
\mips_cpu|dp|rf|R16[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(19));

-- Location: FF_X28_Y19_N13
\mips_cpu|dp|rf|R20[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(19));

-- Location: LCCOMB_X28_Y19_N12
\mips_cpu|dp|rf|Mux44~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R20\(19)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(19),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(19),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux44~2_combout\);

-- Location: LCCOMB_X28_Y17_N30
\mips_cpu|dp|rf|Mux44~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux44~2_combout\ & (\mips_cpu|dp|rf|R28\(19))) # (!\mips_cpu|dp|rf|Mux44~2_combout\ & ((\mips_cpu|dp|rf|R24\(19)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(19),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(19),
	datad => \mips_cpu|dp|rf|Mux44~2_combout\,
	combout => \mips_cpu|dp|rf|Mux44~3_combout\);

-- Location: FF_X21_Y20_N9
\mips_cpu|dp|rf|R25[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(19));

-- Location: FF_X21_Y20_N19
\mips_cpu|dp|rf|R29[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(19));

-- Location: FF_X22_Y20_N27
\mips_cpu|dp|rf|R17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(19));

-- Location: FF_X22_Y20_N1
\mips_cpu|dp|rf|R21[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(19));

-- Location: LCCOMB_X22_Y20_N26
\mips_cpu|dp|rf|Mux44~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(19))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(19),
	datad => \mips_cpu|dp|rf|R21\(19),
	combout => \mips_cpu|dp|rf|Mux44~6_combout\);

-- Location: LCCOMB_X21_Y20_N18
\mips_cpu|dp|rf|Mux44~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux44~6_combout\ & ((\mips_cpu|dp|rf|R29\(19)))) # (!\mips_cpu|dp|rf|Mux44~6_combout\ & (\mips_cpu|dp|rf|R25\(19))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(19),
	datac => \mips_cpu|dp|rf|R29\(19),
	datad => \mips_cpu|dp|rf|Mux44~6_combout\,
	combout => \mips_cpu|dp|rf|Mux44~7_combout\);

-- Location: FF_X28_Y18_N9
\mips_cpu|dp|rf|R23[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(19));

-- Location: FF_X28_Y18_N3
\mips_cpu|dp|rf|R31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(19));

-- Location: FF_X29_Y18_N19
\mips_cpu|dp|rf|R19[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(19));

-- Location: FF_X29_Y18_N1
\mips_cpu|dp|rf|R27[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(19));

-- Location: LCCOMB_X29_Y18_N18
\mips_cpu|dp|rf|Mux44~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(19))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R19\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R19\(19),
	datad => \mips_cpu|dp|rf|R27\(19),
	combout => \mips_cpu|dp|rf|Mux44~4_combout\);

-- Location: LCCOMB_X28_Y18_N2
\mips_cpu|dp|rf|Mux44~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux44~4_combout\ & ((\mips_cpu|dp|rf|R31\(19)))) # (!\mips_cpu|dp|rf|Mux44~4_combout\ & (\mips_cpu|dp|rf|R23\(19))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux44~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R23\(19),
	datac => \mips_cpu|dp|rf|R31\(19),
	datad => \mips_cpu|dp|rf|Mux44~4_combout\,
	combout => \mips_cpu|dp|rf|Mux44~5_combout\);

-- Location: LCCOMB_X21_Y22_N24
\mips_cpu|dp|rf|Mux44~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux44~5_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux44~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux44~7_combout\,
	datad => \mips_cpu|dp|rf|Mux44~5_combout\,
	combout => \mips_cpu|dp|rf|Mux44~8_combout\);

-- Location: LCCOMB_X21_Y22_N26
\mips_cpu|dp|rf|Mux44~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux44~8_combout\ & (\mips_cpu|dp|rf|Mux44~10_combout\)) # (!\mips_cpu|dp|rf|Mux44~8_combout\ & ((\mips_cpu|dp|rf|Mux44~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux44~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux44~10_combout\,
	datac => \mips_cpu|dp|rf|Mux44~3_combout\,
	datad => \mips_cpu|dp|rf|Mux44~8_combout\,
	combout => \mips_cpu|dp|rf|Mux44~11_combout\);

-- Location: FF_X26_Y20_N11
\mips_cpu|dp|rf|R3[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(19));

-- Location: FF_X26_Y22_N27
\mips_cpu|dp|rf|R1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(19));

-- Location: FF_X26_Y25_N15
\mips_cpu|dp|rf|R4[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(19));

-- Location: FF_X26_Y25_N13
\mips_cpu|dp|rf|R6[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(19));

-- Location: FF_X27_Y25_N5
\mips_cpu|dp|rf|R7[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(19));

-- Location: FF_X27_Y25_N3
\mips_cpu|dp|rf|R5[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(19));

-- Location: LCCOMB_X27_Y25_N2
\mips_cpu|dp|rf|Mux44~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(19)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(19) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(19),
	datac => \mips_cpu|dp|rf|R5\(19),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux44~12_combout\);

-- Location: LCCOMB_X26_Y25_N12
\mips_cpu|dp|rf|Mux44~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux44~12_combout\ & ((\mips_cpu|dp|rf|R6\(19)))) # (!\mips_cpu|dp|rf|Mux44~12_combout\ & (\mips_cpu|dp|rf|R4\(19))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(19),
	datac => \mips_cpu|dp|rf|R6\(19),
	datad => \mips_cpu|dp|rf|Mux44~12_combout\,
	combout => \mips_cpu|dp|rf|Mux44~13_combout\);

-- Location: LCCOMB_X26_Y25_N4
\mips_cpu|dp|rf|Mux44~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|id_ex|q[96]~11_combout\) # (\mips_cpu|dp|rf|Mux44~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(19) & 
-- (!\mips_cpu|dp|id_ex|q[96]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|R1\(19),
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|Mux44~13_combout\,
	combout => \mips_cpu|dp|rf|Mux44~14_combout\);

-- Location: FF_X26_Y20_N25
\mips_cpu|dp|rf|R2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[19]~15_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(19));

-- Location: LCCOMB_X26_Y20_N24
\mips_cpu|dp|rf|Mux44~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~15_combout\ = (\mips_cpu|dp|rf|Mux44~14_combout\ & ((\mips_cpu|dp|rf|R3\(19)) # ((!\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|rf|Mux44~14_combout\ & (((\mips_cpu|dp|rf|R2\(19) & \mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(19),
	datab => \mips_cpu|dp|rf|Mux44~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(19),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux44~15_combout\);

-- Location: LCCOMB_X21_Y22_N12
\mips_cpu|dp|rf|Mux44~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\) # ((\mips_cpu|dp|rf|Mux44~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & 
-- ((\mips_cpu|dp|rf|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux44~11_combout\,
	datad => \mips_cpu|dp|rf|Mux44~15_combout\,
	combout => \mips_cpu|dp|rf|Mux44~16_combout\);

-- Location: LCCOMB_X21_Y22_N6
\mips_cpu|dp|rf|Mux44~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux44~16_combout\ & (\mips_cpu|dp|rf|Mux44~18_combout\)) # (!\mips_cpu|dp|rf|Mux44~16_combout\ & ((\mips_cpu|dp|rf|Mux44~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux44~1_combout\,
	datad => \mips_cpu|dp|rf|Mux44~16_combout\,
	combout => \mips_cpu|dp|rf|Mux44~19_combout\);

-- Location: LCCOMB_X21_Y22_N0
\mips_cpu|dp|rf|Mux44~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux44~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux44~19_combout\,
	combout => \mips_cpu|dp|rf|Mux44~20_combout\);

-- Location: FF_X21_Y22_N1
\mips_cpu|dp|id_ex|q[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux44~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(113));

-- Location: LCCOMB_X21_Y22_N18
\mips_cpu|dp|fwsrcamux|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux12~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(113)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(59))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(113)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(59),
	datab => \mips_cpu|dp|id_ex|q\(113),
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux12~0_combout\);

-- Location: LCCOMB_X21_Y22_N20
\mips_cpu|dp|fwsrcamux|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux12~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[19]~15_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[19]~15_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux12~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux12~1_combout\);

-- Location: LCCOMB_X19_Y23_N22
\mips_cpu|dp|alu|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|srcbmux|Mux0~combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux12~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux0~combout\,
	combout => \mips_cpu|dp|alu|Mux12~2_combout\);

-- Location: FF_X26_Y24_N31
\mips_cpu|dp|rf|R2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(18));

-- Location: FF_X24_Y24_N21
\mips_cpu|dp|rf|R1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(18));

-- Location: LCCOMB_X26_Y24_N30
\mips_cpu|dp|rf|Mux45~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(18))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(18),
	datad => \mips_cpu|dp|rf|R1\(18),
	combout => \mips_cpu|dp|rf|Mux45~14_combout\);

-- Location: FF_X24_Y24_N31
\mips_cpu|dp|rf|R3[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(18));

-- Location: FF_X23_Y26_N17
\mips_cpu|dp|rf|R5[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(18));

-- Location: FF_X24_Y26_N19
\mips_cpu|dp|rf|R4[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(18));

-- Location: LCCOMB_X23_Y26_N16
\mips_cpu|dp|rf|Mux45~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(18)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R5\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(18),
	datad => \mips_cpu|dp|rf|R4\(18),
	combout => \mips_cpu|dp|rf|Mux45~12_combout\);

-- Location: FF_X24_Y26_N9
\mips_cpu|dp|rf|R6[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(18));

-- Location: FF_X23_Y26_N3
\mips_cpu|dp|rf|R7[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(18));

-- Location: LCCOMB_X24_Y26_N8
\mips_cpu|dp|rf|Mux45~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~13_combout\ = (\mips_cpu|dp|rf|Mux45~12_combout\ & (((\mips_cpu|dp|rf|R6\(18))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux45~12_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~12_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(18),
	datad => \mips_cpu|dp|rf|R7\(18),
	combout => \mips_cpu|dp|rf|Mux45~13_combout\);

-- Location: LCCOMB_X24_Y24_N0
\mips_cpu|dp|rf|Mux45~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux45~14_combout\ & (\mips_cpu|dp|rf|R3\(18))) # (!\mips_cpu|dp|rf|Mux45~14_combout\ & ((\mips_cpu|dp|rf|Mux45~13_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|Mux45~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux45~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(18),
	datad => \mips_cpu|dp|rf|Mux45~13_combout\,
	combout => \mips_cpu|dp|rf|Mux45~15_combout\);

-- Location: FF_X20_Y15_N17
\mips_cpu|dp|rf|R9[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(18));

-- Location: FF_X21_Y18_N19
\mips_cpu|dp|rf|R11[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(18));

-- Location: LCCOMB_X20_Y15_N16
\mips_cpu|dp|rf|Mux45~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(18)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R9\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R9\(18),
	datad => \mips_cpu|dp|rf|R11\(18),
	combout => \mips_cpu|dp|rf|Mux45~10_combout\);

-- Location: FF_X21_Y15_N19
\mips_cpu|dp|rf|R8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(18));

-- Location: FF_X21_Y15_N1
\mips_cpu|dp|rf|R10[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(18));

-- Location: LCCOMB_X21_Y15_N0
\mips_cpu|dp|rf|Mux45~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~11_combout\ = (\mips_cpu|dp|rf|Mux45~10_combout\ & (((\mips_cpu|dp|rf|R10\(18)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux45~10_combout\ & (\mips_cpu|dp|rf|R8\(18) & 
-- ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~10_combout\,
	datab => \mips_cpu|dp|rf|R8\(18),
	datac => \mips_cpu|dp|rf|R10\(18),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux45~11_combout\);

-- Location: LCCOMB_X21_Y24_N22
\mips_cpu|dp|rf|Mux45~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux45~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux45~15_combout\,
	datad => \mips_cpu|dp|rf|Mux45~11_combout\,
	combout => \mips_cpu|dp|rf|Mux45~16_combout\);

-- Location: FF_X15_Y18_N3
\mips_cpu|dp|rf|R15[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[18]~16_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(18));

-- Location: FF_X21_Y24_N29
\mips_cpu|dp|rf|R14[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(18));

-- Location: FF_X21_Y19_N3
\mips_cpu|dp|rf|R13[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(18));

-- Location: FF_X21_Y18_N13
\mips_cpu|dp|rf|R12[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(18));

-- Location: LCCOMB_X21_Y19_N2
\mips_cpu|dp|rf|Mux45~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(18)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R13\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(18),
	datad => \mips_cpu|dp|rf|R12\(18),
	combout => \mips_cpu|dp|rf|Mux45~17_combout\);

-- Location: LCCOMB_X21_Y24_N28
\mips_cpu|dp|rf|Mux45~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux45~17_combout\ & ((\mips_cpu|dp|rf|R14\(18)))) # (!\mips_cpu|dp|rf|Mux45~17_combout\ & (\mips_cpu|dp|rf|R15\(18))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R15\(18),
	datac => \mips_cpu|dp|rf|R14\(18),
	datad => \mips_cpu|dp|rf|Mux45~17_combout\,
	combout => \mips_cpu|dp|rf|Mux45~18_combout\);

-- Location: FF_X17_Y15_N23
\mips_cpu|dp|rf|R31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(18));

-- Location: FF_X17_Y15_N21
\mips_cpu|dp|rf|R23[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(18));

-- Location: FF_X19_Y20_N1
\mips_cpu|dp|rf|R27[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(18));

-- Location: FF_X19_Y20_N11
\mips_cpu|dp|rf|R19[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(18));

-- Location: LCCOMB_X19_Y20_N0
\mips_cpu|dp|rf|Mux45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(18))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(18),
	datad => \mips_cpu|dp|rf|R19\(18),
	combout => \mips_cpu|dp|rf|Mux45~0_combout\);

-- Location: LCCOMB_X17_Y15_N20
\mips_cpu|dp|rf|Mux45~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux45~0_combout\ & (\mips_cpu|dp|rf|R31\(18))) # (!\mips_cpu|dp|rf|Mux45~0_combout\ & ((\mips_cpu|dp|rf|R23\(18)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(18),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(18),
	datad => \mips_cpu|dp|rf|Mux45~0_combout\,
	combout => \mips_cpu|dp|rf|Mux45~1_combout\);

-- Location: FF_X28_Y19_N27
\mips_cpu|dp|rf|R28[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(18));

-- Location: FF_X27_Y19_N5
\mips_cpu|dp|rf|R24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(18));

-- Location: FF_X28_Y19_N17
\mips_cpu|dp|rf|R20[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(18));

-- Location: FF_X27_Y19_N15
\mips_cpu|dp|rf|R16[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(18));

-- Location: LCCOMB_X28_Y19_N16
\mips_cpu|dp|rf|Mux45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(18))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(18),
	datad => \mips_cpu|dp|rf|R16\(18),
	combout => \mips_cpu|dp|rf|Mux45~2_combout\);

-- Location: LCCOMB_X27_Y19_N4
\mips_cpu|dp|rf|Mux45~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux45~2_combout\ & (\mips_cpu|dp|rf|R28\(18))) # (!\mips_cpu|dp|rf|Mux45~2_combout\ & ((\mips_cpu|dp|rf|R24\(18)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(18),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(18),
	datad => \mips_cpu|dp|rf|Mux45~2_combout\,
	combout => \mips_cpu|dp|rf|Mux45~3_combout\);

-- Location: FF_X21_Y20_N29
\mips_cpu|dp|rf|R25[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(18));

-- Location: FF_X21_Y20_N7
\mips_cpu|dp|rf|R29[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(18));

-- Location: FF_X22_Y20_N23
\mips_cpu|dp|rf|R17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(18));

-- Location: FF_X22_Y20_N13
\mips_cpu|dp|rf|R21[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(18));

-- Location: LCCOMB_X22_Y20_N22
\mips_cpu|dp|rf|Mux45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(18))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(18),
	datad => \mips_cpu|dp|rf|R21\(18),
	combout => \mips_cpu|dp|rf|Mux45~4_combout\);

-- Location: LCCOMB_X21_Y20_N6
\mips_cpu|dp|rf|Mux45~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux45~4_combout\ & ((\mips_cpu|dp|rf|R29\(18)))) # (!\mips_cpu|dp|rf|Mux45~4_combout\ & (\mips_cpu|dp|rf|R25\(18))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(18),
	datac => \mips_cpu|dp|rf|R29\(18),
	datad => \mips_cpu|dp|rf|Mux45~4_combout\,
	combout => \mips_cpu|dp|rf|Mux45~5_combout\);

-- Location: LCCOMB_X21_Y24_N18
\mips_cpu|dp|rf|Mux45~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux45~3_combout\)) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux45~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux45~3_combout\,
	datad => \mips_cpu|dp|rf|Mux45~5_combout\,
	combout => \mips_cpu|dp|rf|Mux45~6_combout\);

-- Location: FF_X29_Y25_N31
\mips_cpu|dp|rf|R30[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(18));

-- Location: FF_X29_Y24_N5
\mips_cpu|dp|rf|R22[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(18));

-- Location: FF_X29_Y25_N5
\mips_cpu|dp|rf|R26[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(18));

-- Location: FF_X29_Y24_N15
\mips_cpu|dp|rf|R18[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[18]~16_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(18));

-- Location: LCCOMB_X29_Y25_N4
\mips_cpu|dp|rf|Mux45~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(18))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(18),
	datad => \mips_cpu|dp|rf|R18\(18),
	combout => \mips_cpu|dp|rf|Mux45~7_combout\);

-- Location: LCCOMB_X29_Y24_N4
\mips_cpu|dp|rf|Mux45~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux45~7_combout\ & (\mips_cpu|dp|rf|R30\(18))) # (!\mips_cpu|dp|rf|Mux45~7_combout\ & ((\mips_cpu|dp|rf|R22\(18)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(18),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(18),
	datad => \mips_cpu|dp|rf|Mux45~7_combout\,
	combout => \mips_cpu|dp|rf|Mux45~8_combout\);

-- Location: LCCOMB_X21_Y24_N12
\mips_cpu|dp|rf|Mux45~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~9_combout\ = (\mips_cpu|dp|rf|Mux45~6_combout\ & (((\mips_cpu|dp|rf|Mux45~8_combout\) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux45~6_combout\ & (\mips_cpu|dp|rf|Mux45~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~1_combout\,
	datab => \mips_cpu|dp|rf|Mux45~6_combout\,
	datac => \mips_cpu|dp|rf|Mux45~8_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux45~9_combout\);

-- Location: LCCOMB_X21_Y24_N16
\mips_cpu|dp|rf|Mux45~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~19_combout\ = (\mips_cpu|dp|rf|Mux45~16_combout\ & ((\mips_cpu|dp|rf|Mux45~18_combout\) # ((!\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|rf|Mux45~16_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- \mips_cpu|dp|rf|Mux45~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux45~16_combout\,
	datab => \mips_cpu|dp|rf|Mux45~18_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux45~9_combout\,
	combout => \mips_cpu|dp|rf|Mux45~19_combout\);

-- Location: LCCOMB_X21_Y24_N10
\mips_cpu|dp|rf|Mux45~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux45~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux45~19_combout\,
	combout => \mips_cpu|dp|rf|Mux45~20_combout\);

-- Location: FF_X21_Y24_N11
\mips_cpu|dp|id_ex|q[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux45~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(112));

-- Location: LCCOMB_X17_Y22_N28
\mips_cpu|dp|pcadd2|y[15]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[15]~26_combout\ = (\mips_cpu|dp|id_ex|q\(141) & ((\mips_cpu|dp|id_ex|q\(43) & (\mips_cpu|dp|pcadd2|y[14]~25\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(43) & (!\mips_cpu|dp|pcadd2|y[14]~25\)))) # (!\mips_cpu|dp|id_ex|q\(141) & 
-- ((\mips_cpu|dp|id_ex|q\(43) & (!\mips_cpu|dp|pcadd2|y[14]~25\)) # (!\mips_cpu|dp|id_ex|q\(43) & ((\mips_cpu|dp|pcadd2|y[14]~25\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[15]~27\ = CARRY((\mips_cpu|dp|id_ex|q\(141) & (!\mips_cpu|dp|id_ex|q\(43) & !\mips_cpu|dp|pcadd2|y[14]~25\)) # (!\mips_cpu|dp|id_ex|q\(141) & ((!\mips_cpu|dp|pcadd2|y[14]~25\) # (!\mips_cpu|dp|id_ex|q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(141),
	datab => \mips_cpu|dp|id_ex|q\(43),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[14]~25\,
	combout => \mips_cpu|dp|pcadd2|y[15]~26_combout\,
	cout => \mips_cpu|dp|pcadd2|y[15]~27\);

-- Location: LCCOMB_X17_Y23_N18
\mips_cpu|dp|pcmux|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux16~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcadd2|y[15]~26_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- (\mips_cpu|dp|pcadd1|y[15]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcadd1|y[15]~26_combout\,
	datad => \mips_cpu|dp|pcadd2|y[15]~26_combout\,
	combout => \mips_cpu|dp|pcmux|Mux16~0_combout\);

-- Location: FF_X19_Y26_N17
\mips_cpu|dp|ex_mem|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux16~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(55));

-- Location: FF_X21_Y19_N31
\mips_cpu|dp|rf|R13[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(15));

-- Location: FF_X20_Y19_N11
\mips_cpu|dp|rf|R15[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(15));

-- Location: LCCOMB_X21_Y19_N30
\mips_cpu|dp|rf|Mux48~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(15))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(15),
	datad => \mips_cpu|dp|rf|R15\(15),
	combout => \mips_cpu|dp|rf|Mux48~17_combout\);

-- Location: FF_X21_Y18_N31
\mips_cpu|dp|rf|R12[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(15));

-- Location: FF_X21_Y19_N5
\mips_cpu|dp|rf|R14[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(15));

-- Location: LCCOMB_X21_Y19_N4
\mips_cpu|dp|rf|Mux48~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~18_combout\ = (\mips_cpu|dp|rf|Mux48~17_combout\ & (((\mips_cpu|dp|rf|R14\(15)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux48~17_combout\ & (\mips_cpu|dp|rf|R12\(15) & 
-- ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~17_combout\,
	datab => \mips_cpu|dp|rf|R12\(15),
	datac => \mips_cpu|dp|rf|R14\(15),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux48~18_combout\);

-- Location: FF_X21_Y18_N21
\mips_cpu|dp|rf|R11[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(15));

-- Location: FF_X21_Y14_N25
\mips_cpu|dp|rf|R10[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(15));

-- Location: FF_X21_Y14_N19
\mips_cpu|dp|rf|R8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(15));

-- Location: FF_X20_Y15_N19
\mips_cpu|dp|rf|R9[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(15));

-- Location: LCCOMB_X20_Y15_N18
\mips_cpu|dp|rf|Mux48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(15)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(15) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(15),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(15),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux48~0_combout\);

-- Location: LCCOMB_X21_Y14_N24
\mips_cpu|dp|rf|Mux48~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~1_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux48~0_combout\ & ((\mips_cpu|dp|rf|R10\(15)))) # (!\mips_cpu|dp|rf|Mux48~0_combout\ & (\mips_cpu|dp|rf|R11\(15))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(15),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(15),
	datad => \mips_cpu|dp|rf|Mux48~0_combout\,
	combout => \mips_cpu|dp|rf|Mux48~1_combout\);

-- Location: FF_X27_Y21_N21
\mips_cpu|dp|rf|R3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(15));

-- Location: FF_X26_Y21_N15
\mips_cpu|dp|rf|R2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(15));

-- Location: FF_X27_Y21_N11
\mips_cpu|dp|rf|R1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(15));

-- Location: FF_X27_Y25_N21
\mips_cpu|dp|rf|R7[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(15));

-- Location: FF_X27_Y25_N19
\mips_cpu|dp|rf|R5[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(15));

-- Location: LCCOMB_X27_Y25_N18
\mips_cpu|dp|rf|Mux48~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(15)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(15) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(15),
	datac => \mips_cpu|dp|rf|R5\(15),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux48~12_combout\);

-- Location: FF_X28_Y25_N1
\mips_cpu|dp|rf|R6[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(15));

-- Location: FF_X28_Y25_N3
\mips_cpu|dp|rf|R4[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(15));

-- Location: LCCOMB_X28_Y25_N0
\mips_cpu|dp|rf|Mux48~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux48~12_combout\ & (\mips_cpu|dp|rf|R6\(15))) # (!\mips_cpu|dp|rf|Mux48~12_combout\ & ((\mips_cpu|dp|rf|R4\(15)))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux48~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux48~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(15),
	datad => \mips_cpu|dp|rf|R4\(15),
	combout => \mips_cpu|dp|rf|Mux48~13_combout\);

-- Location: LCCOMB_X27_Y21_N4
\mips_cpu|dp|rf|Mux48~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|id_ex|q[96]~11_combout\) # (\mips_cpu|dp|rf|Mux48~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(15) & 
-- (!\mips_cpu|dp|id_ex|q[96]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(15),
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|Mux48~13_combout\,
	combout => \mips_cpu|dp|rf|Mux48~14_combout\);

-- Location: LCCOMB_X26_Y21_N14
\mips_cpu|dp|rf|Mux48~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux48~14_combout\ & (\mips_cpu|dp|rf|R3\(15))) # (!\mips_cpu|dp|rf|Mux48~14_combout\ & ((\mips_cpu|dp|rf|R2\(15)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(15),
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|R2\(15),
	datad => \mips_cpu|dp|rf|Mux48~14_combout\,
	combout => \mips_cpu|dp|rf|Mux48~15_combout\);

-- Location: FF_X17_Y25_N9
\mips_cpu|dp|rf|R22[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(15));

-- Location: FF_X16_Y25_N25
\mips_cpu|dp|rf|R30[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(15));

-- Location: FF_X16_Y25_N31
\mips_cpu|dp|rf|R26[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(15));

-- Location: FF_X17_Y25_N3
\mips_cpu|dp|rf|R18[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(15));

-- Location: LCCOMB_X17_Y25_N2
\mips_cpu|dp|rf|Mux48~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R26\(15)) # ((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R18\(15) & 
-- !\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R26\(15),
	datac => \mips_cpu|dp|rf|R18\(15),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux48~9_combout\);

-- Location: LCCOMB_X16_Y25_N24
\mips_cpu|dp|rf|Mux48~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux48~9_combout\ & ((\mips_cpu|dp|rf|R30\(15)))) # (!\mips_cpu|dp|rf|Mux48~9_combout\ & (\mips_cpu|dp|rf|R22\(15))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(15),
	datac => \mips_cpu|dp|rf|R30\(15),
	datad => \mips_cpu|dp|rf|Mux48~9_combout\,
	combout => \mips_cpu|dp|rf|Mux48~10_combout\);

-- Location: FF_X28_Y22_N3
\mips_cpu|dp|rf|R16[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(15));

-- Location: FF_X28_Y19_N25
\mips_cpu|dp|rf|R20[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(15));

-- Location: LCCOMB_X28_Y19_N24
\mips_cpu|dp|rf|Mux48~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R20\(15)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(15),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(15),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux48~2_combout\);

-- Location: FF_X28_Y22_N1
\mips_cpu|dp|rf|R24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(15));

-- Location: FF_X28_Y19_N3
\mips_cpu|dp|rf|R28[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(15));

-- Location: LCCOMB_X28_Y22_N0
\mips_cpu|dp|rf|Mux48~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux48~2_combout\ & ((\mips_cpu|dp|rf|R28\(15)))) # (!\mips_cpu|dp|rf|Mux48~2_combout\ & (\mips_cpu|dp|rf|R24\(15))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux48~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux48~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(15),
	datad => \mips_cpu|dp|rf|R28\(15),
	combout => \mips_cpu|dp|rf|Mux48~3_combout\);

-- Location: FF_X21_Y17_N27
\mips_cpu|dp|rf|R17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(15));

-- Location: FF_X21_Y17_N17
\mips_cpu|dp|rf|R21[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(15));

-- Location: LCCOMB_X21_Y17_N26
\mips_cpu|dp|rf|Mux48~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(15))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(15),
	datad => \mips_cpu|dp|rf|R21\(15),
	combout => \mips_cpu|dp|rf|Mux48~6_combout\);

-- Location: FF_X21_Y20_N27
\mips_cpu|dp|rf|R29[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(15));

-- Location: FF_X21_Y20_N1
\mips_cpu|dp|rf|R25[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(15));

-- Location: LCCOMB_X21_Y20_N26
\mips_cpu|dp|rf|Mux48~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux48~6_combout\ & (\mips_cpu|dp|rf|R29\(15))) # (!\mips_cpu|dp|rf|Mux48~6_combout\ & ((\mips_cpu|dp|rf|R25\(15)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux48~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux48~6_combout\,
	datac => \mips_cpu|dp|rf|R29\(15),
	datad => \mips_cpu|dp|rf|R25\(15),
	combout => \mips_cpu|dp|rf|Mux48~7_combout\);

-- Location: FF_X28_Y18_N25
\mips_cpu|dp|rf|R23[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(15));

-- Location: FF_X28_Y18_N27
\mips_cpu|dp|rf|R31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(15));

-- Location: FF_X27_Y18_N3
\mips_cpu|dp|rf|R19[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(15));

-- Location: FF_X27_Y18_N1
\mips_cpu|dp|rf|R27[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[15]~19_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(15));

-- Location: LCCOMB_X27_Y18_N2
\mips_cpu|dp|rf|Mux48~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(15)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(15),
	datad => \mips_cpu|dp|rf|R27\(15),
	combout => \mips_cpu|dp|rf|Mux48~4_combout\);

-- Location: LCCOMB_X28_Y18_N26
\mips_cpu|dp|rf|Mux48~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux48~4_combout\ & ((\mips_cpu|dp|rf|R31\(15)))) # (!\mips_cpu|dp|rf|Mux48~4_combout\ & (\mips_cpu|dp|rf|R23\(15))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R23\(15),
	datac => \mips_cpu|dp|rf|R31\(15),
	datad => \mips_cpu|dp|rf|Mux48~4_combout\,
	combout => \mips_cpu|dp|rf|Mux48~5_combout\);

-- Location: LCCOMB_X26_Y19_N0
\mips_cpu|dp|rf|Mux48~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~8_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\) # (\mips_cpu|dp|rf|Mux48~5_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux48~7_combout\ & 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~7_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux48~5_combout\,
	combout => \mips_cpu|dp|rf|Mux48~8_combout\);

-- Location: LCCOMB_X26_Y19_N26
\mips_cpu|dp|rf|Mux48~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux48~8_combout\ & (\mips_cpu|dp|rf|Mux48~10_combout\)) # (!\mips_cpu|dp|rf|Mux48~8_combout\ & ((\mips_cpu|dp|rf|Mux48~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux48~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~10_combout\,
	datab => \mips_cpu|dp|rf|Mux48~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux48~8_combout\,
	combout => \mips_cpu|dp|rf|Mux48~11_combout\);

-- Location: LCCOMB_X26_Y19_N12
\mips_cpu|dp|rf|Mux48~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|id_ex|q[96]~8_combout\) # (\mips_cpu|dp|rf|Mux48~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux48~15_combout\ & 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux48~11_combout\,
	combout => \mips_cpu|dp|rf|Mux48~16_combout\);

-- Location: LCCOMB_X26_Y19_N22
\mips_cpu|dp|rf|Mux48~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux48~16_combout\ & (\mips_cpu|dp|rf|Mux48~18_combout\)) # (!\mips_cpu|dp|rf|Mux48~16_combout\ & ((\mips_cpu|dp|rf|Mux48~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~18_combout\,
	datab => \mips_cpu|dp|rf|Mux48~1_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux48~16_combout\,
	combout => \mips_cpu|dp|rf|Mux48~19_combout\);

-- Location: LCCOMB_X19_Y19_N24
\mips_cpu|dp|rf|Mux48~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux48~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux48~19_combout\,
	combout => \mips_cpu|dp|rf|Mux48~20_combout\);

-- Location: FF_X19_Y19_N25
\mips_cpu|dp|id_ex|q[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux48~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(109));

-- Location: LCCOMB_X19_Y19_N26
\mips_cpu|dp|fwsrcamux|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux16~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(109)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(55))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(109)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(55),
	datac => \mips_cpu|dp|id_ex|q\(109),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y19_N4
\mips_cpu|dp|fwsrcamux|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux16~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[15]~19_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux16~0_combout\,
	datab => \mips_cpu|dp|resmux|y[15]~19_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux16~1_combout\);

-- Location: LCCOMB_X20_Y19_N8
\mips_cpu|dp|srcbmux|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux16~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(141))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(141),
	datad => \mips_cpu|dp|fwsrcbmux|Mux16~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux16~0_combout\);

-- Location: LCCOMB_X19_Y26_N20
\mips_cpu|dp|srcbmux|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux16~1_combout\ = (\mips_cpu|dp|srcbmux|Mux16~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux16~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(45),
	combout => \mips_cpu|dp|srcbmux|Mux16~1_combout\);

-- Location: LCCOMB_X19_Y26_N8
\mips_cpu|dp|alu|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux16~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux16~1_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|Mux16~2_combout\);

-- Location: LCCOMB_X19_Y26_N12
\mips_cpu|dp|alu|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~4_combout\ = ((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & \mips_cpu|dp|alu|Mux16~2_combout\)) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & ((\mips_cpu|dp|alu|Mux16~2_combout\) # 
-- (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux16~2_combout\,
	combout => \mips_cpu|dp|alu|Mux16~4_combout\);

-- Location: LCCOMB_X19_Y26_N30
\mips_cpu|dp|alu|iadder32|bit14|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux17~1_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux17~1_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux17~1_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit13|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux17~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux17~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\);

-- Location: LCCOMB_X19_Y26_N18
\mips_cpu|dp|alu|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~3_combout\ = \mips_cpu|dp|alu|Mux16~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux16~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|Mux16~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux16~1_combout\,
	combout => \mips_cpu|dp|alu|Mux16~3_combout\);

-- Location: LCCOMB_X19_Y26_N6
\mips_cpu|dp|alu|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux16~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux16~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux16~4_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux16~3_combout\,
	combout => \mips_cpu|dp|alu|Mux16~5_combout\);

-- Location: LCCOMB_X19_Y26_N16
\mips_cpu|dp|alu|Mux16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~combout\ = (\mips_cpu|dp|fwsrcamux|Mux16~1_combout\ & ((\mips_cpu|dp|alu|Mux16~5_combout\) # ((\mips_cpu|dp|srcbmux|Mux16~1_combout\ & \mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux16~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux16~5_combout\ & ((\mips_cpu|dp|srcbmux|Mux16~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux16~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux16~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|alu|Mux16~5_combout\,
	combout => \mips_cpu|dp|alu|Mux16~combout\);

-- Location: LCCOMB_X17_Y23_N28
\mips_cpu|dp|pcmux|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux16~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux16~0_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux16~0_combout\ & ((\mips_cpu|dp|alu|Mux16~combout\))) # 
-- (!\mips_cpu|dp|pcmux|Mux16~0_combout\ & (\mips_cpu|dp|id_ex|q\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(43),
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcmux|Mux16~0_combout\,
	datad => \mips_cpu|dp|alu|Mux16~combout\,
	combout => \mips_cpu|dp|pcmux|Mux16~1_combout\);

-- Location: FF_X17_Y23_N29
\mips_cpu|dp|pcreg|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux16~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(15));

-- Location: LCCOMB_X16_Y22_N28
\mips_cpu|dp|pcadd1|y[15]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[15]~26_combout\ = (\mips_cpu|dp|pcreg|q\(15) & (!\mips_cpu|dp|pcadd1|y[14]~25\)) # (!\mips_cpu|dp|pcreg|q\(15) & ((\mips_cpu|dp|pcadd1|y[14]~25\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[15]~27\ = CARRY((!\mips_cpu|dp|pcadd1|y[14]~25\) # (!\mips_cpu|dp|pcreg|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(15),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[14]~25\,
	combout => \mips_cpu|dp|pcadd1|y[15]~26_combout\,
	cout => \mips_cpu|dp|pcadd1|y[15]~27\);

-- Location: FF_X16_Y22_N29
\mips_cpu|dp|if_id|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[15]~26_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(47));

-- Location: FF_X20_Y19_N9
\mips_cpu|dp|id_ex|q[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(47),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(141));

-- Location: LCCOMB_X17_Y22_N30
\mips_cpu|dp|pcadd2|y[16]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[16]~28_combout\ = ((\mips_cpu|dp|id_ex|q\(142) $ (\mips_cpu|dp|id_ex|q\(44) $ (!\mips_cpu|dp|pcadd2|y[15]~27\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[16]~29\ = CARRY((\mips_cpu|dp|id_ex|q\(142) & ((\mips_cpu|dp|id_ex|q\(44)) # (!\mips_cpu|dp|pcadd2|y[15]~27\))) # (!\mips_cpu|dp|id_ex|q\(142) & (\mips_cpu|dp|id_ex|q\(44) & !\mips_cpu|dp|pcadd2|y[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(142),
	datab => \mips_cpu|dp|id_ex|q\(44),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[15]~27\,
	combout => \mips_cpu|dp|pcadd2|y[16]~28_combout\,
	cout => \mips_cpu|dp|pcadd2|y[16]~29\);

-- Location: LCCOMB_X17_Y23_N0
\mips_cpu|dp|pcmux|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux15~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|pcadd1|y[16]~28_combout\ & (!\mips_cpu|dp|pcreg|q[29]~0_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[29]~0_combout\) # 
-- (\mips_cpu|dp|id_ex|q\(44)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[16]~28_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(44),
	combout => \mips_cpu|dp|pcmux|Mux15~0_combout\);

-- Location: LCCOMB_X17_Y23_N26
\mips_cpu|dp|pcmux|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux15~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcmux|Mux15~0_combout\ & ((\mips_cpu|dp|alu|Mux15~combout\))) # (!\mips_cpu|dp|pcmux|Mux15~0_combout\ & (\mips_cpu|dp|pcadd2|y[16]~28_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcmux|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[16]~28_combout\,
	datab => \mips_cpu|dp|alu|Mux15~combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcmux|Mux15~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux15~1_combout\);

-- Location: FF_X17_Y23_N27
\mips_cpu|dp|pcreg|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux15~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(16));

-- Location: LCCOMB_X16_Y22_N30
\mips_cpu|dp|pcadd1|y[16]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[16]~28_combout\ = (\mips_cpu|dp|pcreg|q\(16) & (\mips_cpu|dp|pcadd1|y[15]~27\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(16) & (!\mips_cpu|dp|pcadd1|y[15]~27\ & VCC))
-- \mips_cpu|dp|pcadd1|y[16]~29\ = CARRY((\mips_cpu|dp|pcreg|q\(16) & !\mips_cpu|dp|pcadd1|y[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(16),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[15]~27\,
	combout => \mips_cpu|dp|pcadd1|y[16]~28_combout\,
	cout => \mips_cpu|dp|pcadd1|y[16]~29\);

-- Location: FF_X16_Y22_N31
\mips_cpu|dp|if_id|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[16]~28_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(48));

-- Location: FF_X17_Y19_N29
\mips_cpu|dp|id_ex|q[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(48),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(142));

-- Location: LCCOMB_X17_Y21_N0
\mips_cpu|dp|pcadd2|y[17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[17]~30_combout\ = (\mips_cpu|dp|id_ex|q\(143) & ((\mips_cpu|dp|id_ex|q\(45) & (\mips_cpu|dp|pcadd2|y[16]~29\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(45) & (!\mips_cpu|dp|pcadd2|y[16]~29\)))) # (!\mips_cpu|dp|id_ex|q\(143) & 
-- ((\mips_cpu|dp|id_ex|q\(45) & (!\mips_cpu|dp|pcadd2|y[16]~29\)) # (!\mips_cpu|dp|id_ex|q\(45) & ((\mips_cpu|dp|pcadd2|y[16]~29\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[17]~31\ = CARRY((\mips_cpu|dp|id_ex|q\(143) & (!\mips_cpu|dp|id_ex|q\(45) & !\mips_cpu|dp|pcadd2|y[16]~29\)) # (!\mips_cpu|dp|id_ex|q\(143) & ((!\mips_cpu|dp|pcadd2|y[16]~29\) # (!\mips_cpu|dp|id_ex|q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(143),
	datab => \mips_cpu|dp|id_ex|q\(45),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[16]~29\,
	combout => \mips_cpu|dp|pcadd2|y[17]~30_combout\,
	cout => \mips_cpu|dp|pcadd2|y[17]~31\);

-- Location: LCCOMB_X17_Y23_N30
\mips_cpu|dp|pcmux|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux14~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcadd2|y[17]~30_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- (\mips_cpu|dp|pcadd1|y[17]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcadd1|y[17]~30_combout\,
	datad => \mips_cpu|dp|pcadd2|y[17]~30_combout\,
	combout => \mips_cpu|dp|pcmux|Mux14~0_combout\);

-- Location: LCCOMB_X17_Y23_N24
\mips_cpu|dp|pcmux|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux14~1_combout\ = (\mips_cpu|dp|pcmux|Mux14~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\) # ((\mips_cpu|dp|alu|Mux14~combout\)))) # (!\mips_cpu|dp|pcmux|Mux14~0_combout\ & (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux14~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|alu|Mux14~combout\,
	datad => \mips_cpu|dp|id_ex|q\(45),
	combout => \mips_cpu|dp|pcmux|Mux14~1_combout\);

-- Location: FF_X17_Y23_N25
\mips_cpu|dp|pcreg|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux14~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(17));

-- Location: LCCOMB_X16_Y21_N0
\mips_cpu|dp|pcadd1|y[17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[17]~30_combout\ = (\mips_cpu|dp|pcreg|q\(17) & (!\mips_cpu|dp|pcadd1|y[16]~29\)) # (!\mips_cpu|dp|pcreg|q\(17) & ((\mips_cpu|dp|pcadd1|y[16]~29\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[17]~31\ = CARRY((!\mips_cpu|dp|pcadd1|y[16]~29\) # (!\mips_cpu|dp|pcreg|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(17),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[16]~29\,
	combout => \mips_cpu|dp|pcadd1|y[17]~30_combout\,
	cout => \mips_cpu|dp|pcadd1|y[17]~31\);

-- Location: FF_X16_Y21_N1
\mips_cpu|dp|if_id|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[17]~30_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(49));

-- Location: FF_X16_Y18_N15
\mips_cpu|dp|id_ex|q[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(49),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(143));

-- Location: LCCOMB_X17_Y21_N2
\mips_cpu|dp|pcadd2|y[18]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[18]~32_combout\ = ((\mips_cpu|dp|id_ex|q\(144) $ (\mips_cpu|dp|id_ex|q\(46) $ (!\mips_cpu|dp|pcadd2|y[17]~31\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[18]~33\ = CARRY((\mips_cpu|dp|id_ex|q\(144) & ((\mips_cpu|dp|id_ex|q\(46)) # (!\mips_cpu|dp|pcadd2|y[17]~31\))) # (!\mips_cpu|dp|id_ex|q\(144) & (\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(144),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[17]~31\,
	combout => \mips_cpu|dp|pcadd2|y[18]~32_combout\,
	cout => \mips_cpu|dp|pcadd2|y[18]~33\);

-- Location: LCCOMB_X15_Y21_N22
\mips_cpu|dp|pcmux|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux13~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|pcmux|Mux4~0_combout\)) # 
-- (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|alu|Mux13~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|alu|Mux13~combout\,
	datad => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	combout => \mips_cpu|dp|pcmux|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y21_N30
\mips_cpu|dp|pcmux|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux13~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux13~0_combout\ & (\mips_cpu|dp|pcadd2|y[18]~32_combout\)) # (!\mips_cpu|dp|pcmux|Mux13~0_combout\ & ((\mips_cpu|dp|pcadd1|y[18]~32_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[18]~32_combout\,
	datab => \mips_cpu|dp|pcadd1|y[18]~32_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|pcmux|Mux13~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux13~1_combout\);

-- Location: FF_X16_Y21_N31
\mips_cpu|dp|pcreg|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux13~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(18));

-- Location: LCCOMB_X16_Y21_N2
\mips_cpu|dp|pcadd1|y[18]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[18]~32_combout\ = (\mips_cpu|dp|pcreg|q\(18) & (\mips_cpu|dp|pcadd1|y[17]~31\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(18) & (!\mips_cpu|dp|pcadd1|y[17]~31\ & VCC))
-- \mips_cpu|dp|pcadd1|y[18]~33\ = CARRY((\mips_cpu|dp|pcreg|q\(18) & !\mips_cpu|dp|pcadd1|y[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(18),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[17]~31\,
	combout => \mips_cpu|dp|pcadd1|y[18]~32_combout\,
	cout => \mips_cpu|dp|pcadd1|y[18]~33\);

-- Location: FF_X16_Y21_N3
\mips_cpu|dp|if_id|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[18]~32_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(50));

-- Location: FF_X16_Y18_N17
\mips_cpu|dp|id_ex|q[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(50),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(144));

-- Location: LCCOMB_X16_Y18_N16
\mips_cpu|dp|srcbmux|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux13~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(144))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ 
-- & ((\mips_cpu|dp|fwsrcbmux|Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(144),
	datad => \mips_cpu|dp|fwsrcbmux|Mux13~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y23_N16
\mips_cpu|dp|srcbmux|Mux13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux13~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux13~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux13~0_combout\ & ((\mips_cpu|dp|id_ex|q\(32)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(32),
	datad => \mips_cpu|dp|srcbmux|Mux13~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux13~combout\);

-- Location: LCCOMB_X16_Y26_N4
\mips_cpu|dp|alu|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|srcbmux|Mux0~combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux13~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux0~combout\,
	combout => \mips_cpu|dp|alu|Mux13~2_combout\);

-- Location: FF_X23_Y14_N11
\mips_cpu|dp|rf|R11[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(17));

-- Location: FF_X22_Y14_N31
\mips_cpu|dp|rf|R9[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(17));

-- Location: FF_X21_Y14_N7
\mips_cpu|dp|rf|R8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(17));

-- Location: LCCOMB_X22_Y14_N30
\mips_cpu|dp|rf|Mux46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(17)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(17),
	datad => \mips_cpu|dp|rf|R8\(17),
	combout => \mips_cpu|dp|rf|Mux46~0_combout\);

-- Location: FF_X21_Y14_N5
\mips_cpu|dp|rf|R10[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(17));

-- Location: LCCOMB_X21_Y14_N4
\mips_cpu|dp|rf|Mux46~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~1_combout\ = (\mips_cpu|dp|rf|Mux46~0_combout\ & (((\mips_cpu|dp|rf|R10\(17)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux46~0_combout\ & (\mips_cpu|dp|rf|R11\(17) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(17),
	datab => \mips_cpu|dp|rf|Mux46~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(17),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux46~1_combout\);

-- Location: FF_X21_Y18_N23
\mips_cpu|dp|rf|R12[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(17));

-- Location: FF_X22_Y18_N23
\mips_cpu|dp|rf|R14[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(17));

-- Location: FF_X22_Y18_N1
\mips_cpu|dp|rf|R13[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(17));

-- Location: FF_X23_Y18_N23
\mips_cpu|dp|rf|R15[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(17));

-- Location: LCCOMB_X22_Y18_N0
\mips_cpu|dp|rf|Mux46~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R15\(17)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R13\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(17),
	datad => \mips_cpu|dp|rf|R15\(17),
	combout => \mips_cpu|dp|rf|Mux46~17_combout\);

-- Location: LCCOMB_X22_Y18_N22
\mips_cpu|dp|rf|Mux46~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~18_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux46~17_combout\ & ((\mips_cpu|dp|rf|R14\(17)))) # (!\mips_cpu|dp|rf|Mux46~17_combout\ & (\mips_cpu|dp|rf|R12\(17))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux46~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R12\(17),
	datac => \mips_cpu|dp|rf|R14\(17),
	datad => \mips_cpu|dp|rf|Mux46~17_combout\,
	combout => \mips_cpu|dp|rf|Mux46~18_combout\);

-- Location: FF_X27_Y21_N31
\mips_cpu|dp|rf|R1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(17));

-- Location: FF_X26_Y25_N19
\mips_cpu|dp|rf|R4[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(17));

-- Location: FF_X26_Y25_N1
\mips_cpu|dp|rf|R6[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(17));

-- Location: FF_X27_Y25_N25
\mips_cpu|dp|rf|R7[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(17));

-- Location: FF_X27_Y25_N23
\mips_cpu|dp|rf|R5[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(17));

-- Location: LCCOMB_X27_Y25_N22
\mips_cpu|dp|rf|Mux46~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(17)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(17) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(17),
	datac => \mips_cpu|dp|rf|R5\(17),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux46~12_combout\);

-- Location: LCCOMB_X26_Y25_N0
\mips_cpu|dp|rf|Mux46~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux46~12_combout\ & ((\mips_cpu|dp|rf|R6\(17)))) # (!\mips_cpu|dp|rf|Mux46~12_combout\ & (\mips_cpu|dp|rf|R4\(17))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux46~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R4\(17),
	datac => \mips_cpu|dp|rf|R6\(17),
	datad => \mips_cpu|dp|rf|Mux46~12_combout\,
	combout => \mips_cpu|dp|rf|Mux46~13_combout\);

-- Location: LCCOMB_X27_Y21_N6
\mips_cpu|dp|rf|Mux46~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|id_ex|q[96]~11_combout\) # (\mips_cpu|dp|rf|Mux46~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(17) & 
-- (!\mips_cpu|dp|id_ex|q[96]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(17),
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|Mux46~13_combout\,
	combout => \mips_cpu|dp|rf|Mux46~14_combout\);

-- Location: FF_X27_Y21_N1
\mips_cpu|dp|rf|R3[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(17));

-- Location: FF_X26_Y21_N29
\mips_cpu|dp|rf|R2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(17));

-- Location: LCCOMB_X26_Y21_N28
\mips_cpu|dp|rf|Mux46~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~15_combout\ = (\mips_cpu|dp|rf|Mux46~14_combout\ & ((\mips_cpu|dp|rf|R3\(17)) # ((!\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|rf|Mux46~14_combout\ & (((\mips_cpu|dp|rf|R2\(17) & \mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(17),
	datac => \mips_cpu|dp|rf|R2\(17),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux46~15_combout\);

-- Location: FF_X28_Y18_N21
\mips_cpu|dp|rf|R23[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(17));

-- Location: FF_X28_Y18_N31
\mips_cpu|dp|rf|R31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(17));

-- Location: FF_X29_Y18_N23
\mips_cpu|dp|rf|R19[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(17));

-- Location: FF_X29_Y18_N29
\mips_cpu|dp|rf|R27[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(17));

-- Location: LCCOMB_X29_Y18_N22
\mips_cpu|dp|rf|Mux46~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(17))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R19\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R19\(17),
	datad => \mips_cpu|dp|rf|R27\(17),
	combout => \mips_cpu|dp|rf|Mux46~4_combout\);

-- Location: LCCOMB_X28_Y18_N30
\mips_cpu|dp|rf|Mux46~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux46~4_combout\ & ((\mips_cpu|dp|rf|R31\(17)))) # (!\mips_cpu|dp|rf|Mux46~4_combout\ & (\mips_cpu|dp|rf|R23\(17))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R23\(17),
	datac => \mips_cpu|dp|rf|R31\(17),
	datad => \mips_cpu|dp|rf|Mux46~4_combout\,
	combout => \mips_cpu|dp|rf|Mux46~5_combout\);

-- Location: FF_X22_Y20_N19
\mips_cpu|dp|rf|R17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(17));

-- Location: FF_X22_Y20_N17
\mips_cpu|dp|rf|R21[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(17));

-- Location: LCCOMB_X22_Y20_N18
\mips_cpu|dp|rf|Mux46~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(17))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(17),
	datad => \mips_cpu|dp|rf|R21\(17),
	combout => \mips_cpu|dp|rf|Mux46~6_combout\);

-- Location: FF_X21_Y20_N3
\mips_cpu|dp|rf|R29[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(17));

-- Location: FF_X21_Y20_N25
\mips_cpu|dp|rf|R25[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(17));

-- Location: LCCOMB_X21_Y20_N2
\mips_cpu|dp|rf|Mux46~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux46~6_combout\ & (\mips_cpu|dp|rf|R29\(17))) # (!\mips_cpu|dp|rf|Mux46~6_combout\ & ((\mips_cpu|dp|rf|R25\(17)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux46~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux46~6_combout\,
	datac => \mips_cpu|dp|rf|R29\(17),
	datad => \mips_cpu|dp|rf|R25\(17),
	combout => \mips_cpu|dp|rf|Mux46~7_combout\);

-- Location: LCCOMB_X29_Y19_N12
\mips_cpu|dp|rf|Mux46~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux46~5_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux46~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~5_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux46~7_combout\,
	combout => \mips_cpu|dp|rf|Mux46~8_combout\);

-- Location: FF_X28_Y19_N15
\mips_cpu|dp|rf|R28[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(17));

-- Location: FF_X29_Y19_N17
\mips_cpu|dp|rf|R24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(17));

-- Location: FF_X28_Y19_N21
\mips_cpu|dp|rf|R20[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(17));

-- Location: FF_X29_Y19_N11
\mips_cpu|dp|rf|R16[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(17));

-- Location: LCCOMB_X28_Y19_N20
\mips_cpu|dp|rf|Mux46~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(17))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(17),
	datad => \mips_cpu|dp|rf|R16\(17),
	combout => \mips_cpu|dp|rf|Mux46~2_combout\);

-- Location: LCCOMB_X29_Y19_N16
\mips_cpu|dp|rf|Mux46~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux46~2_combout\ & (\mips_cpu|dp|rf|R28\(17))) # (!\mips_cpu|dp|rf|Mux46~2_combout\ & ((\mips_cpu|dp|rf|R24\(17)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(17),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(17),
	datad => \mips_cpu|dp|rf|Mux46~2_combout\,
	combout => \mips_cpu|dp|rf|Mux46~3_combout\);

-- Location: FF_X16_Y25_N21
\mips_cpu|dp|rf|R26[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(17));

-- Location: FF_X17_Y25_N7
\mips_cpu|dp|rf|R18[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(17));

-- Location: LCCOMB_X17_Y25_N6
\mips_cpu|dp|rf|Mux46~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(17))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R26\(17),
	datac => \mips_cpu|dp|rf|R18\(17),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux46~9_combout\);

-- Location: FF_X19_Y25_N21
\mips_cpu|dp|rf|R30[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(17));

-- Location: FF_X17_Y25_N29
\mips_cpu|dp|rf|R22[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[17]~17_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(17));

-- Location: LCCOMB_X19_Y25_N20
\mips_cpu|dp|rf|Mux46~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~10_combout\ = (\mips_cpu|dp|rf|Mux46~9_combout\ & (((\mips_cpu|dp|rf|R30\(17))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux46~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R22\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R30\(17),
	datad => \mips_cpu|dp|rf|R22\(17),
	combout => \mips_cpu|dp|rf|Mux46~10_combout\);

-- Location: LCCOMB_X29_Y19_N6
\mips_cpu|dp|rf|Mux46~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~11_combout\ = (\mips_cpu|dp|rf|Mux46~8_combout\ & (((\mips_cpu|dp|rf|Mux46~10_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux46~8_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux46~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~8_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux46~3_combout\,
	datad => \mips_cpu|dp|rf|Mux46~10_combout\,
	combout => \mips_cpu|dp|rf|Mux46~11_combout\);

-- Location: LCCOMB_X29_Y19_N0
\mips_cpu|dp|rf|Mux46~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux46~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux46~11_combout\,
	combout => \mips_cpu|dp|rf|Mux46~16_combout\);

-- Location: LCCOMB_X29_Y19_N26
\mips_cpu|dp|rf|Mux46~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux46~16_combout\ & ((\mips_cpu|dp|rf|Mux46~18_combout\))) # (!\mips_cpu|dp|rf|Mux46~16_combout\ & (\mips_cpu|dp|rf|Mux46~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux46~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux46~18_combout\,
	datad => \mips_cpu|dp|rf|Mux46~16_combout\,
	combout => \mips_cpu|dp|rf|Mux46~19_combout\);

-- Location: LCCOMB_X26_Y19_N24
\mips_cpu|dp|rf|Mux46~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux46~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux46~19_combout\,
	combout => \mips_cpu|dp|rf|Mux46~20_combout\);

-- Location: FF_X26_Y19_N25
\mips_cpu|dp|id_ex|q[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux46~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(111));

-- Location: LCCOMB_X15_Y17_N8
\mips_cpu|dp|fwsrcamux|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux14~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(111))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(57)))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(111)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(111),
	datab => \mips_cpu|dp|ex_mem|q\(57),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|fw|always0~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux14~0_combout\);

-- Location: LCCOMB_X20_Y23_N6
\mips_cpu|dp|fwsrcamux|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux14~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[17]~17_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[17]~17_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux14~0_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux14~1_combout\);

-- Location: LCCOMB_X17_Y19_N28
\mips_cpu|dp|srcbmux|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux15~0_combout\ = (\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (((\mips_cpu|dp|id_ex|q\(142) & !\mips_cpu|dp|id_ex|q\(3))))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux15~1_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux15~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(142),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux15~0_combout\);

-- Location: LCCOMB_X17_Y19_N16
\mips_cpu|dp|srcbmux|Mux15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux15~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux15~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux15~0_combout\ & ((\mips_cpu|dp|id_ex|q\(30)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(30),
	datad => \mips_cpu|dp|srcbmux|Mux15~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux15~combout\);

-- Location: LCCOMB_X19_Y26_N0
\mips_cpu|dp|alu|iadder32|bit15|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux16~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux16~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux16~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux16~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux16~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux16~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit14|cout~0_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\);

-- Location: LCCOMB_X19_Y26_N10
\mips_cpu|dp|alu|iadder32|bit16|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux15~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux15~combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux15~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux15~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux15~combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\);

-- Location: LCCOMB_X16_Y26_N20
\mips_cpu|dp|alu|iadder32|bit17|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux14~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux14~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux14~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux14~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux14~1_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\);

-- Location: LCCOMB_X16_Y26_N30
\mips_cpu|dp|alu|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~3_combout\ = \mips_cpu|dp|srcbmux|Mux13~combout\ $ (\mips_cpu|dp|alu|Mux13~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux13~combout\,
	datac => \mips_cpu|dp|alu|Mux13~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux13~3_combout\);

-- Location: LCCOMB_X16_Y26_N8
\mips_cpu|dp|alu|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (\mips_cpu|dp|alu|Mux13~2_combout\ & !\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux13~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux13~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|Mux13~4_combout\);

-- Location: LCCOMB_X16_Y26_N26
\mips_cpu|dp|alu|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux13~4_combout\ & ((\mips_cpu|dp|alu|Mux13~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux13~3_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|Mux13~4_combout\,
	combout => \mips_cpu|dp|alu|Mux13~5_combout\);

-- Location: LCCOMB_X16_Y26_N10
\mips_cpu|dp|alu|Mux13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|alu|Mux13~5_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux13~1_combout\) # (\mips_cpu|dp|srcbmux|Mux13~combout\))) # (!\mips_cpu|dp|alu|Mux13~5_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux13~1_combout\ & \mips_cpu|dp|srcbmux|Mux13~combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|alu|Mux13~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|alu|Mux13~5_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux13~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux13~combout\,
	combout => \mips_cpu|dp|alu|Mux13~combout\);

-- Location: FF_X16_Y26_N11
\mips_cpu|dp|ex_mem|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux13~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(58));

-- Location: LCCOMB_X21_Y24_N20
\mips_cpu|dp|fwsrcamux|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux13~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(112))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(58)))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(112)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(112),
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(58),
	datad => \mips_cpu|dp|fw|always0~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y26_N22
\mips_cpu|dp|fwsrcamux|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux13~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[18]~16_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[18]~16_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux13~0_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux13~1_combout\);

-- Location: LCCOMB_X16_Y26_N0
\mips_cpu|dp|alu|iadder32|bit18|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux13~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux13~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux13~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux13~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux13~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux13~combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit17|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\);

-- Location: LCCOMB_X16_Y26_N2
\mips_cpu|dp|alu|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~3_combout\ = \mips_cpu|dp|srcbmux|Mux12~combout\ $ (\mips_cpu|dp|alu|Mux12~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux12~combout\,
	datab => \mips_cpu|dp|alu|Mux12~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux12~3_combout\);

-- Location: LCCOMB_X19_Y23_N0
\mips_cpu|dp|alu|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~4_combout\ = ((\mips_cpu|dp|alu|Mux12~2_combout\ & ((!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\))) # (!\mips_cpu|dp|alu|Mux12~2_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & 
-- !\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux12~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~3_combout\,
	combout => \mips_cpu|dp|alu|Mux12~4_combout\);

-- Location: LCCOMB_X19_Y23_N2
\mips_cpu|dp|alu|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux12~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux12~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux12~3_combout\,
	datad => \mips_cpu|dp|alu|Mux12~4_combout\,
	combout => \mips_cpu|dp|alu|Mux12~5_combout\);

-- Location: LCCOMB_X19_Y23_N4
\mips_cpu|dp|alu|Mux12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~combout\ = (\mips_cpu|dp|fwsrcamux|Mux12~1_combout\ & ((\mips_cpu|dp|alu|Mux12~5_combout\) # ((\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux12~combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux12~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux12~5_combout\ & ((\mips_cpu|dp|srcbmux|Mux12~combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux12~1_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux12~combout\,
	datad => \mips_cpu|dp|alu|Mux12~5_combout\,
	combout => \mips_cpu|dp|alu|Mux12~combout\);

-- Location: FF_X19_Y23_N5
\mips_cpu|dp|ex_mem|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux12~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(59));

-- Location: LCCOMB_X15_Y18_N20
\mips_cpu|dp|mem_wb|q[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[26]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(59),
	combout => \mips_cpu|dp|mem_wb|q[26]~feeder_combout\);

-- Location: FF_X15_Y18_N21
\mips_cpu|dp|mem_wb|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[26]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(26));

-- Location: LCCOMB_X15_Y18_N14
\mips_cpu|dp|resmux|y[19]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[19]~15_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(58))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(58),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(26),
	combout => \mips_cpu|dp|resmux|y[19]~15_combout\);

-- Location: LCCOMB_X17_Y25_N0
\mips_cpu|dp|rf|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(19)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(19) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(19),
	datac => \mips_cpu|dp|rf|R22\(19),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux12~2_combout\);

-- Location: LCCOMB_X19_Y25_N24
\mips_cpu|dp|rf|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~3_combout\ = (\mips_cpu|dp|rf|Mux12~2_combout\ & (((\mips_cpu|dp|rf|R30\(19))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux12~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(19),
	datad => \mips_cpu|dp|rf|R30\(19),
	combout => \mips_cpu|dp|rf|Mux12~3_combout\);

-- Location: LCCOMB_X21_Y20_N8
\mips_cpu|dp|rf|Mux12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(19))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(19),
	datad => \mips_cpu|dp|rf|R17\(19),
	combout => \mips_cpu|dp|rf|Mux12~4_combout\);

-- Location: LCCOMB_X22_Y20_N0
\mips_cpu|dp|rf|Mux12~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~5_combout\ = (\mips_cpu|dp|rf|Mux12~4_combout\ & (((\mips_cpu|dp|rf|R29\(19))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux12~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(19),
	datad => \mips_cpu|dp|rf|R29\(19),
	combout => \mips_cpu|dp|rf|Mux12~5_combout\);

-- Location: LCCOMB_X28_Y17_N24
\mips_cpu|dp|rf|Mux12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(19))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(19),
	datad => \mips_cpu|dp|rf|R24\(19),
	combout => \mips_cpu|dp|rf|Mux12~6_combout\);

-- Location: LCCOMB_X28_Y19_N6
\mips_cpu|dp|rf|Mux12~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux12~6_combout\ & ((\mips_cpu|dp|rf|R28\(19)))) # (!\mips_cpu|dp|rf|Mux12~6_combout\ & (\mips_cpu|dp|rf|R20\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(19),
	datad => \mips_cpu|dp|rf|Mux12~6_combout\,
	combout => \mips_cpu|dp|rf|Mux12~7_combout\);

-- Location: LCCOMB_X27_Y26_N28
\mips_cpu|dp|rf|Mux12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~8_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux12~5_combout\) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((!\mips_cpu|dp|if_id|q\(17) & \mips_cpu|dp|rf|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~5_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|Mux12~7_combout\,
	combout => \mips_cpu|dp|rf|Mux12~8_combout\);

-- Location: LCCOMB_X28_Y18_N8
\mips_cpu|dp|rf|Mux12~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(19),
	datad => \mips_cpu|dp|rf|R19\(19),
	combout => \mips_cpu|dp|rf|Mux12~9_combout\);

-- Location: LCCOMB_X29_Y18_N0
\mips_cpu|dp|rf|Mux12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux12~9_combout\ & (\mips_cpu|dp|rf|R31\(19))) # (!\mips_cpu|dp|rf|Mux12~9_combout\ & ((\mips_cpu|dp|rf|R27\(19)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(19),
	datac => \mips_cpu|dp|rf|R27\(19),
	datad => \mips_cpu|dp|rf|Mux12~9_combout\,
	combout => \mips_cpu|dp|rf|Mux12~10_combout\);

-- Location: LCCOMB_X21_Y22_N30
\mips_cpu|dp|rf|Mux12~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux12~8_combout\ & ((\mips_cpu|dp|rf|Mux12~10_combout\))) # (!\mips_cpu|dp|rf|Mux12~8_combout\ & (\mips_cpu|dp|rf|Mux12~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux12~3_combout\,
	datac => \mips_cpu|dp|rf|Mux12~8_combout\,
	datad => \mips_cpu|dp|rf|Mux12~10_combout\,
	combout => \mips_cpu|dp|rf|Mux12~11_combout\);

-- Location: LCCOMB_X21_Y18_N16
\mips_cpu|dp|rf|Mux12~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R13\(19))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R12\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(19),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(19),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux12~19_combout\);

-- Location: LCCOMB_X21_Y22_N28
\mips_cpu|dp|rf|Mux12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~20_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux12~19_combout\ & (\mips_cpu|dp|rf|R15\(19))) # (!\mips_cpu|dp|rf|Mux12~19_combout\ & ((\mips_cpu|dp|rf|R14\(19)))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (\mips_cpu|dp|rf|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux12~19_combout\,
	datac => \mips_cpu|dp|rf|R15\(19),
	datad => \mips_cpu|dp|rf|R14\(19),
	combout => \mips_cpu|dp|rf|Mux12~20_combout\);

-- Location: LCCOMB_X26_Y22_N26
\mips_cpu|dp|rf|Mux12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(19)) # ((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|rf|R1\(19) & 
-- !\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(19),
	datac => \mips_cpu|dp|rf|R1\(19),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux12~16_combout\);

-- Location: LCCOMB_X26_Y25_N14
\mips_cpu|dp|rf|Mux12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(19)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(19),
	datad => \mips_cpu|dp|rf|R5\(19),
	combout => \mips_cpu|dp|rf|Mux12~14_combout\);

-- Location: LCCOMB_X27_Y25_N4
\mips_cpu|dp|rf|Mux12~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux12~14_combout\ & ((\mips_cpu|dp|rf|R7\(19)))) # (!\mips_cpu|dp|rf|Mux12~14_combout\ & (\mips_cpu|dp|rf|R6\(19))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(19),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(19),
	datad => \mips_cpu|dp|rf|Mux12~14_combout\,
	combout => \mips_cpu|dp|rf|Mux12~15_combout\);

-- Location: LCCOMB_X26_Y20_N10
\mips_cpu|dp|rf|Mux12~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~17_combout\ = (\mips_cpu|dp|rf|Mux12~16_combout\ & (((\mips_cpu|dp|rf|R3\(19)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|rf|Mux12~16_combout\ & (\mips_cpu|dp|rf|Mux12~15_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~16_combout\,
	datab => \mips_cpu|dp|rf|Mux12~15_combout\,
	datac => \mips_cpu|dp|rf|R3\(19),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux12~17_combout\);

-- Location: LCCOMB_X21_Y14_N2
\mips_cpu|dp|rf|Mux12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R10\(19))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(19),
	datad => \mips_cpu|dp|rf|R10\(19),
	combout => \mips_cpu|dp|rf|Mux12~12_combout\);

-- Location: LCCOMB_X21_Y18_N14
\mips_cpu|dp|rf|Mux12~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~13_combout\ = (\mips_cpu|dp|rf|Mux12~12_combout\ & (((\mips_cpu|dp|rf|R11\(19)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux12~12_combout\ & (\mips_cpu|dp|rf|R9\(19) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~12_combout\,
	datab => \mips_cpu|dp|rf|R9\(19),
	datac => \mips_cpu|dp|rf|R11\(19),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux12~13_combout\);

-- Location: LCCOMB_X21_Y22_N16
\mips_cpu|dp|rf|Mux12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\) # (\mips_cpu|dp|rf|Mux12~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux12~17_combout\ & 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~17_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux12~13_combout\,
	combout => \mips_cpu|dp|rf|Mux12~18_combout\);

-- Location: LCCOMB_X21_Y22_N22
\mips_cpu|dp|rf|Mux12~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux12~18_combout\ & ((\mips_cpu|dp|rf|Mux12~20_combout\))) # (!\mips_cpu|dp|rf|Mux12~18_combout\ & (\mips_cpu|dp|rf|Mux12~11_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux12~11_combout\,
	datab => \mips_cpu|dp|rf|Mux12~20_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux12~18_combout\,
	combout => \mips_cpu|dp|rf|Mux12~21_combout\);

-- Location: LCCOMB_X16_Y18_N26
\mips_cpu|dp|rf|Mux12~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~22_combout\ = (\mips_cpu|dp|rf|Mux12~21_combout\ & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|Mux12~21_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux12~22_combout\);

-- Location: FF_X16_Y18_N27
\mips_cpu|dp|id_ex|q[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux12~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(81));

-- Location: LCCOMB_X16_Y18_N20
\mips_cpu|dp|fwsrcbmux|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux12~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(59)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(81)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(81),
	datab => \mips_cpu|dp|ex_mem|q\(59),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux12~0_combout\);

-- Location: LCCOMB_X16_Y18_N30
\mips_cpu|dp|fwsrcbmux|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux12~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[19]~15_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[19]~15_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux12~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux12~1_combout\);

-- Location: LCCOMB_X15_Y22_N10
\mips_cpu|dp|pcmux|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux12~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcadd1|y[19]~34_combout\) # ((\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((!\mips_cpu|dp|pcreg|q[21]~3_combout\ & 
-- \mips_cpu|dp|alu|Mux12~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[19]~34_combout\,
	datac => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datad => \mips_cpu|dp|alu|Mux12~combout\,
	combout => \mips_cpu|dp|pcmux|Mux12~0_combout\);

-- Location: LCCOMB_X17_Y21_N4
\mips_cpu|dp|pcadd2|y[19]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[19]~34_combout\ = (\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|id_ex|q\(145) & (\mips_cpu|dp|pcadd2|y[18]~33\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(145) & (!\mips_cpu|dp|pcadd2|y[18]~33\)))) # (!\mips_cpu|dp|id_ex|q\(46) & 
-- ((\mips_cpu|dp|id_ex|q\(145) & (!\mips_cpu|dp|pcadd2|y[18]~33\)) # (!\mips_cpu|dp|id_ex|q\(145) & ((\mips_cpu|dp|pcadd2|y[18]~33\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[19]~35\ = CARRY((\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|id_ex|q\(145) & !\mips_cpu|dp|pcadd2|y[18]~33\)) # (!\mips_cpu|dp|id_ex|q\(46) & ((!\mips_cpu|dp|pcadd2|y[18]~33\) # (!\mips_cpu|dp|id_ex|q\(145)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(145),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[18]~33\,
	combout => \mips_cpu|dp|pcadd2|y[19]~34_combout\,
	cout => \mips_cpu|dp|pcadd2|y[19]~35\);

-- Location: LCCOMB_X15_Y22_N18
\mips_cpu|dp|pcmux|Mux12~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux12~1_combout\ = (\mips_cpu|dp|pcmux|Mux12~0_combout\ & (((\mips_cpu|dp|pcadd2|y[19]~34_combout\) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcmux|Mux12~0_combout\ & (\mips_cpu|dp|pcmux|Mux4~0_combout\ & 
-- (\mips_cpu|dp|pcreg|q[21]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux12~0_combout\,
	datab => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datac => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datad => \mips_cpu|dp|pcadd2|y[19]~34_combout\,
	combout => \mips_cpu|dp|pcmux|Mux12~1_combout\);

-- Location: FF_X15_Y22_N19
\mips_cpu|dp|pcreg|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux12~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(19));

-- Location: LCCOMB_X16_Y21_N4
\mips_cpu|dp|pcadd1|y[19]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[19]~34_combout\ = (\mips_cpu|dp|pcreg|q\(19) & (!\mips_cpu|dp|pcadd1|y[18]~33\)) # (!\mips_cpu|dp|pcreg|q\(19) & ((\mips_cpu|dp|pcadd1|y[18]~33\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[19]~35\ = CARRY((!\mips_cpu|dp|pcadd1|y[18]~33\) # (!\mips_cpu|dp|pcreg|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(19),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[18]~33\,
	combout => \mips_cpu|dp|pcadd1|y[19]~34_combout\,
	cout => \mips_cpu|dp|pcadd1|y[19]~35\);

-- Location: FF_X16_Y21_N5
\mips_cpu|dp|if_id|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[19]~34_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(51));

-- Location: FF_X16_Y18_N9
\mips_cpu|dp|id_ex|q[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(51),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(145));

-- Location: LCCOMB_X16_Y18_N8
\mips_cpu|dp|srcbmux|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux12~0_combout\ = (\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (((\mips_cpu|dp|id_ex|q\(145) & !\mips_cpu|dp|id_ex|q\(3))))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux12~1_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux12~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(145),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux12~0_combout\);

-- Location: LCCOMB_X16_Y23_N14
\mips_cpu|dp|srcbmux|Mux12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux12~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux12~0_combout\ & ((\mips_cpu|dp|id_ex|q\(46)))) # (!\mips_cpu|dp|srcbmux|Mux12~0_combout\ & (\mips_cpu|dp|id_ex|q\(33))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(33),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux12~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(46),
	combout => \mips_cpu|dp|srcbmux|Mux12~combout\);

-- Location: LCCOMB_X16_Y26_N18
\mips_cpu|dp|alu|iadder32|bit19|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux12~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux12~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux12~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux12~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux12~combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux12~1_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit18|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\);

-- Location: FF_X20_Y24_N27
\mips_cpu|dp|ex_mem|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux11~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(60));

-- Location: FF_X17_Y15_N3
\mips_cpu|dp|rf|R31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(20));

-- Location: FF_X17_Y15_N9
\mips_cpu|dp|rf|R23[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(20));

-- Location: FF_X19_Y20_N13
\mips_cpu|dp|rf|R27[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(20));

-- Location: FF_X19_Y20_N7
\mips_cpu|dp|rf|R19[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(20));

-- Location: LCCOMB_X19_Y20_N12
\mips_cpu|dp|rf|Mux43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(20))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(20),
	datad => \mips_cpu|dp|rf|R19\(20),
	combout => \mips_cpu|dp|rf|Mux43~0_combout\);

-- Location: LCCOMB_X17_Y15_N8
\mips_cpu|dp|rf|Mux43~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux43~0_combout\ & (\mips_cpu|dp|rf|R31\(20))) # (!\mips_cpu|dp|rf|Mux43~0_combout\ & ((\mips_cpu|dp|rf|R23\(20)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(20),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(20),
	datad => \mips_cpu|dp|rf|Mux43~0_combout\,
	combout => \mips_cpu|dp|rf|Mux43~1_combout\);

-- Location: FF_X29_Y25_N25
\mips_cpu|dp|rf|R26[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(20));

-- Location: FF_X29_Y24_N19
\mips_cpu|dp|rf|R18[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(20));

-- Location: LCCOMB_X29_Y25_N24
\mips_cpu|dp|rf|Mux43~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(20))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(20),
	datad => \mips_cpu|dp|rf|R18\(20),
	combout => \mips_cpu|dp|rf|Mux43~7_combout\);

-- Location: FF_X29_Y24_N25
\mips_cpu|dp|rf|R22[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(20));

-- Location: FF_X29_Y25_N27
\mips_cpu|dp|rf|R30[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(20));

-- Location: LCCOMB_X29_Y24_N24
\mips_cpu|dp|rf|Mux43~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~8_combout\ = (\mips_cpu|dp|rf|Mux43~7_combout\ & (((\mips_cpu|dp|rf|R30\(20))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux43~7_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R22\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(20),
	datad => \mips_cpu|dp|rf|R30\(20),
	combout => \mips_cpu|dp|rf|Mux43~8_combout\);

-- Location: FF_X28_Y17_N13
\mips_cpu|dp|rf|R16[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(20));

-- Location: FF_X28_Y19_N1
\mips_cpu|dp|rf|R20[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(20));

-- Location: LCCOMB_X28_Y19_N0
\mips_cpu|dp|rf|Mux43~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R20\(20)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(20),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(20),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux43~2_combout\);

-- Location: FF_X28_Y17_N19
\mips_cpu|dp|rf|R24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(20));

-- Location: FF_X28_Y19_N11
\mips_cpu|dp|rf|R28[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(20));

-- Location: LCCOMB_X28_Y17_N18
\mips_cpu|dp|rf|Mux43~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~3_combout\ = (\mips_cpu|dp|rf|Mux43~2_combout\ & (((\mips_cpu|dp|rf|R28\(20))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux43~2_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R24\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(20),
	datad => \mips_cpu|dp|rf|R28\(20),
	combout => \mips_cpu|dp|rf|Mux43~3_combout\);

-- Location: FF_X22_Y20_N31
\mips_cpu|dp|rf|R17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(20));

-- Location: FF_X22_Y20_N21
\mips_cpu|dp|rf|R21[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(20));

-- Location: LCCOMB_X22_Y20_N30
\mips_cpu|dp|rf|Mux43~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(20))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(20),
	datad => \mips_cpu|dp|rf|R21\(20),
	combout => \mips_cpu|dp|rf|Mux43~4_combout\);

-- Location: FF_X23_Y20_N19
\mips_cpu|dp|rf|R29[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(20));

-- Location: FF_X23_Y20_N17
\mips_cpu|dp|rf|R25[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(20));

-- Location: LCCOMB_X23_Y20_N18
\mips_cpu|dp|rf|Mux43~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux43~4_combout\ & (\mips_cpu|dp|rf|R29\(20))) # (!\mips_cpu|dp|rf|Mux43~4_combout\ & ((\mips_cpu|dp|rf|R25\(20)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux43~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux43~4_combout\,
	datac => \mips_cpu|dp|rf|R29\(20),
	datad => \mips_cpu|dp|rf|R25\(20),
	combout => \mips_cpu|dp|rf|Mux43~5_combout\);

-- Location: LCCOMB_X22_Y22_N10
\mips_cpu|dp|rf|Mux43~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux43~3_combout\)) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux43~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux43~5_combout\,
	combout => \mips_cpu|dp|rf|Mux43~6_combout\);

-- Location: LCCOMB_X22_Y22_N20
\mips_cpu|dp|rf|Mux43~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux43~6_combout\ & ((\mips_cpu|dp|rf|Mux43~8_combout\))) # (!\mips_cpu|dp|rf|Mux43~6_combout\ & (\mips_cpu|dp|rf|Mux43~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux43~8_combout\,
	datad => \mips_cpu|dp|rf|Mux43~6_combout\,
	combout => \mips_cpu|dp|rf|Mux43~9_combout\);

-- Location: FF_X20_Y14_N27
\mips_cpu|dp|rf|R11[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(20));

-- Location: FF_X22_Y14_N11
\mips_cpu|dp|rf|R9[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(20));

-- Location: LCCOMB_X22_Y14_N10
\mips_cpu|dp|rf|Mux43~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(20))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(20),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(20),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux43~10_combout\);

-- Location: FF_X21_Y15_N15
\mips_cpu|dp|rf|R8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(20));

-- Location: FF_X21_Y15_N13
\mips_cpu|dp|rf|R10[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(20));

-- Location: LCCOMB_X21_Y15_N12
\mips_cpu|dp|rf|Mux43~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~11_combout\ = (\mips_cpu|dp|rf|Mux43~10_combout\ & (((\mips_cpu|dp|rf|R10\(20)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux43~10_combout\ & (\mips_cpu|dp|rf|R8\(20) & 
-- ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~10_combout\,
	datab => \mips_cpu|dp|rf|R8\(20),
	datac => \mips_cpu|dp|rf|R10\(20),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux43~11_combout\);

-- Location: FF_X23_Y26_N15
\mips_cpu|dp|rf|R7[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(20));

-- Location: FF_X24_Y26_N13
\mips_cpu|dp|rf|R6[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(20));

-- Location: FF_X23_Y26_N21
\mips_cpu|dp|rf|R5[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(20));

-- Location: FF_X24_Y26_N23
\mips_cpu|dp|rf|R4[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(20));

-- Location: LCCOMB_X23_Y26_N20
\mips_cpu|dp|rf|Mux43~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(20)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R5\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(20),
	datad => \mips_cpu|dp|rf|R4\(20),
	combout => \mips_cpu|dp|rf|Mux43~12_combout\);

-- Location: LCCOMB_X24_Y26_N12
\mips_cpu|dp|rf|Mux43~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux43~12_combout\ & ((\mips_cpu|dp|rf|R6\(20)))) # (!\mips_cpu|dp|rf|Mux43~12_combout\ & (\mips_cpu|dp|rf|R7\(20))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(20),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(20),
	datad => \mips_cpu|dp|rf|Mux43~12_combout\,
	combout => \mips_cpu|dp|rf|Mux43~13_combout\);

-- Location: FF_X26_Y22_N7
\mips_cpu|dp|rf|R3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(20));

-- Location: FF_X26_Y22_N13
\mips_cpu|dp|rf|R1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(20));

-- Location: FF_X26_Y24_N21
\mips_cpu|dp|rf|R2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(20));

-- Location: LCCOMB_X26_Y24_N20
\mips_cpu|dp|rf|Mux43~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|rf|R2\(20)) # (\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (\mips_cpu|dp|rf|R1\(20) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R1\(20),
	datac => \mips_cpu|dp|rf|R2\(20),
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux43~14_combout\);

-- Location: LCCOMB_X22_Y22_N30
\mips_cpu|dp|rf|Mux43~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~15_combout\ = (\mips_cpu|dp|rf|Mux43~14_combout\ & (((\mips_cpu|dp|rf|R3\(20)) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux43~14_combout\ & (\mips_cpu|dp|rf|Mux43~13_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~13_combout\,
	datab => \mips_cpu|dp|rf|R3\(20),
	datac => \mips_cpu|dp|rf|Mux43~14_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux43~15_combout\);

-- Location: LCCOMB_X22_Y22_N24
\mips_cpu|dp|rf|Mux43~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux43~11_combout\) # ((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux43~15_combout\ & 
-- !\mips_cpu|dp|id_ex|q[96]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux43~15_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux43~16_combout\);

-- Location: FF_X22_Y22_N13
\mips_cpu|dp|rf|R15[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[20]~14_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(20));

-- Location: FF_X20_Y14_N29
\mips_cpu|dp|rf|R12[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(20));

-- Location: FF_X22_Y18_N17
\mips_cpu|dp|rf|R13[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(20));

-- Location: LCCOMB_X22_Y18_N16
\mips_cpu|dp|rf|Mux43~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(20)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R13\(20) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(20),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(20),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux43~17_combout\);

-- Location: FF_X22_Y18_N3
\mips_cpu|dp|rf|R14[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[20]~14_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(20));

-- Location: LCCOMB_X22_Y18_N2
\mips_cpu|dp|rf|Mux43~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~18_combout\ = (\mips_cpu|dp|rf|Mux43~17_combout\ & (((\mips_cpu|dp|rf|R14\(20)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux43~17_combout\ & (\mips_cpu|dp|rf|R15\(20) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(20),
	datab => \mips_cpu|dp|rf|Mux43~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(20),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux43~18_combout\);

-- Location: LCCOMB_X22_Y22_N2
\mips_cpu|dp|rf|Mux43~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~19_combout\ = (\mips_cpu|dp|rf|Mux43~16_combout\ & (((\mips_cpu|dp|rf|Mux43~18_combout\) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|rf|Mux43~16_combout\ & (\mips_cpu|dp|rf|Mux43~9_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux43~9_combout\,
	datab => \mips_cpu|dp|rf|Mux43~16_combout\,
	datac => \mips_cpu|dp|rf|Mux43~18_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux43~19_combout\);

-- Location: LCCOMB_X22_Y22_N16
\mips_cpu|dp|rf|Mux43~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux43~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux43~19_combout\,
	combout => \mips_cpu|dp|rf|Mux43~20_combout\);

-- Location: FF_X22_Y22_N17
\mips_cpu|dp|id_ex|q[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux43~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(114));

-- Location: LCCOMB_X22_Y22_N26
\mips_cpu|dp|fwsrcamux|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux11~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (((\mips_cpu|dp|id_ex|q\(114))))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|ex_mem|q\(60))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|id_ex|q\(114))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(60),
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(114),
	combout => \mips_cpu|dp|fwsrcamux|Mux11~0_combout\);

-- Location: LCCOMB_X22_Y22_N4
\mips_cpu|dp|fwsrcamux|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux11~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[20]~14_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux11~0_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|resmux|y[20]~14_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux11~1_combout\);

-- Location: LCCOMB_X20_Y24_N12
\mips_cpu|dp|alu|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux11~1_combout\,
	combout => \mips_cpu|dp|alu|Mux11~2_combout\);

-- Location: LCCOMB_X20_Y24_N22
\mips_cpu|dp|alu|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~3_combout\ = \mips_cpu|dp|srcbmux|Mux11~combout\ $ (\mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\ $ (\mips_cpu|dp|alu|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux11~combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux11~2_combout\,
	combout => \mips_cpu|dp|alu|Mux11~3_combout\);

-- Location: LCCOMB_X20_Y24_N0
\mips_cpu|dp|alu|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~4_combout\ = ((\mips_cpu|dp|alu|Mux11~2_combout\ & ((!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\))) # (!\mips_cpu|dp|alu|Mux11~2_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & 
-- !\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux11~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux11~4_combout\);

-- Location: LCCOMB_X20_Y24_N10
\mips_cpu|dp|alu|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux11~4_combout\ & ((\mips_cpu|dp|alu|Mux11~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux11~3_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|Mux11~4_combout\,
	combout => \mips_cpu|dp|alu|Mux11~5_combout\);

-- Location: LCCOMB_X20_Y24_N26
\mips_cpu|dp|alu|Mux11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~combout\ = (\mips_cpu|dp|alu|Mux11~5_combout\ & (((\mips_cpu|dp|srcbmux|Mux11~combout\) # (\mips_cpu|dp|fwsrcamux|Mux11~1_combout\)) # (!\mips_cpu|dp|alu|Mux6~4_combout\))) # (!\mips_cpu|dp|alu|Mux11~5_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|srcbmux|Mux11~combout\ & \mips_cpu|dp|fwsrcamux|Mux11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux11~5_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux11~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux11~1_combout\,
	combout => \mips_cpu|dp|alu|Mux11~combout\);

-- Location: LCCOMB_X15_Y21_N4
\mips_cpu|dp|pcmux|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux11~0_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\) # ((\mips_cpu|dp|pcmux|Mux4~0_combout\)))) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- ((\mips_cpu|dp|alu|Mux11~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|alu|Mux11~combout\,
	combout => \mips_cpu|dp|pcmux|Mux11~0_combout\);

-- Location: LCCOMB_X17_Y21_N6
\mips_cpu|dp|pcadd2|y[20]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[20]~36_combout\ = ((\mips_cpu|dp|id_ex|q\(146) $ (\mips_cpu|dp|id_ex|q\(46) $ (!\mips_cpu|dp|pcadd2|y[19]~35\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[20]~37\ = CARRY((\mips_cpu|dp|id_ex|q\(146) & ((\mips_cpu|dp|id_ex|q\(46)) # (!\mips_cpu|dp|pcadd2|y[19]~35\))) # (!\mips_cpu|dp|id_ex|q\(146) & (\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(146),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[19]~35\,
	combout => \mips_cpu|dp|pcadd2|y[20]~36_combout\,
	cout => \mips_cpu|dp|pcadd2|y[20]~37\);

-- Location: LCCOMB_X16_Y20_N6
\mips_cpu|dp|pcmux|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux11~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux11~0_combout\ & ((\mips_cpu|dp|pcadd2|y[20]~36_combout\))) # (!\mips_cpu|dp|pcmux|Mux11~0_combout\ & (\mips_cpu|dp|pcadd1|y[20]~36_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[20]~36_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcmux|Mux11~0_combout\,
	datad => \mips_cpu|dp|pcadd2|y[20]~36_combout\,
	combout => \mips_cpu|dp|pcmux|Mux11~1_combout\);

-- Location: FF_X16_Y20_N7
\mips_cpu|dp|pcreg|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux11~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(20));

-- Location: LCCOMB_X16_Y21_N6
\mips_cpu|dp|pcadd1|y[20]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[20]~36_combout\ = (\mips_cpu|dp|pcreg|q\(20) & (\mips_cpu|dp|pcadd1|y[19]~35\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(20) & (!\mips_cpu|dp|pcadd1|y[19]~35\ & VCC))
-- \mips_cpu|dp|pcadd1|y[20]~37\ = CARRY((\mips_cpu|dp|pcreg|q\(20) & !\mips_cpu|dp|pcadd1|y[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(20),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[19]~35\,
	combout => \mips_cpu|dp|pcadd1|y[20]~36_combout\,
	cout => \mips_cpu|dp|pcadd1|y[20]~37\);

-- Location: FF_X16_Y21_N7
\mips_cpu|dp|if_id|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[20]~36_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(52));

-- Location: FF_X16_Y18_N5
\mips_cpu|dp|id_ex|q[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(52),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(146));

-- Location: LCCOMB_X16_Y18_N4
\mips_cpu|dp|srcbmux|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux11~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(146))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ 
-- & ((\mips_cpu|dp|fwsrcbmux|Mux11~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(146),
	datad => \mips_cpu|dp|fwsrcbmux|Mux11~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux11~0_combout\);

-- Location: LCCOMB_X16_Y23_N20
\mips_cpu|dp|srcbmux|Mux11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux11~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux11~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux11~0_combout\ & ((\mips_cpu|dp|id_ex|q\(34)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(34),
	datad => \mips_cpu|dp|srcbmux|Mux11~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux11~combout\);

-- Location: LCCOMB_X20_Y24_N6
\mips_cpu|dp|alu|iadder32|bit20|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux11~1_combout\) # (\mips_cpu|dp|srcbmux|Mux11~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux11~1_combout\ & (\mips_cpu|dp|srcbmux|Mux11~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux11~combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit19|cout~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux11~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\);

-- Location: FF_X20_Y14_N9
\mips_cpu|dp|rf|R11[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(21));

-- Location: FF_X21_Y14_N21
\mips_cpu|dp|rf|R10[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(21));

-- Location: FF_X22_Y14_N15
\mips_cpu|dp|rf|R9[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(21));

-- Location: FF_X21_Y14_N15
\mips_cpu|dp|rf|R8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(21));

-- Location: LCCOMB_X22_Y14_N14
\mips_cpu|dp|rf|Mux42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(21)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(21),
	datad => \mips_cpu|dp|rf|R8\(21),
	combout => \mips_cpu|dp|rf|Mux42~0_combout\);

-- Location: LCCOMB_X21_Y14_N20
\mips_cpu|dp|rf|Mux42~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~1_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux42~0_combout\ & ((\mips_cpu|dp|rf|R10\(21)))) # (!\mips_cpu|dp|rf|Mux42~0_combout\ & (\mips_cpu|dp|rf|R11\(21))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(21),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(21),
	datad => \mips_cpu|dp|rf|Mux42~0_combout\,
	combout => \mips_cpu|dp|rf|Mux42~1_combout\);

-- Location: FF_X21_Y19_N17
\mips_cpu|dp|rf|R13[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(21));

-- Location: FF_X19_Y18_N7
\mips_cpu|dp|rf|R15[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[21]~13_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(21));

-- Location: LCCOMB_X21_Y19_N16
\mips_cpu|dp|rf|Mux42~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(21))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(21),
	datad => \mips_cpu|dp|rf|R15\(21),
	combout => \mips_cpu|dp|rf|Mux42~17_combout\);

-- Location: FF_X22_Y19_N1
\mips_cpu|dp|rf|R14[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(21));

-- Location: FF_X22_Y19_N27
\mips_cpu|dp|rf|R12[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(21));

-- Location: LCCOMB_X22_Y19_N0
\mips_cpu|dp|rf|Mux42~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~18_combout\ = (\mips_cpu|dp|rf|Mux42~17_combout\ & (((\mips_cpu|dp|rf|R14\(21))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux42~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R12\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(21),
	datad => \mips_cpu|dp|rf|R12\(21),
	combout => \mips_cpu|dp|rf|Mux42~18_combout\);

-- Location: FF_X27_Y25_N9
\mips_cpu|dp|rf|R5[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(21));

-- Location: FF_X22_Y14_N9
\mips_cpu|dp|rf|R7[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(21));

-- Location: LCCOMB_X27_Y25_N8
\mips_cpu|dp|rf|Mux42~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R7\(21))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R5\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(21),
	datad => \mips_cpu|dp|rf|R7\(21),
	combout => \mips_cpu|dp|rf|Mux42~12_combout\);

-- Location: FF_X26_Y25_N25
\mips_cpu|dp|rf|R6[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(21));

-- Location: FF_X26_Y25_N3
\mips_cpu|dp|rf|R4[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(21));

-- Location: LCCOMB_X26_Y25_N24
\mips_cpu|dp|rf|Mux42~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux42~12_combout\ & (\mips_cpu|dp|rf|R6\(21))) # (!\mips_cpu|dp|rf|Mux42~12_combout\ & ((\mips_cpu|dp|rf|R4\(21)))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux42~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux42~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(21),
	datad => \mips_cpu|dp|rf|R4\(21),
	combout => \mips_cpu|dp|rf|Mux42~13_combout\);

-- Location: FF_X26_Y22_N31
\mips_cpu|dp|rf|R1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(21));

-- Location: LCCOMB_X26_Y21_N12
\mips_cpu|dp|rf|Mux42~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux42~13_combout\) # ((\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|rf|R1\(21) & 
-- !\mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R1\(21),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux42~14_combout\);

-- Location: FF_X26_Y21_N19
\mips_cpu|dp|rf|R2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(21));

-- Location: FF_X26_Y22_N1
\mips_cpu|dp|rf|R3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(21));

-- Location: LCCOMB_X26_Y21_N18
\mips_cpu|dp|rf|Mux42~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~15_combout\ = (\mips_cpu|dp|rf|Mux42~14_combout\ & (((\mips_cpu|dp|rf|R3\(21))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\))) # (!\mips_cpu|dp|rf|Mux42~14_combout\ & (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (\mips_cpu|dp|rf|R2\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~14_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|R2\(21),
	datad => \mips_cpu|dp|rf|R3\(21),
	combout => \mips_cpu|dp|rf|Mux42~15_combout\);

-- Location: FF_X20_Y25_N21
\mips_cpu|dp|rf|R22[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(21));

-- Location: FF_X19_Y25_N31
\mips_cpu|dp|rf|R30[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(21));

-- Location: FF_X19_Y25_N13
\mips_cpu|dp|rf|R26[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(21));

-- Location: FF_X20_Y25_N15
\mips_cpu|dp|rf|R18[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(21));

-- Location: LCCOMB_X20_Y25_N14
\mips_cpu|dp|rf|Mux42~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(21))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(21),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(21),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux42~9_combout\);

-- Location: LCCOMB_X19_Y25_N30
\mips_cpu|dp|rf|Mux42~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux42~9_combout\ & ((\mips_cpu|dp|rf|R30\(21)))) # (!\mips_cpu|dp|rf|Mux42~9_combout\ & (\mips_cpu|dp|rf|R22\(21))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(21),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R30\(21),
	datad => \mips_cpu|dp|rf|Mux42~9_combout\,
	combout => \mips_cpu|dp|rf|Mux42~10_combout\);

-- Location: FF_X28_Y19_N31
\mips_cpu|dp|rf|R28[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(21));

-- Location: FF_X27_Y19_N25
\mips_cpu|dp|rf|R24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(21));

-- Location: FF_X27_Y19_N27
\mips_cpu|dp|rf|R16[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(21));

-- Location: FF_X28_Y19_N5
\mips_cpu|dp|rf|R20[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(21));

-- Location: LCCOMB_X28_Y19_N4
\mips_cpu|dp|rf|Mux42~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R20\(21)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R16\(21),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(21),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux42~2_combout\);

-- Location: LCCOMB_X27_Y19_N24
\mips_cpu|dp|rf|Mux42~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux42~2_combout\ & (\mips_cpu|dp|rf|R28\(21))) # (!\mips_cpu|dp|rf|Mux42~2_combout\ & ((\mips_cpu|dp|rf|R24\(21)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(21),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(21),
	datad => \mips_cpu|dp|rf|Mux42~2_combout\,
	combout => \mips_cpu|dp|rf|Mux42~3_combout\);

-- Location: FF_X29_Y18_N5
\mips_cpu|dp|rf|R27[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(21));

-- Location: FF_X29_Y18_N31
\mips_cpu|dp|rf|R19[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(21));

-- Location: LCCOMB_X29_Y18_N30
\mips_cpu|dp|rf|Mux42~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(21)) # ((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R19\(21) & 
-- !\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R27\(21),
	datac => \mips_cpu|dp|rf|R19\(21),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux42~4_combout\);

-- Location: FF_X30_Y18_N15
\mips_cpu|dp|rf|R31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(21));

-- Location: FF_X30_Y18_N21
\mips_cpu|dp|rf|R23[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(21));

-- Location: LCCOMB_X30_Y18_N14
\mips_cpu|dp|rf|Mux42~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux42~4_combout\ & (\mips_cpu|dp|rf|R31\(21))) # (!\mips_cpu|dp|rf|Mux42~4_combout\ & ((\mips_cpu|dp|rf|R23\(21)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux42~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux42~4_combout\,
	datac => \mips_cpu|dp|rf|R31\(21),
	datad => \mips_cpu|dp|rf|R23\(21),
	combout => \mips_cpu|dp|rf|Mux42~5_combout\);

-- Location: FF_X22_Y20_N11
\mips_cpu|dp|rf|R17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(21));

-- Location: FF_X22_Y20_N25
\mips_cpu|dp|rf|R21[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(21));

-- Location: LCCOMB_X22_Y20_N10
\mips_cpu|dp|rf|Mux42~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(21))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(21),
	datad => \mips_cpu|dp|rf|R21\(21),
	combout => \mips_cpu|dp|rf|Mux42~6_combout\);

-- Location: FF_X23_Y20_N23
\mips_cpu|dp|rf|R29[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(21));

-- Location: FF_X23_Y20_N21
\mips_cpu|dp|rf|R25[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[21]~13_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(21));

-- Location: LCCOMB_X23_Y20_N22
\mips_cpu|dp|rf|Mux42~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~7_combout\ = (\mips_cpu|dp|rf|Mux42~6_combout\ & (((\mips_cpu|dp|rf|R29\(21))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux42~6_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R25\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~6_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(21),
	datad => \mips_cpu|dp|rf|R25\(21),
	combout => \mips_cpu|dp|rf|Mux42~7_combout\);

-- Location: LCCOMB_X27_Y25_N26
\mips_cpu|dp|rf|Mux42~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux42~5_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux42~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux42~5_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux42~7_combout\,
	combout => \mips_cpu|dp|rf|Mux42~8_combout\);

-- Location: LCCOMB_X27_Y25_N28
\mips_cpu|dp|rf|Mux42~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux42~8_combout\ & (\mips_cpu|dp|rf|Mux42~10_combout\)) # (!\mips_cpu|dp|rf|Mux42~8_combout\ & ((\mips_cpu|dp|rf|Mux42~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux42~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~10_combout\,
	datab => \mips_cpu|dp|rf|Mux42~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux42~8_combout\,
	combout => \mips_cpu|dp|rf|Mux42~11_combout\);

-- Location: LCCOMB_X22_Y19_N10
\mips_cpu|dp|rf|Mux42~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux42~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux42~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux42~16_combout\);

-- Location: LCCOMB_X22_Y19_N20
\mips_cpu|dp|rf|Mux42~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux42~16_combout\ & ((\mips_cpu|dp|rf|Mux42~18_combout\))) # (!\mips_cpu|dp|rf|Mux42~16_combout\ & (\mips_cpu|dp|rf|Mux42~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux42~18_combout\,
	datad => \mips_cpu|dp|rf|Mux42~16_combout\,
	combout => \mips_cpu|dp|rf|Mux42~19_combout\);

-- Location: LCCOMB_X26_Y19_N10
\mips_cpu|dp|rf|Mux42~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~20_combout\ = (\mips_cpu|dp|rf|Mux42~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux42~20_combout\);

-- Location: FF_X26_Y19_N11
\mips_cpu|dp|id_ex|q[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux42~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(115));

-- Location: FF_X20_Y24_N9
\mips_cpu|dp|ex_mem|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux10~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(61));

-- Location: LCCOMB_X16_Y19_N12
\mips_cpu|dp|fwsrcamux|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux10~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(115))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(61)))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(115)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(115),
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(61),
	datad => \mips_cpu|dp|fw|always0~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux10~0_combout\);

-- Location: LCCOMB_X20_Y24_N24
\mips_cpu|dp|fwsrcamux|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux10~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[21]~13_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux10~0_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|resmux|y[21]~13_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux10~1_combout\);

-- Location: LCCOMB_X20_Y24_N16
\mips_cpu|dp|alu|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux10~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux10~1_combout\,
	combout => \mips_cpu|dp|alu|Mux10~2_combout\);

-- Location: LCCOMB_X16_Y18_N0
\mips_cpu|dp|srcbmux|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux10~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(147))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ 
-- & ((\mips_cpu|dp|fwsrcbmux|Mux10~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(147),
	datad => \mips_cpu|dp|fwsrcbmux|Mux10~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux10~0_combout\);

-- Location: LCCOMB_X20_Y24_N4
\mips_cpu|dp|srcbmux|Mux10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux10~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux10~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux10~0_combout\ & ((\mips_cpu|dp|id_ex|q\(35)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(46),
	datac => \mips_cpu|dp|srcbmux|Mux10~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(35),
	combout => \mips_cpu|dp|srcbmux|Mux10~combout\);

-- Location: LCCOMB_X20_Y24_N18
\mips_cpu|dp|alu|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~3_combout\ = \mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\ $ (\mips_cpu|dp|alu|Mux10~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux10~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux10~2_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux10~combout\,
	combout => \mips_cpu|dp|alu|Mux10~3_combout\);

-- Location: LCCOMB_X20_Y24_N20
\mips_cpu|dp|alu|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux10~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux10~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datad => \mips_cpu|dp|alu|Mux10~2_combout\,
	combout => \mips_cpu|dp|alu|Mux10~4_combout\);

-- Location: LCCOMB_X20_Y24_N14
\mips_cpu|dp|alu|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux10~4_combout\ & ((\mips_cpu|dp|alu|Mux10~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux10~3_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|Mux10~4_combout\,
	combout => \mips_cpu|dp|alu|Mux10~5_combout\);

-- Location: LCCOMB_X20_Y24_N8
\mips_cpu|dp|alu|Mux10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|alu|Mux10~5_combout\ & ((\mips_cpu|dp|srcbmux|Mux10~combout\) # (\mips_cpu|dp|fwsrcamux|Mux10~1_combout\))) # (!\mips_cpu|dp|alu|Mux10~5_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux10~combout\ & \mips_cpu|dp|fwsrcamux|Mux10~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|alu|Mux10~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|alu|Mux10~5_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux10~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux10~1_combout\,
	combout => \mips_cpu|dp|alu|Mux10~combout\);

-- Location: LCCOMB_X15_Y21_N2
\mips_cpu|dp|pcmux|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux10~0_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|pcreg|q[29]~1_combout\)) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|pcadd1|y[21]~38_combout\)) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|alu|Mux10~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcadd1|y[21]~38_combout\,
	datad => \mips_cpu|dp|alu|Mux10~combout\,
	combout => \mips_cpu|dp|pcmux|Mux10~0_combout\);

-- Location: LCCOMB_X17_Y21_N8
\mips_cpu|dp|pcadd2|y[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[21]~38_combout\ = (\mips_cpu|dp|id_ex|q\(147) & ((\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|pcadd2|y[20]~37\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[20]~37\)))) # (!\mips_cpu|dp|id_ex|q\(147) & 
-- ((\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[20]~37\)) # (!\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|pcadd2|y[20]~37\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[21]~39\ = CARRY((\mips_cpu|dp|id_ex|q\(147) & (!\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[20]~37\)) # (!\mips_cpu|dp|id_ex|q\(147) & ((!\mips_cpu|dp|pcadd2|y[20]~37\) # (!\mips_cpu|dp|id_ex|q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(147),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[20]~37\,
	combout => \mips_cpu|dp|pcadd2|y[21]~38_combout\,
	cout => \mips_cpu|dp|pcadd2|y[21]~39\);

-- Location: LCCOMB_X15_Y21_N10
\mips_cpu|dp|pcmux|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux10~1_combout\ = (\mips_cpu|dp|pcmux|Mux10~0_combout\ & (((\mips_cpu|dp|pcadd2|y[21]~38_combout\) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcmux|Mux10~0_combout\ & (\mips_cpu|dp|pcmux|Mux4~0_combout\ & 
-- ((\mips_cpu|dp|pcreg|q[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datab => \mips_cpu|dp|pcmux|Mux10~0_combout\,
	datac => \mips_cpu|dp|pcadd2|y[21]~38_combout\,
	datad => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	combout => \mips_cpu|dp|pcmux|Mux10~1_combout\);

-- Location: FF_X15_Y21_N11
\mips_cpu|dp|pcreg|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux10~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(21));

-- Location: LCCOMB_X16_Y21_N8
\mips_cpu|dp|pcadd1|y[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[21]~38_combout\ = (\mips_cpu|dp|pcreg|q\(21) & (!\mips_cpu|dp|pcadd1|y[20]~37\)) # (!\mips_cpu|dp|pcreg|q\(21) & ((\mips_cpu|dp|pcadd1|y[20]~37\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[21]~39\ = CARRY((!\mips_cpu|dp|pcadd1|y[20]~37\) # (!\mips_cpu|dp|pcreg|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(21),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[20]~37\,
	combout => \mips_cpu|dp|pcadd1|y[21]~38_combout\,
	cout => \mips_cpu|dp|pcadd1|y[21]~39\);

-- Location: FF_X16_Y21_N9
\mips_cpu|dp|if_id|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[21]~38_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(53));

-- Location: FF_X16_Y18_N1
\mips_cpu|dp|id_ex|q[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(53),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(147));

-- Location: LCCOMB_X17_Y21_N10
\mips_cpu|dp|pcadd2|y[22]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[22]~40_combout\ = ((\mips_cpu|dp|id_ex|q\(46) $ (\mips_cpu|dp|id_ex|q\(148) $ (!\mips_cpu|dp|pcadd2|y[21]~39\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[22]~41\ = CARRY((\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|id_ex|q\(148)) # (!\mips_cpu|dp|pcadd2|y[21]~39\))) # (!\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|id_ex|q\(148) & !\mips_cpu|dp|pcadd2|y[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(148),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[21]~39\,
	combout => \mips_cpu|dp|pcadd2|y[22]~40_combout\,
	cout => \mips_cpu|dp|pcadd2|y[22]~41\);

-- Location: LCCOMB_X15_Y21_N24
\mips_cpu|dp|pcmux|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux9~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcmux|Mux4~0_combout\))) # 
-- (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|alu|Mux9~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux9~combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	combout => \mips_cpu|dp|pcmux|Mux9~0_combout\);

-- Location: LCCOMB_X15_Y21_N8
\mips_cpu|dp|pcmux|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux9~1_combout\ = (\mips_cpu|dp|pcmux|Mux9~0_combout\ & ((\mips_cpu|dp|pcadd2|y[22]~40_combout\) # ((!\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcmux|Mux9~0_combout\ & (((\mips_cpu|dp|pcadd1|y[22]~40_combout\ & 
-- \mips_cpu|dp|pcreg|q[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[22]~40_combout\,
	datab => \mips_cpu|dp|pcmux|Mux9~0_combout\,
	datac => \mips_cpu|dp|pcadd1|y[22]~40_combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	combout => \mips_cpu|dp|pcmux|Mux9~1_combout\);

-- Location: FF_X15_Y21_N9
\mips_cpu|dp|pcreg|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux9~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(22));

-- Location: LCCOMB_X16_Y21_N10
\mips_cpu|dp|pcadd1|y[22]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[22]~40_combout\ = (\mips_cpu|dp|pcreg|q\(22) & (\mips_cpu|dp|pcadd1|y[21]~39\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(22) & (!\mips_cpu|dp|pcadd1|y[21]~39\ & VCC))
-- \mips_cpu|dp|pcadd1|y[22]~41\ = CARRY((\mips_cpu|dp|pcreg|q\(22) & !\mips_cpu|dp|pcadd1|y[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(22),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[21]~39\,
	combout => \mips_cpu|dp|pcadd1|y[22]~40_combout\,
	cout => \mips_cpu|dp|pcadd1|y[22]~41\);

-- Location: FF_X16_Y21_N11
\mips_cpu|dp|if_id|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[22]~40_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(54));

-- Location: FF_X20_Y21_N29
\mips_cpu|dp|id_ex|q[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(54),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(148));

-- Location: LCCOMB_X17_Y21_N12
\mips_cpu|dp|pcadd2|y[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[23]~42_combout\ = (\mips_cpu|dp|id_ex|q\(149) & ((\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|pcadd2|y[22]~41\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[22]~41\)))) # (!\mips_cpu|dp|id_ex|q\(149) & 
-- ((\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[22]~41\)) # (!\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|pcadd2|y[22]~41\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[23]~43\ = CARRY((\mips_cpu|dp|id_ex|q\(149) & (!\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[22]~41\)) # (!\mips_cpu|dp|id_ex|q\(149) & ((!\mips_cpu|dp|pcadd2|y[22]~41\) # (!\mips_cpu|dp|id_ex|q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(149),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[22]~41\,
	combout => \mips_cpu|dp|pcadd2|y[23]~42_combout\,
	cout => \mips_cpu|dp|pcadd2|y[23]~43\);

-- Location: LCCOMB_X15_Y21_N6
\mips_cpu|dp|pcmux|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux8~1_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcmux|Mux8~0_combout\ & ((\mips_cpu|dp|pcadd2|y[23]~42_combout\))) # (!\mips_cpu|dp|pcmux|Mux8~0_combout\ & (\mips_cpu|dp|pcmux|Mux4~0_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|pcmux|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|pcmux|Mux8~0_combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|pcadd2|y[23]~42_combout\,
	combout => \mips_cpu|dp|pcmux|Mux8~1_combout\);

-- Location: FF_X15_Y21_N7
\mips_cpu|dp|pcreg|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux8~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(23));

-- Location: LCCOMB_X16_Y21_N12
\mips_cpu|dp|pcadd1|y[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[23]~42_combout\ = (\mips_cpu|dp|pcreg|q\(23) & (!\mips_cpu|dp|pcadd1|y[22]~41\)) # (!\mips_cpu|dp|pcreg|q\(23) & ((\mips_cpu|dp|pcadd1|y[22]~41\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[23]~43\ = CARRY((!\mips_cpu|dp|pcadd1|y[22]~41\) # (!\mips_cpu|dp|pcreg|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(23),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[22]~41\,
	combout => \mips_cpu|dp|pcadd1|y[23]~42_combout\,
	cout => \mips_cpu|dp|pcadd1|y[23]~43\);

-- Location: FF_X16_Y21_N13
\mips_cpu|dp|if_id|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[23]~42_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(55));

-- Location: FF_X20_Y21_N11
\mips_cpu|dp|id_ex|q[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(55),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(149));

-- Location: LCCOMB_X20_Y21_N10
\mips_cpu|dp|srcbmux|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux8~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (((!\mips_cpu|dp|srcbmux|Mux14~1_combout\)))) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|id_ex|q\(149)))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|fwsrcbmux|Mux8~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(149),
	datad => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux8~0_combout\);

-- Location: LCCOMB_X16_Y23_N26
\mips_cpu|dp|srcbmux|Mux8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux8~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux8~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux8~0_combout\ & ((\mips_cpu|dp|id_ex|q\(37)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(37),
	datad => \mips_cpu|dp|srcbmux|Mux8~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux8~combout\);

-- Location: LCCOMB_X20_Y21_N28
\mips_cpu|dp|srcbmux|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux9~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(148))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & 
-- ((\mips_cpu|dp|fwsrcbmux|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(148),
	datad => \mips_cpu|dp|fwsrcbmux|Mux9~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux9~0_combout\);

-- Location: LCCOMB_X20_Y21_N0
\mips_cpu|dp|srcbmux|Mux9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux9~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux9~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux9~0_combout\ & ((\mips_cpu|dp|id_ex|q\(36)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (\mips_cpu|dp|srcbmux|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux9~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(46),
	datad => \mips_cpu|dp|id_ex|q\(36),
	combout => \mips_cpu|dp|srcbmux|Mux9~combout\);

-- Location: LCCOMB_X20_Y24_N2
\mips_cpu|dp|alu|iadder32|bit21|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux10~1_combout\) # (\mips_cpu|dp|srcbmux|Mux10~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux10~1_combout\ & (\mips_cpu|dp|srcbmux|Mux10~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit20|cout~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux10~combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux10~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\);

-- Location: LCCOMB_X20_Y24_N28
\mips_cpu|dp|alu|iadder32|bit22|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux9~1_combout\) # (\mips_cpu|dp|srcbmux|Mux9~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux9~1_combout\ & (\mips_cpu|dp|srcbmux|Mux9~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux9~combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux9~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\);

-- Location: LCCOMB_X14_Y23_N22
\mips_cpu|dp|alu|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~3_combout\ = \mips_cpu|dp|srcbmux|Mux8~combout\ $ (\mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\ $ (\mips_cpu|dp|alu|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux8~combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux8~2_combout\,
	combout => \mips_cpu|dp|alu|Mux8~3_combout\);

-- Location: LCCOMB_X14_Y23_N2
\mips_cpu|dp|alu|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux8~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux8~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux8~4_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux8~3_combout\,
	datad => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux8~5_combout\);

-- Location: LCCOMB_X14_Y23_N4
\mips_cpu|dp|alu|Mux8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~combout\ = (\mips_cpu|dp|fwsrcamux|Mux8~1_combout\ & ((\mips_cpu|dp|alu|Mux8~5_combout\) # ((\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux8~combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux8~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux8~5_combout\ & ((\mips_cpu|dp|srcbmux|Mux8~combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux8~1_combout\,
	datab => \mips_cpu|dp|alu|Mux8~5_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux8~combout\,
	combout => \mips_cpu|dp|alu|Mux8~combout\);

-- Location: FF_X14_Y23_N5
\mips_cpu|dp|ex_mem|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux8~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(63));

-- Location: FF_X21_Y14_N11
\mips_cpu|dp|rf|R8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(23));

-- Location: FF_X20_Y15_N31
\mips_cpu|dp|rf|R9[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(23));

-- Location: LCCOMB_X20_Y15_N30
\mips_cpu|dp|rf|Mux40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(23)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(23) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(23),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(23),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux40~0_combout\);

-- Location: FF_X21_Y14_N17
\mips_cpu|dp|rf|R10[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(23));

-- Location: FF_X23_Y14_N17
\mips_cpu|dp|rf|R11[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(23));

-- Location: LCCOMB_X21_Y14_N16
\mips_cpu|dp|rf|Mux40~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~1_combout\ = (\mips_cpu|dp|rf|Mux40~0_combout\ & (((\mips_cpu|dp|rf|R10\(23))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux40~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(23),
	datad => \mips_cpu|dp|rf|R11\(23),
	combout => \mips_cpu|dp|rf|Mux40~1_combout\);

-- Location: FF_X21_Y18_N9
\mips_cpu|dp|rf|R12[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(23));

-- Location: FF_X22_Y18_N9
\mips_cpu|dp|rf|R14[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(23));

-- Location: FF_X22_Y18_N19
\mips_cpu|dp|rf|R13[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(23));

-- Location: FF_X19_Y18_N27
\mips_cpu|dp|rf|R15[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[23]~11_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(23));

-- Location: LCCOMB_X22_Y18_N18
\mips_cpu|dp|rf|Mux40~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(23))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(23),
	datad => \mips_cpu|dp|rf|R15\(23),
	combout => \mips_cpu|dp|rf|Mux40~17_combout\);

-- Location: LCCOMB_X22_Y18_N8
\mips_cpu|dp|rf|Mux40~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~18_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux40~17_combout\ & ((\mips_cpu|dp|rf|R14\(23)))) # (!\mips_cpu|dp|rf|Mux40~17_combout\ & (\mips_cpu|dp|rf|R12\(23))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(23),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(23),
	datad => \mips_cpu|dp|rf|Mux40~17_combout\,
	combout => \mips_cpu|dp|rf|Mux40~18_combout\);

-- Location: FF_X26_Y22_N23
\mips_cpu|dp|rf|R1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(23));

-- Location: FF_X22_Y26_N27
\mips_cpu|dp|rf|R4[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(23));

-- Location: FF_X22_Y26_N25
\mips_cpu|dp|rf|R6[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(23));

-- Location: FF_X26_Y26_N27
\mips_cpu|dp|rf|R7[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(23));

-- Location: FF_X26_Y26_N1
\mips_cpu|dp|rf|R5[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(23));

-- Location: LCCOMB_X26_Y26_N0
\mips_cpu|dp|rf|Mux40~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(23)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(23) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(23),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(23),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux40~12_combout\);

-- Location: LCCOMB_X22_Y26_N24
\mips_cpu|dp|rf|Mux40~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux40~12_combout\ & ((\mips_cpu|dp|rf|R6\(23)))) # (!\mips_cpu|dp|rf|Mux40~12_combout\ & (\mips_cpu|dp|rf|R4\(23))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(23),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(23),
	datad => \mips_cpu|dp|rf|Mux40~12_combout\,
	combout => \mips_cpu|dp|rf|Mux40~13_combout\);

-- Location: LCCOMB_X22_Y26_N0
\mips_cpu|dp|rf|Mux40~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux40~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(23),
	datab => \mips_cpu|dp|rf|Mux40~13_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux40~14_combout\);

-- Location: FF_X26_Y22_N25
\mips_cpu|dp|rf|R3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(23));

-- Location: FF_X26_Y21_N9
\mips_cpu|dp|rf|R2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(23));

-- Location: LCCOMB_X26_Y21_N8
\mips_cpu|dp|rf|Mux40~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~15_combout\ = (\mips_cpu|dp|rf|Mux40~14_combout\ & ((\mips_cpu|dp|rf|R3\(23)) # ((!\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|rf|Mux40~14_combout\ & (((\mips_cpu|dp|rf|R2\(23) & \mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(23),
	datac => \mips_cpu|dp|rf|R2\(23),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux40~15_combout\);

-- Location: FF_X27_Y17_N1
\mips_cpu|dp|rf|R20[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(23));

-- Location: FF_X27_Y19_N19
\mips_cpu|dp|rf|R16[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(23));

-- Location: LCCOMB_X27_Y17_N0
\mips_cpu|dp|rf|Mux40~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(23))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(23),
	datad => \mips_cpu|dp|rf|R16\(23),
	combout => \mips_cpu|dp|rf|Mux40~2_combout\);

-- Location: FF_X27_Y17_N27
\mips_cpu|dp|rf|R28[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(23));

-- Location: FF_X27_Y19_N9
\mips_cpu|dp|rf|R24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(23));

-- Location: LCCOMB_X27_Y19_N8
\mips_cpu|dp|rf|Mux40~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~3_combout\ = (\mips_cpu|dp|rf|Mux40~2_combout\ & ((\mips_cpu|dp|rf|R28\(23)) # ((!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux40~2_combout\ & (((\mips_cpu|dp|rf|R24\(23) & \mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~2_combout\,
	datab => \mips_cpu|dp|rf|R28\(23),
	datac => \mips_cpu|dp|rf|R24\(23),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux40~3_combout\);

-- Location: FF_X20_Y25_N9
\mips_cpu|dp|rf|R22[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(23));

-- Location: FF_X21_Y25_N29
\mips_cpu|dp|rf|R30[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(23));

-- Location: FF_X20_Y25_N11
\mips_cpu|dp|rf|R18[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(23));

-- Location: FF_X22_Y25_N9
\mips_cpu|dp|rf|R26[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(23));

-- Location: LCCOMB_X20_Y25_N10
\mips_cpu|dp|rf|Mux40~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(23))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R18\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(23),
	datad => \mips_cpu|dp|rf|R26\(23),
	combout => \mips_cpu|dp|rf|Mux40~9_combout\);

-- Location: LCCOMB_X21_Y25_N28
\mips_cpu|dp|rf|Mux40~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux40~9_combout\ & ((\mips_cpu|dp|rf|R30\(23)))) # (!\mips_cpu|dp|rf|Mux40~9_combout\ & (\mips_cpu|dp|rf|R22\(23))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(23),
	datac => \mips_cpu|dp|rf|R30\(23),
	datad => \mips_cpu|dp|rf|Mux40~9_combout\,
	combout => \mips_cpu|dp|rf|Mux40~10_combout\);

-- Location: FF_X29_Y18_N9
\mips_cpu|dp|rf|R27[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(23));

-- Location: FF_X29_Y18_N11
\mips_cpu|dp|rf|R19[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(23));

-- Location: LCCOMB_X29_Y18_N10
\mips_cpu|dp|rf|Mux40~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(23))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R27\(23),
	datac => \mips_cpu|dp|rf|R19\(23),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux40~4_combout\);

-- Location: FF_X30_Y18_N19
\mips_cpu|dp|rf|R31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(23));

-- Location: FF_X30_Y18_N1
\mips_cpu|dp|rf|R23[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(23));

-- Location: LCCOMB_X30_Y18_N18
\mips_cpu|dp|rf|Mux40~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~5_combout\ = (\mips_cpu|dp|rf|Mux40~4_combout\ & (((\mips_cpu|dp|rf|R31\(23))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux40~4_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R23\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~4_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(23),
	datad => \mips_cpu|dp|rf|R23\(23),
	combout => \mips_cpu|dp|rf|Mux40~5_combout\);

-- Location: FF_X22_Y20_N9
\mips_cpu|dp|rf|R21[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(23));

-- Location: FF_X22_Y20_N3
\mips_cpu|dp|rf|R17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(23));

-- Location: LCCOMB_X22_Y20_N2
\mips_cpu|dp|rf|Mux40~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(23)) # ((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|rf|R17\(23) & 
-- !\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R21\(23),
	datac => \mips_cpu|dp|rf|R17\(23),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux40~6_combout\);

-- Location: FF_X23_Y20_N7
\mips_cpu|dp|rf|R29[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(23));

-- Location: FF_X23_Y20_N29
\mips_cpu|dp|rf|R25[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[23]~11_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(23));

-- Location: LCCOMB_X23_Y20_N6
\mips_cpu|dp|rf|Mux40~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~7_combout\ = (\mips_cpu|dp|rf|Mux40~6_combout\ & (((\mips_cpu|dp|rf|R29\(23))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux40~6_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R25\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~6_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(23),
	datad => \mips_cpu|dp|rf|R25\(23),
	combout => \mips_cpu|dp|rf|Mux40~7_combout\);

-- Location: LCCOMB_X22_Y23_N10
\mips_cpu|dp|rf|Mux40~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~8_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux40~5_combout\) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux40~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux40~5_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux40~7_combout\,
	combout => \mips_cpu|dp|rf|Mux40~8_combout\);

-- Location: LCCOMB_X22_Y23_N28
\mips_cpu|dp|rf|Mux40~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux40~8_combout\ & ((\mips_cpu|dp|rf|Mux40~10_combout\))) # (!\mips_cpu|dp|rf|Mux40~8_combout\ & (\mips_cpu|dp|rf|Mux40~3_combout\)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~3_combout\,
	datab => \mips_cpu|dp|rf|Mux40~10_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux40~8_combout\,
	combout => \mips_cpu|dp|rf|Mux40~11_combout\);

-- Location: LCCOMB_X22_Y23_N30
\mips_cpu|dp|rf|Mux40~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\) # ((\mips_cpu|dp|rf|Mux40~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & 
-- (\mips_cpu|dp|rf|Mux40~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux40~15_combout\,
	datad => \mips_cpu|dp|rf|Mux40~11_combout\,
	combout => \mips_cpu|dp|rf|Mux40~16_combout\);

-- Location: LCCOMB_X22_Y23_N16
\mips_cpu|dp|rf|Mux40~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~19_combout\ = (\mips_cpu|dp|rf|Mux40~16_combout\ & (((\mips_cpu|dp|rf|Mux40~18_combout\) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|rf|Mux40~16_combout\ & (\mips_cpu|dp|rf|Mux40~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~1_combout\,
	datab => \mips_cpu|dp|rf|Mux40~18_combout\,
	datac => \mips_cpu|dp|rf|Mux40~16_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	combout => \mips_cpu|dp|rf|Mux40~19_combout\);

-- Location: LCCOMB_X22_Y23_N6
\mips_cpu|dp|rf|Mux40~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux40~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux40~19_combout\,
	combout => \mips_cpu|dp|rf|Mux40~20_combout\);

-- Location: FF_X22_Y23_N7
\mips_cpu|dp|id_ex|q[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux40~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(117));

-- Location: LCCOMB_X22_Y23_N24
\mips_cpu|dp|fwsrcamux|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux8~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(117)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(63))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(117)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(63),
	datad => \mips_cpu|dp|id_ex|q\(117),
	combout => \mips_cpu|dp|fwsrcamux|Mux8~0_combout\);

-- Location: LCCOMB_X22_Y23_N26
\mips_cpu|dp|fwsrcamux|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux8~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[23]~11_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[23]~11_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux8~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux8~1_combout\);

-- Location: LCCOMB_X14_Y23_N14
\mips_cpu|dp|alu|iadder32|bit23|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux8~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux8~combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux8~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux8~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux8~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit22|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux8~combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\);

-- Location: LCCOMB_X17_Y21_N14
\mips_cpu|dp|pcadd2|y[24]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[24]~44_combout\ = ((\mips_cpu|dp|id_ex|q\(46) $ (\mips_cpu|dp|id_ex|q\(150) $ (!\mips_cpu|dp|pcadd2|y[23]~43\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[24]~45\ = CARRY((\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|id_ex|q\(150)) # (!\mips_cpu|dp|pcadd2|y[23]~43\))) # (!\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|id_ex|q\(150) & !\mips_cpu|dp|pcadd2|y[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(150),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[23]~43\,
	combout => \mips_cpu|dp|pcadd2|y[24]~44_combout\,
	cout => \mips_cpu|dp|pcadd2|y[24]~45\);

-- Location: LCCOMB_X15_Y21_N28
\mips_cpu|dp|pcmux|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux7~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcmux|Mux4~0_combout\))) # 
-- (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|alu|Mux7~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux7~combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	combout => \mips_cpu|dp|pcmux|Mux7~0_combout\);

-- Location: LCCOMB_X15_Y21_N20
\mips_cpu|dp|pcmux|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux7~1_combout\ = (\mips_cpu|dp|pcmux|Mux7~0_combout\ & ((\mips_cpu|dp|pcadd2|y[24]~44_combout\) # ((!\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcmux|Mux7~0_combout\ & (((\mips_cpu|dp|pcadd1|y[24]~44_combout\ & 
-- \mips_cpu|dp|pcreg|q[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[24]~44_combout\,
	datab => \mips_cpu|dp|pcmux|Mux7~0_combout\,
	datac => \mips_cpu|dp|pcadd1|y[24]~44_combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	combout => \mips_cpu|dp|pcmux|Mux7~1_combout\);

-- Location: FF_X15_Y21_N21
\mips_cpu|dp|pcreg|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux7~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(24));

-- Location: LCCOMB_X16_Y21_N14
\mips_cpu|dp|pcadd1|y[24]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[24]~44_combout\ = (\mips_cpu|dp|pcreg|q\(24) & (\mips_cpu|dp|pcadd1|y[23]~43\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(24) & (!\mips_cpu|dp|pcadd1|y[23]~43\ & VCC))
-- \mips_cpu|dp|pcadd1|y[24]~45\ = CARRY((\mips_cpu|dp|pcreg|q\(24) & !\mips_cpu|dp|pcadd1|y[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(24),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[23]~43\,
	combout => \mips_cpu|dp|pcadd1|y[24]~44_combout\,
	cout => \mips_cpu|dp|pcadd1|y[24]~45\);

-- Location: FF_X16_Y21_N15
\mips_cpu|dp|if_id|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[24]~44_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(56));

-- Location: FF_X16_Y18_N13
\mips_cpu|dp|id_ex|q[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(56),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(150));

-- Location: LCCOMB_X16_Y18_N12
\mips_cpu|dp|srcbmux|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux7~0_combout\ = (\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (((\mips_cpu|dp|id_ex|q\(150) & !\mips_cpu|dp|id_ex|q\(3))))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux7~1_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux7~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(150),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y23_N24
\mips_cpu|dp|srcbmux|Mux7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux7~combout\ = (\mips_cpu|dp|srcbmux|Mux7~0_combout\ & ((\mips_cpu|dp|id_ex|q\(46)) # ((!\mips_cpu|dp|srcbmux|Mux14~0_combout\)))) # (!\mips_cpu|dp|srcbmux|Mux7~0_combout\ & (((\mips_cpu|dp|id_ex|q\(38) & 
-- \mips_cpu|dp|srcbmux|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(38),
	datac => \mips_cpu|dp|srcbmux|Mux7~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux7~combout\);

-- Location: LCCOMB_X14_Y23_N0
\mips_cpu|dp|alu|iadder32|bit24|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit24|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux7~1_combout\ $ (\mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux7~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux7~combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit24|sum~combout\);

-- Location: LCCOMB_X14_Y23_N10
\mips_cpu|dp|alu|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~0_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|alu|iadder32|bit24|sum~combout\))))) # 
-- (!\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit24|sum~combout\,
	combout => \mips_cpu|dp|alu|Mux7~0_combout\);

-- Location: LCCOMB_X14_Y23_N18
\mips_cpu|dp|alu|Mux7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~combout\ = (\mips_cpu|dp|alu|Mux7~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux7~1_combout\) # ((\mips_cpu|dp|srcbmux|Mux7~combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|alu|Mux7~0_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux7~1_combout\ & (\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux7~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux7~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux7~combout\,
	combout => \mips_cpu|dp|alu|Mux7~combout\);

-- Location: FF_X14_Y23_N19
\mips_cpu|dp|ex_mem|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux7~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(64));

-- Location: FF_X19_Y15_N13
\mips_cpu|dp|rf|R8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(24));

-- Location: FF_X23_Y14_N29
\mips_cpu|dp|rf|R10[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(24));

-- Location: FF_X20_Y15_N13
\mips_cpu|dp|rf|R9[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(24));

-- Location: FF_X23_Y14_N31
\mips_cpu|dp|rf|R11[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(24));

-- Location: LCCOMB_X20_Y15_N12
\mips_cpu|dp|rf|Mux39~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(24)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R9\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R9\(24),
	datad => \mips_cpu|dp|rf|R11\(24),
	combout => \mips_cpu|dp|rf|Mux39~10_combout\);

-- Location: LCCOMB_X23_Y14_N28
\mips_cpu|dp|rf|Mux39~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux39~10_combout\ & ((\mips_cpu|dp|rf|R10\(24)))) # (!\mips_cpu|dp|rf|Mux39~10_combout\ & (\mips_cpu|dp|rf|R8\(24))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R8\(24),
	datac => \mips_cpu|dp|rf|R10\(24),
	datad => \mips_cpu|dp|rf|Mux39~10_combout\,
	combout => \mips_cpu|dp|rf|Mux39~11_combout\);

-- Location: FF_X27_Y26_N15
\mips_cpu|dp|rf|R4[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(24));

-- Location: FF_X26_Y26_N29
\mips_cpu|dp|rf|R5[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(24));

-- Location: LCCOMB_X26_Y26_N28
\mips_cpu|dp|rf|Mux39~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(24))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(24),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(24),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux39~12_combout\);

-- Location: FF_X27_Y26_N21
\mips_cpu|dp|rf|R6[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(24));

-- Location: FF_X26_Y26_N31
\mips_cpu|dp|rf|R7[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(24));

-- Location: LCCOMB_X27_Y26_N20
\mips_cpu|dp|rf|Mux39~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux39~12_combout\ & (\mips_cpu|dp|rf|R6\(24))) # (!\mips_cpu|dp|rf|Mux39~12_combout\ & ((\mips_cpu|dp|rf|R7\(24)))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux39~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux39~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(24),
	datad => \mips_cpu|dp|rf|R7\(24),
	combout => \mips_cpu|dp|rf|Mux39~13_combout\);

-- Location: FF_X26_Y24_N1
\mips_cpu|dp|rf|R2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(24));

-- Location: FF_X26_Y22_N3
\mips_cpu|dp|rf|R1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(24));

-- Location: LCCOMB_X26_Y24_N0
\mips_cpu|dp|rf|Mux39~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(24))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(24),
	datad => \mips_cpu|dp|rf|R1\(24),
	combout => \mips_cpu|dp|rf|Mux39~14_combout\);

-- Location: FF_X26_Y22_N21
\mips_cpu|dp|rf|R3[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(24));

-- Location: LCCOMB_X22_Y24_N10
\mips_cpu|dp|rf|Mux39~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~15_combout\ = (\mips_cpu|dp|rf|Mux39~14_combout\ & (((\mips_cpu|dp|rf|R3\(24)) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux39~14_combout\ & (\mips_cpu|dp|rf|Mux39~13_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~13_combout\,
	datab => \mips_cpu|dp|rf|Mux39~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(24),
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux39~15_combout\);

-- Location: LCCOMB_X22_Y24_N12
\mips_cpu|dp|rf|Mux39~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\) # ((\mips_cpu|dp|rf|Mux39~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- ((\mips_cpu|dp|rf|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux39~11_combout\,
	datad => \mips_cpu|dp|rf|Mux39~15_combout\,
	combout => \mips_cpu|dp|rf|Mux39~16_combout\);

-- Location: FF_X19_Y18_N31
\mips_cpu|dp|rf|R15[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[24]~10_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(24));

-- Location: FF_X21_Y19_N23
\mips_cpu|dp|rf|R13[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(24));

-- Location: FF_X23_Y16_N1
\mips_cpu|dp|rf|R12[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(24));

-- Location: LCCOMB_X21_Y19_N22
\mips_cpu|dp|rf|Mux39~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(24)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R13\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(24),
	datad => \mips_cpu|dp|rf|R12\(24),
	combout => \mips_cpu|dp|rf|Mux39~17_combout\);

-- Location: FF_X22_Y24_N15
\mips_cpu|dp|rf|R14[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(24));

-- Location: LCCOMB_X22_Y24_N14
\mips_cpu|dp|rf|Mux39~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~18_combout\ = (\mips_cpu|dp|rf|Mux39~17_combout\ & (((\mips_cpu|dp|rf|R14\(24)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux39~17_combout\ & (\mips_cpu|dp|rf|R15\(24) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(24),
	datab => \mips_cpu|dp|rf|Mux39~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(24),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux39~18_combout\);

-- Location: FF_X30_Y25_N11
\mips_cpu|dp|rf|R18[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(24));

-- Location: FF_X29_Y25_N17
\mips_cpu|dp|rf|R26[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(24));

-- Location: LCCOMB_X29_Y25_N16
\mips_cpu|dp|rf|Mux39~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R26\(24)) # (\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R18\(24) & 
-- ((!\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R18\(24),
	datac => \mips_cpu|dp|rf|R26\(24),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux39~7_combout\);

-- Location: FF_X30_Y25_N25
\mips_cpu|dp|rf|R22[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(24));

-- Location: FF_X29_Y25_N19
\mips_cpu|dp|rf|R30[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(24));

-- Location: LCCOMB_X30_Y25_N24
\mips_cpu|dp|rf|Mux39~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~8_combout\ = (\mips_cpu|dp|rf|Mux39~7_combout\ & (((\mips_cpu|dp|rf|R30\(24))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux39~7_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R22\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(24),
	datad => \mips_cpu|dp|rf|R30\(24),
	combout => \mips_cpu|dp|rf|Mux39~8_combout\);

-- Location: FF_X19_Y20_N29
\mips_cpu|dp|rf|R27[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(24));

-- Location: FF_X19_Y20_N31
\mips_cpu|dp|rf|R19[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(24));

-- Location: LCCOMB_X19_Y20_N28
\mips_cpu|dp|rf|Mux39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(24))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(24),
	datad => \mips_cpu|dp|rf|R19\(24),
	combout => \mips_cpu|dp|rf|Mux39~0_combout\);

-- Location: FF_X20_Y20_N25
\mips_cpu|dp|rf|R23[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(24));

-- Location: FF_X20_Y20_N27
\mips_cpu|dp|rf|R31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(24));

-- Location: LCCOMB_X20_Y20_N24
\mips_cpu|dp|rf|Mux39~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux39~0_combout\ & ((\mips_cpu|dp|rf|R31\(24)))) # (!\mips_cpu|dp|rf|Mux39~0_combout\ & (\mips_cpu|dp|rf|R23\(24))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux39~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux39~0_combout\,
	datac => \mips_cpu|dp|rf|R23\(24),
	datad => \mips_cpu|dp|rf|R31\(24),
	combout => \mips_cpu|dp|rf|Mux39~1_combout\);

-- Location: FF_X27_Y17_N21
\mips_cpu|dp|rf|R20[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(24));

-- Location: FF_X27_Y19_N31
\mips_cpu|dp|rf|R16[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(24));

-- Location: LCCOMB_X27_Y17_N20
\mips_cpu|dp|rf|Mux39~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(24))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(24),
	datad => \mips_cpu|dp|rf|R16\(24),
	combout => \mips_cpu|dp|rf|Mux39~2_combout\);

-- Location: FF_X27_Y17_N23
\mips_cpu|dp|rf|R28[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(24));

-- Location: FF_X27_Y19_N29
\mips_cpu|dp|rf|R24[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(24));

-- Location: LCCOMB_X27_Y19_N28
\mips_cpu|dp|rf|Mux39~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~3_combout\ = (\mips_cpu|dp|rf|Mux39~2_combout\ & ((\mips_cpu|dp|rf|R28\(24)) # ((!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux39~2_combout\ & (((\mips_cpu|dp|rf|R24\(24) & \mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~2_combout\,
	datab => \mips_cpu|dp|rf|R28\(24),
	datac => \mips_cpu|dp|rf|R24\(24),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux39~3_combout\);

-- Location: FF_X23_Y20_N9
\mips_cpu|dp|rf|R25[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(24));

-- Location: FF_X23_Y21_N31
\mips_cpu|dp|rf|R17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(24));

-- Location: FF_X23_Y21_N29
\mips_cpu|dp|rf|R21[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(24));

-- Location: LCCOMB_X23_Y21_N30
\mips_cpu|dp|rf|Mux39~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(24)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(24),
	datad => \mips_cpu|dp|rf|R21\(24),
	combout => \mips_cpu|dp|rf|Mux39~4_combout\);

-- Location: FF_X23_Y20_N27
\mips_cpu|dp|rf|R29[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[24]~10_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(24));

-- Location: LCCOMB_X23_Y20_N26
\mips_cpu|dp|rf|Mux39~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~5_combout\ = (\mips_cpu|dp|rf|Mux39~4_combout\ & (((\mips_cpu|dp|rf|R29\(24)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux39~4_combout\ & (\mips_cpu|dp|rf|R25\(24) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(24),
	datab => \mips_cpu|dp|rf|Mux39~4_combout\,
	datac => \mips_cpu|dp|rf|R29\(24),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux39~5_combout\);

-- Location: LCCOMB_X22_Y24_N22
\mips_cpu|dp|rf|Mux39~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux39~3_combout\)) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux39~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux39~3_combout\,
	datad => \mips_cpu|dp|rf|Mux39~5_combout\,
	combout => \mips_cpu|dp|rf|Mux39~6_combout\);

-- Location: LCCOMB_X22_Y24_N24
\mips_cpu|dp|rf|Mux39~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~9_combout\ = (\mips_cpu|dp|rf|Mux39~6_combout\ & ((\mips_cpu|dp|rf|Mux39~8_combout\) # ((!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux39~6_combout\ & (((\mips_cpu|dp|rf|Mux39~1_combout\ & 
-- \mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~8_combout\,
	datab => \mips_cpu|dp|rf|Mux39~1_combout\,
	datac => \mips_cpu|dp|rf|Mux39~6_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux39~9_combout\);

-- Location: LCCOMB_X22_Y24_N6
\mips_cpu|dp|rf|Mux39~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~19_combout\ = (\mips_cpu|dp|rf|Mux39~16_combout\ & (((\mips_cpu|dp|rf|Mux39~18_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\))) # (!\mips_cpu|dp|rf|Mux39~16_combout\ & (\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- ((\mips_cpu|dp|rf|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux39~18_combout\,
	datad => \mips_cpu|dp|rf|Mux39~9_combout\,
	combout => \mips_cpu|dp|rf|Mux39~19_combout\);

-- Location: LCCOMB_X22_Y24_N0
\mips_cpu|dp|rf|Mux39~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux39~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux39~19_combout\,
	combout => \mips_cpu|dp|rf|Mux39~20_combout\);

-- Location: FF_X22_Y24_N1
\mips_cpu|dp|id_ex|q[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux39~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(118));

-- Location: LCCOMB_X22_Y24_N2
\mips_cpu|dp|fwsrcamux|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux7~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(118)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(64))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(118)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(64),
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(118),
	combout => \mips_cpu|dp|fwsrcamux|Mux7~0_combout\);

-- Location: LCCOMB_X22_Y24_N28
\mips_cpu|dp|fwsrcamux|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux7~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[24]~10_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[24]~10_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux7~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux7~1_combout\);

-- Location: LCCOMB_X14_Y23_N16
\mips_cpu|dp|alu|iadder32|bit24|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux7~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux7~combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux7~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux7~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux7~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit23|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux7~combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\);

-- Location: FF_X14_Y23_N25
\mips_cpu|dp|ex_mem|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux6~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(65));

-- Location: FF_X24_Y18_N19
\mips_cpu|dp|rf|R15[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[25]~9_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(25));

-- Location: FF_X22_Y18_N31
\mips_cpu|dp|rf|R13[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(25));

-- Location: LCCOMB_X22_Y18_N30
\mips_cpu|dp|rf|Mux38~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R15\(25))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R13\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(25),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(25),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux38~17_combout\);

-- Location: FF_X22_Y18_N13
\mips_cpu|dp|rf|R14[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(25));

-- Location: FF_X23_Y16_N7
\mips_cpu|dp|rf|R12[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(25));

-- Location: LCCOMB_X22_Y18_N12
\mips_cpu|dp|rf|Mux38~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~18_combout\ = (\mips_cpu|dp|rf|Mux38~17_combout\ & (((\mips_cpu|dp|rf|R14\(25))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux38~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R12\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(25),
	datad => \mips_cpu|dp|rf|R12\(25),
	combout => \mips_cpu|dp|rf|Mux38~18_combout\);

-- Location: FF_X23_Y14_N27
\mips_cpu|dp|rf|R11[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(25));

-- Location: FF_X23_Y14_N25
\mips_cpu|dp|rf|R10[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(25));

-- Location: FF_X22_Y14_N27
\mips_cpu|dp|rf|R9[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(25));

-- Location: FF_X19_Y15_N19
\mips_cpu|dp|rf|R8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(25));

-- Location: LCCOMB_X22_Y14_N26
\mips_cpu|dp|rf|Mux38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(25)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(25),
	datad => \mips_cpu|dp|rf|R8\(25),
	combout => \mips_cpu|dp|rf|Mux38~0_combout\);

-- Location: LCCOMB_X23_Y14_N24
\mips_cpu|dp|rf|Mux38~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~1_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux38~0_combout\ & ((\mips_cpu|dp|rf|R10\(25)))) # (!\mips_cpu|dp|rf|Mux38~0_combout\ & (\mips_cpu|dp|rf|R11\(25))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(25),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(25),
	datad => \mips_cpu|dp|rf|Mux38~0_combout\,
	combout => \mips_cpu|dp|rf|Mux38~1_combout\);

-- Location: FF_X26_Y20_N23
\mips_cpu|dp|rf|R3[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(25));

-- Location: FF_X26_Y20_N5
\mips_cpu|dp|rf|R2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(25));

-- Location: FF_X26_Y26_N17
\mips_cpu|dp|rf|R5[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(25));

-- Location: FF_X26_Y26_N3
\mips_cpu|dp|rf|R7[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(25));

-- Location: LCCOMB_X26_Y26_N16
\mips_cpu|dp|rf|Mux38~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(25)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R5\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(25),
	datad => \mips_cpu|dp|rf|R7\(25),
	combout => \mips_cpu|dp|rf|Mux38~12_combout\);

-- Location: FF_X22_Y26_N15
\mips_cpu|dp|rf|R4[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(25));

-- Location: FF_X22_Y26_N21
\mips_cpu|dp|rf|R6[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(25));

-- Location: LCCOMB_X22_Y26_N20
\mips_cpu|dp|rf|Mux38~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~13_combout\ = (\mips_cpu|dp|rf|Mux38~12_combout\ & (((\mips_cpu|dp|rf|R6\(25)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux38~12_combout\ & (\mips_cpu|dp|rf|R4\(25) & ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~12_combout\,
	datab => \mips_cpu|dp|rf|R4\(25),
	datac => \mips_cpu|dp|rf|R6\(25),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux38~13_combout\);

-- Location: FF_X27_Y21_N29
\mips_cpu|dp|rf|R1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(25));

-- Location: LCCOMB_X27_Y21_N16
\mips_cpu|dp|rf|Mux38~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux38~13_combout\) # ((\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- \mips_cpu|dp|rf|R1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|R1\(25),
	combout => \mips_cpu|dp|rf|Mux38~14_combout\);

-- Location: LCCOMB_X26_Y20_N4
\mips_cpu|dp|rf|Mux38~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux38~14_combout\ & (\mips_cpu|dp|rf|R3\(25))) # (!\mips_cpu|dp|rf|Mux38~14_combout\ & ((\mips_cpu|dp|rf|R2\(25)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R3\(25),
	datac => \mips_cpu|dp|rf|R2\(25),
	datad => \mips_cpu|dp|rf|Mux38~14_combout\,
	combout => \mips_cpu|dp|rf|Mux38~15_combout\);

-- Location: FF_X23_Y20_N5
\mips_cpu|dp|rf|R25[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(25));

-- Location: FF_X23_Y20_N31
\mips_cpu|dp|rf|R29[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(25));

-- Location: FF_X23_Y21_N19
\mips_cpu|dp|rf|R17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(25));

-- Location: FF_X23_Y21_N17
\mips_cpu|dp|rf|R21[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(25));

-- Location: LCCOMB_X23_Y21_N18
\mips_cpu|dp|rf|Mux38~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(25)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(25),
	datad => \mips_cpu|dp|rf|R21\(25),
	combout => \mips_cpu|dp|rf|Mux38~6_combout\);

-- Location: LCCOMB_X23_Y20_N30
\mips_cpu|dp|rf|Mux38~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux38~6_combout\ & ((\mips_cpu|dp|rf|R29\(25)))) # (!\mips_cpu|dp|rf|Mux38~6_combout\ & (\mips_cpu|dp|rf|R25\(25))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(25),
	datac => \mips_cpu|dp|rf|R29\(25),
	datad => \mips_cpu|dp|rf|Mux38~6_combout\,
	combout => \mips_cpu|dp|rf|Mux38~7_combout\);

-- Location: FF_X30_Y18_N13
\mips_cpu|dp|rf|R23[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(25));

-- Location: FF_X29_Y18_N13
\mips_cpu|dp|rf|R27[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(25));

-- Location: FF_X29_Y18_N7
\mips_cpu|dp|rf|R19[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(25));

-- Location: LCCOMB_X29_Y18_N6
\mips_cpu|dp|rf|Mux38~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(25))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(25),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R19\(25),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux38~4_combout\);

-- Location: FF_X30_Y18_N31
\mips_cpu|dp|rf|R31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(25));

-- Location: LCCOMB_X30_Y18_N30
\mips_cpu|dp|rf|Mux38~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~5_combout\ = (\mips_cpu|dp|rf|Mux38~4_combout\ & (((\mips_cpu|dp|rf|R31\(25)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux38~4_combout\ & (\mips_cpu|dp|rf|R23\(25) & ((\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(25),
	datab => \mips_cpu|dp|rf|Mux38~4_combout\,
	datac => \mips_cpu|dp|rf|R31\(25),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux38~5_combout\);

-- Location: LCCOMB_X28_Y17_N22
\mips_cpu|dp|rf|Mux38~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~8_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|Mux38~5_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux38~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux38~7_combout\,
	datad => \mips_cpu|dp|rf|Mux38~5_combout\,
	combout => \mips_cpu|dp|rf|Mux38~8_combout\);

-- Location: FF_X20_Y25_N29
\mips_cpu|dp|rf|R22[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(25));

-- Location: FF_X19_Y25_N11
\mips_cpu|dp|rf|R30[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(25));

-- Location: FF_X19_Y25_N17
\mips_cpu|dp|rf|R26[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(25));

-- Location: FF_X20_Y25_N7
\mips_cpu|dp|rf|R18[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(25));

-- Location: LCCOMB_X20_Y25_N6
\mips_cpu|dp|rf|Mux38~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(25))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(25),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(25),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux38~9_combout\);

-- Location: LCCOMB_X19_Y25_N10
\mips_cpu|dp|rf|Mux38~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux38~9_combout\ & ((\mips_cpu|dp|rf|R30\(25)))) # (!\mips_cpu|dp|rf|Mux38~9_combout\ & (\mips_cpu|dp|rf|R22\(25))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(25),
	datac => \mips_cpu|dp|rf|R30\(25),
	datad => \mips_cpu|dp|rf|Mux38~9_combout\,
	combout => \mips_cpu|dp|rf|Mux38~10_combout\);

-- Location: FF_X27_Y17_N9
\mips_cpu|dp|rf|R20[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(25));

-- Location: FF_X28_Y17_N17
\mips_cpu|dp|rf|R16[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(25));

-- Location: LCCOMB_X27_Y17_N8
\mips_cpu|dp|rf|Mux38~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(25))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(25),
	datad => \mips_cpu|dp|rf|R16\(25),
	combout => \mips_cpu|dp|rf|Mux38~2_combout\);

-- Location: FF_X28_Y17_N7
\mips_cpu|dp|rf|R24[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(25));

-- Location: FF_X27_Y17_N3
\mips_cpu|dp|rf|R28[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[25]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(25));

-- Location: LCCOMB_X28_Y17_N6
\mips_cpu|dp|rf|Mux38~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~3_combout\ = (\mips_cpu|dp|rf|Mux38~2_combout\ & (((\mips_cpu|dp|rf|R28\(25))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux38~2_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R24\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(25),
	datad => \mips_cpu|dp|rf|R28\(25),
	combout => \mips_cpu|dp|rf|Mux38~3_combout\);

-- Location: LCCOMB_X28_Y17_N8
\mips_cpu|dp|rf|Mux38~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~11_combout\ = (\mips_cpu|dp|rf|Mux38~8_combout\ & (((\mips_cpu|dp|rf|Mux38~10_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux38~8_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|Mux38~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~8_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux38~10_combout\,
	datad => \mips_cpu|dp|rf|Mux38~3_combout\,
	combout => \mips_cpu|dp|rf|Mux38~11_combout\);

-- Location: LCCOMB_X24_Y18_N10
\mips_cpu|dp|rf|Mux38~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux38~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux38~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|rf|Mux38~15_combout\,
	datac => \mips_cpu|dp|rf|Mux38~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux38~16_combout\);

-- Location: LCCOMB_X24_Y18_N12
\mips_cpu|dp|rf|Mux38~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux38~16_combout\ & (\mips_cpu|dp|rf|Mux38~18_combout\)) # (!\mips_cpu|dp|rf|Mux38~16_combout\ & ((\mips_cpu|dp|rf|Mux38~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|rf|Mux38~18_combout\,
	datac => \mips_cpu|dp|rf|Mux38~1_combout\,
	datad => \mips_cpu|dp|rf|Mux38~16_combout\,
	combout => \mips_cpu|dp|rf|Mux38~19_combout\);

-- Location: LCCOMB_X24_Y18_N14
\mips_cpu|dp|rf|Mux38~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux38~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux38~19_combout\,
	combout => \mips_cpu|dp|rf|Mux38~20_combout\);

-- Location: FF_X24_Y18_N15
\mips_cpu|dp|id_ex|q[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux38~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(119));

-- Location: LCCOMB_X24_Y18_N16
\mips_cpu|dp|fwsrcamux|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux6~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (((\mips_cpu|dp|id_ex|q\(119))))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|ex_mem|q\(65))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|id_ex|q\(119))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(65),
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(119),
	combout => \mips_cpu|dp|fwsrcamux|Mux6~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\mips_cpu|dp|fwsrcamux|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux6~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[25]~9_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[25]~9_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux6~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y23_N28
\mips_cpu|dp|alu|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~5_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux6~1_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|Mux6~5_combout\);

-- Location: LCCOMB_X14_Y23_N6
\mips_cpu|dp|alu|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~6_combout\ = \mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux6~combout\ $ (\mips_cpu|dp|alu|Mux6~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux6~combout\,
	datad => \mips_cpu|dp|alu|Mux6~5_combout\,
	combout => \mips_cpu|dp|alu|Mux6~6_combout\);

-- Location: LCCOMB_X14_Y23_N20
\mips_cpu|dp|alu|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~7_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux6~5_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & ((\mips_cpu|dp|alu|Mux6~5_combout\) 
-- # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux6~5_combout\,
	combout => \mips_cpu|dp|alu|Mux6~7_combout\);

-- Location: LCCOMB_X14_Y23_N30
\mips_cpu|dp|alu|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~8_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux6~7_combout\ & ((\mips_cpu|dp|alu|Mux6~6_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~6_combout\,
	datab => \mips_cpu|dp|alu|Mux6~7_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux6~8_combout\);

-- Location: LCCOMB_X14_Y23_N24
\mips_cpu|dp|alu|Mux6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|srcbmux|Mux6~combout\ & ((\mips_cpu|dp|alu|Mux6~8_combout\) # (\mips_cpu|dp|fwsrcamux|Mux6~1_combout\))) # (!\mips_cpu|dp|srcbmux|Mux6~combout\ & 
-- (\mips_cpu|dp|alu|Mux6~8_combout\ & \mips_cpu|dp|fwsrcamux|Mux6~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (((\mips_cpu|dp|alu|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux6~combout\,
	datac => \mips_cpu|dp|alu|Mux6~8_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux6~1_combout\,
	combout => \mips_cpu|dp|alu|Mux6~combout\);

-- Location: LCCOMB_X15_Y21_N18
\mips_cpu|dp|pcmux|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux6~0_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|pcreg|q[29]~1_combout\)) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcadd1|y[25]~46_combout\))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|alu|Mux6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~combout\,
	datad => \mips_cpu|dp|pcadd1|y[25]~46_combout\,
	combout => \mips_cpu|dp|pcmux|Mux6~0_combout\);

-- Location: LCCOMB_X17_Y21_N16
\mips_cpu|dp|pcadd2|y[25]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[25]~46_combout\ = (\mips_cpu|dp|id_ex|q\(151) & ((\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|pcadd2|y[24]~45\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[24]~45\)))) # (!\mips_cpu|dp|id_ex|q\(151) & 
-- ((\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[24]~45\)) # (!\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|pcadd2|y[24]~45\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[25]~47\ = CARRY((\mips_cpu|dp|id_ex|q\(151) & (!\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[24]~45\)) # (!\mips_cpu|dp|id_ex|q\(151) & ((!\mips_cpu|dp|pcadd2|y[24]~45\) # (!\mips_cpu|dp|id_ex|q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(151),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[24]~45\,
	combout => \mips_cpu|dp|pcadd2|y[25]~46_combout\,
	cout => \mips_cpu|dp|pcadd2|y[25]~47\);

-- Location: LCCOMB_X15_Y21_N26
\mips_cpu|dp|pcmux|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux6~1_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcmux|Mux6~0_combout\ & ((\mips_cpu|dp|pcadd2|y[25]~46_combout\))) # (!\mips_cpu|dp|pcmux|Mux6~0_combout\ & (\mips_cpu|dp|pcmux|Mux4~0_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|pcmux|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|pcmux|Mux6~0_combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|pcadd2|y[25]~46_combout\,
	combout => \mips_cpu|dp|pcmux|Mux6~1_combout\);

-- Location: FF_X15_Y21_N27
\mips_cpu|dp|pcreg|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux6~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(25));

-- Location: LCCOMB_X16_Y21_N16
\mips_cpu|dp|pcadd1|y[25]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[25]~46_combout\ = (\mips_cpu|dp|pcreg|q\(25) & (!\mips_cpu|dp|pcadd1|y[24]~45\)) # (!\mips_cpu|dp|pcreg|q\(25) & ((\mips_cpu|dp|pcadd1|y[24]~45\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[25]~47\ = CARRY((!\mips_cpu|dp|pcadd1|y[24]~45\) # (!\mips_cpu|dp|pcreg|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(25),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[24]~45\,
	combout => \mips_cpu|dp|pcadd1|y[25]~46_combout\,
	cout => \mips_cpu|dp|pcadd1|y[25]~47\);

-- Location: FF_X16_Y21_N17
\mips_cpu|dp|if_id|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[25]~46_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(57));

-- Location: FF_X16_Y20_N11
\mips_cpu|dp|id_ex|q[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(57),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(151));

-- Location: LCCOMB_X16_Y20_N10
\mips_cpu|dp|srcbmux|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux6~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (((!\mips_cpu|dp|srcbmux|Mux14~1_combout\)))) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|id_ex|q\(151)))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux6~1_combout\,
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(151),
	datad => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux6~0_combout\);

-- Location: LCCOMB_X16_Y20_N14
\mips_cpu|dp|srcbmux|Mux6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux6~combout\ = (\mips_cpu|dp|srcbmux|Mux6~0_combout\ & (((\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux14~0_combout\))) # (!\mips_cpu|dp|srcbmux|Mux6~0_combout\ & (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & 
-- ((\mips_cpu|dp|id_ex|q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux6~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(46),
	datad => \mips_cpu|dp|id_ex|q\(39),
	combout => \mips_cpu|dp|srcbmux|Mux6~combout\);

-- Location: LCCOMB_X14_Y23_N26
\mips_cpu|dp|alu|iadder32|bit25|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux6~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux6~combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux6~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux6~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux6~combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux6~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit24|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\);

-- Location: LCCOMB_X14_Y18_N2
\Timer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~6_combout\ = (\mips_cpu|dp|ex_mem|q\(34)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(34),
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~6_combout\);

-- Location: FF_X14_Y18_N3
\Timer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~6_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(26));

-- Location: LCCOMB_X14_Y18_N18
\mips_cpu|dp|mem_wb|q[65]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[65]~8_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(26)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(26),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(26),
	combout => \mips_cpu|dp|mem_wb|q[65]~8_combout\);

-- Location: LCCOMB_X14_Y18_N16
\Timer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~5_combout\ = (\mips_cpu|dp|ex_mem|q\(35)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(35),
	combout => \Timer|CompareR~5_combout\);

-- Location: FF_X14_Y18_N17
\Timer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~5_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(27));

-- Location: LCCOMB_X14_Y18_N24
\mips_cpu|dp|mem_wb|q[66]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[66]~7_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(27)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CounterR\(27),
	datad => \Timer|CompareR\(27),
	combout => \mips_cpu|dp|mem_wb|q[66]~7_combout\);

-- Location: M9K_X13_Y19_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000261626046260A26046060A26046260A26046260A26046260A26046260A26046260A26046260A26046260A26046260A066AF616300261660060660666163040B40662060B0E6620604606660600220463621663042E",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: FF_X14_Y18_N25
\mips_cpu|dp|mem_wb|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[66]~7_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(27),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(66));

-- Location: FF_X16_Y19_N21
\mips_cpu|dp|rf|R15[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[27]~7_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(27));

-- Location: FF_X23_Y17_N7
\mips_cpu|dp|rf|R13[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(27));

-- Location: LCCOMB_X23_Y17_N6
\mips_cpu|dp|rf|Mux36~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R15\(27)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R13\(27) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(27),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(27),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux36~17_combout\);

-- Location: FF_X26_Y17_N11
\mips_cpu|dp|rf|R14[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(27));

-- Location: FF_X23_Y17_N25
\mips_cpu|dp|rf|R12[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(27));

-- Location: LCCOMB_X26_Y17_N10
\mips_cpu|dp|rf|Mux36~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~18_combout\ = (\mips_cpu|dp|rf|Mux36~17_combout\ & (((\mips_cpu|dp|rf|R14\(27))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux36~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R12\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(27),
	datad => \mips_cpu|dp|rf|R12\(27),
	combout => \mips_cpu|dp|rf|Mux36~18_combout\);

-- Location: FF_X20_Y15_N3
\mips_cpu|dp|rf|R9[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(27));

-- Location: FF_X19_Y15_N17
\mips_cpu|dp|rf|R8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(27));

-- Location: LCCOMB_X20_Y15_N2
\mips_cpu|dp|rf|Mux36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R8\(27))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|R9\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R9\(27),
	datad => \mips_cpu|dp|rf|R8\(27),
	combout => \mips_cpu|dp|rf|Mux36~0_combout\);

-- Location: FF_X23_Y14_N9
\mips_cpu|dp|rf|R10[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(27));

-- Location: FF_X23_Y14_N19
\mips_cpu|dp|rf|R11[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(27));

-- Location: LCCOMB_X23_Y14_N8
\mips_cpu|dp|rf|Mux36~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~1_combout\ = (\mips_cpu|dp|rf|Mux36~0_combout\ & (((\mips_cpu|dp|rf|R10\(27))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux36~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(27),
	datad => \mips_cpu|dp|rf|R11\(27),
	combout => \mips_cpu|dp|rf|Mux36~1_combout\);

-- Location: FF_X20_Y25_N17
\mips_cpu|dp|rf|R22[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(27));

-- Location: FF_X21_Y25_N19
\mips_cpu|dp|rf|R30[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(27));

-- Location: FF_X16_Y25_N17
\mips_cpu|dp|rf|R26[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(27));

-- Location: FF_X20_Y25_N3
\mips_cpu|dp|rf|R18[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(27));

-- Location: LCCOMB_X20_Y25_N2
\mips_cpu|dp|rf|Mux36~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(27))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(27),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(27),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux36~9_combout\);

-- Location: LCCOMB_X21_Y25_N18
\mips_cpu|dp|rf|Mux36~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux36~9_combout\ & ((\mips_cpu|dp|rf|R30\(27)))) # (!\mips_cpu|dp|rf|Mux36~9_combout\ & (\mips_cpu|dp|rf|R22\(27))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(27),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R30\(27),
	datad => \mips_cpu|dp|rf|Mux36~9_combout\,
	combout => \mips_cpu|dp|rf|Mux36~10_combout\);

-- Location: FF_X29_Y18_N3
\mips_cpu|dp|rf|R19[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(27));

-- Location: FF_X29_Y18_N17
\mips_cpu|dp|rf|R27[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(27));

-- Location: LCCOMB_X29_Y18_N2
\mips_cpu|dp|rf|Mux36~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(27)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(27),
	datad => \mips_cpu|dp|rf|R27\(27),
	combout => \mips_cpu|dp|rf|Mux36~4_combout\);

-- Location: FF_X30_Y18_N11
\mips_cpu|dp|rf|R31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(27));

-- Location: FF_X30_Y18_N25
\mips_cpu|dp|rf|R23[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(27));

-- Location: LCCOMB_X30_Y18_N10
\mips_cpu|dp|rf|Mux36~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~5_combout\ = (\mips_cpu|dp|rf|Mux36~4_combout\ & (((\mips_cpu|dp|rf|R31\(27))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux36~4_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R23\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~4_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(27),
	datad => \mips_cpu|dp|rf|R23\(27),
	combout => \mips_cpu|dp|rf|Mux36~5_combout\);

-- Location: FF_X23_Y21_N27
\mips_cpu|dp|rf|R17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(27));

-- Location: FF_X23_Y21_N1
\mips_cpu|dp|rf|R21[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(27));

-- Location: LCCOMB_X23_Y21_N26
\mips_cpu|dp|rf|Mux36~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(27)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(27),
	datad => \mips_cpu|dp|rf|R21\(27),
	combout => \mips_cpu|dp|rf|Mux36~6_combout\);

-- Location: FF_X24_Y21_N5
\mips_cpu|dp|rf|R25[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(27));

-- Location: FF_X24_Y21_N15
\mips_cpu|dp|rf|R29[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(27));

-- Location: LCCOMB_X24_Y21_N14
\mips_cpu|dp|rf|Mux36~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~7_combout\ = (\mips_cpu|dp|rf|Mux36~6_combout\ & (((\mips_cpu|dp|rf|R29\(27)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux36~6_combout\ & (\mips_cpu|dp|rf|R25\(27) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~6_combout\,
	datab => \mips_cpu|dp|rf|R25\(27),
	datac => \mips_cpu|dp|rf|R29\(27),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux36~7_combout\);

-- Location: LCCOMB_X26_Y17_N24
\mips_cpu|dp|rf|Mux36~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux36~5_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux36~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~5_combout\,
	datab => \mips_cpu|dp|rf|Mux36~7_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux36~8_combout\);

-- Location: FF_X27_Y17_N19
\mips_cpu|dp|rf|R28[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(27));

-- Location: FF_X26_Y17_N1
\mips_cpu|dp|rf|R24[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(27));

-- Location: FF_X27_Y17_N25
\mips_cpu|dp|rf|R20[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(27));

-- Location: FF_X28_Y17_N29
\mips_cpu|dp|rf|R16[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(27));

-- Location: LCCOMB_X27_Y17_N24
\mips_cpu|dp|rf|Mux36~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(27))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(27),
	datad => \mips_cpu|dp|rf|R16\(27),
	combout => \mips_cpu|dp|rf|Mux36~2_combout\);

-- Location: LCCOMB_X26_Y17_N0
\mips_cpu|dp|rf|Mux36~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux36~2_combout\ & (\mips_cpu|dp|rf|R28\(27))) # (!\mips_cpu|dp|rf|Mux36~2_combout\ & ((\mips_cpu|dp|rf|R24\(27)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(27),
	datac => \mips_cpu|dp|rf|R24\(27),
	datad => \mips_cpu|dp|rf|Mux36~2_combout\,
	combout => \mips_cpu|dp|rf|Mux36~3_combout\);

-- Location: LCCOMB_X26_Y17_N26
\mips_cpu|dp|rf|Mux36~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~11_combout\ = (\mips_cpu|dp|rf|Mux36~8_combout\ & ((\mips_cpu|dp|rf|Mux36~10_combout\) # ((!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux36~8_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux36~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~10_combout\,
	datab => \mips_cpu|dp|rf|Mux36~8_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux36~3_combout\,
	combout => \mips_cpu|dp|rf|Mux36~11_combout\);

-- Location: FF_X26_Y26_N11
\mips_cpu|dp|rf|R7[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(27));

-- Location: FF_X26_Y26_N25
\mips_cpu|dp|rf|R5[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(27));

-- Location: LCCOMB_X26_Y26_N24
\mips_cpu|dp|rf|Mux36~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(27)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(27) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(27),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(27),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux36~12_combout\);

-- Location: FF_X22_Y26_N17
\mips_cpu|dp|rf|R6[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(27));

-- Location: FF_X22_Y26_N19
\mips_cpu|dp|rf|R4[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(27));

-- Location: LCCOMB_X22_Y26_N16
\mips_cpu|dp|rf|Mux36~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~13_combout\ = (\mips_cpu|dp|rf|Mux36~12_combout\ & (((\mips_cpu|dp|rf|R6\(27))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux36~12_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~12_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(27),
	datad => \mips_cpu|dp|rf|R4\(27),
	combout => \mips_cpu|dp|rf|Mux36~13_combout\);

-- Location: FF_X23_Y24_N25
\mips_cpu|dp|rf|R1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(27));

-- Location: LCCOMB_X23_Y24_N20
\mips_cpu|dp|rf|Mux36~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux36~13_combout\) # ((\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- \mips_cpu|dp|rf|R1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux36~13_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|R1\(27),
	combout => \mips_cpu|dp|rf|Mux36~14_combout\);

-- Location: FF_X26_Y21_N7
\mips_cpu|dp|rf|R2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(27));

-- Location: FF_X26_Y22_N9
\mips_cpu|dp|rf|R3[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[27]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(27));

-- Location: LCCOMB_X26_Y21_N6
\mips_cpu|dp|rf|Mux36~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux36~14_combout\ & ((\mips_cpu|dp|rf|R3\(27)))) # (!\mips_cpu|dp|rf|Mux36~14_combout\ & (\mips_cpu|dp|rf|R2\(27))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (\mips_cpu|dp|rf|Mux36~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|Mux36~14_combout\,
	datac => \mips_cpu|dp|rf|R2\(27),
	datad => \mips_cpu|dp|rf|R3\(27),
	combout => \mips_cpu|dp|rf|Mux36~15_combout\);

-- Location: LCCOMB_X26_Y17_N28
\mips_cpu|dp|rf|Mux36~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux36~11_combout\) # ((\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~8_combout\ & 
-- \mips_cpu|dp|rf|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux36~15_combout\,
	combout => \mips_cpu|dp|rf|Mux36~16_combout\);

-- Location: LCCOMB_X26_Y17_N22
\mips_cpu|dp|rf|Mux36~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux36~16_combout\ & (\mips_cpu|dp|rf|Mux36~18_combout\)) # (!\mips_cpu|dp|rf|Mux36~16_combout\ & ((\mips_cpu|dp|rf|Mux36~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~18_combout\,
	datab => \mips_cpu|dp|rf|Mux36~1_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux36~16_combout\,
	combout => \mips_cpu|dp|rf|Mux36~19_combout\);

-- Location: LCCOMB_X19_Y19_N6
\mips_cpu|dp|rf|Mux36~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~20_combout\ = (\mips_cpu|dp|rf|Mux36~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux36~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux36~20_combout\);

-- Location: FF_X19_Y19_N7
\mips_cpu|dp|id_ex|q[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux36~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(121));

-- Location: LCCOMB_X16_Y19_N6
\mips_cpu|dp|fwsrcamux|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux4~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(121)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(67))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(121)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(67),
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(121),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux4~0_combout\);

-- Location: LCCOMB_X15_Y20_N20
\mips_cpu|dp|fwsrcamux|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux4~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[27]~7_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[27]~7_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux4~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux4~1_combout\);

-- Location: LCCOMB_X17_Y21_N18
\mips_cpu|dp|pcadd2|y[26]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[26]~48_combout\ = ((\mips_cpu|dp|id_ex|q\(152) $ (\mips_cpu|dp|id_ex|q\(46) $ (!\mips_cpu|dp|pcadd2|y[25]~47\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[26]~49\ = CARRY((\mips_cpu|dp|id_ex|q\(152) & ((\mips_cpu|dp|id_ex|q\(46)) # (!\mips_cpu|dp|pcadd2|y[25]~47\))) # (!\mips_cpu|dp|id_ex|q\(152) & (\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(152),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[25]~47\,
	combout => \mips_cpu|dp|pcadd2|y[26]~48_combout\,
	cout => \mips_cpu|dp|pcadd2|y[26]~49\);

-- Location: LCCOMB_X15_Y21_N0
\mips_cpu|dp|pcmux|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux5~0_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & (((\mips_cpu|dp|pcmux|Mux4~0_combout\) # (\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & (\mips_cpu|dp|alu|Mux5~combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|alu|Mux5~combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	combout => \mips_cpu|dp|pcmux|Mux5~0_combout\);

-- Location: LCCOMB_X15_Y22_N8
\mips_cpu|dp|pcmux|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux5~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux5~0_combout\ & ((\mips_cpu|dp|pcadd2|y[26]~48_combout\))) # (!\mips_cpu|dp|pcmux|Mux5~0_combout\ & (\mips_cpu|dp|pcadd1|y[26]~48_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[26]~48_combout\,
	datac => \mips_cpu|dp|pcadd2|y[26]~48_combout\,
	datad => \mips_cpu|dp|pcmux|Mux5~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux5~1_combout\);

-- Location: FF_X15_Y22_N9
\mips_cpu|dp|pcreg|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux5~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(26));

-- Location: LCCOMB_X16_Y21_N18
\mips_cpu|dp|pcadd1|y[26]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[26]~48_combout\ = (\mips_cpu|dp|pcreg|q\(26) & (\mips_cpu|dp|pcadd1|y[25]~47\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(26) & (!\mips_cpu|dp|pcadd1|y[25]~47\ & VCC))
-- \mips_cpu|dp|pcadd1|y[26]~49\ = CARRY((\mips_cpu|dp|pcreg|q\(26) & !\mips_cpu|dp|pcadd1|y[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(26),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[25]~47\,
	combout => \mips_cpu|dp|pcadd1|y[26]~48_combout\,
	cout => \mips_cpu|dp|pcadd1|y[26]~49\);

-- Location: FF_X16_Y21_N19
\mips_cpu|dp|if_id|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[26]~48_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(58));

-- Location: FF_X17_Y17_N21
\mips_cpu|dp|id_ex|q[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(58),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(152));

-- Location: LCCOMB_X17_Y21_N20
\mips_cpu|dp|pcadd2|y[27]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[27]~50_combout\ = (\mips_cpu|dp|id_ex|q\(153) & ((\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|pcadd2|y[26]~49\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[26]~49\)))) # (!\mips_cpu|dp|id_ex|q\(153) & 
-- ((\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|pcadd2|y[26]~49\)) # (!\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|pcadd2|y[26]~49\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[27]~51\ = CARRY((\mips_cpu|dp|id_ex|q\(153) & (!\mips_cpu|dp|id_ex|q\(46) & !\mips_cpu|dp|pcadd2|y[26]~49\)) # (!\mips_cpu|dp|id_ex|q\(153) & ((!\mips_cpu|dp|pcadd2|y[26]~49\) # (!\mips_cpu|dp|id_ex|q\(46)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(153),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[26]~49\,
	combout => \mips_cpu|dp|pcadd2|y[27]~50_combout\,
	cout => \mips_cpu|dp|pcadd2|y[27]~51\);

-- Location: LCCOMB_X15_Y21_N30
\mips_cpu|dp|pcmux|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux4~1_combout\ = (\mips_cpu|dp|pcreg|q[21]~3_combout\ & (((\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcadd1|y[27]~50_combout\))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|alu|Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	datab => \mips_cpu|dp|alu|Mux4~combout\,
	datac => \mips_cpu|dp|pcadd1|y[27]~50_combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	combout => \mips_cpu|dp|pcmux|Mux4~1_combout\);

-- Location: LCCOMB_X15_Y21_N16
\mips_cpu|dp|pcmux|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux4~2_combout\ = (\mips_cpu|dp|pcmux|Mux4~1_combout\ & (((\mips_cpu|dp|pcadd2|y[27]~50_combout\) # (!\mips_cpu|dp|pcreg|q[21]~3_combout\)))) # (!\mips_cpu|dp|pcmux|Mux4~1_combout\ & (\mips_cpu|dp|pcmux|Mux4~0_combout\ & 
-- ((\mips_cpu|dp|pcreg|q[21]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux4~0_combout\,
	datab => \mips_cpu|dp|pcadd2|y[27]~50_combout\,
	datac => \mips_cpu|dp|pcmux|Mux4~1_combout\,
	datad => \mips_cpu|dp|pcreg|q[21]~3_combout\,
	combout => \mips_cpu|dp|pcmux|Mux4~2_combout\);

-- Location: FF_X15_Y21_N17
\mips_cpu|dp|pcreg|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux4~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(27));

-- Location: LCCOMB_X16_Y21_N20
\mips_cpu|dp|pcadd1|y[27]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[27]~50_combout\ = (\mips_cpu|dp|pcreg|q\(27) & (!\mips_cpu|dp|pcadd1|y[26]~49\)) # (!\mips_cpu|dp|pcreg|q\(27) & ((\mips_cpu|dp|pcadd1|y[26]~49\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[27]~51\ = CARRY((!\mips_cpu|dp|pcadd1|y[26]~49\) # (!\mips_cpu|dp|pcreg|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(27),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[26]~49\,
	combout => \mips_cpu|dp|pcadd1|y[27]~50_combout\,
	cout => \mips_cpu|dp|pcadd1|y[27]~51\);

-- Location: FF_X16_Y21_N21
\mips_cpu|dp|if_id|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[27]~50_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(59));

-- Location: FF_X16_Y19_N1
\mips_cpu|dp|id_ex|q[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(59),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(153));

-- Location: LCCOMB_X16_Y19_N0
\mips_cpu|dp|srcbmux|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux4~0_combout\ = (\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (!\mips_cpu|dp|id_ex|q\(3) & (\mips_cpu|dp|id_ex|q\(153)))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|id_ex|q\(3)) # 
-- ((\mips_cpu|dp|fwsrcbmux|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(153),
	datad => \mips_cpu|dp|fwsrcbmux|Mux4~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux4~0_combout\);

-- Location: LCCOMB_X15_Y20_N8
\mips_cpu|dp|srcbmux|Mux4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux4~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux4~0_combout\ & ((\mips_cpu|dp|id_ex|q\(46)))) # (!\mips_cpu|dp|srcbmux|Mux4~0_combout\ & (\mips_cpu|dp|id_ex|q\(41))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(41),
	datab => \mips_cpu|dp|id_ex|q\(46),
	datac => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux4~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux4~combout\);

-- Location: LCCOMB_X17_Y17_N20
\mips_cpu|dp|srcbmux|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux5~0_combout\ = (\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (((\mips_cpu|dp|id_ex|q\(152) & !\mips_cpu|dp|id_ex|q\(3))))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux5~1_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datab => \mips_cpu|dp|fwsrcbmux|Mux5~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(152),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux5~0_combout\);

-- Location: LCCOMB_X16_Y20_N22
\mips_cpu|dp|srcbmux|Mux5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux5~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux5~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux5~0_combout\ & ((\mips_cpu|dp|id_ex|q\(40)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(40),
	datad => \mips_cpu|dp|srcbmux|Mux5~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux5~combout\);

-- Location: LCCOMB_X15_Y20_N2
\mips_cpu|dp|alu|iadder32|bit26|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux5~1_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux5~combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux5~1_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux5~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux5~combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\);

-- Location: LCCOMB_X15_Y20_N24
\mips_cpu|dp|alu|iadder32|bit27|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit27|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux4~1_combout\ $ (\mips_cpu|dp|srcbmux|Mux4~combout\ $ (\mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux4~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux4~combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit27|sum~combout\);

-- Location: LCCOMB_X15_Y20_N26
\mips_cpu|dp|alu|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|iadder32|bit27|sum~combout\ & 
-- ((\mips_cpu|dp|alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit27|sum~combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux4~0_combout\);

-- Location: LCCOMB_X15_Y20_N18
\mips_cpu|dp|alu|Mux4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~combout\ = (\mips_cpu|dp|alu|Mux4~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux4~combout\) # ((\mips_cpu|dp|fwsrcamux|Mux4~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|alu|Mux4~0_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux4~combout\ & (\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|fwsrcamux|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux4~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux4~combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux4~1_combout\,
	combout => \mips_cpu|dp|alu|Mux4~combout\);

-- Location: FF_X15_Y20_N19
\mips_cpu|dp|ex_mem|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux4~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(67));

-- Location: LCCOMB_X16_Y19_N18
\mips_cpu|dp|mem_wb|q[34]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[34]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(67)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(67),
	combout => \mips_cpu|dp|mem_wb|q[34]~feeder_combout\);

-- Location: FF_X16_Y19_N19
\mips_cpu|dp|mem_wb|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[34]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(34));

-- Location: LCCOMB_X16_Y19_N20
\mips_cpu|dp|resmux|y[27]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[27]~7_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(66))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(66),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(34),
	combout => \mips_cpu|dp|resmux|y[27]~7_combout\);

-- Location: LCCOMB_X23_Y17_N24
\mips_cpu|dp|rf|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R13\(27))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R12\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(27),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(27),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux4~19_combout\);

-- Location: LCCOMB_X23_Y17_N26
\mips_cpu|dp|rf|Mux4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~20_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux4~19_combout\ & ((\mips_cpu|dp|rf|R15\(27)))) # (!\mips_cpu|dp|rf|Mux4~19_combout\ & (\mips_cpu|dp|rf|R14\(27))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(27),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(27),
	datad => \mips_cpu|dp|rf|Mux4~19_combout\,
	combout => \mips_cpu|dp|rf|Mux4~20_combout\);

-- Location: LCCOMB_X30_Y18_N24
\mips_cpu|dp|rf|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(27)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(27),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R23\(27),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux4~9_combout\);

-- Location: LCCOMB_X29_Y18_N16
\mips_cpu|dp|rf|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux4~9_combout\ & (\mips_cpu|dp|rf|R31\(27))) # (!\mips_cpu|dp|rf|Mux4~9_combout\ & ((\mips_cpu|dp|rf|R27\(27)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(27),
	datac => \mips_cpu|dp|rf|R27\(27),
	datad => \mips_cpu|dp|rf|Mux4~9_combout\,
	combout => \mips_cpu|dp|rf|Mux4~10_combout\);

-- Location: LCCOMB_X24_Y21_N4
\mips_cpu|dp|rf|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(27)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(27) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(27),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(27),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux4~4_combout\);

-- Location: LCCOMB_X23_Y21_N0
\mips_cpu|dp|rf|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux4~4_combout\ & (\mips_cpu|dp|rf|R29\(27))) # (!\mips_cpu|dp|rf|Mux4~4_combout\ & ((\mips_cpu|dp|rf|R21\(27)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R29\(27),
	datac => \mips_cpu|dp|rf|R21\(27),
	datad => \mips_cpu|dp|rf|Mux4~4_combout\,
	combout => \mips_cpu|dp|rf|Mux4~5_combout\);

-- Location: LCCOMB_X28_Y17_N28
\mips_cpu|dp|rf|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(27)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(27) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(27),
	datac => \mips_cpu|dp|rf|R16\(27),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux4~6_combout\);

-- Location: LCCOMB_X27_Y17_N18
\mips_cpu|dp|rf|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux4~6_combout\ & ((\mips_cpu|dp|rf|R28\(27)))) # (!\mips_cpu|dp|rf|Mux4~6_combout\ & (\mips_cpu|dp|rf|R20\(27))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R20\(27),
	datac => \mips_cpu|dp|rf|R28\(27),
	datad => \mips_cpu|dp|rf|Mux4~6_combout\,
	combout => \mips_cpu|dp|rf|Mux4~7_combout\);

-- Location: LCCOMB_X19_Y21_N8
\mips_cpu|dp|rf|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux4~5_combout\)) # (!\mips_cpu|dp|if_id|q\(16) & 
-- ((\mips_cpu|dp|rf|Mux4~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~5_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux4~7_combout\,
	combout => \mips_cpu|dp|rf|Mux4~8_combout\);

-- Location: LCCOMB_X20_Y25_N16
\mips_cpu|dp|rf|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(27)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(27) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(27),
	datac => \mips_cpu|dp|rf|R22\(27),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux4~2_combout\);

-- Location: LCCOMB_X16_Y25_N16
\mips_cpu|dp|rf|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux4~2_combout\ & ((\mips_cpu|dp|rf|R30\(27)))) # (!\mips_cpu|dp|rf|Mux4~2_combout\ & (\mips_cpu|dp|rf|R26\(27))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux4~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(27),
	datad => \mips_cpu|dp|rf|R30\(27),
	combout => \mips_cpu|dp|rf|Mux4~3_combout\);

-- Location: LCCOMB_X16_Y25_N10
\mips_cpu|dp|rf|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux4~8_combout\ & (\mips_cpu|dp|rf|Mux4~10_combout\)) # (!\mips_cpu|dp|rf|Mux4~8_combout\ & ((\mips_cpu|dp|rf|Mux4~3_combout\))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux4~10_combout\,
	datac => \mips_cpu|dp|rf|Mux4~8_combout\,
	datad => \mips_cpu|dp|rf|Mux4~3_combout\,
	combout => \mips_cpu|dp|rf|Mux4~11_combout\);

-- Location: LCCOMB_X23_Y24_N24
\mips_cpu|dp|rf|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\) # ((\mips_cpu|dp|rf|R2\(27))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(27),
	datad => \mips_cpu|dp|rf|R2\(27),
	combout => \mips_cpu|dp|rf|Mux4~16_combout\);

-- Location: LCCOMB_X22_Y26_N18
\mips_cpu|dp|rf|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R5\(27))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R4\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R5\(27),
	datac => \mips_cpu|dp|rf|R4\(27),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux4~14_combout\);

-- Location: LCCOMB_X26_Y26_N10
\mips_cpu|dp|rf|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~15_combout\ = (\mips_cpu|dp|rf|Mux4~14_combout\ & (((\mips_cpu|dp|rf|R7\(27))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux4~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(27),
	datad => \mips_cpu|dp|rf|R6\(27),
	combout => \mips_cpu|dp|rf|Mux4~15_combout\);

-- Location: LCCOMB_X26_Y22_N8
\mips_cpu|dp|rf|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux4~16_combout\ & (\mips_cpu|dp|rf|R3\(27))) # (!\mips_cpu|dp|rf|Mux4~16_combout\ & ((\mips_cpu|dp|rf|Mux4~15_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux4~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux4~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(27),
	datad => \mips_cpu|dp|rf|Mux4~15_combout\,
	combout => \mips_cpu|dp|rf|Mux4~17_combout\);

-- Location: LCCOMB_X19_Y15_N16
\mips_cpu|dp|rf|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(27)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R8\(27) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(27),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(27),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux4~12_combout\);

-- Location: LCCOMB_X23_Y14_N18
\mips_cpu|dp|rf|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~13_combout\ = (\mips_cpu|dp|rf|Mux4~12_combout\ & (((\mips_cpu|dp|rf|R11\(27))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux4~12_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R11\(27),
	datad => \mips_cpu|dp|rf|R9\(27),
	combout => \mips_cpu|dp|rf|Mux4~13_combout\);

-- Location: LCCOMB_X23_Y17_N28
\mips_cpu|dp|rf|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\) # ((\mips_cpu|dp|rf|Mux4~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux4~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux4~17_combout\,
	datad => \mips_cpu|dp|rf|Mux4~13_combout\,
	combout => \mips_cpu|dp|rf|Mux4~18_combout\);

-- Location: LCCOMB_X23_Y17_N20
\mips_cpu|dp|rf|Mux4~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux4~18_combout\ & (\mips_cpu|dp|rf|Mux4~20_combout\)) # (!\mips_cpu|dp|rf|Mux4~18_combout\ & ((\mips_cpu|dp|rf|Mux4~11_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux4~20_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux4~11_combout\,
	datad => \mips_cpu|dp|rf|Mux4~18_combout\,
	combout => \mips_cpu|dp|rf|Mux4~21_combout\);

-- Location: LCCOMB_X19_Y21_N12
\mips_cpu|dp|rf|Mux4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~22_combout\ = (\mips_cpu|dp|rf|Mux4~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux4~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux4~22_combout\);

-- Location: FF_X19_Y21_N13
\mips_cpu|dp|id_ex|q[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux4~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(89));

-- Location: LCCOMB_X16_Y19_N14
\mips_cpu|dp|fwsrcbmux|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux4~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(67)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(89)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q\(89),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(67),
	combout => \mips_cpu|dp|fwsrcbmux|Mux4~0_combout\);

-- Location: LCCOMB_X16_Y19_N16
\mips_cpu|dp|fwsrcbmux|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux4~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[27]~7_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[27]~7_combout\,
	datac => \mips_cpu|dp|fwsrcbmux|Mux4~0_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux4~1_combout\);

-- Location: FF_X16_Y19_N17
\mips_cpu|dp|ex_mem|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux4~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(35));

-- Location: FF_X14_Y18_N19
\mips_cpu|dp|mem_wb|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[65]~8_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(26),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(65));

-- Location: LCCOMB_X19_Y18_N0
\mips_cpu|dp|mem_wb|q[33]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[33]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(66)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(66),
	combout => \mips_cpu|dp|mem_wb|q[33]~feeder_combout\);

-- Location: FF_X19_Y18_N1
\mips_cpu|dp|mem_wb|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[33]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(33));

-- Location: LCCOMB_X19_Y18_N2
\mips_cpu|dp|resmux|y[26]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[26]~8_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(65))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datab => \mips_cpu|dp|mem_wb|q\(65),
	datad => \mips_cpu|dp|mem_wb|q\(33),
	combout => \mips_cpu|dp|resmux|y[26]~8_combout\);

-- Location: FF_X19_Y18_N3
\mips_cpu|dp|rf|R15[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[26]~8_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(26));

-- Location: FF_X23_Y17_N5
\mips_cpu|dp|rf|R12[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(26));

-- Location: FF_X22_Y18_N25
\mips_cpu|dp|rf|R13[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(26));

-- Location: LCCOMB_X22_Y18_N24
\mips_cpu|dp|rf|Mux37~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(26)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R13\(26) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(26),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(26),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux37~17_combout\);

-- Location: FF_X22_Y18_N11
\mips_cpu|dp|rf|R14[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(26));

-- Location: LCCOMB_X22_Y18_N10
\mips_cpu|dp|rf|Mux37~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~18_combout\ = (\mips_cpu|dp|rf|Mux37~17_combout\ & (((\mips_cpu|dp|rf|R14\(26)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux37~17_combout\ & (\mips_cpu|dp|rf|R15\(26) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(26),
	datab => \mips_cpu|dp|rf|Mux37~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(26),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux37~18_combout\);

-- Location: FF_X26_Y24_N15
\mips_cpu|dp|rf|R2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(26));

-- Location: FF_X24_Y24_N17
\mips_cpu|dp|rf|R1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(26));

-- Location: LCCOMB_X26_Y24_N14
\mips_cpu|dp|rf|Mux37~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(26))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(26),
	datad => \mips_cpu|dp|rf|R1\(26),
	combout => \mips_cpu|dp|rf|Mux37~14_combout\);

-- Location: FF_X27_Y26_N27
\mips_cpu|dp|rf|R4[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(26));

-- Location: FF_X26_Y26_N5
\mips_cpu|dp|rf|R5[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(26));

-- Location: LCCOMB_X26_Y26_N4
\mips_cpu|dp|rf|Mux37~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(26))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(26),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(26),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux37~12_combout\);

-- Location: FF_X27_Y26_N17
\mips_cpu|dp|rf|R6[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(26));

-- Location: FF_X26_Y26_N23
\mips_cpu|dp|rf|R7[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(26));

-- Location: LCCOMB_X27_Y26_N16
\mips_cpu|dp|rf|Mux37~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux37~12_combout\ & (\mips_cpu|dp|rf|R6\(26))) # (!\mips_cpu|dp|rf|Mux37~12_combout\ & ((\mips_cpu|dp|rf|R7\(26)))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux37~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux37~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(26),
	datad => \mips_cpu|dp|rf|R7\(26),
	combout => \mips_cpu|dp|rf|Mux37~13_combout\);

-- Location: FF_X24_Y24_N27
\mips_cpu|dp|rf|R3[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(26));

-- Location: LCCOMB_X24_Y24_N10
\mips_cpu|dp|rf|Mux37~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~15_combout\ = (\mips_cpu|dp|rf|Mux37~14_combout\ & (((\mips_cpu|dp|rf|R3\(26)) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux37~14_combout\ & (\mips_cpu|dp|rf|Mux37~13_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~14_combout\,
	datab => \mips_cpu|dp|rf|Mux37~13_combout\,
	datac => \mips_cpu|dp|rf|R3\(26),
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux37~15_combout\);

-- Location: FF_X27_Y15_N19
\mips_cpu|dp|rf|R8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(26));

-- Location: FF_X23_Y14_N13
\mips_cpu|dp|rf|R10[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(26));

-- Location: FF_X23_Y14_N23
\mips_cpu|dp|rf|R11[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(26));

-- Location: FF_X27_Y15_N25
\mips_cpu|dp|rf|R9[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(26));

-- Location: LCCOMB_X27_Y15_N24
\mips_cpu|dp|rf|Mux37~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(26))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(26),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(26),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux37~10_combout\);

-- Location: LCCOMB_X23_Y14_N12
\mips_cpu|dp|rf|Mux37~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux37~10_combout\ & ((\mips_cpu|dp|rf|R10\(26)))) # (!\mips_cpu|dp|rf|Mux37~10_combout\ & (\mips_cpu|dp|rf|R8\(26))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R8\(26),
	datac => \mips_cpu|dp|rf|R10\(26),
	datad => \mips_cpu|dp|rf|Mux37~10_combout\,
	combout => \mips_cpu|dp|rf|Mux37~11_combout\);

-- Location: LCCOMB_X26_Y19_N4
\mips_cpu|dp|rf|Mux37~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\) # ((\mips_cpu|dp|rf|Mux37~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- (\mips_cpu|dp|rf|Mux37~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux37~15_combout\,
	datad => \mips_cpu|dp|rf|Mux37~11_combout\,
	combout => \mips_cpu|dp|rf|Mux37~16_combout\);

-- Location: FF_X20_Y20_N31
\mips_cpu|dp|rf|R31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(26));

-- Location: FF_X19_Y20_N27
\mips_cpu|dp|rf|R19[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(26));

-- Location: FF_X19_Y20_N25
\mips_cpu|dp|rf|R27[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(26));

-- Location: LCCOMB_X19_Y20_N24
\mips_cpu|dp|rf|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R27\(26)) # (\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(26) & 
-- ((!\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(26),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(26),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux37~0_combout\);

-- Location: FF_X20_Y20_N21
\mips_cpu|dp|rf|R23[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(26));

-- Location: LCCOMB_X20_Y20_N20
\mips_cpu|dp|rf|Mux37~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~1_combout\ = (\mips_cpu|dp|rf|Mux37~0_combout\ & ((\mips_cpu|dp|rf|R31\(26)) # ((!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux37~0_combout\ & (((\mips_cpu|dp|rf|R23\(26) & \mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(26),
	datab => \mips_cpu|dp|rf|Mux37~0_combout\,
	datac => \mips_cpu|dp|rf|R23\(26),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux37~1_combout\);

-- Location: FF_X27_Y17_N15
\mips_cpu|dp|rf|R28[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(26));

-- Location: FF_X27_Y19_N1
\mips_cpu|dp|rf|R24[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(26));

-- Location: FF_X27_Y17_N29
\mips_cpu|dp|rf|R20[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(26));

-- Location: FF_X27_Y19_N11
\mips_cpu|dp|rf|R16[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(26));

-- Location: LCCOMB_X27_Y17_N28
\mips_cpu|dp|rf|Mux37~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(26))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(26),
	datad => \mips_cpu|dp|rf|R16\(26),
	combout => \mips_cpu|dp|rf|Mux37~2_combout\);

-- Location: LCCOMB_X27_Y19_N0
\mips_cpu|dp|rf|Mux37~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux37~2_combout\ & (\mips_cpu|dp|rf|R28\(26))) # (!\mips_cpu|dp|rf|Mux37~2_combout\ & ((\mips_cpu|dp|rf|R24\(26)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(26),
	datac => \mips_cpu|dp|rf|R24\(26),
	datad => \mips_cpu|dp|rf|Mux37~2_combout\,
	combout => \mips_cpu|dp|rf|Mux37~3_combout\);

-- Location: FF_X23_Y21_N23
\mips_cpu|dp|rf|R17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(26));

-- Location: FF_X23_Y21_N13
\mips_cpu|dp|rf|R21[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(26));

-- Location: LCCOMB_X23_Y21_N22
\mips_cpu|dp|rf|Mux37~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(26)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(26),
	datad => \mips_cpu|dp|rf|R21\(26),
	combout => \mips_cpu|dp|rf|Mux37~4_combout\);

-- Location: FF_X23_Y20_N1
\mips_cpu|dp|rf|R25[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(26));

-- Location: FF_X23_Y20_N11
\mips_cpu|dp|rf|R29[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(26));

-- Location: LCCOMB_X23_Y20_N10
\mips_cpu|dp|rf|Mux37~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~5_combout\ = (\mips_cpu|dp|rf|Mux37~4_combout\ & (((\mips_cpu|dp|rf|R29\(26)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux37~4_combout\ & (\mips_cpu|dp|rf|R25\(26) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~4_combout\,
	datab => \mips_cpu|dp|rf|R25\(26),
	datac => \mips_cpu|dp|rf|R29\(26),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux37~5_combout\);

-- Location: LCCOMB_X26_Y19_N8
\mips_cpu|dp|rf|Mux37~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|Mux37~3_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- ((\mips_cpu|dp|rf|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux37~3_combout\,
	datad => \mips_cpu|dp|rf|Mux37~5_combout\,
	combout => \mips_cpu|dp|rf|Mux37~6_combout\);

-- Location: FF_X29_Y25_N13
\mips_cpu|dp|rf|R26[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(26));

-- Location: FF_X30_Y25_N15
\mips_cpu|dp|rf|R18[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(26));

-- Location: LCCOMB_X29_Y25_N12
\mips_cpu|dp|rf|Mux37~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(26))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(26),
	datad => \mips_cpu|dp|rf|R18\(26),
	combout => \mips_cpu|dp|rf|Mux37~7_combout\);

-- Location: FF_X29_Y25_N7
\mips_cpu|dp|rf|R30[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(26));

-- Location: FF_X30_Y25_N21
\mips_cpu|dp|rf|R22[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[26]~8_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(26));

-- Location: LCCOMB_X30_Y25_N20
\mips_cpu|dp|rf|Mux37~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~8_combout\ = (\mips_cpu|dp|rf|Mux37~7_combout\ & ((\mips_cpu|dp|rf|R30\(26)) # ((!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux37~7_combout\ & (((\mips_cpu|dp|rf|R22\(26) & \mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~7_combout\,
	datab => \mips_cpu|dp|rf|R30\(26),
	datac => \mips_cpu|dp|rf|R22\(26),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux37~8_combout\);

-- Location: LCCOMB_X26_Y19_N2
\mips_cpu|dp|rf|Mux37~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux37~6_combout\ & ((\mips_cpu|dp|rf|Mux37~8_combout\))) # (!\mips_cpu|dp|rf|Mux37~6_combout\ & (\mips_cpu|dp|rf|Mux37~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux37~6_combout\,
	datad => \mips_cpu|dp|rf|Mux37~8_combout\,
	combout => \mips_cpu|dp|rf|Mux37~9_combout\);

-- Location: LCCOMB_X26_Y19_N6
\mips_cpu|dp|rf|Mux37~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux37~16_combout\ & (\mips_cpu|dp|rf|Mux37~18_combout\)) # (!\mips_cpu|dp|rf|Mux37~16_combout\ & ((\mips_cpu|dp|rf|Mux37~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux37~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux37~16_combout\,
	datad => \mips_cpu|dp|rf|Mux37~9_combout\,
	combout => \mips_cpu|dp|rf|Mux37~19_combout\);

-- Location: LCCOMB_X26_Y19_N20
\mips_cpu|dp|rf|Mux37~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux37~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux37~19_combout\,
	combout => \mips_cpu|dp|rf|Mux37~20_combout\);

-- Location: FF_X26_Y19_N21
\mips_cpu|dp|id_ex|q[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux37~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(120));

-- Location: LCCOMB_X17_Y17_N26
\mips_cpu|dp|fwsrcamux|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux5~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(120)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(66))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(120)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(66),
	datad => \mips_cpu|dp|id_ex|q\(120),
	combout => \mips_cpu|dp|fwsrcamux|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y17_N12
\mips_cpu|dp|fwsrcamux|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux5~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[26]~8_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[26]~8_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux5~0_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux5~1_combout\);

-- Location: LCCOMB_X15_Y20_N28
\mips_cpu|dp|alu|iadder32|bit26|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit26|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux5~1_combout\ $ (\mips_cpu|dp|srcbmux|Mux5~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit25|cout~0_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux5~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux5~combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit26|sum~combout\);

-- Location: LCCOMB_X15_Y20_N30
\mips_cpu|dp|alu|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|iadder32|bit26|sum~combout\ & 
-- ((\mips_cpu|dp|alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit26|sum~combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux5~0_combout\);

-- Location: LCCOMB_X15_Y20_N12
\mips_cpu|dp|alu|Mux5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~combout\ = (\mips_cpu|dp|alu|Mux5~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux5~1_combout\) # ((\mips_cpu|dp|srcbmux|Mux5~combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|alu|Mux5~0_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux5~1_combout\ & (\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux5~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux5~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux5~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux5~combout\,
	combout => \mips_cpu|dp|alu|Mux5~combout\);

-- Location: FF_X15_Y20_N13
\mips_cpu|dp|ex_mem|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux5~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(66));

-- Location: LCCOMB_X23_Y17_N4
\mips_cpu|dp|rf|Mux5~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(26)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R12\(26) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(26),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(26),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux5~19_combout\);

-- Location: LCCOMB_X23_Y17_N22
\mips_cpu|dp|rf|Mux5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~20_combout\ = (\mips_cpu|dp|rf|Mux5~19_combout\ & ((\mips_cpu|dp|rf|R15\(26)) # ((!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux5~19_combout\ & (((\mips_cpu|dp|rf|R13\(26) & \mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(26),
	datab => \mips_cpu|dp|rf|Mux5~19_combout\,
	datac => \mips_cpu|dp|rf|R13\(26),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux5~20_combout\);

-- Location: LCCOMB_X27_Y15_N18
\mips_cpu|dp|rf|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(26))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R9\(26),
	datac => \mips_cpu|dp|rf|R8\(26),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux5~2_combout\);

-- Location: LCCOMB_X23_Y14_N22
\mips_cpu|dp|rf|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~3_combout\ = (\mips_cpu|dp|rf|Mux5~2_combout\ & (((\mips_cpu|dp|rf|R11\(26)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux5~2_combout\ & (\mips_cpu|dp|rf|R10\(26) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(26),
	datab => \mips_cpu|dp|rf|Mux5~2_combout\,
	datac => \mips_cpu|dp|rf|R11\(26),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux5~3_combout\);

-- Location: LCCOMB_X19_Y20_N26
\mips_cpu|dp|rf|Mux5~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(26))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(26),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R19\(26),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux5~11_combout\);

-- Location: LCCOMB_X20_Y20_N30
\mips_cpu|dp|rf|Mux5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~12_combout\ = (\mips_cpu|dp|rf|Mux5~11_combout\ & (((\mips_cpu|dp|rf|R31\(26))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux5~11_combout\ & (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R27\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~11_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(26),
	datad => \mips_cpu|dp|rf|R27\(26),
	combout => \mips_cpu|dp|rf|Mux5~12_combout\);

-- Location: LCCOMB_X27_Y19_N10
\mips_cpu|dp|rf|Mux5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(26))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(26),
	datad => \mips_cpu|dp|rf|R24\(26),
	combout => \mips_cpu|dp|rf|Mux5~8_combout\);

-- Location: LCCOMB_X27_Y17_N14
\mips_cpu|dp|rf|Mux5~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~9_combout\ = (\mips_cpu|dp|rf|Mux5~8_combout\ & (((\mips_cpu|dp|rf|R28\(26)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux5~8_combout\ & (\mips_cpu|dp|rf|R20\(26) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~8_combout\,
	datab => \mips_cpu|dp|rf|R20\(26),
	datac => \mips_cpu|dp|rf|R28\(26),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux5~9_combout\);

-- Location: LCCOMB_X30_Y25_N14
\mips_cpu|dp|rf|Mux5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(26))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R18\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R18\(26),
	datad => \mips_cpu|dp|rf|R22\(26),
	combout => \mips_cpu|dp|rf|Mux5~6_combout\);

-- Location: LCCOMB_X29_Y25_N6
\mips_cpu|dp|rf|Mux5~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux5~6_combout\ & (\mips_cpu|dp|rf|R30\(26))) # (!\mips_cpu|dp|rf|Mux5~6_combout\ & ((\mips_cpu|dp|rf|R26\(26)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux5~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux5~6_combout\,
	datac => \mips_cpu|dp|rf|R30\(26),
	datad => \mips_cpu|dp|rf|R26\(26),
	combout => \mips_cpu|dp|rf|Mux5~7_combout\);

-- Location: LCCOMB_X23_Y17_N14
\mips_cpu|dp|rf|Mux5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux5~7_combout\) # (\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux5~9_combout\ & ((!\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~9_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux5~7_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux5~10_combout\);

-- Location: LCCOMB_X23_Y20_N0
\mips_cpu|dp|rf|Mux5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R25\(26)))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R17\(26),
	datac => \mips_cpu|dp|rf|R25\(26),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux5~4_combout\);

-- Location: LCCOMB_X23_Y21_N12
\mips_cpu|dp|rf|Mux5~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux5~4_combout\ & ((\mips_cpu|dp|rf|R29\(26)))) # (!\mips_cpu|dp|rf|Mux5~4_combout\ & (\mips_cpu|dp|rf|R21\(26))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux5~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(26),
	datad => \mips_cpu|dp|rf|R29\(26),
	combout => \mips_cpu|dp|rf|Mux5~5_combout\);

-- Location: LCCOMB_X23_Y17_N8
\mips_cpu|dp|rf|Mux5~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~13_combout\ = (\mips_cpu|dp|rf|Mux5~10_combout\ & ((\mips_cpu|dp|rf|Mux5~12_combout\) # ((!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux5~10_combout\ & (((\mips_cpu|dp|rf|Mux5~5_combout\ & \mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~12_combout\,
	datab => \mips_cpu|dp|rf|Mux5~10_combout\,
	datac => \mips_cpu|dp|rf|Mux5~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux5~13_combout\);

-- Location: LCCOMB_X27_Y26_N26
\mips_cpu|dp|rf|Mux5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(26)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R4\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(26),
	datad => \mips_cpu|dp|rf|R6\(26),
	combout => \mips_cpu|dp|rf|Mux5~14_combout\);

-- Location: LCCOMB_X26_Y26_N22
\mips_cpu|dp|rf|Mux5~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~15_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux5~14_combout\ & ((\mips_cpu|dp|rf|R7\(26)))) # (!\mips_cpu|dp|rf|Mux5~14_combout\ & (\mips_cpu|dp|rf|R5\(26))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R5\(26),
	datac => \mips_cpu|dp|rf|R7\(26),
	datad => \mips_cpu|dp|rf|Mux5~14_combout\,
	combout => \mips_cpu|dp|rf|Mux5~15_combout\);

-- Location: LCCOMB_X24_Y24_N16
\mips_cpu|dp|rf|Mux5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux5~15_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|R1\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(26),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux5~16_combout\);

-- Location: LCCOMB_X24_Y24_N26
\mips_cpu|dp|rf|Mux5~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux5~16_combout\ & ((\mips_cpu|dp|rf|R3\(26)))) # (!\mips_cpu|dp|rf|Mux5~16_combout\ & (\mips_cpu|dp|rf|R2\(26))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (((\mips_cpu|dp|rf|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(26),
	datac => \mips_cpu|dp|rf|R3\(26),
	datad => \mips_cpu|dp|rf|Mux5~16_combout\,
	combout => \mips_cpu|dp|rf|Mux5~17_combout\);

-- Location: LCCOMB_X23_Y17_N2
\mips_cpu|dp|rf|Mux5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|id_ex|q[66]~2_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux5~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux5~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux5~13_combout\,
	datad => \mips_cpu|dp|rf|Mux5~17_combout\,
	combout => \mips_cpu|dp|rf|Mux5~18_combout\);

-- Location: LCCOMB_X23_Y17_N16
\mips_cpu|dp|rf|Mux5~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux5~18_combout\ & (\mips_cpu|dp|rf|Mux5~20_combout\)) # (!\mips_cpu|dp|rf|Mux5~18_combout\ & ((\mips_cpu|dp|rf|Mux5~3_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux5~20_combout\,
	datab => \mips_cpu|dp|rf|Mux5~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux5~18_combout\,
	combout => \mips_cpu|dp|rf|Mux5~21_combout\);

-- Location: LCCOMB_X17_Y17_N24
\mips_cpu|dp|rf|Mux5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~22_combout\ = (\mips_cpu|dp|rf|Mux5~21_combout\ & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux5~21_combout\,
	combout => \mips_cpu|dp|rf|Mux5~22_combout\);

-- Location: FF_X17_Y17_N25
\mips_cpu|dp|id_ex|q[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux5~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(88));

-- Location: LCCOMB_X17_Y17_N30
\mips_cpu|dp|fwsrcbmux|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux5~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(66))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(88))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(66),
	datad => \mips_cpu|dp|id_ex|q\(88),
	combout => \mips_cpu|dp|fwsrcbmux|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y17_N4
\mips_cpu|dp|fwsrcbmux|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux5~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[26]~8_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|fwsrcbmux|Mux5~0_combout\,
	datad => \mips_cpu|dp|resmux|y[26]~8_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux5~1_combout\);

-- Location: FF_X17_Y17_N5
\mips_cpu|dp|ex_mem|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux5~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(34));

-- Location: FF_X12_Y18_N23
\mips_cpu|dp|mem_wb|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[67]~6_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(67));

-- Location: LCCOMB_X24_Y23_N20
\mips_cpu|dp|mem_wb|q[35]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[35]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(68)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(68),
	combout => \mips_cpu|dp|mem_wb|q[35]~feeder_combout\);

-- Location: FF_X24_Y23_N21
\mips_cpu|dp|mem_wb|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[35]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(35));

-- Location: LCCOMB_X24_Y23_N30
\mips_cpu|dp|resmux|y[28]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[28]~6_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(67))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datab => \mips_cpu|dp|mem_wb|q\(67),
	datad => \mips_cpu|dp|mem_wb|q\(35),
	combout => \mips_cpu|dp|resmux|y[28]~6_combout\);

-- Location: LCCOMB_X23_Y15_N12
\mips_cpu|dp|rf|Mux35~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(28))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(28),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(28),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux35~10_combout\);

-- Location: LCCOMB_X24_Y15_N8
\mips_cpu|dp|rf|Mux35~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~11_combout\ = (\mips_cpu|dp|rf|Mux35~10_combout\ & (((\mips_cpu|dp|rf|R10\(28))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux35~10_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R8\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~10_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(28),
	datad => \mips_cpu|dp|rf|R8\(28),
	combout => \mips_cpu|dp|rf|Mux35~11_combout\);

-- Location: LCCOMB_X26_Y20_N16
\mips_cpu|dp|rf|Mux35~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|id_ex|q[96]~11_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|id_ex|q[96]~11_combout\ & (\mips_cpu|dp|rf|R2\(28))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|R1\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|R2\(28),
	datad => \mips_cpu|dp|rf|R1\(28),
	combout => \mips_cpu|dp|rf|Mux35~14_combout\);

-- Location: LCCOMB_X26_Y26_N20
\mips_cpu|dp|rf|Mux35~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(28))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(28),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(28),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux35~12_combout\);

-- Location: LCCOMB_X27_Y26_N12
\mips_cpu|dp|rf|Mux35~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux35~12_combout\ & (\mips_cpu|dp|rf|R6\(28))) # (!\mips_cpu|dp|rf|Mux35~12_combout\ & ((\mips_cpu|dp|rf|R7\(28)))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux35~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux35~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(28),
	datad => \mips_cpu|dp|rf|R7\(28),
	combout => \mips_cpu|dp|rf|Mux35~13_combout\);

-- Location: LCCOMB_X24_Y15_N28
\mips_cpu|dp|rf|Mux35~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~15_combout\ = (\mips_cpu|dp|rf|Mux35~14_combout\ & (((\mips_cpu|dp|rf|R3\(28))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\))) # (!\mips_cpu|dp|rf|Mux35~14_combout\ & (\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- (\mips_cpu|dp|rf|Mux35~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~14_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|Mux35~13_combout\,
	datad => \mips_cpu|dp|rf|R3\(28),
	combout => \mips_cpu|dp|rf|Mux35~15_combout\);

-- Location: LCCOMB_X24_Y15_N14
\mips_cpu|dp|rf|Mux35~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux35~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux35~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux35~11_combout\,
	datad => \mips_cpu|dp|rf|Mux35~15_combout\,
	combout => \mips_cpu|dp|rf|Mux35~16_combout\);

-- Location: LCCOMB_X24_Y16_N30
\mips_cpu|dp|rf|Mux35~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R12\(28))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|R13\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(28),
	datad => \mips_cpu|dp|rf|R12\(28),
	combout => \mips_cpu|dp|rf|Mux35~17_combout\);

-- Location: LCCOMB_X24_Y16_N8
\mips_cpu|dp|rf|Mux35~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux35~17_combout\ & ((\mips_cpu|dp|rf|R14\(28)))) # (!\mips_cpu|dp|rf|Mux35~17_combout\ & (\mips_cpu|dp|rf|R15\(28))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R15\(28),
	datac => \mips_cpu|dp|rf|R14\(28),
	datad => \mips_cpu|dp|rf|Mux35~17_combout\,
	combout => \mips_cpu|dp|rf|Mux35~18_combout\);

-- Location: LCCOMB_X23_Y21_N6
\mips_cpu|dp|rf|Mux35~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R21\(28))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R17\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R21\(28),
	datac => \mips_cpu|dp|rf|R17\(28),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux35~4_combout\);

-- Location: LCCOMB_X24_Y21_N2
\mips_cpu|dp|rf|Mux35~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux35~4_combout\ & (\mips_cpu|dp|rf|R29\(28))) # (!\mips_cpu|dp|rf|Mux35~4_combout\ & ((\mips_cpu|dp|rf|R25\(28)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux35~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux35~4_combout\,
	datac => \mips_cpu|dp|rf|R29\(28),
	datad => \mips_cpu|dp|rf|R25\(28),
	combout => \mips_cpu|dp|rf|Mux35~5_combout\);

-- Location: LCCOMB_X27_Y17_N12
\mips_cpu|dp|rf|Mux35~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(28))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(28),
	datad => \mips_cpu|dp|rf|R16\(28),
	combout => \mips_cpu|dp|rf|Mux35~2_combout\);

-- Location: LCCOMB_X28_Y17_N0
\mips_cpu|dp|rf|Mux35~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux35~2_combout\ & (\mips_cpu|dp|rf|R28\(28))) # (!\mips_cpu|dp|rf|Mux35~2_combout\ & ((\mips_cpu|dp|rf|R24\(28)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(28),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(28),
	datad => \mips_cpu|dp|rf|Mux35~2_combout\,
	combout => \mips_cpu|dp|rf|Mux35~3_combout\);

-- Location: LCCOMB_X28_Y17_N26
\mips_cpu|dp|rf|Mux35~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux35~3_combout\))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux35~5_combout\,
	datad => \mips_cpu|dp|rf|Mux35~3_combout\,
	combout => \mips_cpu|dp|rf|Mux35~6_combout\);

-- Location: LCCOMB_X19_Y20_N20
\mips_cpu|dp|rf|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(28))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(28),
	datad => \mips_cpu|dp|rf|R19\(28),
	combout => \mips_cpu|dp|rf|Mux35~0_combout\);

-- Location: LCCOMB_X20_Y20_N0
\mips_cpu|dp|rf|Mux35~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~1_combout\ = (\mips_cpu|dp|rf|Mux35~0_combout\ & ((\mips_cpu|dp|rf|R31\(28)) # ((!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux35~0_combout\ & (((\mips_cpu|dp|rf|R23\(28) & \mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(28),
	datab => \mips_cpu|dp|rf|Mux35~0_combout\,
	datac => \mips_cpu|dp|rf|R23\(28),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux35~1_combout\);

-- Location: LCCOMB_X29_Y25_N0
\mips_cpu|dp|rf|Mux35~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(28))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(28),
	datad => \mips_cpu|dp|rf|R18\(28),
	combout => \mips_cpu|dp|rf|Mux35~7_combout\);

-- Location: LCCOMB_X30_Y25_N8
\mips_cpu|dp|rf|Mux35~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux35~7_combout\ & (\mips_cpu|dp|rf|R30\(28))) # (!\mips_cpu|dp|rf|Mux35~7_combout\ & ((\mips_cpu|dp|rf|R22\(28)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(28),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(28),
	datad => \mips_cpu|dp|rf|Mux35~7_combout\,
	combout => \mips_cpu|dp|rf|Mux35~8_combout\);

-- Location: LCCOMB_X24_Y16_N20
\mips_cpu|dp|rf|Mux35~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~9_combout\ = (\mips_cpu|dp|rf|Mux35~6_combout\ & (((\mips_cpu|dp|rf|Mux35~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux35~6_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux35~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~6_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux35~1_combout\,
	datad => \mips_cpu|dp|rf|Mux35~8_combout\,
	combout => \mips_cpu|dp|rf|Mux35~9_combout\);

-- Location: LCCOMB_X24_Y16_N14
\mips_cpu|dp|rf|Mux35~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~19_combout\ = (\mips_cpu|dp|rf|Mux35~16_combout\ & ((\mips_cpu|dp|rf|Mux35~18_combout\) # ((!\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|rf|Mux35~16_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- \mips_cpu|dp|rf|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~16_combout\,
	datab => \mips_cpu|dp|rf|Mux35~18_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux35~9_combout\,
	combout => \mips_cpu|dp|rf|Mux35~19_combout\);

-- Location: LCCOMB_X24_Y23_N8
\mips_cpu|dp|rf|Mux35~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~20_combout\ = (\mips_cpu|dp|rf|Mux35~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux35~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux35~20_combout\);

-- Location: FF_X24_Y23_N9
\mips_cpu|dp|id_ex|q[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux35~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(122));

-- Location: LCCOMB_X24_Y23_N2
\mips_cpu|dp|fwsrcamux|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux3~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (((\mips_cpu|dp|id_ex|q\(122))))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(68)))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(122)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~7_combout\,
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(122),
	datad => \mips_cpu|dp|ex_mem|q\(68),
	combout => \mips_cpu|dp|fwsrcamux|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y23_N4
\mips_cpu|dp|fwsrcamux|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux3~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[28]~6_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[28]~6_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux3~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux3~1_combout\);

-- Location: LCCOMB_X15_Y20_N6
\mips_cpu|dp|alu|iadder32|bit27|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux4~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux4~combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux4~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux4~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux4~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux4~combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit26|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\);

-- Location: LCCOMB_X17_Y18_N14
\mips_cpu|dp|srcbmux|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux3~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (((!\mips_cpu|dp|srcbmux|Mux14~1_combout\)))) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|id_ex|q\(154)))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux3~1_combout\,
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(154),
	datad => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux3~0_combout\);

-- Location: LCCOMB_X15_Y20_N22
\mips_cpu|dp|srcbmux|Mux3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux3~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux3~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux3~0_combout\ & ((\mips_cpu|dp|id_ex|q\(42)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(46),
	datac => \mips_cpu|dp|srcbmux|Mux3~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(42),
	combout => \mips_cpu|dp|srcbmux|Mux3~combout\);

-- Location: LCCOMB_X15_Y20_N4
\mips_cpu|dp|alu|iadder32|bit28|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit28|sum~combout\ = \mips_cpu|dp|fwsrcamux|Mux3~1_combout\ $ (\mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux3~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux3~1_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux3~combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit28|sum~combout\);

-- Location: LCCOMB_X15_Y20_N14
\mips_cpu|dp|alu|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|iadder32|bit28|sum~combout\ & 
-- ((\mips_cpu|dp|alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit28|sum~combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux3~0_combout\);

-- Location: LCCOMB_X15_Y20_N0
\mips_cpu|dp|alu|Mux3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|alu|Mux3~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux3~combout\) # (\mips_cpu|dp|fwsrcamux|Mux3~1_combout\))) # (!\mips_cpu|dp|alu|Mux3~0_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux3~combout\ & \mips_cpu|dp|fwsrcamux|Mux3~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|alu|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|alu|Mux3~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux3~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux3~1_combout\,
	combout => \mips_cpu|dp|alu|Mux3~combout\);

-- Location: LCCOMB_X17_Y21_N22
\mips_cpu|dp|pcadd2|y[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[28]~52_combout\ = ((\mips_cpu|dp|id_ex|q\(46) $ (\mips_cpu|dp|id_ex|q\(154) $ (!\mips_cpu|dp|pcadd2|y[27]~51\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[28]~53\ = CARRY((\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|id_ex|q\(154)) # (!\mips_cpu|dp|pcadd2|y[27]~51\))) # (!\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|id_ex|q\(154) & !\mips_cpu|dp|pcadd2|y[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(154),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[27]~51\,
	combout => \mips_cpu|dp|pcadd2|y[28]~52_combout\,
	cout => \mips_cpu|dp|pcadd2|y[28]~53\);

-- Location: LCCOMB_X17_Y23_N12
\mips_cpu|dp|pcmux|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux3~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((!\mips_cpu|dp|pcreg|q[29]~0_combout\ & \mips_cpu|dp|pcadd1|y[28]~52_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|id_ex|q\(154)) # 
-- ((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(154),
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcadd1|y[28]~52_combout\,
	combout => \mips_cpu|dp|pcmux|Mux3~0_combout\);

-- Location: LCCOMB_X17_Y23_N22
\mips_cpu|dp|pcmux|Mux3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux3~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcmux|Mux3~0_combout\ & (\mips_cpu|dp|alu|Mux3~combout\)) # (!\mips_cpu|dp|pcmux|Mux3~0_combout\ & ((\mips_cpu|dp|pcadd2|y[28]~52_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcmux|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux3~combout\,
	datab => \mips_cpu|dp|pcadd2|y[28]~52_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcmux|Mux3~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux3~1_combout\);

-- Location: FF_X17_Y23_N23
\mips_cpu|dp|pcreg|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux3~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(28));

-- Location: LCCOMB_X16_Y21_N22
\mips_cpu|dp|pcadd1|y[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[28]~52_combout\ = (\mips_cpu|dp|pcreg|q\(28) & (\mips_cpu|dp|pcadd1|y[27]~51\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(28) & (!\mips_cpu|dp|pcadd1|y[27]~51\ & VCC))
-- \mips_cpu|dp|pcadd1|y[28]~53\ = CARRY((\mips_cpu|dp|pcreg|q\(28) & !\mips_cpu|dp|pcadd1|y[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(28),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[27]~51\,
	combout => \mips_cpu|dp|pcadd1|y[28]~52_combout\,
	cout => \mips_cpu|dp|pcadd1|y[28]~53\);

-- Location: FF_X16_Y21_N23
\mips_cpu|dp|if_id|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[28]~52_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(60));

-- Location: FF_X17_Y18_N15
\mips_cpu|dp|id_ex|q[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(60),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(154));

-- Location: LCCOMB_X17_Y21_N24
\mips_cpu|dp|pcadd2|y[29]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[29]~54_combout\ = (\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|id_ex|q\(155) & (\mips_cpu|dp|pcadd2|y[28]~53\ & VCC)) # (!\mips_cpu|dp|id_ex|q\(155) & (!\mips_cpu|dp|pcadd2|y[28]~53\)))) # (!\mips_cpu|dp|id_ex|q\(46) & 
-- ((\mips_cpu|dp|id_ex|q\(155) & (!\mips_cpu|dp|pcadd2|y[28]~53\)) # (!\mips_cpu|dp|id_ex|q\(155) & ((\mips_cpu|dp|pcadd2|y[28]~53\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[29]~55\ = CARRY((\mips_cpu|dp|id_ex|q\(46) & (!\mips_cpu|dp|id_ex|q\(155) & !\mips_cpu|dp|pcadd2|y[28]~53\)) # (!\mips_cpu|dp|id_ex|q\(46) & ((!\mips_cpu|dp|pcadd2|y[28]~53\) # (!\mips_cpu|dp|id_ex|q\(155)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(155),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[28]~53\,
	combout => \mips_cpu|dp|pcadd2|y[29]~54_combout\,
	cout => \mips_cpu|dp|pcadd2|y[29]~55\);

-- Location: LCCOMB_X15_Y23_N22
\mips_cpu|dp|pcmux|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux2~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcadd2|y[29]~54_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd1|y[29]~54_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[29]~54_combout\,
	datab => \mips_cpu|dp|pcadd1|y[29]~54_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux2~0_combout\);

-- Location: FF_X15_Y23_N13
\mips_cpu|dp|ex_mem|q[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux2~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(69));

-- Location: FF_X22_Y15_N23
\mips_cpu|dp|rf|R8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(29));

-- Location: FF_X23_Y15_N17
\mips_cpu|dp|rf|R9[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(29));

-- Location: LCCOMB_X23_Y15_N16
\mips_cpu|dp|rf|Mux34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(29)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(29) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(29),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(29),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux34~0_combout\);

-- Location: FF_X22_Y15_N21
\mips_cpu|dp|rf|R10[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(29));

-- Location: FF_X23_Y15_N27
\mips_cpu|dp|rf|R11[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(29));

-- Location: LCCOMB_X22_Y15_N20
\mips_cpu|dp|rf|Mux34~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~1_combout\ = (\mips_cpu|dp|rf|Mux34~0_combout\ & (((\mips_cpu|dp|rf|R10\(29))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux34~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(29),
	datad => \mips_cpu|dp|rf|R11\(29),
	combout => \mips_cpu|dp|rf|Mux34~1_combout\);

-- Location: FF_X22_Y16_N31
\mips_cpu|dp|rf|R14[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(29));

-- Location: FF_X21_Y19_N21
\mips_cpu|dp|rf|R13[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(29));

-- Location: FF_X22_Y21_N5
\mips_cpu|dp|rf|R15[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[29]~5_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(29));

-- Location: LCCOMB_X21_Y19_N20
\mips_cpu|dp|rf|Mux34~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(29))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(29),
	datad => \mips_cpu|dp|rf|R15\(29),
	combout => \mips_cpu|dp|rf|Mux34~17_combout\);

-- Location: LCCOMB_X22_Y16_N30
\mips_cpu|dp|rf|Mux34~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~18_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux34~17_combout\ & ((\mips_cpu|dp|rf|R14\(29)))) # (!\mips_cpu|dp|rf|Mux34~17_combout\ & (\mips_cpu|dp|rf|R12\(29))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ 
-- & (((\mips_cpu|dp|rf|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(29),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(29),
	datad => \mips_cpu|dp|rf|Mux34~17_combout\,
	combout => \mips_cpu|dp|rf|Mux34~18_combout\);

-- Location: FF_X20_Y25_N5
\mips_cpu|dp|rf|R22[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(29));

-- Location: FF_X21_Y25_N9
\mips_cpu|dp|rf|R30[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(29));

-- Location: FF_X20_Y25_N31
\mips_cpu|dp|rf|R18[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(29));

-- Location: FF_X22_Y25_N15
\mips_cpu|dp|rf|R26[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(29));

-- Location: LCCOMB_X20_Y25_N30
\mips_cpu|dp|rf|Mux34~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(29))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R18\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(29),
	datad => \mips_cpu|dp|rf|R26\(29),
	combout => \mips_cpu|dp|rf|Mux34~9_combout\);

-- Location: LCCOMB_X21_Y25_N8
\mips_cpu|dp|rf|Mux34~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux34~9_combout\ & ((\mips_cpu|dp|rf|R30\(29)))) # (!\mips_cpu|dp|rf|Mux34~9_combout\ & (\mips_cpu|dp|rf|R22\(29))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(29),
	datac => \mips_cpu|dp|rf|R30\(29),
	datad => \mips_cpu|dp|rf|Mux34~9_combout\,
	combout => \mips_cpu|dp|rf|Mux34~10_combout\);

-- Location: FF_X29_Y18_N15
\mips_cpu|dp|rf|R19[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(29));

-- Location: FF_X29_Y18_N21
\mips_cpu|dp|rf|R27[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(29));

-- Location: LCCOMB_X29_Y18_N14
\mips_cpu|dp|rf|Mux34~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(29)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(29),
	datad => \mips_cpu|dp|rf|R27\(29),
	combout => \mips_cpu|dp|rf|Mux34~4_combout\);

-- Location: FF_X30_Y18_N5
\mips_cpu|dp|rf|R23[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(29));

-- Location: FF_X30_Y18_N7
\mips_cpu|dp|rf|R31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(29));

-- Location: LCCOMB_X30_Y18_N6
\mips_cpu|dp|rf|Mux34~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~5_combout\ = (\mips_cpu|dp|rf|Mux34~4_combout\ & (((\mips_cpu|dp|rf|R31\(29)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux34~4_combout\ & (\mips_cpu|dp|rf|R23\(29) & ((\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~4_combout\,
	datab => \mips_cpu|dp|rf|R23\(29),
	datac => \mips_cpu|dp|rf|R31\(29),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux34~5_combout\);

-- Location: FF_X24_Y21_N13
\mips_cpu|dp|rf|R25[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(29));

-- Location: FF_X23_Y21_N11
\mips_cpu|dp|rf|R17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(29));

-- Location: FF_X23_Y21_N25
\mips_cpu|dp|rf|R21[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(29));

-- Location: LCCOMB_X23_Y21_N10
\mips_cpu|dp|rf|Mux34~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(29)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(29),
	datad => \mips_cpu|dp|rf|R21\(29),
	combout => \mips_cpu|dp|rf|Mux34~6_combout\);

-- Location: FF_X24_Y21_N23
\mips_cpu|dp|rf|R29[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(29));

-- Location: LCCOMB_X24_Y21_N22
\mips_cpu|dp|rf|Mux34~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~7_combout\ = (\mips_cpu|dp|rf|Mux34~6_combout\ & (((\mips_cpu|dp|rf|R29\(29)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux34~6_combout\ & (\mips_cpu|dp|rf|R25\(29) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(29),
	datab => \mips_cpu|dp|rf|Mux34~6_combout\,
	datac => \mips_cpu|dp|rf|R29\(29),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux34~7_combout\);

-- Location: LCCOMB_X29_Y19_N4
\mips_cpu|dp|rf|Mux34~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux34~5_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux34~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~5_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux34~7_combout\,
	combout => \mips_cpu|dp|rf|Mux34~8_combout\);

-- Location: FF_X27_Y17_N17
\mips_cpu|dp|rf|R20[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(29));

-- Location: FF_X29_Y19_N31
\mips_cpu|dp|rf|R16[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(29));

-- Location: LCCOMB_X27_Y17_N16
\mips_cpu|dp|rf|Mux34~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R20\(29))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R16\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R20\(29),
	datad => \mips_cpu|dp|rf|R16\(29),
	combout => \mips_cpu|dp|rf|Mux34~2_combout\);

-- Location: FF_X29_Y19_N29
\mips_cpu|dp|rf|R24[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(29));

-- Location: FF_X27_Y17_N11
\mips_cpu|dp|rf|R28[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(29));

-- Location: LCCOMB_X29_Y19_N28
\mips_cpu|dp|rf|Mux34~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~3_combout\ = (\mips_cpu|dp|rf|Mux34~2_combout\ & (((\mips_cpu|dp|rf|R28\(29))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux34~2_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R24\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(29),
	datad => \mips_cpu|dp|rf|R28\(29),
	combout => \mips_cpu|dp|rf|Mux34~3_combout\);

-- Location: LCCOMB_X29_Y19_N22
\mips_cpu|dp|rf|Mux34~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux34~8_combout\ & (\mips_cpu|dp|rf|Mux34~10_combout\)) # (!\mips_cpu|dp|rf|Mux34~8_combout\ & ((\mips_cpu|dp|rf|Mux34~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux34~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~10_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux34~8_combout\,
	datad => \mips_cpu|dp|rf|Mux34~3_combout\,
	combout => \mips_cpu|dp|rf|Mux34~11_combout\);

-- Location: FF_X22_Y26_N11
\mips_cpu|dp|rf|R4[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(29));

-- Location: FF_X22_Y26_N9
\mips_cpu|dp|rf|R6[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(29));

-- Location: FF_X26_Y26_N9
\mips_cpu|dp|rf|R5[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(29));

-- Location: FF_X26_Y26_N19
\mips_cpu|dp|rf|R7[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(29));

-- Location: LCCOMB_X26_Y26_N8
\mips_cpu|dp|rf|Mux34~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(29)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R5\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(29),
	datad => \mips_cpu|dp|rf|R7\(29),
	combout => \mips_cpu|dp|rf|Mux34~12_combout\);

-- Location: LCCOMB_X22_Y26_N8
\mips_cpu|dp|rf|Mux34~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux34~12_combout\ & ((\mips_cpu|dp|rf|R6\(29)))) # (!\mips_cpu|dp|rf|Mux34~12_combout\ & (\mips_cpu|dp|rf|R4\(29))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux34~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(29),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(29),
	datad => \mips_cpu|dp|rf|Mux34~12_combout\,
	combout => \mips_cpu|dp|rf|Mux34~13_combout\);

-- Location: FF_X27_Y21_N9
\mips_cpu|dp|rf|R1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(29));

-- Location: LCCOMB_X27_Y21_N2
\mips_cpu|dp|rf|Mux34~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux34~13_combout\) # ((\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- \mips_cpu|dp|rf|R1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|R1\(29),
	combout => \mips_cpu|dp|rf|Mux34~14_combout\);

-- Location: FF_X27_Y21_N27
\mips_cpu|dp|rf|R3[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(29));

-- Location: FF_X26_Y21_N5
\mips_cpu|dp|rf|R2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(29));

-- Location: LCCOMB_X26_Y21_N4
\mips_cpu|dp|rf|Mux34~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~15_combout\ = (\mips_cpu|dp|rf|Mux34~14_combout\ & ((\mips_cpu|dp|rf|R3\(29)) # ((!\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|rf|Mux34~14_combout\ & (((\mips_cpu|dp|rf|R2\(29) & \mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(29),
	datac => \mips_cpu|dp|rf|R2\(29),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux34~15_combout\);

-- Location: LCCOMB_X29_Y19_N24
\mips_cpu|dp|rf|Mux34~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\) # ((\mips_cpu|dp|rf|Mux34~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & 
-- ((\mips_cpu|dp|rf|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux34~11_combout\,
	datad => \mips_cpu|dp|rf|Mux34~15_combout\,
	combout => \mips_cpu|dp|rf|Mux34~16_combout\);

-- Location: LCCOMB_X29_Y19_N2
\mips_cpu|dp|rf|Mux34~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux34~16_combout\ & ((\mips_cpu|dp|rf|Mux34~18_combout\))) # (!\mips_cpu|dp|rf|Mux34~16_combout\ & (\mips_cpu|dp|rf|Mux34~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux34~18_combout\,
	datad => \mips_cpu|dp|rf|Mux34~16_combout\,
	combout => \mips_cpu|dp|rf|Mux34~19_combout\);

-- Location: LCCOMB_X19_Y19_N16
\mips_cpu|dp|rf|Mux34~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux34~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux34~19_combout\,
	combout => \mips_cpu|dp|rf|Mux34~20_combout\);

-- Location: FF_X19_Y19_N17
\mips_cpu|dp|id_ex|q[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux34~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(123));

-- Location: LCCOMB_X20_Y23_N12
\mips_cpu|dp|fwsrcamux|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux2~0_combout\ = (\mips_cpu|dp|stall_control~7_combout\ & (((\mips_cpu|dp|id_ex|q\(123))))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|ex_mem|q\(69))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|id_ex|q\(123))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(69),
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(123),
	datad => \mips_cpu|dp|fw|always0~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux2~0_combout\);

-- Location: LCCOMB_X20_Y23_N16
\mips_cpu|dp|fwsrcamux|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux2~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[29]~5_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux2~0_combout\,
	datab => \mips_cpu|dp|resmux|y[29]~5_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux2~1_combout\);

-- Location: LCCOMB_X20_Y23_N0
\mips_cpu|dp|srcbmux|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux2~0_combout\ = (\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (((\mips_cpu|dp|id_ex|q\(155) & !\mips_cpu|dp|id_ex|q\(3))))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux2~1_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datab => \mips_cpu|dp|fwsrcbmux|Mux2~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(155),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux2~0_combout\);

-- Location: LCCOMB_X20_Y23_N14
\mips_cpu|dp|srcbmux|Mux2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux2~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux2~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux2~0_combout\ & ((\mips_cpu|dp|id_ex|q\(43)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(46),
	datac => \mips_cpu|dp|id_ex|q\(43),
	datad => \mips_cpu|dp|srcbmux|Mux2~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux2~combout\);

-- Location: LCCOMB_X15_Y20_N16
\mips_cpu|dp|alu|iadder32|bit28|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux3~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux3~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux3~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux3~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux3~1_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit27|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux3~combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\);

-- Location: LCCOMB_X15_Y20_N10
\mips_cpu|dp|alu|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~0_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux2~0_combout\);

-- Location: LCCOMB_X15_Y23_N0
\mips_cpu|dp|alu|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~1_combout\ = (\mips_cpu|dp|fwsrcamux|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux2~combout\ & ((\mips_cpu|dp|alu|Mux2~0_combout\) # (\mips_cpu|dp|alu|Mux6~4_combout\))) # (!\mips_cpu|dp|srcbmux|Mux2~combout\ & 
-- (!\mips_cpu|dp|alu|Mux2~0_combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux2~combout\ & (!\mips_cpu|dp|alu|Mux2~0_combout\)) # (!\mips_cpu|dp|srcbmux|Mux2~combout\ & (\mips_cpu|dp|alu|Mux2~0_combout\ & 
-- !\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux2~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux2~combout\,
	datac => \mips_cpu|dp|alu|Mux2~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux2~1_combout\);

-- Location: LCCOMB_X15_Y23_N26
\mips_cpu|dp|alu|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~2_combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|fwsrcamux|Mux2~1_combout\ $ (!\mips_cpu|dp|srcbmux|Mux2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux2~combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux2~2_combout\);

-- Location: LCCOMB_X15_Y23_N20
\mips_cpu|dp|alu|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~3_combout\ = (\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & ((\mips_cpu|dp|alu|Mux2~0_combout\) # (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\))) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (\mips_cpu|dp|alu|Mux2~0_combout\ 
-- & \mips_cpu|dp|fwsrcamux|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datac => \mips_cpu|dp|alu|Mux2~0_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|Mux2~3_combout\);

-- Location: LCCOMB_X15_Y23_N6
\mips_cpu|dp|alu|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~4_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux2~3_combout\) # (!\mips_cpu|dp|alu|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|Mux2~3_combout\,
	combout => \mips_cpu|dp|alu|Mux2~4_combout\);

-- Location: LCCOMB_X15_Y23_N12
\mips_cpu|dp|alu|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~5_combout\ = (\mips_cpu|dp|alu|Mux2~2_combout\ & (((\mips_cpu|dp|alu|Mux2~1_combout\)))) # (!\mips_cpu|dp|alu|Mux2~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|alu|Mux2~4_combout\))) # 
-- (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|Mux2~1_combout\ & \mips_cpu|dp|alu|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux2~2_combout\,
	datad => \mips_cpu|dp|alu|Mux2~4_combout\,
	combout => \mips_cpu|dp|alu|Mux2~5_combout\);

-- Location: LCCOMB_X15_Y23_N18
\mips_cpu|dp|pcmux|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux2~1_combout\ = (\mips_cpu|dp|pcmux|Mux2~0_combout\ & (((\mips_cpu|dp|pcreg|q[29]~1_combout\) # (\mips_cpu|dp|alu|Mux2~5_combout\)))) # (!\mips_cpu|dp|pcmux|Mux2~0_combout\ & (\mips_cpu|dp|id_ex|q\(155) & 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux2~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(155),
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|alu|Mux2~5_combout\,
	combout => \mips_cpu|dp|pcmux|Mux2~1_combout\);

-- Location: FF_X15_Y23_N19
\mips_cpu|dp|pcreg|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux2~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(29));

-- Location: LCCOMB_X16_Y21_N24
\mips_cpu|dp|pcadd1|y[29]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[29]~54_combout\ = (\mips_cpu|dp|pcreg|q\(29) & (!\mips_cpu|dp|pcadd1|y[28]~53\)) # (!\mips_cpu|dp|pcreg|q\(29) & ((\mips_cpu|dp|pcadd1|y[28]~53\) # (GND)))
-- \mips_cpu|dp|pcadd1|y[29]~55\ = CARRY((!\mips_cpu|dp|pcadd1|y[28]~53\) # (!\mips_cpu|dp|pcreg|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(29),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[28]~53\,
	combout => \mips_cpu|dp|pcadd1|y[29]~54_combout\,
	cout => \mips_cpu|dp|pcadd1|y[29]~55\);

-- Location: FF_X16_Y21_N25
\mips_cpu|dp|if_id|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[29]~54_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(61));

-- Location: FF_X20_Y23_N1
\mips_cpu|dp|id_ex|q[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(61),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(155));

-- Location: LCCOMB_X17_Y21_N26
\mips_cpu|dp|pcadd2|y[30]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[30]~56_combout\ = ((\mips_cpu|dp|id_ex|q\(46) $ (\mips_cpu|dp|id_ex|q\(156) $ (!\mips_cpu|dp|pcadd2|y[29]~55\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[30]~57\ = CARRY((\mips_cpu|dp|id_ex|q\(46) & ((\mips_cpu|dp|id_ex|q\(156)) # (!\mips_cpu|dp|pcadd2|y[29]~55\))) # (!\mips_cpu|dp|id_ex|q\(46) & (\mips_cpu|dp|id_ex|q\(156) & !\mips_cpu|dp|pcadd2|y[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(156),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[29]~55\,
	combout => \mips_cpu|dp|pcadd2|y[30]~56_combout\,
	cout => \mips_cpu|dp|pcadd2|y[30]~57\);

-- Location: LCCOMB_X19_Y21_N18
\mips_cpu|dp|pcmux|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux1~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((!\mips_cpu|dp|pcreg|q[29]~0_combout\ & \mips_cpu|dp|pcadd1|y[30]~56_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|id_ex|q\(156)) # 
-- ((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(156),
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcadd1|y[30]~56_combout\,
	combout => \mips_cpu|dp|pcmux|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y21_N2
\mips_cpu|dp|pcmux|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux1~1_combout\ = (\mips_cpu|dp|pcmux|Mux1~0_combout\ & (((\mips_cpu|dp|alu|Mux1~5_combout\) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\)))) # (!\mips_cpu|dp|pcmux|Mux1~0_combout\ & (\mips_cpu|dp|pcadd2|y[30]~56_combout\ & 
-- (\mips_cpu|dp|pcreg|q[29]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[30]~56_combout\,
	datab => \mips_cpu|dp|pcmux|Mux1~0_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|alu|Mux1~5_combout\,
	combout => \mips_cpu|dp|pcmux|Mux1~1_combout\);

-- Location: FF_X19_Y21_N3
\mips_cpu|dp|pcreg|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux1~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(30));

-- Location: LCCOMB_X16_Y21_N26
\mips_cpu|dp|pcadd1|y[30]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[30]~56_combout\ = (\mips_cpu|dp|pcreg|q\(30) & (\mips_cpu|dp|pcadd1|y[29]~55\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(30) & (!\mips_cpu|dp|pcadd1|y[29]~55\ & VCC))
-- \mips_cpu|dp|pcadd1|y[30]~57\ = CARRY((\mips_cpu|dp|pcreg|q\(30) & !\mips_cpu|dp|pcadd1|y[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(30),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd1|y[29]~55\,
	combout => \mips_cpu|dp|pcadd1|y[30]~56_combout\,
	cout => \mips_cpu|dp|pcadd1|y[30]~57\);

-- Location: FF_X16_Y21_N27
\mips_cpu|dp|if_id|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[30]~56_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(62));

-- Location: FF_X21_Y21_N19
\mips_cpu|dp|id_ex|q[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(62),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(156));

-- Location: LCCOMB_X21_Y21_N18
\mips_cpu|dp|srcbmux|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux1~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(156))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & 
-- ((\mips_cpu|dp|fwsrcbmux|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(156),
	datad => \mips_cpu|dp|fwsrcbmux|Mux1~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y23_N30
\mips_cpu|dp|srcbmux|Mux1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux1~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux1~0_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux1~0_combout\ & ((\mips_cpu|dp|id_ex|q\(44)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux1~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(44),
	combout => \mips_cpu|dp|srcbmux|Mux1~combout\);

-- Location: LCCOMB_X19_Y23_N30
\mips_cpu|dp|alu|iadder32|bit29|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux2~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux2~combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux2~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux2~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit28|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux2~combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\);

-- Location: LCCOMB_X19_Y23_N8
\mips_cpu|dp|alu|iadder32|bit30|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux1~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux1~combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux1~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux1~combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\);

-- Location: LCCOMB_X19_Y26_N24
\mips_cpu|dp|alu|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~4_combout\ = ((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & \mips_cpu|dp|alu|Mux17~2_combout\)) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & ((\mips_cpu|dp|alu|Mux17~2_combout\) # 
-- (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datac => \mips_cpu|dp|alu|Mux17~2_combout\,
	datad => \mips_cpu|dp|alu|Mux6~3_combout\,
	combout => \mips_cpu|dp|alu|Mux17~4_combout\);

-- Location: LCCOMB_X19_Y26_N26
\mips_cpu|dp|alu|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux17~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux17~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux17~3_combout\,
	datad => \mips_cpu|dp|alu|Mux17~4_combout\,
	combout => \mips_cpu|dp|alu|Mux17~5_combout\);

-- Location: LCCOMB_X19_Y26_N2
\mips_cpu|dp|alu|Mux17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~combout\ = (\mips_cpu|dp|alu|Mux17~5_combout\ & (((\mips_cpu|dp|srcbmux|Mux17~1_combout\) # (\mips_cpu|dp|fwsrcamux|Mux17~1_combout\)) # (!\mips_cpu|dp|alu|Mux6~4_combout\))) # (!\mips_cpu|dp|alu|Mux17~5_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|srcbmux|Mux17~1_combout\ & \mips_cpu|dp|fwsrcamux|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux17~5_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux17~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux17~1_combout\,
	combout => \mips_cpu|dp|alu|Mux17~combout\);

-- Location: FF_X19_Y26_N3
\mips_cpu|dp|ex_mem|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux17~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(54));

-- Location: LCCOMB_X27_Y26_N0
\mips_cpu|dp|rf|Mux17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(14)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R4\(14) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(14),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(14),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux17~14_combout\);

-- Location: LCCOMB_X28_Y26_N2
\mips_cpu|dp|rf|Mux17~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~15_combout\ = (\mips_cpu|dp|rf|Mux17~14_combout\ & (((\mips_cpu|dp|rf|R7\(14))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux17~14_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R7\(14),
	datad => \mips_cpu|dp|rf|R5\(14),
	combout => \mips_cpu|dp|rf|Mux17~15_combout\);

-- Location: LCCOMB_X24_Y24_N8
\mips_cpu|dp|rf|Mux17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux17~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(14),
	datad => \mips_cpu|dp|rf|Mux17~15_combout\,
	combout => \mips_cpu|dp|rf|Mux17~16_combout\);

-- Location: LCCOMB_X24_Y24_N2
\mips_cpu|dp|rf|Mux17~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~17_combout\ = (\mips_cpu|dp|rf|Mux17~16_combout\ & (((\mips_cpu|dp|rf|R3\(14)) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\)))) # (!\mips_cpu|dp|rf|Mux17~16_combout\ & (\mips_cpu|dp|rf|R2\(14) & ((\mips_cpu|dp|id_ex|q[66]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(14),
	datab => \mips_cpu|dp|rf|Mux17~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(14),
	datad => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	combout => \mips_cpu|dp|rf|Mux17~17_combout\);

-- Location: LCCOMB_X27_Y23_N24
\mips_cpu|dp|rf|Mux17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~8_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R24\(14))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R16\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(14),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(14),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux17~8_combout\);

-- Location: LCCOMB_X27_Y22_N14
\mips_cpu|dp|rf|Mux17~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~9_combout\ = (\mips_cpu|dp|rf|Mux17~8_combout\ & (((\mips_cpu|dp|rf|R28\(14)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux17~8_combout\ & (\mips_cpu|dp|rf|R20\(14) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~8_combout\,
	datab => \mips_cpu|dp|rf|R20\(14),
	datac => \mips_cpu|dp|rf|R28\(14),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux17~9_combout\);

-- Location: LCCOMB_X30_Y25_N30
\mips_cpu|dp|rf|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(14))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R18\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R18\(14),
	datad => \mips_cpu|dp|rf|R22\(14),
	combout => \mips_cpu|dp|rf|Mux17~6_combout\);

-- Location: LCCOMB_X30_Y24_N14
\mips_cpu|dp|rf|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~7_combout\ = (\mips_cpu|dp|rf|Mux17~6_combout\ & (((\mips_cpu|dp|rf|R30\(14)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux17~6_combout\ & (\mips_cpu|dp|rf|R26\(14) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~6_combout\,
	datab => \mips_cpu|dp|rf|R26\(14),
	datac => \mips_cpu|dp|rf|R30\(14),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux17~7_combout\);

-- Location: LCCOMB_X27_Y22_N16
\mips_cpu|dp|rf|Mux17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|Mux17~7_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux17~9_combout\,
	datad => \mips_cpu|dp|rf|Mux17~7_combout\,
	combout => \mips_cpu|dp|rf|Mux17~10_combout\);

-- Location: LCCOMB_X16_Y15_N14
\mips_cpu|dp|rf|Mux17~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(14))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(14),
	datac => \mips_cpu|dp|rf|R19\(14),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux17~11_combout\);

-- Location: LCCOMB_X17_Y15_N10
\mips_cpu|dp|rf|Mux17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~12_combout\ = (\mips_cpu|dp|rf|Mux17~11_combout\ & (((\mips_cpu|dp|rf|R31\(14)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux17~11_combout\ & (\mips_cpu|dp|rf|R27\(14) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~11_combout\,
	datab => \mips_cpu|dp|rf|R27\(14),
	datac => \mips_cpu|dp|rf|R31\(14),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux17~12_combout\);

-- Location: LCCOMB_X21_Y20_N20
\mips_cpu|dp|rf|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(14))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(14),
	datad => \mips_cpu|dp|rf|R17\(14),
	combout => \mips_cpu|dp|rf|Mux17~4_combout\);

-- Location: LCCOMB_X21_Y17_N4
\mips_cpu|dp|rf|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~5_combout\ = (\mips_cpu|dp|rf|Mux17~4_combout\ & ((\mips_cpu|dp|rf|R29\(14)) # ((!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux17~4_combout\ & (((\mips_cpu|dp|rf|R21\(14) & \mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~4_combout\,
	datab => \mips_cpu|dp|rf|R29\(14),
	datac => \mips_cpu|dp|rf|R21\(14),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux17~5_combout\);

-- Location: LCCOMB_X17_Y19_N0
\mips_cpu|dp|rf|Mux17~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux17~10_combout\ & (\mips_cpu|dp|rf|Mux17~12_combout\)) # (!\mips_cpu|dp|rf|Mux17~10_combout\ & ((\mips_cpu|dp|rf|Mux17~5_combout\))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux17~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux17~10_combout\,
	datac => \mips_cpu|dp|rf|Mux17~12_combout\,
	datad => \mips_cpu|dp|rf|Mux17~5_combout\,
	combout => \mips_cpu|dp|rf|Mux17~13_combout\);

-- Location: LCCOMB_X17_Y19_N26
\mips_cpu|dp|rf|Mux17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\) # ((\mips_cpu|dp|rf|Mux17~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux17~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux17~17_combout\,
	datad => \mips_cpu|dp|rf|Mux17~13_combout\,
	combout => \mips_cpu|dp|rf|Mux17~18_combout\);

-- Location: LCCOMB_X21_Y15_N10
\mips_cpu|dp|rf|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(14))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R9\(14),
	datac => \mips_cpu|dp|rf|R8\(14),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux17~2_combout\);

-- Location: LCCOMB_X23_Y15_N10
\mips_cpu|dp|rf|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~3_combout\ = (\mips_cpu|dp|rf|Mux17~2_combout\ & (((\mips_cpu|dp|rf|R11\(14)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux17~2_combout\ & (\mips_cpu|dp|rf|R10\(14) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(14),
	datab => \mips_cpu|dp|rf|Mux17~2_combout\,
	datac => \mips_cpu|dp|rf|R11\(14),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux17~3_combout\);

-- Location: LCCOMB_X21_Y18_N0
\mips_cpu|dp|rf|Mux17~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(14)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R12\(14) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(14),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(14),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux17~19_combout\);

-- Location: LCCOMB_X19_Y18_N14
\mips_cpu|dp|rf|Mux17~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~20_combout\ = (\mips_cpu|dp|rf|Mux17~19_combout\ & (((\mips_cpu|dp|rf|R15\(14))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux17~19_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R13\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R15\(14),
	datad => \mips_cpu|dp|rf|R13\(14),
	combout => \mips_cpu|dp|rf|Mux17~20_combout\);

-- Location: LCCOMB_X17_Y19_N12
\mips_cpu|dp|rf|Mux17~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~21_combout\ = (\mips_cpu|dp|rf|Mux17~18_combout\ & (((\mips_cpu|dp|rf|Mux17~20_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\))) # (!\mips_cpu|dp|rf|Mux17~18_combout\ & (\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux17~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux17~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux17~3_combout\,
	datad => \mips_cpu|dp|rf|Mux17~20_combout\,
	combout => \mips_cpu|dp|rf|Mux17~21_combout\);

-- Location: LCCOMB_X17_Y19_N2
\mips_cpu|dp|rf|Mux17~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~22_combout\ = (\mips_cpu|dp|rf|Mux17~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux17~21_combout\,
	combout => \mips_cpu|dp|rf|Mux17~22_combout\);

-- Location: FF_X17_Y19_N3
\mips_cpu|dp|id_ex|q[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux17~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(76));

-- Location: LCCOMB_X17_Y19_N4
\mips_cpu|dp|fwsrcbmux|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux17~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(54))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(76))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(54),
	datad => \mips_cpu|dp|id_ex|q\(76),
	combout => \mips_cpu|dp|fwsrcbmux|Mux17~0_combout\);

-- Location: LCCOMB_X17_Y19_N14
\mips_cpu|dp|fwsrcbmux|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux17~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[14]~20_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|fwsrcbmux|Mux17~0_combout\,
	datad => \mips_cpu|dp|resmux|y[14]~20_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux17~1_combout\);

-- Location: FF_X17_Y19_N15
\mips_cpu|dp|ex_mem|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux17~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(22));

-- Location: FF_X15_Y19_N31
\mips_cpu|dp|mem_wb|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[51]~22_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(51));

-- Location: LCCOMB_X19_Y18_N10
\mips_cpu|dp|resmux|y[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[12]~22_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(51)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(19),
	datad => \mips_cpu|dp|mem_wb|q\(51),
	combout => \mips_cpu|dp|resmux|y[12]~22_combout\);

-- Location: FF_X21_Y19_N11
\mips_cpu|dp|rf|R13[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[12]~22_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(12));

-- Location: LCCOMB_X23_Y16_N4
\mips_cpu|dp|rf|Mux19~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(12)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(12),
	datad => \mips_cpu|dp|rf|R14\(12),
	combout => \mips_cpu|dp|rf|Mux19~19_combout\);

-- Location: LCCOMB_X19_Y18_N16
\mips_cpu|dp|rf|Mux19~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux19~19_combout\ & ((\mips_cpu|dp|rf|R15\(12)))) # (!\mips_cpu|dp|rf|Mux19~19_combout\ & (\mips_cpu|dp|rf|R13\(12))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux19~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(12),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R15\(12),
	datad => \mips_cpu|dp|rf|Mux19~19_combout\,
	combout => \mips_cpu|dp|rf|Mux19~20_combout\);

-- Location: LCCOMB_X27_Y26_N4
\mips_cpu|dp|rf|Mux19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(12)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R4\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(12),
	datad => \mips_cpu|dp|rf|R6\(12),
	combout => \mips_cpu|dp|rf|Mux19~14_combout\);

-- Location: LCCOMB_X23_Y26_N22
\mips_cpu|dp|rf|Mux19~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~15_combout\ = (\mips_cpu|dp|rf|Mux19~14_combout\ & (((\mips_cpu|dp|rf|R7\(12)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux19~14_combout\ & (\mips_cpu|dp|rf|R5\(12) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(12),
	datab => \mips_cpu|dp|rf|Mux19~14_combout\,
	datac => \mips_cpu|dp|rf|R7\(12),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux19~15_combout\);

-- Location: LCCOMB_X26_Y22_N4
\mips_cpu|dp|rf|Mux19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux19~15_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|R1\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux19~15_combout\,
	datac => \mips_cpu|dp|rf|R1\(12),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux19~16_combout\);

-- Location: LCCOMB_X26_Y22_N14
\mips_cpu|dp|rf|Mux19~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux19~16_combout\ & (\mips_cpu|dp|rf|R3\(12))) # (!\mips_cpu|dp|rf|Mux19~16_combout\ & ((\mips_cpu|dp|rf|R2\(12)))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|Mux19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux19~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(12),
	datad => \mips_cpu|dp|rf|R2\(12),
	combout => \mips_cpu|dp|rf|Mux19~17_combout\);

-- Location: LCCOMB_X22_Y17_N24
\mips_cpu|dp|rf|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(12))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(12),
	datad => \mips_cpu|dp|rf|R17\(12),
	combout => \mips_cpu|dp|rf|Mux19~4_combout\);

-- Location: LCCOMB_X21_Y17_N28
\mips_cpu|dp|rf|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~5_combout\ = (\mips_cpu|dp|rf|Mux19~4_combout\ & ((\mips_cpu|dp|rf|R29\(12)) # ((!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux19~4_combout\ & (((\mips_cpu|dp|rf|R21\(12) & \mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(12),
	datab => \mips_cpu|dp|rf|Mux19~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(12),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux19~5_combout\);

-- Location: LCCOMB_X28_Y17_N20
\mips_cpu|dp|rf|Mux19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(12))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(12),
	datad => \mips_cpu|dp|rf|R24\(12),
	combout => \mips_cpu|dp|rf|Mux19~8_combout\);

-- Location: LCCOMB_X28_Y23_N2
\mips_cpu|dp|rf|Mux19~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~9_combout\ = (\mips_cpu|dp|rf|Mux19~8_combout\ & (((\mips_cpu|dp|rf|R28\(12))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux19~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(12),
	datad => \mips_cpu|dp|rf|R20\(12),
	combout => \mips_cpu|dp|rf|Mux19~9_combout\);

-- Location: LCCOMB_X29_Y24_N2
\mips_cpu|dp|rf|Mux19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(12)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R18\(12),
	datad => \mips_cpu|dp|rf|R22\(12),
	combout => \mips_cpu|dp|rf|Mux19~6_combout\);

-- Location: LCCOMB_X30_Y24_N2
\mips_cpu|dp|rf|Mux19~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~7_combout\ = (\mips_cpu|dp|rf|Mux19~6_combout\ & (((\mips_cpu|dp|rf|R30\(12)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux19~6_combout\ & (\mips_cpu|dp|rf|R26\(12) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~6_combout\,
	datab => \mips_cpu|dp|rf|R26\(12),
	datac => \mips_cpu|dp|rf|R30\(12),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux19~7_combout\);

-- Location: LCCOMB_X17_Y18_N4
\mips_cpu|dp|rf|Mux19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|rf|Mux19~7_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux19~9_combout\ & (!\mips_cpu|dp|if_id|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux19~9_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux19~7_combout\,
	combout => \mips_cpu|dp|rf|Mux19~10_combout\);

-- Location: LCCOMB_X16_Y15_N10
\mips_cpu|dp|rf|Mux19~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(12)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(12),
	datad => \mips_cpu|dp|rf|R23\(12),
	combout => \mips_cpu|dp|rf|Mux19~11_combout\);

-- Location: LCCOMB_X17_Y15_N14
\mips_cpu|dp|rf|Mux19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux19~11_combout\ & ((\mips_cpu|dp|rf|R31\(12)))) # (!\mips_cpu|dp|rf|Mux19~11_combout\ & (\mips_cpu|dp|rf|R27\(12))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux19~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(12),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(12),
	datad => \mips_cpu|dp|rf|Mux19~11_combout\,
	combout => \mips_cpu|dp|rf|Mux19~12_combout\);

-- Location: LCCOMB_X17_Y18_N20
\mips_cpu|dp|rf|Mux19~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux19~10_combout\ & ((\mips_cpu|dp|rf|Mux19~12_combout\))) # (!\mips_cpu|dp|rf|Mux19~10_combout\ & (\mips_cpu|dp|rf|Mux19~5_combout\)))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~5_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux19~10_combout\,
	datad => \mips_cpu|dp|rf|Mux19~12_combout\,
	combout => \mips_cpu|dp|rf|Mux19~13_combout\);

-- Location: LCCOMB_X17_Y18_N30
\mips_cpu|dp|rf|Mux19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux19~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~17_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux19~13_combout\,
	combout => \mips_cpu|dp|rf|Mux19~18_combout\);

-- Location: LCCOMB_X21_Y15_N30
\mips_cpu|dp|rf|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(12)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(12),
	datad => \mips_cpu|dp|rf|R9\(12),
	combout => \mips_cpu|dp|rf|Mux19~2_combout\);

-- Location: LCCOMB_X20_Y14_N24
\mips_cpu|dp|rf|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~3_combout\ = (\mips_cpu|dp|rf|Mux19~2_combout\ & (((\mips_cpu|dp|rf|R11\(12)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux19~2_combout\ & (\mips_cpu|dp|rf|R10\(12) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~2_combout\,
	datab => \mips_cpu|dp|rf|R10\(12),
	datac => \mips_cpu|dp|rf|R11\(12),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux19~3_combout\);

-- Location: LCCOMB_X17_Y18_N16
\mips_cpu|dp|rf|Mux19~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux19~18_combout\ & (\mips_cpu|dp|rf|Mux19~20_combout\)) # (!\mips_cpu|dp|rf|Mux19~18_combout\ & ((\mips_cpu|dp|rf|Mux19~3_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux19~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux19~20_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux19~18_combout\,
	datad => \mips_cpu|dp|rf|Mux19~3_combout\,
	combout => \mips_cpu|dp|rf|Mux19~21_combout\);

-- Location: LCCOMB_X17_Y18_N24
\mips_cpu|dp|rf|Mux19~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~22_combout\ = (\mips_cpu|dp|rf|Mux19~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux19~21_combout\,
	combout => \mips_cpu|dp|rf|Mux19~22_combout\);

-- Location: FF_X17_Y18_N25
\mips_cpu|dp|id_ex|q[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux19~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(74));

-- Location: LCCOMB_X17_Y18_N26
\mips_cpu|dp|fwsrcbmux|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux19~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(52))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(74))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(52),
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(74),
	combout => \mips_cpu|dp|fwsrcbmux|Mux19~0_combout\);

-- Location: LCCOMB_X17_Y18_N0
\mips_cpu|dp|fwsrcbmux|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux19~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[12]~22_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux19~0_combout\,
	datab => \mips_cpu|dp|resmux|y[12]~22_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux19~1_combout\);

-- Location: FF_X17_Y18_N1
\mips_cpu|dp|ex_mem|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux19~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(20));

-- Location: FF_X17_Y17_N1
\mips_cpu|dp|if_id|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(11));

-- Location: FF_X17_Y20_N31
\mips_cpu|dp|id_ex|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(41));

-- Location: FF_X16_Y16_N3
\mips_cpu|dp|id_ex|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(20));

-- Location: LCCOMB_X15_Y16_N26
\mips_cpu|dp|wrmux|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|Mux4~0_combout\ = (\mips_cpu|dp|id_ex|q\(7) & (\mips_cpu|dp|id_ex|q\(41))) # (!\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|dp|id_ex|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(41),
	datab => \mips_cpu|dp|id_ex|q\(7),
	datad => \mips_cpu|dp|id_ex|q\(20),
	combout => \mips_cpu|dp|wrmux|Mux4~0_combout\);

-- Location: FF_X15_Y16_N27
\mips_cpu|dp|ex_mem|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|Mux4~0_combout\,
	asdata => VCC,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|id_ex|q\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(3));

-- Location: FF_X17_Y16_N5
\mips_cpu|dp|mem_wb|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(2));

-- Location: LCCOMB_X17_Y16_N30
\mips_cpu|dp|rf|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~26_combout\ = (!\mips_cpu|dp|mem_wb|q\(2) & (\mips_cpu|dp|mem_wb|q\(4) & \mips_cpu|dp|mem_wb|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(2),
	datac => \mips_cpu|dp|mem_wb|q\(4),
	datad => \mips_cpu|dp|mem_wb|q\(0),
	combout => \mips_cpu|dp|rf|Decoder0~26_combout\);

-- Location: LCCOMB_X21_Y16_N16
\mips_cpu|dp|rf|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~36_combout\ = (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(5) & (\mips_cpu|dp|rf|Decoder0~26_combout\ & !\mips_cpu|dp|mem_wb|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datab => \mips_cpu|dp|mem_wb|q\(5),
	datac => \mips_cpu|dp|rf|Decoder0~26_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(6),
	combout => \mips_cpu|dp|rf|Decoder0~36_combout\);

-- Location: FF_X21_Y19_N19
\mips_cpu|dp|rf|R14[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[30]~4_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(30));

-- Location: LCCOMB_X21_Y21_N20
\mips_cpu|dp|rf|Mux1~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(30)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R12\(30) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R14\(30),
	datac => \mips_cpu|dp|rf|R12\(30),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux1~19_combout\);

-- Location: LCCOMB_X21_Y21_N30
\mips_cpu|dp|rf|Mux1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~20_combout\ = (\mips_cpu|dp|rf|Mux1~19_combout\ & (((\mips_cpu|dp|rf|R15\(30)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux1~19_combout\ & (\mips_cpu|dp|rf|R13\(30) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~19_combout\,
	datab => \mips_cpu|dp|rf|R13\(30),
	datac => \mips_cpu|dp|rf|R15\(30),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux1~20_combout\);

-- Location: LCCOMB_X19_Y20_N2
\mips_cpu|dp|rf|Mux1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(30)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(30),
	datad => \mips_cpu|dp|rf|R23\(30),
	combout => \mips_cpu|dp|rf|Mux1~11_combout\);

-- Location: LCCOMB_X20_Y20_N6
\mips_cpu|dp|rf|Mux1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux1~11_combout\ & ((\mips_cpu|dp|rf|R31\(30)))) # (!\mips_cpu|dp|rf|Mux1~11_combout\ & (\mips_cpu|dp|rf|R27\(30))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(30),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(30),
	datad => \mips_cpu|dp|rf|Mux1~11_combout\,
	combout => \mips_cpu|dp|rf|Mux1~12_combout\);

-- Location: LCCOMB_X29_Y19_N18
\mips_cpu|dp|rf|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~8_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R24\(30))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R16\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R24\(30),
	datac => \mips_cpu|dp|rf|R16\(30),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux1~8_combout\);

-- Location: LCCOMB_X28_Y19_N18
\mips_cpu|dp|rf|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~9_combout\ = (\mips_cpu|dp|rf|Mux1~8_combout\ & (((\mips_cpu|dp|rf|R28\(30)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux1~8_combout\ & (\mips_cpu|dp|rf|R20\(30) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~8_combout\,
	datab => \mips_cpu|dp|rf|R20\(30),
	datac => \mips_cpu|dp|rf|R28\(30),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux1~9_combout\);

-- Location: LCCOMB_X30_Y25_N6
\mips_cpu|dp|rf|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(30))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R18\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R18\(30),
	datad => \mips_cpu|dp|rf|R22\(30),
	combout => \mips_cpu|dp|rf|Mux1~6_combout\);

-- Location: LCCOMB_X29_Y25_N14
\mips_cpu|dp|rf|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux1~6_combout\ & ((\mips_cpu|dp|rf|R30\(30)))) # (!\mips_cpu|dp|rf|Mux1~6_combout\ & (\mips_cpu|dp|rf|R26\(30))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(30),
	datac => \mips_cpu|dp|rf|R30\(30),
	datad => \mips_cpu|dp|rf|Mux1~6_combout\,
	combout => \mips_cpu|dp|rf|Mux1~7_combout\);

-- Location: LCCOMB_X21_Y21_N22
\mips_cpu|dp|rf|Mux1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux1~7_combout\) # (\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux1~9_combout\ & ((!\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux1~9_combout\,
	datac => \mips_cpu|dp|rf|Mux1~7_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux1~10_combout\);

-- Location: LCCOMB_X24_Y21_N24
\mips_cpu|dp|rf|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(30)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(30) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R17\(30),
	datac => \mips_cpu|dp|rf|R25\(30),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux1~4_combout\);

-- Location: LCCOMB_X23_Y21_N20
\mips_cpu|dp|rf|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux1~4_combout\ & (\mips_cpu|dp|rf|R29\(30))) # (!\mips_cpu|dp|rf|Mux1~4_combout\ & ((\mips_cpu|dp|rf|R21\(30)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R29\(30),
	datac => \mips_cpu|dp|rf|R21\(30),
	datad => \mips_cpu|dp|rf|Mux1~4_combout\,
	combout => \mips_cpu|dp|rf|Mux1~5_combout\);

-- Location: LCCOMB_X21_Y21_N16
\mips_cpu|dp|rf|Mux1~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux1~10_combout\ & (\mips_cpu|dp|rf|Mux1~12_combout\)) # (!\mips_cpu|dp|rf|Mux1~10_combout\ & ((\mips_cpu|dp|rf|Mux1~5_combout\))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux1~10_combout\,
	datad => \mips_cpu|dp|rf|Mux1~5_combout\,
	combout => \mips_cpu|dp|rf|Mux1~13_combout\);

-- Location: LCCOMB_X27_Y26_N10
\mips_cpu|dp|rf|Mux1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(30)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R4\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(30),
	datad => \mips_cpu|dp|rf|R6\(30),
	combout => \mips_cpu|dp|rf|Mux1~14_combout\);

-- Location: LCCOMB_X23_Y26_N26
\mips_cpu|dp|rf|Mux1~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~15_combout\ = (\mips_cpu|dp|rf|Mux1~14_combout\ & (((\mips_cpu|dp|rf|R7\(30))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux1~14_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R7\(30),
	datad => \mips_cpu|dp|rf|R5\(30),
	combout => \mips_cpu|dp|rf|Mux1~15_combout\);

-- Location: LCCOMB_X26_Y23_N8
\mips_cpu|dp|rf|Mux1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux1~15_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(30),
	datad => \mips_cpu|dp|rf|Mux1~15_combout\,
	combout => \mips_cpu|dp|rf|Mux1~16_combout\);

-- Location: LCCOMB_X26_Y23_N26
\mips_cpu|dp|rf|Mux1~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux1~16_combout\ & (\mips_cpu|dp|rf|R3\(30))) # (!\mips_cpu|dp|rf|Mux1~16_combout\ & ((\mips_cpu|dp|rf|R2\(30)))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|Mux1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux1~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(30),
	datad => \mips_cpu|dp|rf|R2\(30),
	combout => \mips_cpu|dp|rf|Mux1~17_combout\);

-- Location: LCCOMB_X21_Y21_N26
\mips_cpu|dp|rf|Mux1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux1~13_combout\) # ((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux1~17_combout\ & 
-- !\mips_cpu|dp|id_ex|q[66]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux1~13_combout\,
	datac => \mips_cpu|dp|rf|Mux1~17_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux1~18_combout\);

-- Location: LCCOMB_X24_Y15_N30
\mips_cpu|dp|rf|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~2_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R9\(30))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(30),
	datad => \mips_cpu|dp|rf|R9\(30),
	combout => \mips_cpu|dp|rf|Mux1~2_combout\);

-- Location: LCCOMB_X23_Y15_N22
\mips_cpu|dp|rf|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~3_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux1~2_combout\ & ((\mips_cpu|dp|rf|R11\(30)))) # (!\mips_cpu|dp|rf|Mux1~2_combout\ & (\mips_cpu|dp|rf|R10\(30))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(30),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R11\(30),
	datad => \mips_cpu|dp|rf|Mux1~2_combout\,
	combout => \mips_cpu|dp|rf|Mux1~3_combout\);

-- Location: LCCOMB_X21_Y21_N8
\mips_cpu|dp|rf|Mux1~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux1~18_combout\ & (\mips_cpu|dp|rf|Mux1~20_combout\)) # (!\mips_cpu|dp|rf|Mux1~18_combout\ & ((\mips_cpu|dp|rf|Mux1~3_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux1~20_combout\,
	datac => \mips_cpu|dp|rf|Mux1~18_combout\,
	datad => \mips_cpu|dp|rf|Mux1~3_combout\,
	combout => \mips_cpu|dp|rf|Mux1~21_combout\);

-- Location: LCCOMB_X21_Y21_N4
\mips_cpu|dp|rf|Mux1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~22_combout\ = (\mips_cpu|dp|rf|Mux1~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux1~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux1~22_combout\);

-- Location: FF_X21_Y21_N5
\mips_cpu|dp|id_ex|q[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux1~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(92));

-- Location: LCCOMB_X21_Y21_N6
\mips_cpu|dp|fwsrcbmux|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux1~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(70)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(92)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q\(92),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(70),
	combout => \mips_cpu|dp|fwsrcbmux|Mux1~0_combout\);

-- Location: LCCOMB_X21_Y21_N24
\mips_cpu|dp|fwsrcbmux|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux1~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[30]~4_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[30]~4_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux1~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux1~1_combout\);

-- Location: FF_X21_Y21_N25
\mips_cpu|dp|ex_mem|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux1~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(38));

-- Location: FF_X12_Y18_N5
\mips_cpu|dp|mem_wb|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[68]~5_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(29),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(68));

-- Location: LCCOMB_X22_Y21_N18
\mips_cpu|dp|mem_wb|q[36]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[36]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(69)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(69),
	combout => \mips_cpu|dp|mem_wb|q[36]~feeder_combout\);

-- Location: FF_X22_Y21_N19
\mips_cpu|dp|mem_wb|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[36]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(36));

-- Location: LCCOMB_X22_Y21_N4
\mips_cpu|dp|resmux|y[29]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[29]~5_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(68))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(68),
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(36),
	combout => \mips_cpu|dp|resmux|y[29]~5_combout\);

-- Location: FF_X23_Y16_N3
\mips_cpu|dp|rf|R12[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[29]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(29));

-- Location: LCCOMB_X23_Y16_N2
\mips_cpu|dp|rf|Mux2~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(29))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(29),
	datad => \mips_cpu|dp|rf|R13\(29),
	combout => \mips_cpu|dp|rf|Mux2~19_combout\);

-- Location: LCCOMB_X22_Y21_N10
\mips_cpu|dp|rf|Mux2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~20_combout\ = (\mips_cpu|dp|rf|Mux2~19_combout\ & (((\mips_cpu|dp|rf|R15\(29))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux2~19_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(29),
	datad => \mips_cpu|dp|rf|R14\(29),
	combout => \mips_cpu|dp|rf|Mux2~20_combout\);

-- Location: LCCOMB_X22_Y15_N22
\mips_cpu|dp|rf|Mux2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~12_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R10\(29))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R8\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R10\(29),
	datac => \mips_cpu|dp|rf|R8\(29),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux2~12_combout\);

-- Location: LCCOMB_X23_Y15_N26
\mips_cpu|dp|rf|Mux2~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux2~12_combout\ & (\mips_cpu|dp|rf|R11\(29))) # (!\mips_cpu|dp|rf|Mux2~12_combout\ & ((\mips_cpu|dp|rf|R9\(29)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux2~12_combout\,
	datac => \mips_cpu|dp|rf|R11\(29),
	datad => \mips_cpu|dp|rf|R9\(29),
	combout => \mips_cpu|dp|rf|Mux2~13_combout\);

-- Location: LCCOMB_X27_Y21_N8
\mips_cpu|dp|rf|Mux2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(29)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R1\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(29),
	datad => \mips_cpu|dp|rf|R2\(29),
	combout => \mips_cpu|dp|rf|Mux2~16_combout\);

-- Location: LCCOMB_X22_Y26_N10
\mips_cpu|dp|rf|Mux2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(29)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(29),
	datad => \mips_cpu|dp|rf|R5\(29),
	combout => \mips_cpu|dp|rf|Mux2~14_combout\);

-- Location: LCCOMB_X26_Y26_N18
\mips_cpu|dp|rf|Mux2~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux2~14_combout\ & ((\mips_cpu|dp|rf|R7\(29)))) # (!\mips_cpu|dp|rf|Mux2~14_combout\ & (\mips_cpu|dp|rf|R6\(29))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(29),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(29),
	datad => \mips_cpu|dp|rf|Mux2~14_combout\,
	combout => \mips_cpu|dp|rf|Mux2~15_combout\);

-- Location: LCCOMB_X27_Y21_N26
\mips_cpu|dp|rf|Mux2~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux2~16_combout\ & (\mips_cpu|dp|rf|R3\(29))) # (!\mips_cpu|dp|rf|Mux2~16_combout\ & ((\mips_cpu|dp|rf|Mux2~15_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux2~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(29),
	datad => \mips_cpu|dp|rf|Mux2~15_combout\,
	combout => \mips_cpu|dp|rf|Mux2~17_combout\);

-- Location: LCCOMB_X22_Y21_N24
\mips_cpu|dp|rf|Mux2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux2~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux2~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux2~17_combout\,
	combout => \mips_cpu|dp|rf|Mux2~18_combout\);

-- Location: LCCOMB_X20_Y25_N4
\mips_cpu|dp|rf|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(29)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(29) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(29),
	datac => \mips_cpu|dp|rf|R22\(29),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux2~2_combout\);

-- Location: LCCOMB_X22_Y25_N14
\mips_cpu|dp|rf|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~3_combout\ = (\mips_cpu|dp|rf|Mux2~2_combout\ & (((\mips_cpu|dp|rf|R30\(29))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux2~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(29),
	datad => \mips_cpu|dp|rf|R30\(29),
	combout => \mips_cpu|dp|rf|Mux2~3_combout\);

-- Location: LCCOMB_X30_Y18_N4
\mips_cpu|dp|rf|Mux2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(29)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R19\(29),
	datac => \mips_cpu|dp|rf|R23\(29),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux2~9_combout\);

-- Location: LCCOMB_X29_Y18_N20
\mips_cpu|dp|rf|Mux2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~10_combout\ = (\mips_cpu|dp|rf|Mux2~9_combout\ & ((\mips_cpu|dp|rf|R31\(29)) # ((!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux2~9_combout\ & (((\mips_cpu|dp|rf|R27\(29) & \mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(29),
	datab => \mips_cpu|dp|rf|Mux2~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(29),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux2~10_combout\);

-- Location: LCCOMB_X29_Y19_N30
\mips_cpu|dp|rf|Mux2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(29)))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R16\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R16\(29),
	datad => \mips_cpu|dp|rf|R24\(29),
	combout => \mips_cpu|dp|rf|Mux2~6_combout\);

-- Location: LCCOMB_X27_Y17_N10
\mips_cpu|dp|rf|Mux2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~7_combout\ = (\mips_cpu|dp|rf|Mux2~6_combout\ & (((\mips_cpu|dp|rf|R28\(29))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux2~6_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(29),
	datad => \mips_cpu|dp|rf|R20\(29),
	combout => \mips_cpu|dp|rf|Mux2~7_combout\);

-- Location: LCCOMB_X24_Y21_N12
\mips_cpu|dp|rf|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(29)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(29) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(29),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(29),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux2~4_combout\);

-- Location: LCCOMB_X23_Y21_N24
\mips_cpu|dp|rf|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|R29\(29)))) # (!\mips_cpu|dp|rf|Mux2~4_combout\ & (\mips_cpu|dp|rf|R21\(29))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux2~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(29),
	datad => \mips_cpu|dp|rf|R29\(29),
	combout => \mips_cpu|dp|rf|Mux2~5_combout\);

-- Location: LCCOMB_X22_Y21_N20
\mips_cpu|dp|rf|Mux2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~8_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|Mux2~5_combout\)))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux2~7_combout\,
	datad => \mips_cpu|dp|rf|Mux2~5_combout\,
	combout => \mips_cpu|dp|rf|Mux2~8_combout\);

-- Location: LCCOMB_X22_Y21_N6
\mips_cpu|dp|rf|Mux2~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux2~8_combout\ & ((\mips_cpu|dp|rf|Mux2~10_combout\))) # (!\mips_cpu|dp|rf|Mux2~8_combout\ & (\mips_cpu|dp|rf|Mux2~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~3_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux2~10_combout\,
	datad => \mips_cpu|dp|rf|Mux2~8_combout\,
	combout => \mips_cpu|dp|rf|Mux2~11_combout\);

-- Location: LCCOMB_X22_Y21_N28
\mips_cpu|dp|rf|Mux2~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~21_combout\ = (\mips_cpu|dp|rf|Mux2~18_combout\ & ((\mips_cpu|dp|rf|Mux2~20_combout\) # ((!\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux2~18_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- \mips_cpu|dp|rf|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~20_combout\,
	datab => \mips_cpu|dp|rf|Mux2~18_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux2~11_combout\,
	combout => \mips_cpu|dp|rf|Mux2~21_combout\);

-- Location: LCCOMB_X22_Y21_N14
\mips_cpu|dp|rf|Mux2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~22_combout\ = (\mips_cpu|dp|rf|Mux2~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux2~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux2~22_combout\);

-- Location: FF_X22_Y21_N15
\mips_cpu|dp|id_ex|q[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux2~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(91));

-- Location: LCCOMB_X20_Y23_N24
\mips_cpu|dp|fwsrcbmux|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux2~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(69)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(91)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(91),
	datad => \mips_cpu|dp|ex_mem|q\(69),
	combout => \mips_cpu|dp|fwsrcbmux|Mux2~0_combout\);

-- Location: LCCOMB_X20_Y23_N18
\mips_cpu|dp|fwsrcbmux|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux2~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[29]~5_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwsrcbmux|Mux2~0_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|resmux|y[29]~5_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux2~1_combout\);

-- Location: FF_X20_Y23_N19
\mips_cpu|dp|ex_mem|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux2~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(37));

-- Location: LCCOMB_X14_Y21_N6
\read_data[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~5_combout\ = (\Decoder|Equal3~0_combout\ & ((\mips_cpu|dp|mem_wb|q[40]~52_combout\ & (\read_data[1]~4_combout\)) # (!\mips_cpu|dp|mem_wb|q[40]~52_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1)))))) # 
-- (!\Decoder|Equal3~0_combout\ & (((\mips_cpu|dp|mem_wb|q[40]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[1]~4_combout\,
	datab => \Decoder|Equal3~0_combout\,
	datac => \mips_cpu|dp|mem_wb|q[40]~52_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1),
	combout => \read_data[1]~5_combout\);

-- Location: LCCOMB_X14_Y21_N0
\read_data[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~6_combout\ = (\mips_cpu|dp|mem_wb|q[40]~50_combout\ & ((\read_data[1]~5_combout\ & ((\uGPIO|BUTTON_StatusR\(1)))) # (!\read_data[1]~5_combout\ & (\uGPIO|SW_StatusR\(1))))) # (!\mips_cpu|dp|mem_wb|q[40]~50_combout\ & 
-- (((\read_data[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[40]~50_combout\,
	datab => \uGPIO|SW_StatusR\(1),
	datac => \uGPIO|BUTTON_StatusR\(1),
	datad => \read_data[1]~5_combout\,
	combout => \read_data[1]~6_combout\);

-- Location: LCCOMB_X14_Y21_N26
\uGPIO|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always3~0_combout\ = (\mips_cpu|dp|ex_mem|q\(53) & (\mips_cpu|dp|ex_mem|q\(2) & \Decoder|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(53),
	datac => \mips_cpu|dp|ex_mem|q\(2),
	datad => \Decoder|Equal1~5_combout\,
	combout => \uGPIO|always3~0_combout\);

-- Location: LCCOMB_X12_Y20_N0
\uGPIO|LEDG_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~2_combout\ = (\mips_cpu|dp|ex_mem|q\(9)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|ex_mem|q\(9),
	combout => \uGPIO|LEDG_R~2_combout\);

-- Location: FF_X12_Y20_N1
\Timer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~2_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(1));

-- Location: LCCOMB_X14_Y21_N2
\read_data[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~7_combout\ = (\mips_cpu|dp|mem_wb|q[40]~49_combout\ & (((\Timer|CompareR\(1))))) # (!\mips_cpu|dp|mem_wb|q[40]~49_combout\ & (\read_data[1]~6_combout\ & (!\uGPIO|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[40]~49_combout\,
	datab => \read_data[1]~6_combout\,
	datac => \uGPIO|always3~0_combout\,
	datad => \Timer|CompareR\(1),
	combout => \read_data[1]~7_combout\);

-- Location: FF_X14_Y21_N3
\mips_cpu|dp|mem_wb|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[1]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(40));

-- Location: LCCOMB_X14_Y21_N4
\mips_cpu|dp|resmux|y[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[1]~2_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(40)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(8),
	datad => \mips_cpu|dp|mem_wb|q\(40),
	combout => \mips_cpu|dp|resmux|y[1]~2_combout\);

-- Location: FF_X24_Y15_N11
\mips_cpu|dp|rf|R8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(1));

-- Location: FF_X23_Y15_N15
\mips_cpu|dp|rf|R9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(1));

-- Location: LCCOMB_X24_Y15_N10
\mips_cpu|dp|rf|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~2_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R9\(1))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(1),
	datad => \mips_cpu|dp|rf|R9\(1),
	combout => \mips_cpu|dp|rf|Mux30~2_combout\);

-- Location: FF_X24_Y15_N17
\mips_cpu|dp|rf|R10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(1));

-- Location: FF_X23_Y15_N9
\mips_cpu|dp|rf|R11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(1));

-- Location: LCCOMB_X23_Y15_N8
\mips_cpu|dp|rf|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~3_combout\ = (\mips_cpu|dp|rf|Mux30~2_combout\ & (((\mips_cpu|dp|rf|R11\(1)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux30~2_combout\ & (\mips_cpu|dp|rf|R10\(1) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~2_combout\,
	datab => \mips_cpu|dp|rf|R10\(1),
	datac => \mips_cpu|dp|rf|R11\(1),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux30~3_combout\);

-- Location: FF_X23_Y16_N17
\mips_cpu|dp|rf|R12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(1));

-- Location: FF_X24_Y16_N29
\mips_cpu|dp|rf|R14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(1));

-- Location: LCCOMB_X23_Y16_N16
\mips_cpu|dp|rf|Mux30~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(1)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(1),
	datad => \mips_cpu|dp|rf|R14\(1),
	combout => \mips_cpu|dp|rf|Mux30~19_combout\);

-- Location: FF_X24_Y22_N19
\mips_cpu|dp|rf|R15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(1));

-- Location: FF_X24_Y16_N19
\mips_cpu|dp|rf|R13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(1));

-- Location: LCCOMB_X24_Y22_N18
\mips_cpu|dp|rf|Mux30~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~20_combout\ = (\mips_cpu|dp|rf|Mux30~19_combout\ & (((\mips_cpu|dp|rf|R15\(1))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux30~19_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R13\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R15\(1),
	datad => \mips_cpu|dp|rf|R13\(1),
	combout => \mips_cpu|dp|rf|Mux30~20_combout\);

-- Location: FF_X26_Y24_N11
\mips_cpu|dp|rf|R2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(1));

-- Location: FF_X26_Y23_N11
\mips_cpu|dp|rf|R3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(1));

-- Location: FF_X26_Y23_N1
\mips_cpu|dp|rf|R1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(1));

-- Location: FF_X24_Y26_N11
\mips_cpu|dp|rf|R4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(1));

-- Location: FF_X24_Y26_N1
\mips_cpu|dp|rf|R6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(1));

-- Location: LCCOMB_X24_Y26_N10
\mips_cpu|dp|rf|Mux30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R6\(1))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(1),
	datad => \mips_cpu|dp|rf|R6\(1),
	combout => \mips_cpu|dp|rf|Mux30~14_combout\);

-- Location: FF_X28_Y26_N9
\mips_cpu|dp|rf|R5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(1));

-- Location: FF_X28_Y26_N11
\mips_cpu|dp|rf|R7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(1));

-- Location: LCCOMB_X28_Y26_N10
\mips_cpu|dp|rf|Mux30~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~15_combout\ = (\mips_cpu|dp|rf|Mux30~14_combout\ & (((\mips_cpu|dp|rf|R7\(1)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux30~14_combout\ & (\mips_cpu|dp|rf|R5\(1) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~14_combout\,
	datab => \mips_cpu|dp|rf|R5\(1),
	datac => \mips_cpu|dp|rf|R7\(1),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux30~15_combout\);

-- Location: LCCOMB_X26_Y23_N0
\mips_cpu|dp|rf|Mux30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux30~15_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(1),
	datad => \mips_cpu|dp|rf|Mux30~15_combout\,
	combout => \mips_cpu|dp|rf|Mux30~16_combout\);

-- Location: LCCOMB_X26_Y23_N10
\mips_cpu|dp|rf|Mux30~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux30~16_combout\ & ((\mips_cpu|dp|rf|R3\(1)))) # (!\mips_cpu|dp|rf|Mux30~16_combout\ & (\mips_cpu|dp|rf|R2\(1))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (((\mips_cpu|dp|rf|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(1),
	datac => \mips_cpu|dp|rf|R3\(1),
	datad => \mips_cpu|dp|rf|Mux30~16_combout\,
	combout => \mips_cpu|dp|rf|Mux30~17_combout\);

-- Location: FF_X16_Y15_N1
\mips_cpu|dp|rf|R27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(1));

-- Location: FF_X20_Y20_N3
\mips_cpu|dp|rf|R31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(1));

-- Location: FF_X20_Y20_N17
\mips_cpu|dp|rf|R23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(1));

-- Location: FF_X16_Y15_N3
\mips_cpu|dp|rf|R19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(1));

-- Location: LCCOMB_X16_Y15_N2
\mips_cpu|dp|rf|Mux30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(1))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(1),
	datac => \mips_cpu|dp|rf|R19\(1),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux30~11_combout\);

-- Location: LCCOMB_X20_Y20_N2
\mips_cpu|dp|rf|Mux30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux30~11_combout\ & ((\mips_cpu|dp|rf|R31\(1)))) # (!\mips_cpu|dp|rf|Mux30~11_combout\ & (\mips_cpu|dp|rf|R27\(1))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(1),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(1),
	datad => \mips_cpu|dp|rf|Mux30~11_combout\,
	combout => \mips_cpu|dp|rf|Mux30~12_combout\);

-- Location: FF_X24_Y20_N3
\mips_cpu|dp|rf|R17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(1));

-- Location: FF_X24_Y21_N9
\mips_cpu|dp|rf|R25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(1));

-- Location: LCCOMB_X24_Y21_N8
\mips_cpu|dp|rf|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(1)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(1) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R17\(1),
	datac => \mips_cpu|dp|rf|R25\(1),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux30~4_combout\);

-- Location: FF_X24_Y20_N1
\mips_cpu|dp|rf|R21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(1));

-- Location: FF_X24_Y21_N11
\mips_cpu|dp|rf|R29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(1));

-- Location: LCCOMB_X24_Y20_N0
\mips_cpu|dp|rf|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~5_combout\ = (\mips_cpu|dp|rf|Mux30~4_combout\ & (((\mips_cpu|dp|rf|R29\(1))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux30~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(1),
	datad => \mips_cpu|dp|rf|R29\(1),
	combout => \mips_cpu|dp|rf|Mux30~5_combout\);

-- Location: FF_X27_Y23_N15
\mips_cpu|dp|rf|R24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(1));

-- Location: FF_X27_Y23_N1
\mips_cpu|dp|rf|R16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(1));

-- Location: LCCOMB_X27_Y23_N0
\mips_cpu|dp|rf|Mux30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(1)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(1) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(1),
	datac => \mips_cpu|dp|rf|R16\(1),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux30~8_combout\);

-- Location: FF_X28_Y23_N23
\mips_cpu|dp|rf|R28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(1));

-- Location: FF_X28_Y23_N21
\mips_cpu|dp|rf|R20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(1));

-- Location: LCCOMB_X28_Y23_N22
\mips_cpu|dp|rf|Mux30~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~9_combout\ = (\mips_cpu|dp|rf|Mux30~8_combout\ & (((\mips_cpu|dp|rf|R28\(1))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux30~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(1),
	datad => \mips_cpu|dp|rf|R20\(1),
	combout => \mips_cpu|dp|rf|Mux30~9_combout\);

-- Location: FF_X29_Y25_N9
\mips_cpu|dp|rf|R26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(1));

-- Location: FF_X29_Y25_N3
\mips_cpu|dp|rf|R30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(1));

-- Location: FF_X30_Y25_N3
\mips_cpu|dp|rf|R18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(1));

-- Location: FF_X30_Y25_N17
\mips_cpu|dp|rf|R22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[1]~2_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(1));

-- Location: LCCOMB_X30_Y25_N2
\mips_cpu|dp|rf|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(1))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R18\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R18\(1),
	datad => \mips_cpu|dp|rf|R22\(1),
	combout => \mips_cpu|dp|rf|Mux30~6_combout\);

-- Location: LCCOMB_X29_Y25_N2
\mips_cpu|dp|rf|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux30~6_combout\ & ((\mips_cpu|dp|rf|R30\(1)))) # (!\mips_cpu|dp|rf|Mux30~6_combout\ & (\mips_cpu|dp|rf|R26\(1))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(1),
	datac => \mips_cpu|dp|rf|R30\(1),
	datad => \mips_cpu|dp|rf|Mux30~6_combout\,
	combout => \mips_cpu|dp|rf|Mux30~7_combout\);

-- Location: LCCOMB_X24_Y22_N20
\mips_cpu|dp|rf|Mux30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux30~7_combout\) # (\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux30~9_combout\ & ((!\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~9_combout\,
	datab => \mips_cpu|dp|rf|Mux30~7_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux30~10_combout\);

-- Location: LCCOMB_X24_Y22_N6
\mips_cpu|dp|rf|Mux30~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux30~10_combout\ & (\mips_cpu|dp|rf|Mux30~12_combout\)) # (!\mips_cpu|dp|rf|Mux30~10_combout\ & ((\mips_cpu|dp|rf|Mux30~5_combout\))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux30~5_combout\,
	datad => \mips_cpu|dp|rf|Mux30~10_combout\,
	combout => \mips_cpu|dp|rf|Mux30~13_combout\);

-- Location: LCCOMB_X24_Y22_N24
\mips_cpu|dp|rf|Mux30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\) # (\mips_cpu|dp|rf|Mux30~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux30~17_combout\ & 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux30~17_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux30~13_combout\,
	combout => \mips_cpu|dp|rf|Mux30~18_combout\);

-- Location: LCCOMB_X24_Y22_N4
\mips_cpu|dp|rf|Mux30~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux30~18_combout\ & ((\mips_cpu|dp|rf|Mux30~20_combout\))) # (!\mips_cpu|dp|rf|Mux30~18_combout\ & (\mips_cpu|dp|rf|Mux30~3_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux30~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~3_combout\,
	datab => \mips_cpu|dp|rf|Mux30~20_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux30~18_combout\,
	combout => \mips_cpu|dp|rf|Mux30~21_combout\);

-- Location: LCCOMB_X24_Y22_N26
\mips_cpu|dp|rf|Mux30~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~22_combout\ = (\mips_cpu|dp|rf|Mux30~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux30~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux30~22_combout\);

-- Location: FF_X24_Y22_N27
\mips_cpu|dp|id_ex|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux30~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(63));

-- Location: LCCOMB_X19_Y16_N2
\mips_cpu|dp|fwsrcbmux|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux30~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(41))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(63))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(41),
	datad => \mips_cpu|dp|id_ex|q\(63),
	combout => \mips_cpu|dp|fwsrcbmux|Mux30~0_combout\);

-- Location: LCCOMB_X19_Y16_N0
\mips_cpu|dp|fwsrcbmux|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux30~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[1]~2_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|fwsrcbmux|Mux30~0_combout\,
	datad => \mips_cpu|dp|resmux|y[1]~2_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux30~1_combout\);

-- Location: FF_X19_Y16_N1
\mips_cpu|dp|ex_mem|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux30~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(9));

-- Location: LCCOMB_X17_Y19_N10
\mips_cpu|dp|if_id|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[1]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	combout => \mips_cpu|dp|if_id|q[1]~feeder_combout\);

-- Location: FF_X17_Y19_N11
\mips_cpu|dp|if_id|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[1]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(1));

-- Location: FF_X16_Y24_N15
\mips_cpu|dp|id_ex|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(31));

-- Location: LCCOMB_X16_Y18_N14
\mips_cpu|dp|srcbmux|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux14~2_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(143))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ 
-- & ((\mips_cpu|dp|fwsrcbmux|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(143),
	datad => \mips_cpu|dp|fwsrcbmux|Mux14~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y23_N2
\mips_cpu|dp|srcbmux|Mux14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux14~combout\ = (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux14~2_combout\ & (\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux14~2_combout\ & ((\mips_cpu|dp|id_ex|q\(31)))))) # 
-- (!\mips_cpu|dp|srcbmux|Mux14~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(46),
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(31),
	datad => \mips_cpu|dp|srcbmux|Mux14~2_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux14~combout\);

-- Location: LCCOMB_X16_Y26_N14
\mips_cpu|dp|alu|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|srcbmux|Mux0~combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux14~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux0~combout\,
	combout => \mips_cpu|dp|alu|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y26_N12
\mips_cpu|dp|alu|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (\mips_cpu|dp|alu|Mux14~2_combout\ & !\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux14~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux14~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|Mux14~4_combout\);

-- Location: LCCOMB_X16_Y26_N16
\mips_cpu|dp|alu|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~3_combout\ = \mips_cpu|dp|srcbmux|Mux14~combout\ $ (\mips_cpu|dp|alu|Mux14~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~combout\,
	datac => \mips_cpu|dp|alu|Mux14~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit16|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux14~3_combout\);

-- Location: LCCOMB_X16_Y26_N6
\mips_cpu|dp|alu|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux14~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux14~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux14~4_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux14~3_combout\,
	combout => \mips_cpu|dp|alu|Mux14~5_combout\);

-- Location: LCCOMB_X16_Y26_N24
\mips_cpu|dp|alu|Mux14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~combout\ = (\mips_cpu|dp|srcbmux|Mux14~combout\ & ((\mips_cpu|dp|alu|Mux14~5_combout\) # ((\mips_cpu|dp|fwsrcamux|Mux14~1_combout\ & \mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|srcbmux|Mux14~combout\ & 
-- (\mips_cpu|dp|alu|Mux14~5_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux14~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux14~combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux14~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|alu|Mux14~5_combout\,
	combout => \mips_cpu|dp|alu|Mux14~combout\);

-- Location: FF_X16_Y26_N25
\mips_cpu|dp|ex_mem|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux14~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(57));

-- Location: FF_X15_Y17_N15
\mips_cpu|dp|mem_wb|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(57),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(24));

-- Location: LCCOMB_X14_Y18_N14
\Timer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~15_combout\ = (\mips_cpu|dp|ex_mem|q\(25)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(25),
	combout => \Timer|CompareR~15_combout\);

-- Location: FF_X14_Y18_N15
\Timer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~15_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(17));

-- Location: LCCOMB_X15_Y18_N8
\mips_cpu|dp|mem_wb|q[56]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[56]~17_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(17))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(17),
	datab => \Timer|CounterR\(17),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|mem_wb|q[56]~17_combout\);

-- Location: FF_X15_Y18_N9
\mips_cpu|dp|mem_wb|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[56]~17_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(56));

-- Location: LCCOMB_X15_Y17_N14
\mips_cpu|dp|resmux|y[17]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[17]~17_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(56)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(24),
	datad => \mips_cpu|dp|mem_wb|q\(56),
	combout => \mips_cpu|dp|resmux|y[17]~17_combout\);

-- Location: LCCOMB_X21_Y14_N6
\mips_cpu|dp|rf|Mux14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(17)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R8\(17) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R10\(17),
	datac => \mips_cpu|dp|rf|R8\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux14~12_combout\);

-- Location: LCCOMB_X23_Y14_N10
\mips_cpu|dp|rf|Mux14~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~13_combout\ = (\mips_cpu|dp|rf|Mux14~12_combout\ & (((\mips_cpu|dp|rf|R11\(17))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux14~12_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R11\(17),
	datad => \mips_cpu|dp|rf|R9\(17),
	combout => \mips_cpu|dp|rf|Mux14~13_combout\);

-- Location: LCCOMB_X27_Y21_N30
\mips_cpu|dp|rf|Mux14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(17)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(17),
	datad => \mips_cpu|dp|rf|R2\(17),
	combout => \mips_cpu|dp|rf|Mux14~16_combout\);

-- Location: LCCOMB_X26_Y25_N18
\mips_cpu|dp|rf|Mux14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(17)) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|R4\(17) & !\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(17),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux14~14_combout\);

-- Location: LCCOMB_X27_Y25_N24
\mips_cpu|dp|rf|Mux14~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux14~14_combout\ & ((\mips_cpu|dp|rf|R7\(17)))) # (!\mips_cpu|dp|rf|Mux14~14_combout\ & (\mips_cpu|dp|rf|R6\(17))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(17),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(17),
	datad => \mips_cpu|dp|rf|Mux14~14_combout\,
	combout => \mips_cpu|dp|rf|Mux14~15_combout\);

-- Location: LCCOMB_X27_Y21_N0
\mips_cpu|dp|rf|Mux14~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux14~16_combout\ & (\mips_cpu|dp|rf|R3\(17))) # (!\mips_cpu|dp|rf|Mux14~16_combout\ & ((\mips_cpu|dp|rf|Mux14~15_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux14~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux14~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(17),
	datad => \mips_cpu|dp|rf|Mux14~15_combout\,
	combout => \mips_cpu|dp|rf|Mux14~17_combout\);

-- Location: LCCOMB_X23_Y18_N28
\mips_cpu|dp|rf|Mux14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux14~13_combout\) # ((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux14~17_combout\ & 
-- !\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~13_combout\,
	datab => \mips_cpu|dp|rf|Mux14~17_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux14~18_combout\);

-- Location: LCCOMB_X21_Y18_N22
\mips_cpu|dp|rf|Mux14~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R13\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R12\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R13\(17),
	datac => \mips_cpu|dp|rf|R12\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux14~19_combout\);

-- Location: LCCOMB_X23_Y18_N22
\mips_cpu|dp|rf|Mux14~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~20_combout\ = (\mips_cpu|dp|rf|Mux14~19_combout\ & (((\mips_cpu|dp|rf|R15\(17)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux14~19_combout\ & (\mips_cpu|dp|rf|R14\(17) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(17),
	datab => \mips_cpu|dp|rf|Mux14~19_combout\,
	datac => \mips_cpu|dp|rf|R15\(17),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux14~20_combout\);

-- Location: LCCOMB_X28_Y18_N20
\mips_cpu|dp|rf|Mux14~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(17))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(17),
	datad => \mips_cpu|dp|rf|R19\(17),
	combout => \mips_cpu|dp|rf|Mux14~9_combout\);

-- Location: LCCOMB_X29_Y18_N28
\mips_cpu|dp|rf|Mux14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux14~9_combout\ & ((\mips_cpu|dp|rf|R31\(17)))) # (!\mips_cpu|dp|rf|Mux14~9_combout\ & (\mips_cpu|dp|rf|R27\(17))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux14~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(17),
	datad => \mips_cpu|dp|rf|R31\(17),
	combout => \mips_cpu|dp|rf|Mux14~10_combout\);

-- Location: LCCOMB_X17_Y25_N28
\mips_cpu|dp|rf|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(17))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R18\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(17),
	datad => \mips_cpu|dp|rf|R18\(17),
	combout => \mips_cpu|dp|rf|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y25_N20
\mips_cpu|dp|rf|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux14~2_combout\ & ((\mips_cpu|dp|rf|R30\(17)))) # (!\mips_cpu|dp|rf|Mux14~2_combout\ & (\mips_cpu|dp|rf|R26\(17))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux14~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(17),
	datad => \mips_cpu|dp|rf|R30\(17),
	combout => \mips_cpu|dp|rf|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y19_N10
\mips_cpu|dp|rf|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(17)))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R16\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R16\(17),
	datad => \mips_cpu|dp|rf|R24\(17),
	combout => \mips_cpu|dp|rf|Mux14~6_combout\);

-- Location: LCCOMB_X28_Y19_N14
\mips_cpu|dp|rf|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~7_combout\ = (\mips_cpu|dp|rf|Mux14~6_combout\ & (((\mips_cpu|dp|rf|R28\(17))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux14~6_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(17),
	datad => \mips_cpu|dp|rf|R20\(17),
	combout => \mips_cpu|dp|rf|Mux14~7_combout\);

-- Location: LCCOMB_X21_Y20_N24
\mips_cpu|dp|rf|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(17))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(17),
	datad => \mips_cpu|dp|rf|R17\(17),
	combout => \mips_cpu|dp|rf|Mux14~4_combout\);

-- Location: LCCOMB_X22_Y20_N16
\mips_cpu|dp|rf|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux14~4_combout\ & (\mips_cpu|dp|rf|R29\(17))) # (!\mips_cpu|dp|rf|Mux14~4_combout\ & ((\mips_cpu|dp|rf|R21\(17)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(17),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(17),
	datad => \mips_cpu|dp|rf|Mux14~4_combout\,
	combout => \mips_cpu|dp|rf|Mux14~5_combout\);

-- Location: LCCOMB_X23_Y18_N16
\mips_cpu|dp|rf|Mux14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux14~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux14~7_combout\,
	datac => \mips_cpu|dp|rf|Mux14~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux14~8_combout\);

-- Location: LCCOMB_X23_Y18_N2
\mips_cpu|dp|rf|Mux14~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux14~8_combout\ & (\mips_cpu|dp|rf|Mux14~10_combout\)) # (!\mips_cpu|dp|rf|Mux14~8_combout\ & ((\mips_cpu|dp|rf|Mux14~3_combout\))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux14~10_combout\,
	datac => \mips_cpu|dp|rf|Mux14~3_combout\,
	datad => \mips_cpu|dp|rf|Mux14~8_combout\,
	combout => \mips_cpu|dp|rf|Mux14~11_combout\);

-- Location: LCCOMB_X23_Y18_N24
\mips_cpu|dp|rf|Mux14~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux14~18_combout\ & (\mips_cpu|dp|rf|Mux14~20_combout\)) # (!\mips_cpu|dp|rf|Mux14~18_combout\ & ((\mips_cpu|dp|rf|Mux14~11_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux14~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux14~18_combout\,
	datac => \mips_cpu|dp|rf|Mux14~20_combout\,
	datad => \mips_cpu|dp|rf|Mux14~11_combout\,
	combout => \mips_cpu|dp|rf|Mux14~21_combout\);

-- Location: LCCOMB_X23_Y18_N30
\mips_cpu|dp|rf|Mux14~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~22_combout\ = (\mips_cpu|dp|rf|Mux14~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux14~21_combout\,
	combout => \mips_cpu|dp|rf|Mux14~22_combout\);

-- Location: FF_X23_Y18_N31
\mips_cpu|dp|id_ex|q[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux14~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(79));

-- Location: LCCOMB_X15_Y17_N16
\mips_cpu|dp|fwsrcbmux|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux14~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(57)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(79)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(79),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(57),
	combout => \mips_cpu|dp|fwsrcbmux|Mux14~0_combout\);

-- Location: LCCOMB_X15_Y17_N2
\mips_cpu|dp|fwsrcbmux|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux14~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[17]~17_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|resmux|y[17]~17_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux14~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux14~1_combout\);

-- Location: FF_X15_Y17_N3
\mips_cpu|dp|ex_mem|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux14~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(25));

-- Location: FF_X16_Y16_N7
\mips_cpu|dp|if_id|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(19));

-- Location: LCCOMB_X17_Y16_N10
\mips_cpu|dp|id_ex|q[23]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[23]~feeder_combout\ = \mips_cpu|dp|if_id|q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|id_ex|q[23]~feeder_combout\);

-- Location: FF_X17_Y16_N11
\mips_cpu|dp|id_ex|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|id_ex|q[23]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(23));

-- Location: LCCOMB_X15_Y16_N12
\mips_cpu|dp|wrmux|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|Mux1~0_combout\ = (\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|dp|id_ex|q\(44)))) # (!\mips_cpu|dp|id_ex|q\(7) & (\mips_cpu|dp|id_ex|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(23),
	datab => \mips_cpu|dp|id_ex|q\(7),
	datad => \mips_cpu|dp|id_ex|q\(44),
	combout => \mips_cpu|dp|wrmux|Mux1~0_combout\);

-- Location: FF_X15_Y16_N13
\mips_cpu|dp|ex_mem|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|Mux1~0_combout\,
	asdata => \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|id_ex|q\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(6));

-- Location: FF_X17_Y16_N21
\mips_cpu|dp|mem_wb|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(6),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(5));

-- Location: LCCOMB_X19_Y16_N26
\mips_cpu|dp|rf|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~20_combout\ = (!\mips_cpu|dp|mem_wb|q\(6) & (\mips_cpu|dp|mem_wb|q\(0) & (\mips_cpu|dp|mem_wb|q\(5) & \mips_cpu|dp|mem_wb|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|mem_wb|q\(0),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|mem_wb|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~20_combout\);

-- Location: LCCOMB_X27_Y20_N8
\mips_cpu|dp|rf|Decoder0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~39_combout\ = (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|rf|Decoder0~20_combout\ & \mips_cpu|dp|mem_wb|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datad => \mips_cpu|dp|mem_wb|q\(4),
	combout => \mips_cpu|dp|rf|Decoder0~39_combout\);

-- Location: FF_X24_Y18_N23
\mips_cpu|dp|rf|R15[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[22]~12_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(22));

-- Location: FF_X22_Y18_N21
\mips_cpu|dp|rf|R13[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(22));

-- Location: FF_X21_Y18_N29
\mips_cpu|dp|rf|R12[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(22));

-- Location: LCCOMB_X22_Y18_N20
\mips_cpu|dp|rf|Mux41~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R12\(22))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|R13\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(22),
	datad => \mips_cpu|dp|rf|R12\(22),
	combout => \mips_cpu|dp|rf|Mux41~17_combout\);

-- Location: FF_X22_Y18_N15
\mips_cpu|dp|rf|R14[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(22));

-- Location: LCCOMB_X22_Y18_N14
\mips_cpu|dp|rf|Mux41~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~18_combout\ = (\mips_cpu|dp|rf|Mux41~17_combout\ & (((\mips_cpu|dp|rf|R14\(22)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux41~17_combout\ & (\mips_cpu|dp|rf|R15\(22) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(22),
	datab => \mips_cpu|dp|rf|Mux41~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(22),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux41~18_combout\);

-- Location: FF_X26_Y24_N27
\mips_cpu|dp|rf|R2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(22));

-- Location: FF_X26_Y22_N19
\mips_cpu|dp|rf|R1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(22));

-- Location: LCCOMB_X26_Y24_N26
\mips_cpu|dp|rf|Mux41~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(22))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(22),
	datad => \mips_cpu|dp|rf|R1\(22),
	combout => \mips_cpu|dp|rf|Mux41~14_combout\);

-- Location: FF_X26_Y22_N29
\mips_cpu|dp|rf|R3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(22));

-- Location: FF_X26_Y26_N7
\mips_cpu|dp|rf|R7[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(22));

-- Location: FF_X27_Y26_N9
\mips_cpu|dp|rf|R6[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(22));

-- Location: FF_X27_Y26_N19
\mips_cpu|dp|rf|R4[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(22));

-- Location: FF_X26_Y26_N13
\mips_cpu|dp|rf|R5[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(22));

-- Location: LCCOMB_X26_Y26_N12
\mips_cpu|dp|rf|Mux41~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(22))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(22),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(22),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux41~12_combout\);

-- Location: LCCOMB_X27_Y26_N8
\mips_cpu|dp|rf|Mux41~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux41~12_combout\ & ((\mips_cpu|dp|rf|R6\(22)))) # (!\mips_cpu|dp|rf|Mux41~12_combout\ & (\mips_cpu|dp|rf|R7\(22))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(22),
	datac => \mips_cpu|dp|rf|R6\(22),
	datad => \mips_cpu|dp|rf|Mux41~12_combout\,
	combout => \mips_cpu|dp|rf|Mux41~13_combout\);

-- Location: LCCOMB_X24_Y18_N4
\mips_cpu|dp|rf|Mux41~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~15_combout\ = (\mips_cpu|dp|rf|Mux41~14_combout\ & ((\mips_cpu|dp|rf|R3\(22)) # ((!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux41~14_combout\ & (((\mips_cpu|dp|rf|Mux41~13_combout\ & 
-- \mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(22),
	datac => \mips_cpu|dp|rf|Mux41~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux41~15_combout\);

-- Location: FF_X21_Y15_N27
\mips_cpu|dp|rf|R8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(22));

-- Location: FF_X22_Y14_N13
\mips_cpu|dp|rf|R9[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(22));

-- Location: FF_X21_Y18_N27
\mips_cpu|dp|rf|R11[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(22));

-- Location: LCCOMB_X22_Y14_N12
\mips_cpu|dp|rf|Mux41~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~10_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R11\(22))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R9\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(22),
	datad => \mips_cpu|dp|rf|R11\(22),
	combout => \mips_cpu|dp|rf|Mux41~10_combout\);

-- Location: LCCOMB_X21_Y15_N16
\mips_cpu|dp|rf|Mux41~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux41~10_combout\ & ((\mips_cpu|dp|rf|R10\(22)))) # (!\mips_cpu|dp|rf|Mux41~10_combout\ & (\mips_cpu|dp|rf|R8\(22))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(22),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(22),
	datad => \mips_cpu|dp|rf|Mux41~10_combout\,
	combout => \mips_cpu|dp|rf|Mux41~11_combout\);

-- Location: LCCOMB_X24_Y18_N30
\mips_cpu|dp|rf|Mux41~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux41~11_combout\) # (\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux41~15_combout\ & 
-- ((!\mips_cpu|dp|id_ex|q[96]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|rf|Mux41~15_combout\,
	datac => \mips_cpu|dp|rf|Mux41~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux41~16_combout\);

-- Location: FF_X22_Y20_N15
\mips_cpu|dp|rf|R17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(22));

-- Location: FF_X22_Y20_N29
\mips_cpu|dp|rf|R21[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(22));

-- Location: LCCOMB_X22_Y20_N14
\mips_cpu|dp|rf|Mux41~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(22))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(22),
	datad => \mips_cpu|dp|rf|R21\(22),
	combout => \mips_cpu|dp|rf|Mux41~4_combout\);

-- Location: FF_X23_Y20_N3
\mips_cpu|dp|rf|R29[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(22));

-- Location: FF_X23_Y20_N25
\mips_cpu|dp|rf|R25[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(22));

-- Location: LCCOMB_X23_Y20_N2
\mips_cpu|dp|rf|Mux41~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~5_combout\ = (\mips_cpu|dp|rf|Mux41~4_combout\ & (((\mips_cpu|dp|rf|R29\(22))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux41~4_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R25\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(22),
	datad => \mips_cpu|dp|rf|R25\(22),
	combout => \mips_cpu|dp|rf|Mux41~5_combout\);

-- Location: FF_X27_Y19_N23
\mips_cpu|dp|rf|R16[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(22));

-- Location: FF_X27_Y17_N5
\mips_cpu|dp|rf|R20[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(22));

-- Location: LCCOMB_X27_Y17_N4
\mips_cpu|dp|rf|Mux41~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~2_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R20\(22)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R16\(22),
	datac => \mips_cpu|dp|rf|R20\(22),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux41~2_combout\);

-- Location: FF_X27_Y17_N31
\mips_cpu|dp|rf|R28[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(22));

-- Location: FF_X27_Y19_N13
\mips_cpu|dp|rf|R24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(22));

-- Location: LCCOMB_X27_Y19_N12
\mips_cpu|dp|rf|Mux41~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~3_combout\ = (\mips_cpu|dp|rf|Mux41~2_combout\ & ((\mips_cpu|dp|rf|R28\(22)) # ((!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux41~2_combout\ & (((\mips_cpu|dp|rf|R24\(22) & \mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~2_combout\,
	datab => \mips_cpu|dp|rf|R28\(22),
	datac => \mips_cpu|dp|rf|R24\(22),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux41~3_combout\);

-- Location: LCCOMB_X26_Y17_N12
\mips_cpu|dp|rf|Mux41~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux41~3_combout\) # (\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux41~5_combout\ & 
-- ((!\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~5_combout\,
	datab => \mips_cpu|dp|rf|Mux41~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux41~6_combout\);

-- Location: FF_X29_Y25_N21
\mips_cpu|dp|rf|R26[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(22));

-- Location: FF_X30_Y25_N23
\mips_cpu|dp|rf|R18[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(22));

-- Location: LCCOMB_X29_Y25_N20
\mips_cpu|dp|rf|Mux41~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(22))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(22),
	datad => \mips_cpu|dp|rf|R18\(22),
	combout => \mips_cpu|dp|rf|Mux41~7_combout\);

-- Location: FF_X29_Y25_N23
\mips_cpu|dp|rf|R30[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(22));

-- Location: FF_X30_Y25_N5
\mips_cpu|dp|rf|R22[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(22));

-- Location: LCCOMB_X30_Y25_N4
\mips_cpu|dp|rf|Mux41~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~8_combout\ = (\mips_cpu|dp|rf|Mux41~7_combout\ & ((\mips_cpu|dp|rf|R30\(22)) # ((!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux41~7_combout\ & (((\mips_cpu|dp|rf|R22\(22) & \mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~7_combout\,
	datab => \mips_cpu|dp|rf|R30\(22),
	datac => \mips_cpu|dp|rf|R22\(22),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux41~8_combout\);

-- Location: FF_X20_Y20_N23
\mips_cpu|dp|rf|R31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(22));

-- Location: FF_X20_Y20_N29
\mips_cpu|dp|rf|R23[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(22));

-- Location: FF_X19_Y20_N9
\mips_cpu|dp|rf|R27[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(22));

-- Location: FF_X19_Y20_N19
\mips_cpu|dp|rf|R19[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(22));

-- Location: LCCOMB_X19_Y20_N8
\mips_cpu|dp|rf|Mux41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(22))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(22),
	datad => \mips_cpu|dp|rf|R19\(22),
	combout => \mips_cpu|dp|rf|Mux41~0_combout\);

-- Location: LCCOMB_X20_Y20_N28
\mips_cpu|dp|rf|Mux41~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux41~0_combout\ & (\mips_cpu|dp|rf|R31\(22))) # (!\mips_cpu|dp|rf|Mux41~0_combout\ & ((\mips_cpu|dp|rf|R23\(22)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(22),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(22),
	datad => \mips_cpu|dp|rf|Mux41~0_combout\,
	combout => \mips_cpu|dp|rf|Mux41~1_combout\);

-- Location: LCCOMB_X26_Y17_N14
\mips_cpu|dp|rf|Mux41~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux41~6_combout\ & (\mips_cpu|dp|rf|Mux41~8_combout\)) # (!\mips_cpu|dp|rf|Mux41~6_combout\ & ((\mips_cpu|dp|rf|Mux41~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux41~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux41~6_combout\,
	datac => \mips_cpu|dp|rf|Mux41~8_combout\,
	datad => \mips_cpu|dp|rf|Mux41~1_combout\,
	combout => \mips_cpu|dp|rf|Mux41~9_combout\);

-- Location: LCCOMB_X24_Y18_N8
\mips_cpu|dp|rf|Mux41~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux41~16_combout\ & (\mips_cpu|dp|rf|Mux41~18_combout\)) # (!\mips_cpu|dp|rf|Mux41~16_combout\ & ((\mips_cpu|dp|rf|Mux41~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|rf|Mux41~18_combout\,
	datac => \mips_cpu|dp|rf|Mux41~16_combout\,
	datad => \mips_cpu|dp|rf|Mux41~9_combout\,
	combout => \mips_cpu|dp|rf|Mux41~19_combout\);

-- Location: LCCOMB_X24_Y18_N0
\mips_cpu|dp|rf|Mux41~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~20_combout\ = (\mips_cpu|dp|rf|Mux41~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux41~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux41~20_combout\);

-- Location: FF_X24_Y18_N1
\mips_cpu|dp|id_ex|q[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux41~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(116));

-- Location: LCCOMB_X24_Y18_N2
\mips_cpu|dp|fwsrcamux|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux9~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(116)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(62))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(116)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(62),
	datab => \mips_cpu|dp|id_ex|q\(116),
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux9~0_combout\);

-- Location: LCCOMB_X24_Y18_N28
\mips_cpu|dp|fwsrcamux|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux9~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[22]~12_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|resmux|y[22]~12_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux9~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux9~1_combout\);

-- Location: LCCOMB_X19_Y23_N20
\mips_cpu|dp|alu|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux9~1_combout\,
	combout => \mips_cpu|dp|alu|Mux9~2_combout\);

-- Location: LCCOMB_X20_Y24_N30
\mips_cpu|dp|alu|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~3_combout\ = \mips_cpu|dp|srcbmux|Mux9~combout\ $ (\mips_cpu|dp|alu|Mux9~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux9~combout\,
	datac => \mips_cpu|dp|alu|Mux9~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit21|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux9~3_combout\);

-- Location: LCCOMB_X19_Y23_N28
\mips_cpu|dp|alu|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux9~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & ((\mips_cpu|dp|alu|Mux9~2_combout\) 
-- # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datad => \mips_cpu|dp|alu|Mux9~2_combout\,
	combout => \mips_cpu|dp|alu|Mux9~4_combout\);

-- Location: LCCOMB_X19_Y23_N14
\mips_cpu|dp|alu|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux9~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux9~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux9~3_combout\,
	datad => \mips_cpu|dp|alu|Mux9~4_combout\,
	combout => \mips_cpu|dp|alu|Mux9~5_combout\);

-- Location: LCCOMB_X19_Y23_N26
\mips_cpu|dp|alu|Mux9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~combout\ = (\mips_cpu|dp|fwsrcamux|Mux9~1_combout\ & ((\mips_cpu|dp|alu|Mux9~5_combout\) # ((\mips_cpu|dp|srcbmux|Mux9~combout\ & \mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux9~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux9~5_combout\ & ((\mips_cpu|dp|srcbmux|Mux9~combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux9~1_combout\,
	datab => \mips_cpu|dp|alu|Mux9~5_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux9~combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux9~combout\);

-- Location: FF_X19_Y23_N27
\mips_cpu|dp|ex_mem|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux9~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(62));

-- Location: LCCOMB_X24_Y18_N20
\mips_cpu|dp|mem_wb|q[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[29]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(62),
	combout => \mips_cpu|dp|mem_wb|q[29]~feeder_combout\);

-- Location: FF_X24_Y18_N21
\mips_cpu|dp|mem_wb|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[29]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(29));

-- Location: LCCOMB_X24_Y18_N22
\mips_cpu|dp|resmux|y[22]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[22]~12_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(61))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(61),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(29),
	combout => \mips_cpu|dp|resmux|y[22]~12_combout\);

-- Location: FF_X21_Y15_N17
\mips_cpu|dp|rf|R10[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[22]~12_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(22));

-- Location: LCCOMB_X21_Y15_N26
\mips_cpu|dp|rf|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(22))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R9\(22),
	datac => \mips_cpu|dp|rf|R8\(22),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux9~2_combout\);

-- Location: LCCOMB_X21_Y18_N26
\mips_cpu|dp|rf|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~3_combout\ = (\mips_cpu|dp|rf|Mux9~2_combout\ & (((\mips_cpu|dp|rf|R11\(22)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux9~2_combout\ & (\mips_cpu|dp|rf|R10\(22) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(22),
	datab => \mips_cpu|dp|rf|Mux9~2_combout\,
	datac => \mips_cpu|dp|rf|R11\(22),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux9~3_combout\);

-- Location: LCCOMB_X21_Y18_N28
\mips_cpu|dp|rf|Mux9~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R14\(22))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R12\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R14\(22),
	datac => \mips_cpu|dp|rf|R12\(22),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux9~19_combout\);

-- Location: LCCOMB_X20_Y18_N24
\mips_cpu|dp|rf|Mux9~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~20_combout\ = (\mips_cpu|dp|rf|Mux9~19_combout\ & (((\mips_cpu|dp|rf|R15\(22)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux9~19_combout\ & (\mips_cpu|dp|rf|R13\(22) & (\mips_cpu|dp|if_id|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(22),
	datab => \mips_cpu|dp|rf|Mux9~19_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|R15\(22),
	combout => \mips_cpu|dp|rf|Mux9~20_combout\);

-- Location: LCCOMB_X27_Y26_N18
\mips_cpu|dp|rf|Mux9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(22)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R4\(22) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(22),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(22),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux9~14_combout\);

-- Location: LCCOMB_X26_Y26_N6
\mips_cpu|dp|rf|Mux9~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~15_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux9~14_combout\ & (\mips_cpu|dp|rf|R7\(22))) # (!\mips_cpu|dp|rf|Mux9~14_combout\ & ((\mips_cpu|dp|rf|R5\(22)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux9~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux9~14_combout\,
	datac => \mips_cpu|dp|rf|R7\(22),
	datad => \mips_cpu|dp|rf|R5\(22),
	combout => \mips_cpu|dp|rf|Mux9~15_combout\);

-- Location: LCCOMB_X26_Y22_N18
\mips_cpu|dp|rf|Mux9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux9~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(22),
	datad => \mips_cpu|dp|rf|Mux9~15_combout\,
	combout => \mips_cpu|dp|rf|Mux9~16_combout\);

-- Location: LCCOMB_X26_Y22_N28
\mips_cpu|dp|rf|Mux9~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux9~16_combout\ & ((\mips_cpu|dp|rf|R3\(22)))) # (!\mips_cpu|dp|rf|Mux9~16_combout\ & (\mips_cpu|dp|rf|R2\(22))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (((\mips_cpu|dp|rf|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(22),
	datac => \mips_cpu|dp|rf|R3\(22),
	datad => \mips_cpu|dp|rf|Mux9~16_combout\,
	combout => \mips_cpu|dp|rf|Mux9~17_combout\);

-- Location: LCCOMB_X30_Y25_N22
\mips_cpu|dp|rf|Mux9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(22)) # ((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R18\(22) & !\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R22\(22),
	datac => \mips_cpu|dp|rf|R18\(22),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux9~6_combout\);

-- Location: LCCOMB_X29_Y25_N22
\mips_cpu|dp|rf|Mux9~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux9~6_combout\ & ((\mips_cpu|dp|rf|R30\(22)))) # (!\mips_cpu|dp|rf|Mux9~6_combout\ & (\mips_cpu|dp|rf|R26\(22))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(22),
	datac => \mips_cpu|dp|rf|R30\(22),
	datad => \mips_cpu|dp|rf|Mux9~6_combout\,
	combout => \mips_cpu|dp|rf|Mux9~7_combout\);

-- Location: LCCOMB_X27_Y19_N22
\mips_cpu|dp|rf|Mux9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(22))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(22),
	datad => \mips_cpu|dp|rf|R24\(22),
	combout => \mips_cpu|dp|rf|Mux9~8_combout\);

-- Location: LCCOMB_X27_Y17_N30
\mips_cpu|dp|rf|Mux9~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~9_combout\ = (\mips_cpu|dp|rf|Mux9~8_combout\ & (((\mips_cpu|dp|rf|R28\(22)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux9~8_combout\ & (\mips_cpu|dp|rf|R20\(22) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~8_combout\,
	datab => \mips_cpu|dp|rf|R20\(22),
	datac => \mips_cpu|dp|rf|R28\(22),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux9~9_combout\);

-- Location: LCCOMB_X20_Y18_N10
\mips_cpu|dp|rf|Mux9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|Mux9~7_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux9~7_combout\,
	datad => \mips_cpu|dp|rf|Mux9~9_combout\,
	combout => \mips_cpu|dp|rf|Mux9~10_combout\);

-- Location: LCCOMB_X19_Y20_N18
\mips_cpu|dp|rf|Mux9~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(22)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(22),
	datad => \mips_cpu|dp|rf|R23\(22),
	combout => \mips_cpu|dp|rf|Mux9~11_combout\);

-- Location: LCCOMB_X20_Y20_N22
\mips_cpu|dp|rf|Mux9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux9~11_combout\ & ((\mips_cpu|dp|rf|R31\(22)))) # (!\mips_cpu|dp|rf|Mux9~11_combout\ & (\mips_cpu|dp|rf|R27\(22))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(22),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(22),
	datad => \mips_cpu|dp|rf|Mux9~11_combout\,
	combout => \mips_cpu|dp|rf|Mux9~12_combout\);

-- Location: LCCOMB_X23_Y20_N24
\mips_cpu|dp|rf|Mux9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(22))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(22),
	datad => \mips_cpu|dp|rf|R17\(22),
	combout => \mips_cpu|dp|rf|Mux9~4_combout\);

-- Location: LCCOMB_X22_Y20_N28
\mips_cpu|dp|rf|Mux9~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux9~4_combout\ & (\mips_cpu|dp|rf|R29\(22))) # (!\mips_cpu|dp|rf|Mux9~4_combout\ & ((\mips_cpu|dp|rf|R21\(22)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(22),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(22),
	datad => \mips_cpu|dp|rf|Mux9~4_combout\,
	combout => \mips_cpu|dp|rf|Mux9~5_combout\);

-- Location: LCCOMB_X20_Y18_N4
\mips_cpu|dp|rf|Mux9~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~13_combout\ = (\mips_cpu|dp|rf|Mux9~10_combout\ & (((\mips_cpu|dp|rf|Mux9~12_combout\)) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux9~10_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~10_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux9~12_combout\,
	datad => \mips_cpu|dp|rf|Mux9~5_combout\,
	combout => \mips_cpu|dp|rf|Mux9~13_combout\);

-- Location: LCCOMB_X20_Y18_N30
\mips_cpu|dp|rf|Mux9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux9~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux9~17_combout\,
	datac => \mips_cpu|dp|rf|Mux9~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux9~18_combout\);

-- Location: LCCOMB_X20_Y18_N2
\mips_cpu|dp|rf|Mux9~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~21_combout\ = (\mips_cpu|dp|rf|Mux9~18_combout\ & (((\mips_cpu|dp|rf|Mux9~20_combout\) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux9~18_combout\ & (\mips_cpu|dp|rf|Mux9~3_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~3_combout\,
	datab => \mips_cpu|dp|rf|Mux9~20_combout\,
	datac => \mips_cpu|dp|rf|Mux9~18_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux9~21_combout\);

-- Location: LCCOMB_X20_Y18_N16
\mips_cpu|dp|rf|Mux9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~22_combout\ = (\mips_cpu|dp|rf|Mux9~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux9~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux9~22_combout\);

-- Location: FF_X20_Y18_N17
\mips_cpu|dp|id_ex|q[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux9~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(84));

-- Location: LCCOMB_X20_Y21_N12
\mips_cpu|dp|fwsrcbmux|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux9~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(62)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(84)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(84),
	datab => \mips_cpu|dp|ex_mem|q\(62),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux9~0_combout\);

-- Location: LCCOMB_X20_Y21_N16
\mips_cpu|dp|fwsrcbmux|Mux9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux9~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[22]~12_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcbmux|Mux9~0_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|resmux|y[22]~12_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux9~1_combout\);

-- Location: FF_X20_Y21_N17
\mips_cpu|dp|ex_mem|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux9~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(30));

-- Location: FF_X15_Y18_N17
\mips_cpu|dp|mem_wb|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[60]~13_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(60));

-- Location: LCCOMB_X19_Y18_N12
\mips_cpu|dp|mem_wb|q[28]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[28]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(61),
	combout => \mips_cpu|dp|mem_wb|q[28]~feeder_combout\);

-- Location: FF_X19_Y18_N13
\mips_cpu|dp|mem_wb|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[28]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(28));

-- Location: LCCOMB_X19_Y18_N6
\mips_cpu|dp|resmux|y[21]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[21]~13_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(60))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(60),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(28),
	combout => \mips_cpu|dp|resmux|y[21]~13_combout\);

-- Location: LCCOMB_X20_Y25_N20
\mips_cpu|dp|rf|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(21)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(21) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(21),
	datac => \mips_cpu|dp|rf|R22\(21),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux10~2_combout\);

-- Location: LCCOMB_X19_Y25_N12
\mips_cpu|dp|rf|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~3_combout\ = (\mips_cpu|dp|rf|Mux10~2_combout\ & ((\mips_cpu|dp|rf|R30\(21)) # ((!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux10~2_combout\ & (((\mips_cpu|dp|rf|R26\(21) & \mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(21),
	datab => \mips_cpu|dp|rf|Mux10~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(21),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux10~3_combout\);

-- Location: LCCOMB_X30_Y18_N20
\mips_cpu|dp|rf|Mux10~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(21)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R19\(21),
	datac => \mips_cpu|dp|rf|R23\(21),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux10~9_combout\);

-- Location: LCCOMB_X29_Y18_N4
\mips_cpu|dp|rf|Mux10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~10_combout\ = (\mips_cpu|dp|rf|Mux10~9_combout\ & ((\mips_cpu|dp|rf|R31\(21)) # ((!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux10~9_combout\ & (((\mips_cpu|dp|rf|R27\(21) & \mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~9_combout\,
	datab => \mips_cpu|dp|rf|R31\(21),
	datac => \mips_cpu|dp|rf|R27\(21),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux10~10_combout\);

-- Location: LCCOMB_X27_Y19_N26
\mips_cpu|dp|rf|Mux10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(21))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(21),
	datad => \mips_cpu|dp|rf|R24\(21),
	combout => \mips_cpu|dp|rf|Mux10~6_combout\);

-- Location: LCCOMB_X28_Y19_N30
\mips_cpu|dp|rf|Mux10~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~7_combout\ = (\mips_cpu|dp|rf|Mux10~6_combout\ & (((\mips_cpu|dp|rf|R28\(21)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux10~6_combout\ & (\mips_cpu|dp|rf|R20\(21) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(21),
	datac => \mips_cpu|dp|rf|R28\(21),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux10~7_combout\);

-- Location: LCCOMB_X23_Y20_N20
\mips_cpu|dp|rf|Mux10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(21)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(21) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(21),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(21),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux10~4_combout\);

-- Location: LCCOMB_X22_Y20_N24
\mips_cpu|dp|rf|Mux10~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~5_combout\ = (\mips_cpu|dp|rf|Mux10~4_combout\ & (((\mips_cpu|dp|rf|R29\(21))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux10~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(21),
	datad => \mips_cpu|dp|rf|R29\(21),
	combout => \mips_cpu|dp|rf|Mux10~5_combout\);

-- Location: LCCOMB_X22_Y26_N12
\mips_cpu|dp|rf|Mux10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux10~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux10~7_combout\,
	datad => \mips_cpu|dp|rf|Mux10~5_combout\,
	combout => \mips_cpu|dp|rf|Mux10~8_combout\);

-- Location: LCCOMB_X22_Y26_N22
\mips_cpu|dp|rf|Mux10~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux10~8_combout\ & ((\mips_cpu|dp|rf|Mux10~10_combout\))) # (!\mips_cpu|dp|rf|Mux10~8_combout\ & (\mips_cpu|dp|rf|Mux10~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux10~3_combout\,
	datac => \mips_cpu|dp|rf|Mux10~10_combout\,
	datad => \mips_cpu|dp|rf|Mux10~8_combout\,
	combout => \mips_cpu|dp|rf|Mux10~11_combout\);

-- Location: LCCOMB_X22_Y19_N26
\mips_cpu|dp|rf|Mux10~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(21))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(21),
	datad => \mips_cpu|dp|rf|R13\(21),
	combout => \mips_cpu|dp|rf|Mux10~19_combout\);

-- Location: LCCOMB_X22_Y19_N28
\mips_cpu|dp|rf|Mux10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~20_combout\ = (\mips_cpu|dp|rf|Mux10~19_combout\ & (((\mips_cpu|dp|rf|R15\(21))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux10~19_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(21),
	datad => \mips_cpu|dp|rf|R14\(21),
	combout => \mips_cpu|dp|rf|Mux10~20_combout\);

-- Location: LCCOMB_X21_Y14_N14
\mips_cpu|dp|rf|Mux10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R10\(21))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(21),
	datad => \mips_cpu|dp|rf|R10\(21),
	combout => \mips_cpu|dp|rf|Mux10~12_combout\);

-- Location: LCCOMB_X20_Y14_N8
\mips_cpu|dp|rf|Mux10~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux10~12_combout\ & (\mips_cpu|dp|rf|R11\(21))) # (!\mips_cpu|dp|rf|Mux10~12_combout\ & ((\mips_cpu|dp|rf|R9\(21)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux10~12_combout\,
	datac => \mips_cpu|dp|rf|R11\(21),
	datad => \mips_cpu|dp|rf|R9\(21),
	combout => \mips_cpu|dp|rf|Mux10~13_combout\);

-- Location: LCCOMB_X26_Y22_N30
\mips_cpu|dp|rf|Mux10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(21)) # ((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|rf|R1\(21) & 
-- !\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(21),
	datac => \mips_cpu|dp|rf|R1\(21),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux10~16_combout\);

-- Location: LCCOMB_X26_Y25_N2
\mips_cpu|dp|rf|Mux10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(21)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(21),
	datad => \mips_cpu|dp|rf|R5\(21),
	combout => \mips_cpu|dp|rf|Mux10~14_combout\);

-- Location: LCCOMB_X22_Y14_N8
\mips_cpu|dp|rf|Mux10~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux10~14_combout\ & (\mips_cpu|dp|rf|R7\(21))) # (!\mips_cpu|dp|rf|Mux10~14_combout\ & ((\mips_cpu|dp|rf|R6\(21)))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (\mips_cpu|dp|rf|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux10~14_combout\,
	datac => \mips_cpu|dp|rf|R7\(21),
	datad => \mips_cpu|dp|rf|R6\(21),
	combout => \mips_cpu|dp|rf|Mux10~15_combout\);

-- Location: LCCOMB_X26_Y22_N0
\mips_cpu|dp|rf|Mux10~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~17_combout\ = (\mips_cpu|dp|rf|Mux10~16_combout\ & (((\mips_cpu|dp|rf|R3\(21)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|rf|Mux10~16_combout\ & (\mips_cpu|dp|rf|Mux10~15_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~16_combout\,
	datab => \mips_cpu|dp|rf|Mux10~15_combout\,
	datac => \mips_cpu|dp|rf|R3\(21),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux10~17_combout\);

-- Location: LCCOMB_X26_Y22_N10
\mips_cpu|dp|rf|Mux10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux10~13_combout\) # ((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux10~17_combout\ & 
-- !\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux10~13_combout\,
	datab => \mips_cpu|dp|rf|Mux10~17_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux10~18_combout\);

-- Location: LCCOMB_X20_Y18_N28
\mips_cpu|dp|rf|Mux10~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux10~18_combout\ & ((\mips_cpu|dp|rf|Mux10~20_combout\))) # (!\mips_cpu|dp|rf|Mux10~18_combout\ & (\mips_cpu|dp|rf|Mux10~11_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux10~11_combout\,
	datac => \mips_cpu|dp|rf|Mux10~20_combout\,
	datad => \mips_cpu|dp|rf|Mux10~18_combout\,
	combout => \mips_cpu|dp|rf|Mux10~21_combout\);

-- Location: LCCOMB_X20_Y18_N26
\mips_cpu|dp|rf|Mux10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~22_combout\ = (\mips_cpu|dp|rf|Mux10~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux10~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux10~22_combout\);

-- Location: FF_X20_Y18_N27
\mips_cpu|dp|id_ex|q[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux10~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(83));

-- Location: LCCOMB_X20_Y18_N12
\mips_cpu|dp|fwsrcbmux|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux10~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(61)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(83)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(83),
	datab => \mips_cpu|dp|ex_mem|q\(61),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y18_N10
\mips_cpu|dp|fwsrcbmux|Mux10~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux10~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[21]~13_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[21]~13_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux10~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux10~1_combout\);

-- Location: FF_X16_Y18_N11
\mips_cpu|dp|ex_mem|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux10~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(29));

-- Location: FF_X15_Y18_N19
\mips_cpu|dp|mem_wb|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[59]~14_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(59));

-- Location: LCCOMB_X22_Y22_N18
\mips_cpu|dp|mem_wb|q[27]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[27]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(60),
	combout => \mips_cpu|dp|mem_wb|q[27]~feeder_combout\);

-- Location: FF_X22_Y22_N19
\mips_cpu|dp|mem_wb|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[27]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(27));

-- Location: LCCOMB_X22_Y22_N12
\mips_cpu|dp|resmux|y[20]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[20]~14_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(59))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(59),
	datad => \mips_cpu|dp|mem_wb|q\(27),
	combout => \mips_cpu|dp|resmux|y[20]~14_combout\);

-- Location: LCCOMB_X20_Y14_N28
\mips_cpu|dp|rf|Mux11~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(20)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(20),
	datad => \mips_cpu|dp|rf|R14\(20),
	combout => \mips_cpu|dp|rf|Mux11~19_combout\);

-- Location: LCCOMB_X22_Y22_N6
\mips_cpu|dp|rf|Mux11~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux11~19_combout\ & ((\mips_cpu|dp|rf|R15\(20)))) # (!\mips_cpu|dp|rf|Mux11~19_combout\ & (\mips_cpu|dp|rf|R13\(20))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(20),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R15\(20),
	datad => \mips_cpu|dp|rf|Mux11~19_combout\,
	combout => \mips_cpu|dp|rf|Mux11~20_combout\);

-- Location: LCCOMB_X23_Y20_N16
\mips_cpu|dp|rf|Mux11~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(20))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(20),
	datad => \mips_cpu|dp|rf|R17\(20),
	combout => \mips_cpu|dp|rf|Mux11~4_combout\);

-- Location: LCCOMB_X22_Y20_N20
\mips_cpu|dp|rf|Mux11~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~5_combout\ = (\mips_cpu|dp|rf|Mux11~4_combout\ & (((\mips_cpu|dp|rf|R29\(20))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux11~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(20),
	datad => \mips_cpu|dp|rf|R29\(20),
	combout => \mips_cpu|dp|rf|Mux11~5_combout\);

-- Location: LCCOMB_X19_Y20_N6
\mips_cpu|dp|rf|Mux11~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(20))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(20),
	datac => \mips_cpu|dp|rf|R19\(20),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux11~11_combout\);

-- Location: LCCOMB_X17_Y15_N2
\mips_cpu|dp|rf|Mux11~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~12_combout\ = (\mips_cpu|dp|rf|Mux11~11_combout\ & (((\mips_cpu|dp|rf|R31\(20)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux11~11_combout\ & (\mips_cpu|dp|rf|R27\(20) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(20),
	datab => \mips_cpu|dp|rf|Mux11~11_combout\,
	datac => \mips_cpu|dp|rf|R31\(20),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux11~12_combout\);

-- Location: LCCOMB_X28_Y17_N12
\mips_cpu|dp|rf|Mux11~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(20))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(20),
	datad => \mips_cpu|dp|rf|R24\(20),
	combout => \mips_cpu|dp|rf|Mux11~8_combout\);

-- Location: LCCOMB_X28_Y19_N10
\mips_cpu|dp|rf|Mux11~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~9_combout\ = (\mips_cpu|dp|rf|Mux11~8_combout\ & (((\mips_cpu|dp|rf|R28\(20))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux11~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(20),
	datad => \mips_cpu|dp|rf|R20\(20),
	combout => \mips_cpu|dp|rf|Mux11~9_combout\);

-- Location: LCCOMB_X29_Y24_N18
\mips_cpu|dp|rf|Mux11~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R22\(20))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R18\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R22\(20),
	datac => \mips_cpu|dp|rf|R18\(20),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux11~6_combout\);

-- Location: LCCOMB_X29_Y25_N26
\mips_cpu|dp|rf|Mux11~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux11~6_combout\ & ((\mips_cpu|dp|rf|R30\(20)))) # (!\mips_cpu|dp|rf|Mux11~6_combout\ & (\mips_cpu|dp|rf|R26\(20))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(20),
	datac => \mips_cpu|dp|rf|R30\(20),
	datad => \mips_cpu|dp|rf|Mux11~6_combout\,
	combout => \mips_cpu|dp|rf|Mux11~7_combout\);

-- Location: LCCOMB_X28_Y25_N8
\mips_cpu|dp|rf|Mux11~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux11~7_combout\) # (\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux11~9_combout\ & ((!\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~9_combout\,
	datab => \mips_cpu|dp|rf|Mux11~7_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux11~10_combout\);

-- Location: LCCOMB_X28_Y25_N10
\mips_cpu|dp|rf|Mux11~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~13_combout\ = (\mips_cpu|dp|rf|Mux11~10_combout\ & (((\mips_cpu|dp|rf|Mux11~12_combout\) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux11~10_combout\ & (\mips_cpu|dp|rf|Mux11~5_combout\ & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~5_combout\,
	datab => \mips_cpu|dp|rf|Mux11~12_combout\,
	datac => \mips_cpu|dp|rf|Mux11~10_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux11~13_combout\);

-- Location: LCCOMB_X24_Y26_N22
\mips_cpu|dp|rf|Mux11~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R6\(20))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(20),
	datad => \mips_cpu|dp|rf|R6\(20),
	combout => \mips_cpu|dp|rf|Mux11~14_combout\);

-- Location: LCCOMB_X23_Y26_N14
\mips_cpu|dp|rf|Mux11~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~15_combout\ = (\mips_cpu|dp|rf|Mux11~14_combout\ & (((\mips_cpu|dp|rf|R7\(20))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux11~14_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R7\(20),
	datad => \mips_cpu|dp|rf|R5\(20),
	combout => \mips_cpu|dp|rf|Mux11~15_combout\);

-- Location: LCCOMB_X26_Y22_N12
\mips_cpu|dp|rf|Mux11~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux11~15_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|R1\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(20),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux11~16_combout\);

-- Location: LCCOMB_X26_Y22_N6
\mips_cpu|dp|rf|Mux11~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux11~16_combout\ & ((\mips_cpu|dp|rf|R3\(20)))) # (!\mips_cpu|dp|rf|Mux11~16_combout\ & (\mips_cpu|dp|rf|R2\(20))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (((\mips_cpu|dp|rf|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(20),
	datac => \mips_cpu|dp|rf|R3\(20),
	datad => \mips_cpu|dp|rf|Mux11~16_combout\,
	combout => \mips_cpu|dp|rf|Mux11~17_combout\);

-- Location: LCCOMB_X26_Y22_N16
\mips_cpu|dp|rf|Mux11~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\) # ((\mips_cpu|dp|rf|Mux11~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- ((\mips_cpu|dp|rf|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux11~13_combout\,
	datad => \mips_cpu|dp|rf|Mux11~17_combout\,
	combout => \mips_cpu|dp|rf|Mux11~18_combout\);

-- Location: LCCOMB_X21_Y15_N14
\mips_cpu|dp|rf|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(20)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(20),
	datad => \mips_cpu|dp|rf|R9\(20),
	combout => \mips_cpu|dp|rf|Mux11~2_combout\);

-- Location: LCCOMB_X20_Y14_N26
\mips_cpu|dp|rf|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~3_combout\ = (\mips_cpu|dp|rf|Mux11~2_combout\ & (((\mips_cpu|dp|rf|R11\(20))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux11~2_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R11\(20),
	datad => \mips_cpu|dp|rf|R10\(20),
	combout => \mips_cpu|dp|rf|Mux11~3_combout\);

-- Location: LCCOMB_X22_Y22_N0
\mips_cpu|dp|rf|Mux11~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~21_combout\ = (\mips_cpu|dp|rf|Mux11~18_combout\ & ((\mips_cpu|dp|rf|Mux11~20_combout\) # ((!\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux11~18_combout\ & (((\mips_cpu|dp|rf|Mux11~3_combout\ & 
-- \mips_cpu|dp|id_ex|q[66]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~20_combout\,
	datab => \mips_cpu|dp|rf|Mux11~18_combout\,
	datac => \mips_cpu|dp|rf|Mux11~3_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux11~21_combout\);

-- Location: LCCOMB_X23_Y18_N26
\mips_cpu|dp|rf|Mux11~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~22_combout\ = (\mips_cpu|dp|rf|Mux11~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux11~21_combout\,
	combout => \mips_cpu|dp|rf|Mux11~22_combout\);

-- Location: FF_X23_Y18_N27
\mips_cpu|dp|id_ex|q[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux11~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(82));

-- Location: LCCOMB_X23_Y18_N20
\mips_cpu|dp|fwsrcbmux|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux11~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(60)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(82)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(82),
	datad => \mips_cpu|dp|ex_mem|q\(60),
	combout => \mips_cpu|dp|fwsrcbmux|Mux11~0_combout\);

-- Location: LCCOMB_X16_Y18_N6
\mips_cpu|dp|fwsrcbmux|Mux11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux11~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[20]~14_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[20]~14_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux11~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux11~1_combout\);

-- Location: FF_X16_Y18_N7
\mips_cpu|dp|ex_mem|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux11~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(28));

-- Location: FF_X14_Y20_N11
\mips_cpu|dp|if_id|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(22));

-- Location: LCCOMB_X14_Y20_N8
\mips_cpu|dp|id_ex|q[96]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~12_combout\ = (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|if_id|q\(23)) # ((\mips_cpu|dp|if_id|q\(22) & \mips_cpu|dp|if_id|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|if_id|q\(23),
	datac => \mips_cpu|dp|if_id|q\(22),
	datad => \mips_cpu|dp|if_id|q\(21),
	combout => \mips_cpu|dp|id_ex|q[96]~12_combout\);

-- Location: LCCOMB_X21_Y23_N28
\mips_cpu|dp|id_ex|q[96]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~13_combout\ = (\mips_cpu|dp|id_ex|q\(4)) # ((!\mips_cpu|dp|if_id|q\(25) & !\mips_cpu|dp|if_id|q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(25),
	datac => \mips_cpu|dp|if_id|q\(24),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|id_ex|q[96]~13_combout\);

-- Location: LCCOMB_X23_Y23_N26
\mips_cpu|dp|id_ex|q[96]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~14_combout\ = (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & \mips_cpu|dp|id_ex|q[96]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~13_combout\,
	combout => \mips_cpu|dp|id_ex|q[96]~14_combout\);

-- Location: FF_X20_Y18_N21
\mips_cpu|dp|rf|R15[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(16));

-- Location: FF_X23_Y22_N29
\mips_cpu|dp|rf|R14[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(16));

-- Location: FF_X21_Y18_N11
\mips_cpu|dp|rf|R12[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(16));

-- Location: FF_X22_Y18_N27
\mips_cpu|dp|rf|R13[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(16));

-- Location: LCCOMB_X22_Y18_N26
\mips_cpu|dp|rf|Mux47~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(16)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R13\(16) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(16),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(16),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux47~17_combout\);

-- Location: LCCOMB_X23_Y22_N28
\mips_cpu|dp|rf|Mux47~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux47~17_combout\ & ((\mips_cpu|dp|rf|R14\(16)))) # (!\mips_cpu|dp|rf|Mux47~17_combout\ & (\mips_cpu|dp|rf|R15\(16))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R15\(16),
	datac => \mips_cpu|dp|rf|R14\(16),
	datad => \mips_cpu|dp|rf|Mux47~17_combout\,
	combout => \mips_cpu|dp|rf|Mux47~18_combout\);

-- Location: FF_X26_Y18_N27
\mips_cpu|dp|rf|R28[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(16));

-- Location: FF_X28_Y21_N19
\mips_cpu|dp|rf|R24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(16));

-- Location: FF_X28_Y21_N17
\mips_cpu|dp|rf|R20[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(16));

-- Location: FF_X26_Y18_N25
\mips_cpu|dp|rf|R16[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(16));

-- Location: LCCOMB_X28_Y21_N16
\mips_cpu|dp|rf|Mux47~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(16))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(16),
	datad => \mips_cpu|dp|rf|R16\(16),
	combout => \mips_cpu|dp|rf|Mux47~2_combout\);

-- Location: LCCOMB_X28_Y21_N18
\mips_cpu|dp|rf|Mux47~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux47~2_combout\ & (\mips_cpu|dp|rf|R28\(16))) # (!\mips_cpu|dp|rf|Mux47~2_combout\ & ((\mips_cpu|dp|rf|R24\(16)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(16),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(16),
	datad => \mips_cpu|dp|rf|Mux47~2_combout\,
	combout => \mips_cpu|dp|rf|Mux47~3_combout\);

-- Location: FF_X21_Y20_N13
\mips_cpu|dp|rf|R25[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(16));

-- Location: FF_X21_Y20_N15
\mips_cpu|dp|rf|R29[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(16));

-- Location: FF_X22_Y20_N5
\mips_cpu|dp|rf|R21[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(16));

-- Location: FF_X22_Y20_N7
\mips_cpu|dp|rf|R17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(16));

-- Location: LCCOMB_X22_Y20_N6
\mips_cpu|dp|rf|Mux47~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(16)) # ((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|rf|R17\(16) & 
-- !\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R21\(16),
	datac => \mips_cpu|dp|rf|R17\(16),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux47~4_combout\);

-- Location: LCCOMB_X21_Y20_N14
\mips_cpu|dp|rf|Mux47~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux47~4_combout\ & ((\mips_cpu|dp|rf|R29\(16)))) # (!\mips_cpu|dp|rf|Mux47~4_combout\ & (\mips_cpu|dp|rf|R25\(16))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(16),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(16),
	datad => \mips_cpu|dp|rf|Mux47~4_combout\,
	combout => \mips_cpu|dp|rf|Mux47~5_combout\);

-- Location: LCCOMB_X27_Y25_N0
\mips_cpu|dp|rf|Mux47~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux47~3_combout\)) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux47~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~3_combout\,
	datab => \mips_cpu|dp|rf|Mux47~5_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux47~6_combout\);

-- Location: FF_X19_Y20_N5
\mips_cpu|dp|rf|R27[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(16));

-- Location: FF_X19_Y20_N23
\mips_cpu|dp|rf|R19[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(16));

-- Location: LCCOMB_X19_Y20_N4
\mips_cpu|dp|rf|Mux47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(16))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(16),
	datad => \mips_cpu|dp|rf|R19\(16),
	combout => \mips_cpu|dp|rf|Mux47~0_combout\);

-- Location: FF_X20_Y20_N9
\mips_cpu|dp|rf|R23[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(16));

-- Location: FF_X20_Y20_N19
\mips_cpu|dp|rf|R31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(16));

-- Location: LCCOMB_X20_Y20_N8
\mips_cpu|dp|rf|Mux47~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux47~0_combout\ & ((\mips_cpu|dp|rf|R31\(16)))) # (!\mips_cpu|dp|rf|Mux47~0_combout\ & (\mips_cpu|dp|rf|R23\(16))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux47~0_combout\,
	datac => \mips_cpu|dp|rf|R23\(16),
	datad => \mips_cpu|dp|rf|R31\(16),
	combout => \mips_cpu|dp|rf|Mux47~1_combout\);

-- Location: FF_X30_Y24_N11
\mips_cpu|dp|rf|R30[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(16));

-- Location: FF_X30_Y25_N1
\mips_cpu|dp|rf|R22[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(16));

-- Location: FF_X30_Y24_N1
\mips_cpu|dp|rf|R26[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(16));

-- Location: FF_X30_Y25_N19
\mips_cpu|dp|rf|R18[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(16));

-- Location: LCCOMB_X30_Y24_N0
\mips_cpu|dp|rf|Mux47~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~7_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(16))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(16),
	datad => \mips_cpu|dp|rf|R18\(16),
	combout => \mips_cpu|dp|rf|Mux47~7_combout\);

-- Location: LCCOMB_X30_Y25_N0
\mips_cpu|dp|rf|Mux47~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux47~7_combout\ & (\mips_cpu|dp|rf|R30\(16))) # (!\mips_cpu|dp|rf|Mux47~7_combout\ & ((\mips_cpu|dp|rf|R22\(16)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(16),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(16),
	datad => \mips_cpu|dp|rf|Mux47~7_combout\,
	combout => \mips_cpu|dp|rf|Mux47~8_combout\);

-- Location: LCCOMB_X23_Y22_N26
\mips_cpu|dp|rf|Mux47~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux47~6_combout\ & ((\mips_cpu|dp|rf|Mux47~8_combout\))) # (!\mips_cpu|dp|rf|Mux47~6_combout\ & (\mips_cpu|dp|rf|Mux47~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux47~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux47~6_combout\,
	datac => \mips_cpu|dp|rf|Mux47~1_combout\,
	datad => \mips_cpu|dp|rf|Mux47~8_combout\,
	combout => \mips_cpu|dp|rf|Mux47~9_combout\);

-- Location: FF_X26_Y24_N25
\mips_cpu|dp|rf|R2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(16));

-- Location: FF_X26_Y23_N7
\mips_cpu|dp|rf|R1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(16));

-- Location: LCCOMB_X26_Y24_N24
\mips_cpu|dp|rf|Mux47~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(16))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(16),
	datad => \mips_cpu|dp|rf|R1\(16),
	combout => \mips_cpu|dp|rf|Mux47~14_combout\);

-- Location: FF_X26_Y23_N17
\mips_cpu|dp|rf|R3[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(16));

-- Location: FF_X28_Y26_N15
\mips_cpu|dp|rf|R7[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(16));

-- Location: FF_X24_Y26_N21
\mips_cpu|dp|rf|R6[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(16));

-- Location: FF_X24_Y26_N15
\mips_cpu|dp|rf|R4[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(16));

-- Location: FF_X28_Y26_N5
\mips_cpu|dp|rf|R5[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(16));

-- Location: LCCOMB_X28_Y26_N4
\mips_cpu|dp|rf|Mux47~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(16))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(16),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(16),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux47~12_combout\);

-- Location: LCCOMB_X24_Y26_N20
\mips_cpu|dp|rf|Mux47~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux47~12_combout\ & ((\mips_cpu|dp|rf|R6\(16)))) # (!\mips_cpu|dp|rf|Mux47~12_combout\ & (\mips_cpu|dp|rf|R7\(16))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(16),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(16),
	datad => \mips_cpu|dp|rf|Mux47~12_combout\,
	combout => \mips_cpu|dp|rf|Mux47~13_combout\);

-- Location: LCCOMB_X24_Y26_N4
\mips_cpu|dp|rf|Mux47~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~15_combout\ = (\mips_cpu|dp|rf|Mux47~14_combout\ & ((\mips_cpu|dp|rf|R3\(16)) # ((!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux47~14_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- \mips_cpu|dp|rf|Mux47~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(16),
	datac => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datad => \mips_cpu|dp|rf|Mux47~13_combout\,
	combout => \mips_cpu|dp|rf|Mux47~15_combout\);

-- Location: FF_X21_Y15_N23
\mips_cpu|dp|rf|R8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(16));

-- Location: FF_X22_Y14_N25
\mips_cpu|dp|rf|R9[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(16));

-- Location: FF_X21_Y18_N25
\mips_cpu|dp|rf|R11[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(16));

-- Location: LCCOMB_X22_Y14_N24
\mips_cpu|dp|rf|Mux47~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~10_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R11\(16))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R9\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(16),
	datad => \mips_cpu|dp|rf|R11\(16),
	combout => \mips_cpu|dp|rf|Mux47~10_combout\);

-- Location: FF_X21_Y15_N5
\mips_cpu|dp|rf|R10[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[16]~18_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(16));

-- Location: LCCOMB_X21_Y15_N4
\mips_cpu|dp|rf|Mux47~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~11_combout\ = (\mips_cpu|dp|rf|Mux47~10_combout\ & (((\mips_cpu|dp|rf|R10\(16)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux47~10_combout\ & (\mips_cpu|dp|rf|R8\(16) & 
-- ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(16),
	datab => \mips_cpu|dp|rf|Mux47~10_combout\,
	datac => \mips_cpu|dp|rf|R10\(16),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux47~11_combout\);

-- Location: LCCOMB_X23_Y22_N12
\mips_cpu|dp|rf|Mux47~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux47~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux47~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux47~15_combout\,
	datad => \mips_cpu|dp|rf|Mux47~11_combout\,
	combout => \mips_cpu|dp|rf|Mux47~16_combout\);

-- Location: LCCOMB_X23_Y22_N6
\mips_cpu|dp|rf|Mux47~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux47~16_combout\ & (\mips_cpu|dp|rf|Mux47~18_combout\)) # (!\mips_cpu|dp|rf|Mux47~16_combout\ & ((\mips_cpu|dp|rf|Mux47~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|rf|Mux47~18_combout\,
	datac => \mips_cpu|dp|rf|Mux47~9_combout\,
	datad => \mips_cpu|dp|rf|Mux47~16_combout\,
	combout => \mips_cpu|dp|rf|Mux47~19_combout\);

-- Location: LCCOMB_X23_Y22_N22
\mips_cpu|dp|rf|Mux47~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux47~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux47~19_combout\,
	combout => \mips_cpu|dp|rf|Mux47~20_combout\);

-- Location: FF_X23_Y22_N23
\mips_cpu|dp|id_ex|q[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux47~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(110));

-- Location: LCCOMB_X23_Y22_N24
\mips_cpu|dp|fwsrcamux|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux15~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(110)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(56))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(110)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(56),
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(110),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux15~0_combout\);

-- Location: LCCOMB_X23_Y22_N10
\mips_cpu|dp|fwsrcamux|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux15~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[16]~18_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[16]~18_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux15~0_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux15~1_combout\);

-- Location: LCCOMB_X19_Y26_N28
\mips_cpu|dp|alu|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux15~1_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|Mux15~2_combout\);

-- Location: LCCOMB_X19_Y26_N22
\mips_cpu|dp|alu|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~3_combout\ = \mips_cpu|dp|alu|Mux15~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux15~combout\ $ (\mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|Mux15~2_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux15~combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit15|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux15~3_combout\);

-- Location: LCCOMB_X20_Y26_N0
\mips_cpu|dp|alu|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux15~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux15~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux15~2_combout\,
	combout => \mips_cpu|dp|alu|Mux15~4_combout\);

-- Location: LCCOMB_X20_Y26_N2
\mips_cpu|dp|alu|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux15~4_combout\ & ((\mips_cpu|dp|alu|Mux15~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux15~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux15~4_combout\,
	combout => \mips_cpu|dp|alu|Mux15~5_combout\);

-- Location: LCCOMB_X20_Y26_N10
\mips_cpu|dp|alu|Mux15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux15~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux15~combout\) # (\mips_cpu|dp|alu|Mux15~5_combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux15~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux15~combout\ & \mips_cpu|dp|alu|Mux15~5_combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (((\mips_cpu|dp|alu|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux15~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux15~combout\,
	datad => \mips_cpu|dp|alu|Mux15~5_combout\,
	combout => \mips_cpu|dp|alu|Mux15~combout\);

-- Location: FF_X20_Y26_N11
\mips_cpu|dp|ex_mem|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux15~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(56));

-- Location: FF_X15_Y17_N21
\mips_cpu|dp|mem_wb|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(56),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(23));

-- Location: LCCOMB_X14_Y18_N0
\Timer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~16_combout\ = (\mips_cpu|dp|ex_mem|q\(24)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(24),
	combout => \Timer|CompareR~16_combout\);

-- Location: FF_X14_Y18_N1
\Timer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~16_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(16));

-- Location: LCCOMB_X15_Y18_N26
\mips_cpu|dp|mem_wb|q[55]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[55]~18_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(16))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(16),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CounterR\(16),
	combout => \mips_cpu|dp|mem_wb|q[55]~18_combout\);

-- Location: FF_X15_Y18_N27
\mips_cpu|dp|mem_wb|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[55]~18_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(55));

-- Location: LCCOMB_X15_Y17_N20
\mips_cpu|dp|resmux|y[16]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[16]~18_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(55)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(23),
	datad => \mips_cpu|dp|mem_wb|q\(55),
	combout => \mips_cpu|dp|resmux|y[16]~18_combout\);

-- Location: LCCOMB_X21_Y18_N10
\mips_cpu|dp|rf|Mux15~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R14\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R12\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R14\(16),
	datac => \mips_cpu|dp|rf|R12\(16),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux15~19_combout\);

-- Location: LCCOMB_X20_Y18_N20
\mips_cpu|dp|rf|Mux15~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux15~19_combout\ & ((\mips_cpu|dp|rf|R15\(16)))) # (!\mips_cpu|dp|rf|Mux15~19_combout\ & (\mips_cpu|dp|rf|R13\(16))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(16),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R15\(16),
	datad => \mips_cpu|dp|rf|Mux15~19_combout\,
	combout => \mips_cpu|dp|rf|Mux15~20_combout\);

-- Location: LCCOMB_X21_Y15_N22
\mips_cpu|dp|rf|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(16))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R9\(16),
	datac => \mips_cpu|dp|rf|R8\(16),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux15~2_combout\);

-- Location: LCCOMB_X21_Y18_N24
\mips_cpu|dp|rf|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~3_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux15~2_combout\ & ((\mips_cpu|dp|rf|R11\(16)))) # (!\mips_cpu|dp|rf|Mux15~2_combout\ & (\mips_cpu|dp|rf|R10\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R10\(16),
	datac => \mips_cpu|dp|rf|R11\(16),
	datad => \mips_cpu|dp|rf|Mux15~2_combout\,
	combout => \mips_cpu|dp|rf|Mux15~3_combout\);

-- Location: LCCOMB_X19_Y20_N22
\mips_cpu|dp|rf|Mux15~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(16)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(16),
	datad => \mips_cpu|dp|rf|R23\(16),
	combout => \mips_cpu|dp|rf|Mux15~11_combout\);

-- Location: LCCOMB_X20_Y20_N18
\mips_cpu|dp|rf|Mux15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux15~11_combout\ & ((\mips_cpu|dp|rf|R31\(16)))) # (!\mips_cpu|dp|rf|Mux15~11_combout\ & (\mips_cpu|dp|rf|R27\(16))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(16),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(16),
	datad => \mips_cpu|dp|rf|Mux15~11_combout\,
	combout => \mips_cpu|dp|rf|Mux15~12_combout\);

-- Location: LCCOMB_X30_Y25_N18
\mips_cpu|dp|rf|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(16))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R18\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R18\(16),
	datad => \mips_cpu|dp|rf|R22\(16),
	combout => \mips_cpu|dp|rf|Mux15~6_combout\);

-- Location: LCCOMB_X30_Y24_N10
\mips_cpu|dp|rf|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~7_combout\ = (\mips_cpu|dp|rf|Mux15~6_combout\ & (((\mips_cpu|dp|rf|R30\(16)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux15~6_combout\ & (\mips_cpu|dp|rf|R26\(16) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~6_combout\,
	datab => \mips_cpu|dp|rf|R26\(16),
	datac => \mips_cpu|dp|rf|R30\(16),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux15~7_combout\);

-- Location: LCCOMB_X26_Y18_N24
\mips_cpu|dp|rf|Mux15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~8_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R24\(16))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R16\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(16),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(16),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux15~8_combout\);

-- Location: LCCOMB_X26_Y18_N26
\mips_cpu|dp|rf|Mux15~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~9_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux15~8_combout\ & ((\mips_cpu|dp|rf|R28\(16)))) # (!\mips_cpu|dp|rf|Mux15~8_combout\ & (\mips_cpu|dp|rf|R20\(16))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(16),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(16),
	datad => \mips_cpu|dp|rf|Mux15~8_combout\,
	combout => \mips_cpu|dp|rf|Mux15~9_combout\);

-- Location: LCCOMB_X20_Y18_N14
\mips_cpu|dp|rf|Mux15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~10_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux15~7_combout\)) # (!\mips_cpu|dp|if_id|q\(17) & 
-- ((\mips_cpu|dp|rf|Mux15~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~7_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|Mux15~9_combout\,
	combout => \mips_cpu|dp|rf|Mux15~10_combout\);

-- Location: LCCOMB_X21_Y20_N12
\mips_cpu|dp|rf|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(16)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(16) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R17\(16),
	datac => \mips_cpu|dp|rf|R25\(16),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux15~4_combout\);

-- Location: LCCOMB_X22_Y20_N4
\mips_cpu|dp|rf|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~5_combout\ = (\mips_cpu|dp|rf|Mux15~4_combout\ & (((\mips_cpu|dp|rf|R29\(16))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux15~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(16),
	datad => \mips_cpu|dp|rf|R29\(16),
	combout => \mips_cpu|dp|rf|Mux15~5_combout\);

-- Location: LCCOMB_X20_Y18_N8
\mips_cpu|dp|rf|Mux15~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~13_combout\ = (\mips_cpu|dp|rf|Mux15~10_combout\ & ((\mips_cpu|dp|rf|Mux15~12_combout\) # ((!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux15~10_combout\ & (((\mips_cpu|dp|if_id|q\(16) & \mips_cpu|dp|rf|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~12_combout\,
	datab => \mips_cpu|dp|rf|Mux15~10_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux15~5_combout\,
	combout => \mips_cpu|dp|rf|Mux15~13_combout\);

-- Location: LCCOMB_X24_Y26_N14
\mips_cpu|dp|rf|Mux15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R6\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(16),
	datad => \mips_cpu|dp|rf|R6\(16),
	combout => \mips_cpu|dp|rf|Mux15~14_combout\);

-- Location: LCCOMB_X28_Y26_N14
\mips_cpu|dp|rf|Mux15~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~15_combout\ = (\mips_cpu|dp|rf|Mux15~14_combout\ & (((\mips_cpu|dp|rf|R7\(16)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux15~14_combout\ & (\mips_cpu|dp|rf|R5\(16) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(16),
	datab => \mips_cpu|dp|rf|Mux15~14_combout\,
	datac => \mips_cpu|dp|rf|R7\(16),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux15~15_combout\);

-- Location: LCCOMB_X26_Y23_N6
\mips_cpu|dp|rf|Mux15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux15~15_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(16),
	datad => \mips_cpu|dp|rf|Mux15~15_combout\,
	combout => \mips_cpu|dp|rf|Mux15~16_combout\);

-- Location: LCCOMB_X26_Y23_N16
\mips_cpu|dp|rf|Mux15~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~17_combout\ = (\mips_cpu|dp|rf|Mux15~16_combout\ & (((\mips_cpu|dp|rf|R3\(16))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\))) # (!\mips_cpu|dp|rf|Mux15~16_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R3\(16),
	datad => \mips_cpu|dp|rf|R2\(16),
	combout => \mips_cpu|dp|rf|Mux15~17_combout\);

-- Location: LCCOMB_X20_Y18_N18
\mips_cpu|dp|rf|Mux15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux15~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux15~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux15~13_combout\,
	datac => \mips_cpu|dp|rf|Mux15~17_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux15~18_combout\);

-- Location: LCCOMB_X20_Y18_N6
\mips_cpu|dp|rf|Mux15~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux15~18_combout\ & (\mips_cpu|dp|rf|Mux15~20_combout\)) # (!\mips_cpu|dp|rf|Mux15~18_combout\ & ((\mips_cpu|dp|rf|Mux15~3_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux15~20_combout\,
	datac => \mips_cpu|dp|rf|Mux15~3_combout\,
	datad => \mips_cpu|dp|rf|Mux15~18_combout\,
	combout => \mips_cpu|dp|rf|Mux15~21_combout\);

-- Location: LCCOMB_X20_Y18_N22
\mips_cpu|dp|rf|Mux15~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~22_combout\ = (\mips_cpu|dp|rf|Mux15~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux15~21_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux15~22_combout\);

-- Location: FF_X20_Y18_N23
\mips_cpu|dp|id_ex|q[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux15~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(78));

-- Location: LCCOMB_X20_Y18_N0
\mips_cpu|dp|fwsrcbmux|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux15~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(56)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(78)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(78),
	datac => \mips_cpu|dp|ex_mem|q\(56),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux15~0_combout\);

-- Location: LCCOMB_X17_Y19_N22
\mips_cpu|dp|fwsrcbmux|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux15~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[16]~18_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|resmux|y[16]~18_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux15~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux15~1_combout\);

-- Location: FF_X17_Y19_N23
\mips_cpu|dp|ex_mem|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux15~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(24));

-- Location: FF_X16_Y16_N19
\mips_cpu|dp|if_id|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(16));

-- Location: FF_X22_Y16_N3
\mips_cpu|dp|rf|R14[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(31));

-- Location: FF_X23_Y17_N19
\mips_cpu|dp|rf|R12[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(31));

-- Location: FF_X23_Y17_N1
\mips_cpu|dp|rf|R13[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(31));

-- Location: LCCOMB_X23_Y17_N18
\mips_cpu|dp|rf|Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(31))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(31),
	datad => \mips_cpu|dp|rf|R13\(31),
	combout => \mips_cpu|dp|rf|Mux0~19_combout\);

-- Location: LCCOMB_X22_Y16_N12
\mips_cpu|dp|rf|Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~20_combout\ = (\mips_cpu|dp|rf|Mux0~19_combout\ & ((\mips_cpu|dp|rf|R15\(31)) # ((!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux0~19_combout\ & (((\mips_cpu|dp|rf|R14\(31) & \mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(31),
	datab => \mips_cpu|dp|rf|R14\(31),
	datac => \mips_cpu|dp|rf|Mux0~19_combout\,
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux0~20_combout\);

-- Location: FF_X23_Y21_N3
\mips_cpu|dp|rf|R17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(31));

-- Location: FF_X24_Y21_N21
\mips_cpu|dp|rf|R25[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(31));

-- Location: LCCOMB_X24_Y21_N20
\mips_cpu|dp|rf|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(31)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(31) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(31),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(31),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux0~4_combout\);

-- Location: FF_X23_Y21_N9
\mips_cpu|dp|rf|R21[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(31));

-- Location: FF_X24_Y21_N7
\mips_cpu|dp|rf|R29[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(31));

-- Location: LCCOMB_X23_Y21_N8
\mips_cpu|dp|rf|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux0~4_combout\ & ((\mips_cpu|dp|rf|R29\(31)))) # (!\mips_cpu|dp|rf|Mux0~4_combout\ & (\mips_cpu|dp|rf|R21\(31))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux0~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(31),
	datad => \mips_cpu|dp|rf|R29\(31),
	combout => \mips_cpu|dp|rf|Mux0~5_combout\);

-- Location: FF_X27_Y23_N27
\mips_cpu|dp|rf|R24[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(31));

-- Location: FF_X27_Y23_N5
\mips_cpu|dp|rf|R16[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(31));

-- Location: LCCOMB_X27_Y23_N4
\mips_cpu|dp|rf|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R24\(31))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R16\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(31),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(31),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux0~6_combout\);

-- Location: FF_X27_Y22_N27
\mips_cpu|dp|rf|R28[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(31));

-- Location: FF_X27_Y22_N1
\mips_cpu|dp|rf|R20[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(31));

-- Location: LCCOMB_X27_Y22_N26
\mips_cpu|dp|rf|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~7_combout\ = (\mips_cpu|dp|rf|Mux0~6_combout\ & (((\mips_cpu|dp|rf|R28\(31))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux0~6_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(31),
	datad => \mips_cpu|dp|rf|R20\(31),
	combout => \mips_cpu|dp|rf|Mux0~7_combout\);

-- Location: LCCOMB_X26_Y18_N6
\mips_cpu|dp|rf|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux0~5_combout\)) # (!\mips_cpu|dp|if_id|q\(16) & 
-- ((\mips_cpu|dp|rf|Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux0~5_combout\,
	datac => \mips_cpu|dp|rf|Mux0~7_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux0~8_combout\);

-- Location: FF_X20_Y25_N27
\mips_cpu|dp|rf|R18[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(31));

-- Location: FF_X20_Y25_N25
\mips_cpu|dp|rf|R22[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(31));

-- Location: LCCOMB_X20_Y25_N24
\mips_cpu|dp|rf|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(31)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(31) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(31),
	datac => \mips_cpu|dp|rf|R22\(31),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux0~2_combout\);

-- Location: FF_X22_Y25_N29
\mips_cpu|dp|rf|R26[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(31));

-- Location: FF_X21_Y25_N31
\mips_cpu|dp|rf|R30[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(31));

-- Location: LCCOMB_X22_Y25_N28
\mips_cpu|dp|rf|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~3_combout\ = (\mips_cpu|dp|rf|Mux0~2_combout\ & (((\mips_cpu|dp|rf|R30\(31))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux0~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(31),
	datad => \mips_cpu|dp|rf|R30\(31),
	combout => \mips_cpu|dp|rf|Mux0~3_combout\);

-- Location: FF_X30_Y18_N17
\mips_cpu|dp|rf|R23[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(31));

-- Location: FF_X29_Y18_N27
\mips_cpu|dp|rf|R19[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(31));

-- Location: LCCOMB_X30_Y18_N16
\mips_cpu|dp|rf|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(31))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(31),
	datad => \mips_cpu|dp|rf|R19\(31),
	combout => \mips_cpu|dp|rf|Mux0~9_combout\);

-- Location: FF_X29_Y18_N25
\mips_cpu|dp|rf|R27[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(31));

-- Location: FF_X30_Y18_N27
\mips_cpu|dp|rf|R31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(31));

-- Location: LCCOMB_X29_Y18_N24
\mips_cpu|dp|rf|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux0~9_combout\ & ((\mips_cpu|dp|rf|R31\(31)))) # (!\mips_cpu|dp|rf|Mux0~9_combout\ & (\mips_cpu|dp|rf|R27\(31))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux0~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(31),
	datad => \mips_cpu|dp|rf|R31\(31),
	combout => \mips_cpu|dp|rf|Mux0~10_combout\);

-- Location: LCCOMB_X26_Y18_N16
\mips_cpu|dp|rf|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~11_combout\ = (\mips_cpu|dp|rf|Mux0~8_combout\ & (((\mips_cpu|dp|rf|Mux0~10_combout\) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux0~8_combout\ & (\mips_cpu|dp|rf|Mux0~3_combout\ & (\mips_cpu|dp|if_id|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~8_combout\,
	datab => \mips_cpu|dp|rf|Mux0~3_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|Mux0~10_combout\,
	combout => \mips_cpu|dp|rf|Mux0~11_combout\);

-- Location: FF_X22_Y15_N19
\mips_cpu|dp|rf|R8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(31));

-- Location: FF_X22_Y15_N17
\mips_cpu|dp|rf|R10[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(31));

-- Location: LCCOMB_X22_Y15_N18
\mips_cpu|dp|rf|Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~12_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(31)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(31),
	datad => \mips_cpu|dp|rf|R10\(31),
	combout => \mips_cpu|dp|rf|Mux0~12_combout\);

-- Location: FF_X23_Y15_N19
\mips_cpu|dp|rf|R11[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(31));

-- Location: FF_X20_Y15_N25
\mips_cpu|dp|rf|R9[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(31));

-- Location: LCCOMB_X23_Y15_N18
\mips_cpu|dp|rf|Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux0~12_combout\ & (\mips_cpu|dp|rf|R11\(31))) # (!\mips_cpu|dp|rf|Mux0~12_combout\ & ((\mips_cpu|dp|rf|R9\(31)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux0~12_combout\,
	datac => \mips_cpu|dp|rf|R11\(31),
	datad => \mips_cpu|dp|rf|R9\(31),
	combout => \mips_cpu|dp|rf|Mux0~13_combout\);

-- Location: FF_X26_Y23_N5
\mips_cpu|dp|rf|R1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(31));

-- Location: FF_X26_Y21_N27
\mips_cpu|dp|rf|R2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(31));

-- Location: LCCOMB_X26_Y23_N4
\mips_cpu|dp|rf|Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\) # ((\mips_cpu|dp|rf|R2\(31))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(31),
	datad => \mips_cpu|dp|rf|R2\(31),
	combout => \mips_cpu|dp|rf|Mux0~16_combout\);

-- Location: FF_X26_Y23_N15
\mips_cpu|dp|rf|R3[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(31));

-- Location: FF_X26_Y25_N21
\mips_cpu|dp|rf|R6[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(31));

-- Location: FF_X24_Y25_N11
\mips_cpu|dp|rf|R7[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(31));

-- Location: FF_X26_Y25_N31
\mips_cpu|dp|rf|R4[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(31));

-- Location: FF_X24_Y25_N17
\mips_cpu|dp|rf|R5[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[31]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(31));

-- Location: LCCOMB_X26_Y25_N30
\mips_cpu|dp|rf|Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(31)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(31),
	datad => \mips_cpu|dp|rf|R5\(31),
	combout => \mips_cpu|dp|rf|Mux0~14_combout\);

-- Location: LCCOMB_X24_Y25_N10
\mips_cpu|dp|rf|Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux0~14_combout\ & ((\mips_cpu|dp|rf|R7\(31)))) # (!\mips_cpu|dp|rf|Mux0~14_combout\ & (\mips_cpu|dp|rf|R6\(31))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(31),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(31),
	datad => \mips_cpu|dp|rf|Mux0~14_combout\,
	combout => \mips_cpu|dp|rf|Mux0~15_combout\);

-- Location: LCCOMB_X26_Y23_N14
\mips_cpu|dp|rf|Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~17_combout\ = (\mips_cpu|dp|rf|Mux0~16_combout\ & (((\mips_cpu|dp|rf|R3\(31))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\))) # (!\mips_cpu|dp|rf|Mux0~16_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R3\(31),
	datad => \mips_cpu|dp|rf|Mux0~15_combout\,
	combout => \mips_cpu|dp|rf|Mux0~17_combout\);

-- Location: LCCOMB_X26_Y18_N18
\mips_cpu|dp|rf|Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux0~13_combout\) # ((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((!\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- \mips_cpu|dp|rf|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux0~13_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux0~17_combout\,
	combout => \mips_cpu|dp|rf|Mux0~18_combout\);

-- Location: LCCOMB_X26_Y18_N20
\mips_cpu|dp|rf|Mux0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux0~18_combout\ & (\mips_cpu|dp|rf|Mux0~20_combout\)) # (!\mips_cpu|dp|rf|Mux0~18_combout\ & ((\mips_cpu|dp|rf|Mux0~11_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~20_combout\,
	datab => \mips_cpu|dp|rf|Mux0~11_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux0~18_combout\,
	combout => \mips_cpu|dp|rf|Mux0~21_combout\);

-- Location: LCCOMB_X24_Y22_N12
\mips_cpu|dp|rf|Mux0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~22_combout\ = (\mips_cpu|dp|rf|Mux0~21_combout\ & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux0~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux0~22_combout\);

-- Location: FF_X24_Y22_N13
\mips_cpu|dp|id_ex|q[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux0~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(93));

-- Location: FF_X17_Y24_N5
\mips_cpu|dp|ex_mem|q[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux0~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(71));

-- Location: LCCOMB_X24_Y22_N30
\mips_cpu|dp|fwsrcbmux|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux0~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(71)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(93)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(93),
	datab => \mips_cpu|dp|ex_mem|q\(71),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y18_N18
\mips_cpu|dp|fwsrcbmux|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux0~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[31]~3_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|resmux|y[31]~3_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux0~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux0~1_combout\);

-- Location: FF_X16_Y18_N19
\mips_cpu|dp|ex_mem|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux0~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(39));

-- Location: LCCOMB_X12_Y18_N20
\Timer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~1_combout\ = (\mips_cpu|dp|ex_mem|q\(39)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|ex_mem|q\(39),
	combout => \Timer|CompareR~1_combout\);

-- Location: FF_X12_Y18_N21
\Timer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~1_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(31));

-- Location: LCCOMB_X12_Y18_N0
\mips_cpu|dp|mem_wb|q[70]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[70]~3_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(31)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	datab => \uGPIO|Equal0~2_combout\,
	datad => \Timer|CompareR\(31),
	combout => \mips_cpu|dp|mem_wb|q[70]~3_combout\);

-- Location: FF_X12_Y18_N1
\mips_cpu|dp|mem_wb|q[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[70]~3_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(31),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(70));

-- Location: LCCOMB_X19_Y19_N28
\mips_cpu|dp|mem_wb|q[38]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[38]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(71)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(71),
	combout => \mips_cpu|dp|mem_wb|q[38]~feeder_combout\);

-- Location: FF_X19_Y19_N29
\mips_cpu|dp|mem_wb|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[38]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(38));

-- Location: LCCOMB_X19_Y19_N14
\mips_cpu|dp|resmux|y[31]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[31]~3_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(70))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(70),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(38),
	combout => \mips_cpu|dp|resmux|y[31]~3_combout\);

-- Location: FF_X19_Y19_N15
\mips_cpu|dp|rf|R15[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|resmux|y[31]~3_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(31));

-- Location: LCCOMB_X23_Y17_N0
\mips_cpu|dp|rf|Mux32~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R15\(31)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R13\(31) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(31),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(31),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux32~17_combout\);

-- Location: LCCOMB_X22_Y16_N2
\mips_cpu|dp|rf|Mux32~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~18_combout\ = (\mips_cpu|dp|rf|Mux32~17_combout\ & (((\mips_cpu|dp|rf|R14\(31))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux32~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- ((\mips_cpu|dp|rf|R12\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(31),
	datad => \mips_cpu|dp|rf|R12\(31),
	combout => \mips_cpu|dp|rf|Mux32~18_combout\);

-- Location: LCCOMB_X20_Y15_N24
\mips_cpu|dp|rf|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(31)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(31) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(31),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(31),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux32~0_combout\);

-- Location: LCCOMB_X22_Y15_N16
\mips_cpu|dp|rf|Mux32~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~1_combout\ = (\mips_cpu|dp|rf|Mux32~0_combout\ & (((\mips_cpu|dp|rf|R10\(31))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux32~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(31),
	datad => \mips_cpu|dp|rf|R11\(31),
	combout => \mips_cpu|dp|rf|Mux32~1_combout\);

-- Location: LCCOMB_X20_Y25_N26
\mips_cpu|dp|rf|Mux32~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(31))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(31),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(31),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux32~9_combout\);

-- Location: LCCOMB_X21_Y25_N30
\mips_cpu|dp|rf|Mux32~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux32~9_combout\ & ((\mips_cpu|dp|rf|R30\(31)))) # (!\mips_cpu|dp|rf|Mux32~9_combout\ & (\mips_cpu|dp|rf|R22\(31))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(31),
	datac => \mips_cpu|dp|rf|R30\(31),
	datad => \mips_cpu|dp|rf|Mux32~9_combout\,
	combout => \mips_cpu|dp|rf|Mux32~10_combout\);

-- Location: LCCOMB_X29_Y18_N26
\mips_cpu|dp|rf|Mux32~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(31))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R19\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R19\(31),
	datad => \mips_cpu|dp|rf|R27\(31),
	combout => \mips_cpu|dp|rf|Mux32~4_combout\);

-- Location: LCCOMB_X30_Y18_N26
\mips_cpu|dp|rf|Mux32~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~5_combout\ = (\mips_cpu|dp|rf|Mux32~4_combout\ & (((\mips_cpu|dp|rf|R31\(31))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux32~4_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R23\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~4_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(31),
	datad => \mips_cpu|dp|rf|R23\(31),
	combout => \mips_cpu|dp|rf|Mux32~5_combout\);

-- Location: LCCOMB_X23_Y21_N2
\mips_cpu|dp|rf|Mux32~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R21\(31))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R17\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R21\(31),
	datac => \mips_cpu|dp|rf|R17\(31),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux32~6_combout\);

-- Location: LCCOMB_X24_Y21_N6
\mips_cpu|dp|rf|Mux32~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~7_combout\ = (\mips_cpu|dp|rf|Mux32~6_combout\ & (((\mips_cpu|dp|rf|R29\(31)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux32~6_combout\ & (\mips_cpu|dp|rf|R25\(31) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~6_combout\,
	datab => \mips_cpu|dp|rf|R25\(31),
	datac => \mips_cpu|dp|rf|R29\(31),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux32~7_combout\);

-- Location: LCCOMB_X26_Y19_N16
\mips_cpu|dp|rf|Mux32~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux32~5_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux32~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux32~5_combout\,
	datad => \mips_cpu|dp|rf|Mux32~7_combout\,
	combout => \mips_cpu|dp|rf|Mux32~8_combout\);

-- Location: LCCOMB_X27_Y22_N0
\mips_cpu|dp|rf|Mux32~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(31))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(31),
	datad => \mips_cpu|dp|rf|R16\(31),
	combout => \mips_cpu|dp|rf|Mux32~2_combout\);

-- Location: LCCOMB_X27_Y23_N26
\mips_cpu|dp|rf|Mux32~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux32~2_combout\ & ((\mips_cpu|dp|rf|R28\(31)))) # (!\mips_cpu|dp|rf|Mux32~2_combout\ & (\mips_cpu|dp|rf|R24\(31))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux32~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux32~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(31),
	datad => \mips_cpu|dp|rf|R28\(31),
	combout => \mips_cpu|dp|rf|Mux32~3_combout\);

-- Location: LCCOMB_X26_Y19_N18
\mips_cpu|dp|rf|Mux32~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~11_combout\ = (\mips_cpu|dp|rf|Mux32~8_combout\ & ((\mips_cpu|dp|rf|Mux32~10_combout\) # ((!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux32~8_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- \mips_cpu|dp|rf|Mux32~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~10_combout\,
	datab => \mips_cpu|dp|rf|Mux32~8_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux32~3_combout\,
	combout => \mips_cpu|dp|rf|Mux32~11_combout\);

-- Location: LCCOMB_X24_Y25_N16
\mips_cpu|dp|rf|Mux32~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(31)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R5\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(31),
	datad => \mips_cpu|dp|rf|R7\(31),
	combout => \mips_cpu|dp|rf|Mux32~12_combout\);

-- Location: LCCOMB_X26_Y25_N20
\mips_cpu|dp|rf|Mux32~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux32~12_combout\ & (\mips_cpu|dp|rf|R6\(31))) # (!\mips_cpu|dp|rf|Mux32~12_combout\ & ((\mips_cpu|dp|rf|R4\(31)))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux32~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux32~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(31),
	datad => \mips_cpu|dp|rf|R4\(31),
	combout => \mips_cpu|dp|rf|Mux32~13_combout\);

-- Location: LCCOMB_X26_Y25_N6
\mips_cpu|dp|rf|Mux32~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux32~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(31),
	datab => \mips_cpu|dp|rf|Mux32~13_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux32~14_combout\);

-- Location: LCCOMB_X26_Y21_N26
\mips_cpu|dp|rf|Mux32~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~15_combout\ = (\mips_cpu|dp|rf|Mux32~14_combout\ & ((\mips_cpu|dp|rf|R3\(31)) # ((!\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|rf|Mux32~14_combout\ & (((\mips_cpu|dp|rf|R2\(31) & \mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(31),
	datac => \mips_cpu|dp|rf|R2\(31),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux32~15_combout\);

-- Location: LCCOMB_X26_Y19_N28
\mips_cpu|dp|rf|Mux32~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux32~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux32~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|rf|Mux32~11_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux32~15_combout\,
	combout => \mips_cpu|dp|rf|Mux32~16_combout\);

-- Location: LCCOMB_X26_Y19_N30
\mips_cpu|dp|rf|Mux32~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux32~16_combout\ & (\mips_cpu|dp|rf|Mux32~18_combout\)) # (!\mips_cpu|dp|rf|Mux32~16_combout\ & ((\mips_cpu|dp|rf|Mux32~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~18_combout\,
	datab => \mips_cpu|dp|rf|Mux32~1_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux32~16_combout\,
	combout => \mips_cpu|dp|rf|Mux32~19_combout\);

-- Location: LCCOMB_X26_Y19_N14
\mips_cpu|dp|rf|Mux32~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~20_combout\ = (\mips_cpu|dp|rf|Mux32~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux32~20_combout\);

-- Location: FF_X26_Y19_N15
\mips_cpu|dp|id_ex|q[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux32~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(125));

-- Location: LCCOMB_X19_Y19_N10
\mips_cpu|dp|fwsrcamux|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux0~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(125))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(71)))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(125)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|id_ex|q\(125),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(71),
	combout => \mips_cpu|dp|fwsrcamux|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y19_N20
\mips_cpu|dp|fwsrcamux|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux0~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[31]~3_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux0~0_combout\,
	datab => \mips_cpu|dp|resmux|y[31]~3_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y24_N12
\mips_cpu|dp|alu|iadder32|bit31|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit31|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ $ (\mips_cpu|dp|srcbmux|Mux0~combout\ $ (\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit31|sum~combout\);

-- Location: LCCOMB_X17_Y24_N6
\mips_cpu|dp|alu|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (((\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- \mips_cpu|dp|alu|iadder32|bit31|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit31|sum~combout\,
	combout => \mips_cpu|dp|alu|Mux0~0_combout\);

-- Location: LCCOMB_X17_Y24_N4
\mips_cpu|dp|alu|Mux0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux0~combout\) # (\mips_cpu|dp|alu|Mux0~0_combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux0~combout\ & \mips_cpu|dp|alu|Mux0~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (((\mips_cpu|dp|alu|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datad => \mips_cpu|dp|alu|Mux0~0_combout\,
	combout => \mips_cpu|dp|alu|Mux0~combout\);

-- Location: LCCOMB_X17_Y21_N28
\mips_cpu|dp|pcadd2|y[31]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[31]~58_combout\ = \mips_cpu|dp|id_ex|q\(157) $ (\mips_cpu|dp|id_ex|q\(46) $ (\mips_cpu|dp|pcadd2|y[30]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(157),
	datab => \mips_cpu|dp|id_ex|q\(46),
	cin => \mips_cpu|dp|pcadd2|y[30]~57\,
	combout => \mips_cpu|dp|pcadd2|y[31]~58_combout\);

-- Location: LCCOMB_X19_Y21_N24
\mips_cpu|dp|pcmux|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux0~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd2|y[31]~58_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcadd1|y[31]~58_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcadd1|y[31]~58_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcadd2|y[31]~58_combout\,
	combout => \mips_cpu|dp|pcmux|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y21_N0
\mips_cpu|dp|pcmux|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux0~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux0~0_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux0~0_combout\ & ((\mips_cpu|dp|alu|Mux0~combout\))) # 
-- (!\mips_cpu|dp|pcmux|Mux0~0_combout\ & (\mips_cpu|dp|id_ex|q\(157)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(157),
	datab => \mips_cpu|dp|alu|Mux0~combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|pcmux|Mux0~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux0~1_combout\);

-- Location: FF_X19_Y21_N1
\mips_cpu|dp|pcreg|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux0~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(31));

-- Location: LCCOMB_X16_Y21_N28
\mips_cpu|dp|pcadd1|y[31]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd1|y[31]~58_combout\ = \mips_cpu|dp|pcadd1|y[30]~57\ $ (\mips_cpu|dp|pcreg|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(31),
	cin => \mips_cpu|dp|pcadd1|y[30]~57\,
	combout => \mips_cpu|dp|pcadd1|y[31]~58_combout\);

-- Location: FF_X16_Y21_N29
\mips_cpu|dp|if_id|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[31]~58_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(63));

-- Location: FF_X16_Y18_N25
\mips_cpu|dp|id_ex|q[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(63),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(157));

-- Location: LCCOMB_X16_Y18_N24
\mips_cpu|dp|srcbmux|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux0~0_combout\ = (\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|srcbmux|Mux14~1_combout\)) # (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|srcbmux|Mux14~1_combout\ & (\mips_cpu|dp|id_ex|q\(157))) # (!\mips_cpu|dp|srcbmux|Mux14~1_combout\ & 
-- ((\mips_cpu|dp|fwsrcbmux|Mux0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|srcbmux|Mux14~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(157),
	datad => \mips_cpu|dp|fwsrcbmux|Mux0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux0~0_combout\);

-- Location: LCCOMB_X16_Y23_N28
\mips_cpu|dp|srcbmux|Mux0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux0~combout\ = (\mips_cpu|dp|srcbmux|Mux0~0_combout\ & (((\mips_cpu|dp|id_ex|q\(46))) # (!\mips_cpu|dp|srcbmux|Mux14~0_combout\))) # (!\mips_cpu|dp|srcbmux|Mux0~0_combout\ & (\mips_cpu|dp|srcbmux|Mux14~0_combout\ & 
-- (\mips_cpu|dp|id_ex|q\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux14~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(45),
	datad => \mips_cpu|dp|id_ex|q\(46),
	combout => \mips_cpu|dp|srcbmux|Mux0~combout\);

-- Location: LCCOMB_X17_Y24_N0
\mips_cpu|dp|srcbmux|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux29~4_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & !\mips_cpu|dp|id_ex|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|srcbmux|Mux29~4_combout\);

-- Location: FF_X26_Y25_N9
\mips_cpu|dp|rf|R6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(0));

-- Location: FF_X27_Y24_N19
\mips_cpu|dp|rf|R7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(0));

-- Location: FF_X26_Y25_N11
\mips_cpu|dp|rf|R4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(0));

-- Location: FF_X27_Y24_N1
\mips_cpu|dp|rf|R5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(0));

-- Location: LCCOMB_X26_Y25_N10
\mips_cpu|dp|rf|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(0)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(0),
	datad => \mips_cpu|dp|rf|R5\(0),
	combout => \mips_cpu|dp|rf|Mux31~14_combout\);

-- Location: LCCOMB_X27_Y24_N18
\mips_cpu|dp|rf|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux31~14_combout\ & ((\mips_cpu|dp|rf|R7\(0)))) # (!\mips_cpu|dp|rf|Mux31~14_combout\ & (\mips_cpu|dp|rf|R6\(0))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(0),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(0),
	datad => \mips_cpu|dp|rf|Mux31~14_combout\,
	combout => \mips_cpu|dp|rf|Mux31~15_combout\);

-- Location: FF_X26_Y23_N19
\mips_cpu|dp|rf|R3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(0));

-- Location: FF_X26_Y24_N17
\mips_cpu|dp|rf|R2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(0));

-- Location: FF_X26_Y23_N25
\mips_cpu|dp|rf|R1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(0));

-- Location: LCCOMB_X26_Y23_N24
\mips_cpu|dp|rf|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|id_ex|q[66]~5_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R2\(0))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R1\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(0),
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(0),
	datad => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	combout => \mips_cpu|dp|rf|Mux31~16_combout\);

-- Location: LCCOMB_X26_Y23_N18
\mips_cpu|dp|rf|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux31~16_combout\ & ((\mips_cpu|dp|rf|R3\(0)))) # (!\mips_cpu|dp|rf|Mux31~16_combout\ & (\mips_cpu|dp|rf|Mux31~15_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|rf|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R3\(0),
	datad => \mips_cpu|dp|rf|Mux31~16_combout\,
	combout => \mips_cpu|dp|rf|Mux31~17_combout\);

-- Location: FF_X22_Y15_N3
\mips_cpu|dp|rf|R8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(0));

-- Location: FF_X22_Y15_N25
\mips_cpu|dp|rf|R10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(0));

-- Location: LCCOMB_X22_Y15_N2
\mips_cpu|dp|rf|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~12_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(0)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(0),
	datad => \mips_cpu|dp|rf|R10\(0),
	combout => \mips_cpu|dp|rf|Mux31~12_combout\);

-- Location: FF_X23_Y15_N3
\mips_cpu|dp|rf|R11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(0));

-- Location: FF_X23_Y15_N1
\mips_cpu|dp|rf|R9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(0));

-- Location: LCCOMB_X23_Y15_N2
\mips_cpu|dp|rf|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~13_combout\ = (\mips_cpu|dp|rf|Mux31~12_combout\ & (((\mips_cpu|dp|rf|R11\(0))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux31~12_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R11\(0),
	datad => \mips_cpu|dp|rf|R9\(0),
	combout => \mips_cpu|dp|rf|Mux31~13_combout\);

-- Location: LCCOMB_X23_Y19_N4
\mips_cpu|dp|rf|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux31~13_combout\) # (\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux31~17_combout\ & 
-- ((!\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~17_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux31~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux31~18_combout\);

-- Location: FF_X22_Y19_N3
\mips_cpu|dp|rf|R12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(0));

-- Location: FF_X24_Y16_N25
\mips_cpu|dp|rf|R13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(0));

-- Location: LCCOMB_X22_Y19_N2
\mips_cpu|dp|rf|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(0))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(0),
	datad => \mips_cpu|dp|rf|R13\(0),
	combout => \mips_cpu|dp|rf|Mux31~19_combout\);

-- Location: FF_X23_Y19_N15
\mips_cpu|dp|rf|R15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(0));

-- Location: FF_X22_Y19_N17
\mips_cpu|dp|rf|R14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(0));

-- Location: LCCOMB_X23_Y19_N14
\mips_cpu|dp|rf|Mux31~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~20_combout\ = (\mips_cpu|dp|rf|Mux31~19_combout\ & (((\mips_cpu|dp|rf|R15\(0))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux31~19_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(0),
	datad => \mips_cpu|dp|rf|R14\(0),
	combout => \mips_cpu|dp|rf|Mux31~20_combout\);

-- Location: FF_X30_Y18_N3
\mips_cpu|dp|rf|R31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(0));

-- Location: FF_X27_Y18_N25
\mips_cpu|dp|rf|R27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(0));

-- Location: FF_X30_Y18_N9
\mips_cpu|dp|rf|R23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(0));

-- Location: FF_X27_Y18_N11
\mips_cpu|dp|rf|R19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(0));

-- Location: LCCOMB_X30_Y18_N8
\mips_cpu|dp|rf|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(0))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(0),
	datad => \mips_cpu|dp|rf|R19\(0),
	combout => \mips_cpu|dp|rf|Mux31~9_combout\);

-- Location: LCCOMB_X27_Y18_N24
\mips_cpu|dp|rf|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux31~9_combout\ & (\mips_cpu|dp|rf|R31\(0))) # (!\mips_cpu|dp|rf|Mux31~9_combout\ & ((\mips_cpu|dp|rf|R27\(0)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(0),
	datac => \mips_cpu|dp|rf|R27\(0),
	datad => \mips_cpu|dp|rf|Mux31~9_combout\,
	combout => \mips_cpu|dp|rf|Mux31~10_combout\);

-- Location: FF_X20_Y25_N19
\mips_cpu|dp|rf|R18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(0));

-- Location: FF_X20_Y25_N1
\mips_cpu|dp|rf|R22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(0));

-- Location: LCCOMB_X20_Y25_N0
\mips_cpu|dp|rf|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(0)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(0) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(0),
	datac => \mips_cpu|dp|rf|R22\(0),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux31~2_combout\);

-- Location: FF_X22_Y25_N25
\mips_cpu|dp|rf|R26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(0));

-- Location: FF_X21_Y25_N11
\mips_cpu|dp|rf|R30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(0));

-- Location: LCCOMB_X22_Y25_N24
\mips_cpu|dp|rf|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~3_combout\ = (\mips_cpu|dp|rf|Mux31~2_combout\ & (((\mips_cpu|dp|rf|R30\(0))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux31~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(0),
	datad => \mips_cpu|dp|rf|R30\(0),
	combout => \mips_cpu|dp|rf|Mux31~3_combout\);

-- Location: FF_X26_Y18_N1
\mips_cpu|dp|rf|R16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(0));

-- Location: FF_X28_Y20_N9
\mips_cpu|dp|rf|R20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(0));

-- Location: LCCOMB_X26_Y18_N0
\mips_cpu|dp|rf|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(0)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(0),
	datad => \mips_cpu|dp|rf|R20\(0),
	combout => \mips_cpu|dp|rf|Mux31~6_combout\);

-- Location: FF_X26_Y18_N11
\mips_cpu|dp|rf|R28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(0));

-- Location: FF_X27_Y23_N9
\mips_cpu|dp|rf|R24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(0));

-- Location: LCCOMB_X26_Y18_N10
\mips_cpu|dp|rf|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux31~6_combout\ & (\mips_cpu|dp|rf|R28\(0))) # (!\mips_cpu|dp|rf|Mux31~6_combout\ & ((\mips_cpu|dp|rf|R24\(0)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux31~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux31~6_combout\,
	datac => \mips_cpu|dp|rf|R28\(0),
	datad => \mips_cpu|dp|rf|R24\(0),
	combout => \mips_cpu|dp|rf|Mux31~7_combout\);

-- Location: FF_X24_Y21_N17
\mips_cpu|dp|rf|R25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(0));

-- Location: FF_X24_Y20_N27
\mips_cpu|dp|rf|R17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(0));

-- Location: LCCOMB_X24_Y21_N16
\mips_cpu|dp|rf|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(0))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(0),
	datad => \mips_cpu|dp|rf|R17\(0),
	combout => \mips_cpu|dp|rf|Mux31~4_combout\);

-- Location: FF_X24_Y20_N9
\mips_cpu|dp|rf|R21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(0));

-- Location: FF_X24_Y21_N27
\mips_cpu|dp|rf|R29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[0]~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(0));

-- Location: LCCOMB_X24_Y20_N8
\mips_cpu|dp|rf|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~5_combout\ = (\mips_cpu|dp|rf|Mux31~4_combout\ & (((\mips_cpu|dp|rf|R29\(0))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux31~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(0),
	datad => \mips_cpu|dp|rf|R29\(0),
	combout => \mips_cpu|dp|rf|Mux31~5_combout\);

-- Location: LCCOMB_X26_Y18_N12
\mips_cpu|dp|rf|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux31~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~7_combout\,
	datab => \mips_cpu|dp|rf|Mux31~5_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux31~8_combout\);

-- Location: LCCOMB_X26_Y18_N22
\mips_cpu|dp|rf|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux31~8_combout\ & (\mips_cpu|dp|rf|Mux31~10_combout\)) # (!\mips_cpu|dp|rf|Mux31~8_combout\ & ((\mips_cpu|dp|rf|Mux31~3_combout\))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux31~10_combout\,
	datac => \mips_cpu|dp|rf|Mux31~3_combout\,
	datad => \mips_cpu|dp|rf|Mux31~8_combout\,
	combout => \mips_cpu|dp|rf|Mux31~11_combout\);

-- Location: LCCOMB_X23_Y19_N24
\mips_cpu|dp|rf|Mux31~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux31~18_combout\ & (\mips_cpu|dp|rf|Mux31~20_combout\)) # (!\mips_cpu|dp|rf|Mux31~18_combout\ & ((\mips_cpu|dp|rf|Mux31~11_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux31~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux31~18_combout\,
	datac => \mips_cpu|dp|rf|Mux31~20_combout\,
	datad => \mips_cpu|dp|rf|Mux31~11_combout\,
	combout => \mips_cpu|dp|rf|Mux31~21_combout\);

-- Location: LCCOMB_X23_Y19_N18
\mips_cpu|dp|rf|Mux31~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~22_combout\ = (\mips_cpu|dp|rf|Mux31~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux31~21_combout\,
	combout => \mips_cpu|dp|rf|Mux31~22_combout\);

-- Location: FF_X23_Y19_N19
\mips_cpu|dp|id_ex|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux31~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(62));

-- Location: LCCOMB_X16_Y24_N0
\mips_cpu|c|ad|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~0_combout\ = (\mips_cpu|dp|id_ex|q\(31) & (!\mips_cpu|dp|id_ex|q\(30) & ((!\mips_cpu|dp|id_ex|q\(33)) # (!\mips_cpu|dp|id_ex|q\(35))))) # (!\mips_cpu|dp|id_ex|q\(31) & (\mips_cpu|dp|id_ex|q\(35) & ((!\mips_cpu|dp|id_ex|q\(30)) # 
-- (!\mips_cpu|dp|id_ex|q\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(35),
	datab => \mips_cpu|dp|id_ex|q\(31),
	datac => \mips_cpu|dp|id_ex|q\(33),
	datad => \mips_cpu|dp|id_ex|q\(30),
	combout => \mips_cpu|c|ad|Mux2~0_combout\);

-- Location: LCCOMB_X16_Y24_N24
\mips_cpu|c|ad|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~1_combout\ = (\mips_cpu|dp|id_ex|q\(30) & ((!\mips_cpu|c|ad|Mux2~0_combout\) # (!\mips_cpu|dp|id_ex|q\(32)))) # (!\mips_cpu|dp|id_ex|q\(30) & ((\mips_cpu|dp|id_ex|q\(32)) # (\mips_cpu|c|ad|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(30),
	datab => \mips_cpu|dp|id_ex|q\(32),
	datad => \mips_cpu|c|ad|Mux2~0_combout\,
	combout => \mips_cpu|c|ad|Mux2~1_combout\);

-- Location: LCCOMB_X16_Y24_N28
\mips_cpu|c|ad|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~2_combout\ = (\mips_cpu|dp|id_ex|q\(7) & (!\mips_cpu|c|ad|Mux2~1_combout\ & (!\mips_cpu|dp|id_ex|q\(34)))) # (!\mips_cpu|dp|id_ex|q\(7) & (((\mips_cpu|dp|id_ex|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(7),
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(34),
	datad => \mips_cpu|dp|id_ex|q\(6),
	combout => \mips_cpu|c|ad|Mux2~2_combout\);

-- Location: LCCOMB_X17_Y24_N10
\mips_cpu|dp|alu|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~4_combout\ = (!\mips_cpu|c|ad|Mux1~1_combout\ & \mips_cpu|c|ad|Mux2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~1_combout\,
	datad => \mips_cpu|c|ad|Mux2~2_combout\,
	combout => \mips_cpu|dp|alu|Mux31~4_combout\);

-- Location: LCCOMB_X16_Y26_N28
\mips_cpu|dp|alu|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~0_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ $ (\mips_cpu|dp|srcbmux|Mux0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux0~combout\,
	combout => \mips_cpu|dp|alu|Mux31~0_combout\);

-- Location: LCCOMB_X17_Y24_N28
\mips_cpu|dp|alu|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~1_combout\ = \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\ $ (((\mips_cpu|dp|alu|Mux31~0_combout\ & !\mips_cpu|c|ad|alucontrol[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux31~0_combout\,
	datab => \mips_cpu|c|ad|alucontrol[2]~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux31~1_combout\);

-- Location: LCCOMB_X16_Y23_N0
\mips_cpu|dp|srcbmux|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux29~2_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & \mips_cpu|dp|id_ex|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q\(3),
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|srcbmux|Mux29~2_combout\);

-- Location: LCCOMB_X15_Y24_N14
\mips_cpu|dp|pcmux|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux31~0_combout\ = (\mips_cpu|c|ad|jump[1]~1_combout\ & (\mips_cpu|dp|id_ex|q\(126) & (!\mips_cpu|dp|id_ex|q\(11)))) # (!\mips_cpu|c|ad|jump[1]~1_combout\ & (((\mips_cpu|dp|alu|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(126),
	datab => \mips_cpu|dp|id_ex|q\(11),
	datac => \mips_cpu|c|ad|jump[1]~1_combout\,
	datad => \mips_cpu|dp|alu|Mux31~5_combout\,
	combout => \mips_cpu|dp|pcmux|Mux31~0_combout\);

-- Location: LCCOMB_X15_Y24_N18
\mips_cpu|dp|pcreg|q[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[1]~2_combout\ = (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|pcsrc~0_combout\) # ((\mips_cpu|dp|id_ex|q\(11)) # (!\mips_cpu|c|ad|jump[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcsrc~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(11),
	datac => \mips_cpu|c|ad|jump[1]~1_combout\,
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|pcreg|q[1]~2_combout\);

-- Location: FF_X15_Y24_N15
\mips_cpu|dp|pcreg|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux31~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|pcreg|q[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(0));

-- Location: LCCOMB_X16_Y24_N2
\mips_cpu|dp|if_id|q[32]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[32]~feeder_combout\ = \mips_cpu|dp|pcreg|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(0),
	combout => \mips_cpu|dp|if_id|q[32]~feeder_combout\);

-- Location: FF_X16_Y24_N3
\mips_cpu|dp|if_id|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[32]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(32));

-- Location: FF_X16_Y24_N7
\mips_cpu|dp|id_ex|q[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(32),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(126));

-- Location: LCCOMB_X16_Y24_N6
\mips_cpu|dp|srcbmux|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux31~2_combout\ = (\mips_cpu|dp|id_ex|q\(30) & ((\mips_cpu|dp|srcbmux|Mux31~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux29~2_combout\ & \mips_cpu|dp|id_ex|q\(126))))) # (!\mips_cpu|dp|id_ex|q\(30) & (\mips_cpu|dp|srcbmux|Mux29~2_combout\ 
-- & (\mips_cpu|dp|id_ex|q\(126))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(30),
	datab => \mips_cpu|dp|srcbmux|Mux29~2_combout\,
	datac => \mips_cpu|dp|id_ex|q\(126),
	datad => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux31~2_combout\);

-- Location: LCCOMB_X17_Y24_N14
\mips_cpu|dp|alu|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~2_combout\ = (\mips_cpu|dp|srcbmux|Mux31~2_combout\) # (\mips_cpu|dp|srcbmux|Mux31~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|srcbmux|Mux31~2_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux31~1_combout\,
	combout => \mips_cpu|dp|alu|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y24_N0
\mips_cpu|dp|rf|Mux63~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(0)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(0) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(0),
	datac => \mips_cpu|dp|rf|R5\(0),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux63~12_combout\);

-- Location: LCCOMB_X26_Y25_N8
\mips_cpu|dp|rf|Mux63~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux63~12_combout\ & (\mips_cpu|dp|rf|R6\(0))) # (!\mips_cpu|dp|rf|Mux63~12_combout\ & ((\mips_cpu|dp|rf|R4\(0)))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux63~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(0),
	datad => \mips_cpu|dp|rf|R4\(0),
	combout => \mips_cpu|dp|rf|Mux63~13_combout\);

-- Location: LCCOMB_X26_Y25_N26
\mips_cpu|dp|rf|Mux63~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|rf|Mux63~13_combout\) # (\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(0) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|R1\(0),
	datac => \mips_cpu|dp|rf|Mux63~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux63~14_combout\);

-- Location: LCCOMB_X26_Y24_N16
\mips_cpu|dp|rf|Mux63~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux63~14_combout\ & (\mips_cpu|dp|rf|R3\(0))) # (!\mips_cpu|dp|rf|Mux63~14_combout\ & ((\mips_cpu|dp|rf|R2\(0)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R3\(0),
	datac => \mips_cpu|dp|rf|R2\(0),
	datad => \mips_cpu|dp|rf|Mux63~14_combout\,
	combout => \mips_cpu|dp|rf|Mux63~15_combout\);

-- Location: LCCOMB_X28_Y20_N8
\mips_cpu|dp|rf|Mux63~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(0))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(0),
	datad => \mips_cpu|dp|rf|R16\(0),
	combout => \mips_cpu|dp|rf|Mux63~2_combout\);

-- Location: LCCOMB_X27_Y23_N8
\mips_cpu|dp|rf|Mux63~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|R28\(0)))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & (\mips_cpu|dp|rf|R24\(0))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(0),
	datad => \mips_cpu|dp|rf|R28\(0),
	combout => \mips_cpu|dp|rf|Mux63~3_combout\);

-- Location: LCCOMB_X27_Y18_N10
\mips_cpu|dp|rf|Mux63~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(0)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(0),
	datad => \mips_cpu|dp|rf|R27\(0),
	combout => \mips_cpu|dp|rf|Mux63~4_combout\);

-- Location: LCCOMB_X30_Y18_N2
\mips_cpu|dp|rf|Mux63~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~5_combout\ = (\mips_cpu|dp|rf|Mux63~4_combout\ & (((\mips_cpu|dp|rf|R31\(0)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R23\(0) & ((\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~4_combout\,
	datab => \mips_cpu|dp|rf|R23\(0),
	datac => \mips_cpu|dp|rf|R31\(0),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux63~5_combout\);

-- Location: LCCOMB_X24_Y20_N26
\mips_cpu|dp|rf|Mux63~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R21\(0))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R17\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R21\(0),
	datac => \mips_cpu|dp|rf|R17\(0),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux63~6_combout\);

-- Location: LCCOMB_X24_Y21_N26
\mips_cpu|dp|rf|Mux63~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux63~6_combout\ & (\mips_cpu|dp|rf|R29\(0))) # (!\mips_cpu|dp|rf|Mux63~6_combout\ & ((\mips_cpu|dp|rf|R25\(0)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux63~6_combout\,
	datac => \mips_cpu|dp|rf|R29\(0),
	datad => \mips_cpu|dp|rf|R25\(0),
	combout => \mips_cpu|dp|rf|Mux63~7_combout\);

-- Location: LCCOMB_X27_Y24_N4
\mips_cpu|dp|rf|Mux63~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~8_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux63~5_combout\) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux63~7_combout\ & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux63~5_combout\,
	datac => \mips_cpu|dp|rf|Mux63~7_combout\,
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux63~8_combout\);

-- Location: LCCOMB_X20_Y25_N18
\mips_cpu|dp|rf|Mux63~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(0))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R18\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(0),
	datad => \mips_cpu|dp|rf|R26\(0),
	combout => \mips_cpu|dp|rf|Mux63~9_combout\);

-- Location: LCCOMB_X21_Y25_N10
\mips_cpu|dp|rf|Mux63~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux63~9_combout\ & (\mips_cpu|dp|rf|R30\(0))) # (!\mips_cpu|dp|rf|Mux63~9_combout\ & ((\mips_cpu|dp|rf|R22\(0)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux63~9_combout\,
	datac => \mips_cpu|dp|rf|R30\(0),
	datad => \mips_cpu|dp|rf|R22\(0),
	combout => \mips_cpu|dp|rf|Mux63~10_combout\);

-- Location: LCCOMB_X21_Y23_N6
\mips_cpu|dp|rf|Mux63~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~11_combout\ = (\mips_cpu|dp|rf|Mux63~8_combout\ & (((\mips_cpu|dp|rf|Mux63~10_combout\) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux63~8_combout\ & (\mips_cpu|dp|rf|Mux63~3_combout\ & 
-- (\mips_cpu|dp|zeromux|y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~3_combout\,
	datab => \mips_cpu|dp|rf|Mux63~8_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux63~10_combout\,
	combout => \mips_cpu|dp|rf|Mux63~11_combout\);

-- Location: LCCOMB_X21_Y23_N8
\mips_cpu|dp|rf|Mux63~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux63~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux63~11_combout\,
	combout => \mips_cpu|dp|rf|Mux63~16_combout\);

-- Location: LCCOMB_X23_Y15_N0
\mips_cpu|dp|rf|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(0)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(0) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(0),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(0),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux63~0_combout\);

-- Location: LCCOMB_X22_Y15_N24
\mips_cpu|dp|rf|Mux63~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~1_combout\ = (\mips_cpu|dp|rf|Mux63~0_combout\ & (((\mips_cpu|dp|rf|R10\(0)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|R11\(0) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(0),
	datab => \mips_cpu|dp|rf|Mux63~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(0),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux63~1_combout\);

-- Location: LCCOMB_X24_Y16_N24
\mips_cpu|dp|rf|Mux63~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R15\(0)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R13\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(0),
	datad => \mips_cpu|dp|rf|R15\(0),
	combout => \mips_cpu|dp|rf|Mux63~17_combout\);

-- Location: LCCOMB_X22_Y19_N16
\mips_cpu|dp|rf|Mux63~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~18_combout\ = (\mips_cpu|dp|rf|Mux63~17_combout\ & (((\mips_cpu|dp|rf|R14\(0))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux63~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(0),
	datad => \mips_cpu|dp|rf|R12\(0),
	combout => \mips_cpu|dp|rf|Mux63~18_combout\);

-- Location: LCCOMB_X21_Y23_N2
\mips_cpu|dp|rf|Mux63~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~19_combout\ = (\mips_cpu|dp|rf|Mux63~16_combout\ & (((\mips_cpu|dp|rf|Mux63~18_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\))) # (!\mips_cpu|dp|rf|Mux63~16_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux63~1_combout\,
	datad => \mips_cpu|dp|rf|Mux63~18_combout\,
	combout => \mips_cpu|dp|rf|Mux63~19_combout\);

-- Location: LCCOMB_X19_Y19_N2
\mips_cpu|dp|rf|Mux63~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux63~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux63~19_combout\,
	combout => \mips_cpu|dp|rf|Mux63~20_combout\);

-- Location: FF_X19_Y19_N3
\mips_cpu|dp|id_ex|q[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux63~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(94));

-- Location: LCCOMB_X17_Y24_N24
\mips_cpu|dp|fwsrcamux|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux31~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(94))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(40)))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(94)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|id_ex|q\(94),
	datac => \mips_cpu|dp|ex_mem|q\(40),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux31~0_combout\);

-- Location: LCCOMB_X17_Y24_N2
\mips_cpu|dp|fwsrcamux|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux31~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[0]~0_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwsrcamux|Mux31~0_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|resmux|y[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux31~1_combout\);

-- Location: LCCOMB_X17_Y24_N16
\mips_cpu|dp|alu|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~3_combout\ = (\mips_cpu|dp|alu|Mux31~2_combout\ & (\mips_cpu|c|ad|Mux1~1_combout\ $ (((!\mips_cpu|c|ad|Mux2~2_combout\ & !\mips_cpu|dp|fwsrcamux|Mux31~1_combout\))))) # (!\mips_cpu|dp|alu|Mux31~2_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux31~1_combout\ & (\mips_cpu|c|ad|Mux1~1_combout\ $ (!\mips_cpu|c|ad|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~1_combout\,
	datab => \mips_cpu|c|ad|Mux2~2_combout\,
	datac => \mips_cpu|dp|alu|Mux31~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux31~1_combout\,
	combout => \mips_cpu|dp|alu|Mux31~3_combout\);

-- Location: LCCOMB_X17_Y24_N26
\mips_cpu|dp|alu|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~5_combout\ = (\mips_cpu|c|ad|alucontrol[2]~2_combout\ & (((!\mips_cpu|dp|alu|Mux31~1_combout\)))) # (!\mips_cpu|c|ad|alucontrol[2]~2_combout\ & ((\mips_cpu|dp|alu|Mux31~4_combout\ & (\mips_cpu|dp|alu|Mux31~1_combout\ & 
-- !\mips_cpu|dp|alu|Mux31~3_combout\)) # (!\mips_cpu|dp|alu|Mux31~4_combout\ & ((\mips_cpu|dp|alu|Mux31~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux31~4_combout\,
	datab => \mips_cpu|dp|alu|Mux31~1_combout\,
	datac => \mips_cpu|c|ad|alucontrol[2]~2_combout\,
	datad => \mips_cpu|dp|alu|Mux31~3_combout\,
	combout => \mips_cpu|dp|alu|Mux31~5_combout\);

-- Location: FF_X17_Y24_N27
\mips_cpu|dp|ex_mem|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux31~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(40));

-- Location: LCCOMB_X17_Y24_N30
\mips_cpu|dp|fwsrcbmux|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux31~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(40)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(62)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q\(62),
	datac => \mips_cpu|dp|ex_mem|q\(40),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux31~0_combout\);

-- Location: LCCOMB_X17_Y24_N20
\mips_cpu|dp|srcbmux|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux31~1_combout\ = (\mips_cpu|dp|srcbmux|Mux29~4_combout\ & ((\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[0]~0_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & 
-- (\mips_cpu|dp|fwsrcbmux|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux29~4_combout\,
	datac => \mips_cpu|dp|fwsrcbmux|Mux31~0_combout\,
	datad => \mips_cpu|dp|resmux|y[0]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux31~1_combout\);

-- Location: LCCOMB_X17_Y24_N22
\mips_cpu|dp|alu|iadder32|bit0|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\ = (\mips_cpu|dp|srcbmux|Mux31~1_combout\ & (((\mips_cpu|dp|fwsrcamux|Mux31~1_combout\)))) # (!\mips_cpu|dp|srcbmux|Mux31~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux31~2_combout\ & 
-- ((\mips_cpu|dp|fwsrcamux|Mux31~1_combout\))) # (!\mips_cpu|dp|srcbmux|Mux31~2_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux31~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux31~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux31~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\);

-- Location: LCCOMB_X16_Y23_N4
\mips_cpu|dp|alu|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~0_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y15_N14
\mips_cpu|dp|rf|Mux62~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~10_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(1)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R9\(1) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R11\(1),
	datac => \mips_cpu|dp|rf|R9\(1),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux62~10_combout\);

-- Location: LCCOMB_X24_Y15_N16
\mips_cpu|dp|rf|Mux62~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~11_combout\ = (\mips_cpu|dp|rf|Mux62~10_combout\ & (((\mips_cpu|dp|rf|R10\(1)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux62~10_combout\ & (\mips_cpu|dp|rf|R8\(1) & ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(1),
	datab => \mips_cpu|dp|rf|Mux62~10_combout\,
	datac => \mips_cpu|dp|rf|R10\(1),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux62~11_combout\);

-- Location: LCCOMB_X26_Y24_N10
\mips_cpu|dp|rf|Mux62~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(1))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(1),
	datad => \mips_cpu|dp|rf|R1\(1),
	combout => \mips_cpu|dp|rf|Mux62~14_combout\);

-- Location: LCCOMB_X28_Y26_N8
\mips_cpu|dp|rf|Mux62~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R4\(1))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R5\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(1),
	datad => \mips_cpu|dp|rf|R4\(1),
	combout => \mips_cpu|dp|rf|Mux62~12_combout\);

-- Location: LCCOMB_X24_Y26_N0
\mips_cpu|dp|rf|Mux62~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux62~12_combout\ & ((\mips_cpu|dp|rf|R6\(1)))) # (!\mips_cpu|dp|rf|Mux62~12_combout\ & (\mips_cpu|dp|rf|R7\(1))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(1),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(1),
	datad => \mips_cpu|dp|rf|Mux62~12_combout\,
	combout => \mips_cpu|dp|rf|Mux62~13_combout\);

-- Location: LCCOMB_X23_Y23_N24
\mips_cpu|dp|rf|Mux62~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~15_combout\ = (\mips_cpu|dp|rf|Mux62~14_combout\ & ((\mips_cpu|dp|rf|R3\(1)) # ((!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux62~14_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- \mips_cpu|dp|rf|Mux62~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(1),
	datab => \mips_cpu|dp|rf|Mux62~14_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datad => \mips_cpu|dp|rf|Mux62~13_combout\,
	combout => \mips_cpu|dp|rf|Mux62~15_combout\);

-- Location: LCCOMB_X23_Y23_N10
\mips_cpu|dp|rf|Mux62~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux62~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux62~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux62~15_combout\,
	combout => \mips_cpu|dp|rf|Mux62~16_combout\);

-- Location: LCCOMB_X29_Y25_N8
\mips_cpu|dp|rf|Mux62~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(1))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R18\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R26\(1),
	datad => \mips_cpu|dp|rf|R18\(1),
	combout => \mips_cpu|dp|rf|Mux62~7_combout\);

-- Location: LCCOMB_X30_Y25_N16
\mips_cpu|dp|rf|Mux62~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux62~7_combout\ & (\mips_cpu|dp|rf|R30\(1))) # (!\mips_cpu|dp|rf|Mux62~7_combout\ & ((\mips_cpu|dp|rf|R22\(1)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(1),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(1),
	datad => \mips_cpu|dp|rf|Mux62~7_combout\,
	combout => \mips_cpu|dp|rf|Mux62~8_combout\);

-- Location: LCCOMB_X16_Y15_N0
\mips_cpu|dp|rf|Mux62~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(1))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(1),
	datad => \mips_cpu|dp|rf|R19\(1),
	combout => \mips_cpu|dp|rf|Mux62~0_combout\);

-- Location: LCCOMB_X20_Y20_N16
\mips_cpu|dp|rf|Mux62~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux62~0_combout\ & (\mips_cpu|dp|rf|R31\(1))) # (!\mips_cpu|dp|rf|Mux62~0_combout\ & ((\mips_cpu|dp|rf|R23\(1)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R31\(1),
	datac => \mips_cpu|dp|rf|R23\(1),
	datad => \mips_cpu|dp|rf|Mux62~0_combout\,
	combout => \mips_cpu|dp|rf|Mux62~1_combout\);

-- Location: LCCOMB_X28_Y23_N20
\mips_cpu|dp|rf|Mux62~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|rf|R20\(1)) # (\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(1) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R16\(1),
	datac => \mips_cpu|dp|rf|R20\(1),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux62~2_combout\);

-- Location: LCCOMB_X27_Y23_N14
\mips_cpu|dp|rf|Mux62~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~3_combout\ = (\mips_cpu|dp|rf|Mux62~2_combout\ & ((\mips_cpu|dp|rf|R28\(1)) # ((!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux62~2_combout\ & (((\mips_cpu|dp|rf|R24\(1) & \mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~2_combout\,
	datab => \mips_cpu|dp|rf|R28\(1),
	datac => \mips_cpu|dp|rf|R24\(1),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux62~3_combout\);

-- Location: LCCOMB_X24_Y20_N2
\mips_cpu|dp|rf|Mux62~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(1)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(1),
	datad => \mips_cpu|dp|rf|R21\(1),
	combout => \mips_cpu|dp|rf|Mux62~4_combout\);

-- Location: LCCOMB_X24_Y21_N10
\mips_cpu|dp|rf|Mux62~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux62~4_combout\ & ((\mips_cpu|dp|rf|R29\(1)))) # (!\mips_cpu|dp|rf|Mux62~4_combout\ & (\mips_cpu|dp|rf|R25\(1))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(1),
	datac => \mips_cpu|dp|rf|R29\(1),
	datad => \mips_cpu|dp|rf|Mux62~4_combout\,
	combout => \mips_cpu|dp|rf|Mux62~5_combout\);

-- Location: LCCOMB_X23_Y23_N28
\mips_cpu|dp|rf|Mux62~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux62~3_combout\) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- \mips_cpu|dp|rf|Mux62~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux62~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux62~5_combout\,
	combout => \mips_cpu|dp|rf|Mux62~6_combout\);

-- Location: LCCOMB_X23_Y23_N14
\mips_cpu|dp|rf|Mux62~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux62~6_combout\ & (\mips_cpu|dp|rf|Mux62~8_combout\)) # (!\mips_cpu|dp|rf|Mux62~6_combout\ & ((\mips_cpu|dp|rf|Mux62~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~8_combout\,
	datab => \mips_cpu|dp|rf|Mux62~1_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux62~6_combout\,
	combout => \mips_cpu|dp|rf|Mux62~9_combout\);

-- Location: LCCOMB_X24_Y16_N18
\mips_cpu|dp|rf|Mux62~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R12\(1))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|R13\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(1),
	datad => \mips_cpu|dp|rf|R12\(1),
	combout => \mips_cpu|dp|rf|Mux62~17_combout\);

-- Location: LCCOMB_X24_Y16_N28
\mips_cpu|dp|rf|Mux62~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux62~17_combout\ & ((\mips_cpu|dp|rf|R14\(1)))) # (!\mips_cpu|dp|rf|Mux62~17_combout\ & (\mips_cpu|dp|rf|R15\(1))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(1),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R14\(1),
	datad => \mips_cpu|dp|rf|Mux62~17_combout\,
	combout => \mips_cpu|dp|rf|Mux62~18_combout\);

-- Location: LCCOMB_X23_Y23_N12
\mips_cpu|dp|rf|Mux62~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~19_combout\ = (\mips_cpu|dp|rf|Mux62~16_combout\ & (((\mips_cpu|dp|rf|Mux62~18_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\))) # (!\mips_cpu|dp|rf|Mux62~16_combout\ & (\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- (\mips_cpu|dp|rf|Mux62~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux62~9_combout\,
	datad => \mips_cpu|dp|rf|Mux62~18_combout\,
	combout => \mips_cpu|dp|rf|Mux62~19_combout\);

-- Location: LCCOMB_X23_Y23_N0
\mips_cpu|dp|rf|Mux62~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux62~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux62~19_combout\,
	combout => \mips_cpu|dp|rf|Mux62~20_combout\);

-- Location: FF_X23_Y23_N1
\mips_cpu|dp|id_ex|q[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux62~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(95));

-- Location: LCCOMB_X23_Y23_N2
\mips_cpu|dp|fwsrcamux|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux30~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(95))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(41)))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(95)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|id_ex|q\(95),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(41),
	combout => \mips_cpu|dp|fwsrcamux|Mux30~0_combout\);

-- Location: LCCOMB_X23_Y23_N20
\mips_cpu|dp|fwsrcamux|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux30~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[1]~2_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[1]~2_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux30~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux30~1_combout\);

-- Location: LCCOMB_X15_Y24_N12
\mips_cpu|dp|pcmux|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux30~0_combout\ = (\mips_cpu|c|ad|jump[1]~1_combout\ & (((!\mips_cpu|dp|id_ex|q\(11) & \mips_cpu|dp|id_ex|q\(127))))) # (!\mips_cpu|c|ad|jump[1]~1_combout\ & (\mips_cpu|dp|alu|Mux30~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux30~5_combout\,
	datab => \mips_cpu|dp|id_ex|q\(11),
	datac => \mips_cpu|c|ad|jump[1]~1_combout\,
	datad => \mips_cpu|dp|id_ex|q\(127),
	combout => \mips_cpu|dp|pcmux|Mux30~0_combout\);

-- Location: FF_X15_Y24_N13
\mips_cpu|dp|pcreg|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux30~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|pcreg|q[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(1));

-- Location: LCCOMB_X17_Y19_N20
\mips_cpu|dp|if_id|q[33]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[33]~feeder_combout\ = \mips_cpu|dp|pcreg|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(1),
	combout => \mips_cpu|dp|if_id|q[33]~feeder_combout\);

-- Location: FF_X17_Y19_N21
\mips_cpu|dp|if_id|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[33]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(33));

-- Location: FF_X19_Y16_N13
\mips_cpu|dp|id_ex|q[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(33),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(127));

-- Location: LCCOMB_X19_Y16_N12
\mips_cpu|dp|srcbmux|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux30~2_combout\ = (\mips_cpu|dp|srcbmux|Mux29~2_combout\ & ((\mips_cpu|dp|id_ex|q\(127)) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(31))))) # (!\mips_cpu|dp|srcbmux|Mux29~2_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux31~0_combout\ & ((\mips_cpu|dp|id_ex|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux29~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(127),
	datad => \mips_cpu|dp|id_ex|q\(31),
	combout => \mips_cpu|dp|srcbmux|Mux30~2_combout\);

-- Location: LCCOMB_X19_Y16_N28
\mips_cpu|dp|srcbmux|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux30~4_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|resmux|y[1]~2_combout\) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[1]~2_combout\,
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|id_ex|q\(4),
	combout => \mips_cpu|dp|srcbmux|Mux30~4_combout\);

-- Location: LCCOMB_X19_Y16_N6
\mips_cpu|dp|srcbmux|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux30~3_combout\ = (\mips_cpu|dp|srcbmux|Mux30~2_combout\) # ((\mips_cpu|dp|srcbmux|Mux30~4_combout\ & ((\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\) # (\mips_cpu|dp|fwsrcbmux|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux30~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux30~4_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux30~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux30~3_combout\);

-- Location: LCCOMB_X15_Y23_N16
\mips_cpu|dp|alu|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~1_combout\ = (\mips_cpu|dp|alu|Mux30~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux30~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux30~3_combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux30~1_combout\ & (!\mips_cpu|dp|alu|Mux6~4_combout\ & 
-- !\mips_cpu|dp|srcbmux|Mux30~3_combout\)))) # (!\mips_cpu|dp|alu|Mux30~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux30~1_combout\ & ((\mips_cpu|dp|alu|Mux6~4_combout\) # (!\mips_cpu|dp|srcbmux|Mux30~3_combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux30~1_combout\ & 
-- ((\mips_cpu|dp|srcbmux|Mux30~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux30~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux30~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux30~3_combout\,
	combout => \mips_cpu|dp|alu|Mux30~1_combout\);

-- Location: LCCOMB_X15_Y23_N4
\mips_cpu|dp|alu|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~3_combout\ = (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\) # (\mips_cpu|dp|alu|Mux30~0_combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & 
-- (\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & \mips_cpu|dp|alu|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux30~0_combout\,
	combout => \mips_cpu|dp|alu|Mux30~3_combout\);

-- Location: LCCOMB_X15_Y23_N30
\mips_cpu|dp|alu|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~4_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux30~3_combout\) # (!\mips_cpu|dp|alu|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|Mux30~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux30~4_combout\);

-- Location: LCCOMB_X15_Y23_N10
\mips_cpu|dp|alu|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~2_combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|srcbmux|Mux30~3_combout\ $ (!\mips_cpu|dp|fwsrcamux|Mux30~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux30~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux30~1_combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux30~2_combout\);

-- Location: LCCOMB_X15_Y23_N2
\mips_cpu|dp|alu|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~5_combout\ = (\mips_cpu|dp|alu|Mux30~2_combout\ & (((\mips_cpu|dp|alu|Mux30~1_combout\)))) # (!\mips_cpu|dp|alu|Mux30~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|alu|Mux30~4_combout\))) # 
-- (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|Mux30~1_combout\ & \mips_cpu|dp|alu|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|Mux30~1_combout\,
	datac => \mips_cpu|dp|alu|Mux30~4_combout\,
	datad => \mips_cpu|dp|alu|Mux30~2_combout\,
	combout => \mips_cpu|dp|alu|Mux30~5_combout\);

-- Location: FF_X15_Y23_N3
\mips_cpu|dp|ex_mem|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux30~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(41));

-- Location: LCCOMB_X14_Y16_N0
\uGPIO|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~0_combout\ = (!\mips_cpu|dp|ex_mem|q\(50) & (!\mips_cpu|dp|ex_mem|q\(46) & (!\mips_cpu|dp|ex_mem|q\(47) & !\mips_cpu|dp|ex_mem|q\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(50),
	datab => \mips_cpu|dp|ex_mem|q\(46),
	datac => \mips_cpu|dp|ex_mem|q\(47),
	datad => \mips_cpu|dp|ex_mem|q\(51),
	combout => \uGPIO|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y16_N2
\uGPIO|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~1_combout\ = (!\mips_cpu|dp|ex_mem|q\(41) & (!\mips_cpu|dp|ex_mem|q\(45) & (!\mips_cpu|dp|ex_mem|q\(40) & \uGPIO|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(41),
	datab => \mips_cpu|dp|ex_mem|q\(45),
	datac => \mips_cpu|dp|ex_mem|q\(40),
	datad => \uGPIO|Equal0~0_combout\,
	combout => \uGPIO|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y16_N20
\Timer|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~1_combout\ = (\mips_cpu|dp|ex_mem|q\(48) & (\Timer|Equal2~0_combout\ & (!\mips_cpu|dp|ex_mem|q\(49) & \uGPIO|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(48),
	datab => \Timer|Equal2~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(49),
	datad => \uGPIO|Equal0~1_combout\,
	combout => \Timer|Equal2~1_combout\);

-- Location: LCCOMB_X12_Y19_N14
\mips_cpu|dp|mem_wb|q[67]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[67]~46_combout\ = (\Decoder|Equal1~6_combout\ & ((\mips_cpu|dp|ex_mem|q\(2)) # ((!\Timer|Equal2~1_combout\ & !\uGPIO|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~1_combout\,
	datab => \uGPIO|Equal0~2_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(2),
	datad => \Decoder|Equal1~6_combout\,
	combout => \mips_cpu|dp|mem_wb|q[67]~46_combout\);

-- Location: LCCOMB_X15_Y17_N0
\mips_cpu|dp|mem_wb|q[67]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[67]~47_combout\ = (!\Decoder|Equal0~5_combout\ & ((\mips_cpu|dp|mem_wb|q[67]~46_combout\) # ((!\Decoder|Equal1~6_combout\ & !\Decoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[67]~46_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Decoder|Equal0~5_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \mips_cpu|dp|mem_wb|q[67]~47_combout\);

-- Location: FF_X14_Y18_N29
\mips_cpu|dp|mem_wb|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[64]~9_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(64));

-- Location: LCCOMB_X24_Y18_N24
\mips_cpu|dp|mem_wb|q[32]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[32]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(65)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(65),
	combout => \mips_cpu|dp|mem_wb|q[32]~feeder_combout\);

-- Location: FF_X24_Y18_N25
\mips_cpu|dp|mem_wb|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[32]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(32));

-- Location: LCCOMB_X24_Y18_N18
\mips_cpu|dp|resmux|y[25]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[25]~9_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(64))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(64),
	datad => \mips_cpu|dp|mem_wb|q\(32),
	combout => \mips_cpu|dp|resmux|y[25]~9_combout\);

-- Location: LCCOMB_X19_Y15_N18
\mips_cpu|dp|rf|Mux6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(25)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R8\(25) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(25),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(25),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux6~12_combout\);

-- Location: LCCOMB_X23_Y14_N26
\mips_cpu|dp|rf|Mux6~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux6~12_combout\ & ((\mips_cpu|dp|rf|R11\(25)))) # (!\mips_cpu|dp|rf|Mux6~12_combout\ & (\mips_cpu|dp|rf|R9\(25))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(25),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R11\(25),
	datad => \mips_cpu|dp|rf|Mux6~12_combout\,
	combout => \mips_cpu|dp|rf|Mux6~13_combout\);

-- Location: LCCOMB_X27_Y21_N28
\mips_cpu|dp|rf|Mux6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(25)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(25),
	datad => \mips_cpu|dp|rf|R2\(25),
	combout => \mips_cpu|dp|rf|Mux6~16_combout\);

-- Location: LCCOMB_X22_Y26_N14
\mips_cpu|dp|rf|Mux6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(25)) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|R4\(25) & !\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(25),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(25),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux6~14_combout\);

-- Location: LCCOMB_X26_Y26_N2
\mips_cpu|dp|rf|Mux6~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~15_combout\ = (\mips_cpu|dp|rf|Mux6~14_combout\ & (((\mips_cpu|dp|rf|R7\(25))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux6~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(25),
	datad => \mips_cpu|dp|rf|R6\(25),
	combout => \mips_cpu|dp|rf|Mux6~15_combout\);

-- Location: LCCOMB_X26_Y20_N22
\mips_cpu|dp|rf|Mux6~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux6~16_combout\ & (\mips_cpu|dp|rf|R3\(25))) # (!\mips_cpu|dp|rf|Mux6~16_combout\ & ((\mips_cpu|dp|rf|Mux6~15_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux6~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux6~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(25),
	datad => \mips_cpu|dp|rf|Mux6~15_combout\,
	combout => \mips_cpu|dp|rf|Mux6~17_combout\);

-- Location: LCCOMB_X20_Y17_N12
\mips_cpu|dp|rf|Mux6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\) # ((\mips_cpu|dp|rf|Mux6~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- ((\mips_cpu|dp|rf|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux6~13_combout\,
	datad => \mips_cpu|dp|rf|Mux6~17_combout\,
	combout => \mips_cpu|dp|rf|Mux6~18_combout\);

-- Location: LCCOMB_X30_Y18_N12
\mips_cpu|dp|rf|Mux6~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(25)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R19\(25),
	datac => \mips_cpu|dp|rf|R23\(25),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux6~9_combout\);

-- Location: LCCOMB_X29_Y18_N12
\mips_cpu|dp|rf|Mux6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~10_combout\ = (\mips_cpu|dp|rf|Mux6~9_combout\ & ((\mips_cpu|dp|rf|R31\(25)) # ((!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux6~9_combout\ & (((\mips_cpu|dp|rf|R27\(25) & \mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(25),
	datab => \mips_cpu|dp|rf|Mux6~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(25),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux6~10_combout\);

-- Location: LCCOMB_X23_Y20_N4
\mips_cpu|dp|rf|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(25)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(25) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R17\(25),
	datac => \mips_cpu|dp|rf|R25\(25),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux6~4_combout\);

-- Location: LCCOMB_X23_Y21_N16
\mips_cpu|dp|rf|Mux6~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux6~4_combout\ & ((\mips_cpu|dp|rf|R29\(25)))) # (!\mips_cpu|dp|rf|Mux6~4_combout\ & (\mips_cpu|dp|rf|R21\(25))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux6~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(25),
	datad => \mips_cpu|dp|rf|R29\(25),
	combout => \mips_cpu|dp|rf|Mux6~5_combout\);

-- Location: LCCOMB_X28_Y17_N16
\mips_cpu|dp|rf|Mux6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(25)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(25) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(25),
	datac => \mips_cpu|dp|rf|R16\(25),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux6~6_combout\);

-- Location: LCCOMB_X27_Y17_N2
\mips_cpu|dp|rf|Mux6~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~7_combout\ = (\mips_cpu|dp|rf|Mux6~6_combout\ & (((\mips_cpu|dp|rf|R28\(25)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux6~6_combout\ & (\mips_cpu|dp|rf|R20\(25) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(25),
	datac => \mips_cpu|dp|rf|R28\(25),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux6~7_combout\);

-- Location: LCCOMB_X19_Y21_N26
\mips_cpu|dp|rf|Mux6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux6~5_combout\)) # (!\mips_cpu|dp|if_id|q\(16) & 
-- ((\mips_cpu|dp|rf|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~5_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux6~7_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux6~8_combout\);

-- Location: LCCOMB_X20_Y25_N28
\mips_cpu|dp|rf|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(25))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R18\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(25),
	datad => \mips_cpu|dp|rf|R18\(25),
	combout => \mips_cpu|dp|rf|Mux6~2_combout\);

-- Location: LCCOMB_X19_Y25_N16
\mips_cpu|dp|rf|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~3_combout\ = (\mips_cpu|dp|rf|Mux6~2_combout\ & ((\mips_cpu|dp|rf|R30\(25)) # ((!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux6~2_combout\ & (((\mips_cpu|dp|rf|R26\(25) & \mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(25),
	datab => \mips_cpu|dp|rf|Mux6~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(25),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux6~3_combout\);

-- Location: LCCOMB_X19_Y21_N20
\mips_cpu|dp|rf|Mux6~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux6~8_combout\ & (\mips_cpu|dp|rf|Mux6~10_combout\)) # (!\mips_cpu|dp|rf|Mux6~8_combout\ & ((\mips_cpu|dp|rf|Mux6~3_combout\))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~10_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux6~8_combout\,
	datad => \mips_cpu|dp|rf|Mux6~3_combout\,
	combout => \mips_cpu|dp|rf|Mux6~11_combout\);

-- Location: LCCOMB_X23_Y16_N6
\mips_cpu|dp|rf|Mux6~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(25))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(25),
	datad => \mips_cpu|dp|rf|R13\(25),
	combout => \mips_cpu|dp|rf|Mux6~19_combout\);

-- Location: LCCOMB_X20_Y17_N14
\mips_cpu|dp|rf|Mux6~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~20_combout\ = (\mips_cpu|dp|rf|Mux6~19_combout\ & (((\mips_cpu|dp|rf|R15\(25)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux6~19_combout\ & (\mips_cpu|dp|rf|R14\(25) & (\mips_cpu|dp|if_id|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~19_combout\,
	datab => \mips_cpu|dp|rf|R14\(25),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|R15\(25),
	combout => \mips_cpu|dp|rf|Mux6~20_combout\);

-- Location: LCCOMB_X20_Y17_N8
\mips_cpu|dp|rf|Mux6~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~21_combout\ = (\mips_cpu|dp|rf|Mux6~18_combout\ & (((\mips_cpu|dp|rf|Mux6~20_combout\) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux6~18_combout\ & (\mips_cpu|dp|rf|Mux6~11_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux6~18_combout\,
	datab => \mips_cpu|dp|rf|Mux6~11_combout\,
	datac => \mips_cpu|dp|rf|Mux6~20_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux6~21_combout\);

-- Location: LCCOMB_X20_Y17_N16
\mips_cpu|dp|rf|Mux6~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~22_combout\ = (\mips_cpu|dp|rf|Mux6~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|Mux6~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux6~22_combout\);

-- Location: FF_X20_Y17_N17
\mips_cpu|dp|id_ex|q[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux6~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(87));

-- Location: LCCOMB_X20_Y17_N26
\mips_cpu|dp|fwsrcbmux|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux6~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(65))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(87))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(65),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(87),
	combout => \mips_cpu|dp|fwsrcbmux|Mux6~0_combout\);

-- Location: LCCOMB_X16_Y20_N12
\mips_cpu|dp|fwsrcbmux|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux6~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[25]~9_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[25]~9_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux6~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux6~1_combout\);

-- Location: FF_X16_Y20_N13
\mips_cpu|dp|ex_mem|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux6~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(33));

-- Location: FF_X14_Y18_N7
\mips_cpu|dp|mem_wb|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[63]~10_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(63));

-- Location: FF_X19_Y18_N21
\mips_cpu|dp|mem_wb|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(64),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(31));

-- Location: LCCOMB_X19_Y18_N30
\mips_cpu|dp|resmux|y[24]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[24]~10_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(63))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(63),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(31),
	combout => \mips_cpu|dp|resmux|y[24]~10_combout\);

-- Location: LCCOMB_X30_Y25_N10
\mips_cpu|dp|rf|Mux7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~6_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(24))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R18\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R18\(24),
	datad => \mips_cpu|dp|rf|R22\(24),
	combout => \mips_cpu|dp|rf|Mux7~6_combout\);

-- Location: LCCOMB_X29_Y25_N18
\mips_cpu|dp|rf|Mux7~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux7~6_combout\ & ((\mips_cpu|dp|rf|R30\(24)))) # (!\mips_cpu|dp|rf|Mux7~6_combout\ & (\mips_cpu|dp|rf|R26\(24))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(24),
	datac => \mips_cpu|dp|rf|R30\(24),
	datad => \mips_cpu|dp|rf|Mux7~6_combout\,
	combout => \mips_cpu|dp|rf|Mux7~7_combout\);

-- Location: LCCOMB_X27_Y19_N30
\mips_cpu|dp|rf|Mux7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(24))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(24),
	datad => \mips_cpu|dp|rf|R24\(24),
	combout => \mips_cpu|dp|rf|Mux7~8_combout\);

-- Location: LCCOMB_X27_Y17_N22
\mips_cpu|dp|rf|Mux7~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~9_combout\ = (\mips_cpu|dp|rf|Mux7~8_combout\ & (((\mips_cpu|dp|rf|R28\(24)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux7~8_combout\ & (\mips_cpu|dp|rf|R20\(24) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~8_combout\,
	datab => \mips_cpu|dp|rf|R20\(24),
	datac => \mips_cpu|dp|rf|R28\(24),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux7~9_combout\);

-- Location: LCCOMB_X23_Y17_N10
\mips_cpu|dp|rf|Mux7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux7~7_combout\) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux7~9_combout\ & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~7_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux7~9_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux7~10_combout\);

-- Location: LCCOMB_X19_Y20_N30
\mips_cpu|dp|rf|Mux7~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(24)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(24),
	datad => \mips_cpu|dp|rf|R23\(24),
	combout => \mips_cpu|dp|rf|Mux7~11_combout\);

-- Location: LCCOMB_X20_Y20_N26
\mips_cpu|dp|rf|Mux7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~12_combout\ = (\mips_cpu|dp|rf|Mux7~11_combout\ & (((\mips_cpu|dp|rf|R31\(24))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux7~11_combout\ & (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R27\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~11_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R31\(24),
	datad => \mips_cpu|dp|rf|R27\(24),
	combout => \mips_cpu|dp|rf|Mux7~12_combout\);

-- Location: LCCOMB_X23_Y20_N8
\mips_cpu|dp|rf|Mux7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(24)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(24) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(24),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(24),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux7~4_combout\);

-- Location: LCCOMB_X23_Y21_N28
\mips_cpu|dp|rf|Mux7~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux7~4_combout\ & (\mips_cpu|dp|rf|R29\(24))) # (!\mips_cpu|dp|rf|Mux7~4_combout\ & ((\mips_cpu|dp|rf|R21\(24)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R29\(24),
	datac => \mips_cpu|dp|rf|R21\(24),
	datad => \mips_cpu|dp|rf|Mux7~4_combout\,
	combout => \mips_cpu|dp|rf|Mux7~5_combout\);

-- Location: LCCOMB_X23_Y17_N12
\mips_cpu|dp|rf|Mux7~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~13_combout\ = (\mips_cpu|dp|rf|Mux7~10_combout\ & ((\mips_cpu|dp|rf|Mux7~12_combout\) # ((!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux7~10_combout\ & (((\mips_cpu|dp|rf|Mux7~5_combout\ & \mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~10_combout\,
	datab => \mips_cpu|dp|rf|Mux7~12_combout\,
	datac => \mips_cpu|dp|rf|Mux7~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux7~13_combout\);

-- Location: LCCOMB_X27_Y26_N14
\mips_cpu|dp|rf|Mux7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(24)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R4\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(24),
	datad => \mips_cpu|dp|rf|R6\(24),
	combout => \mips_cpu|dp|rf|Mux7~14_combout\);

-- Location: LCCOMB_X26_Y26_N30
\mips_cpu|dp|rf|Mux7~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~15_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux7~14_combout\ & ((\mips_cpu|dp|rf|R7\(24)))) # (!\mips_cpu|dp|rf|Mux7~14_combout\ & (\mips_cpu|dp|rf|R5\(24))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R5\(24),
	datac => \mips_cpu|dp|rf|R7\(24),
	datad => \mips_cpu|dp|rf|Mux7~14_combout\,
	combout => \mips_cpu|dp|rf|Mux7~15_combout\);

-- Location: LCCOMB_X26_Y22_N2
\mips_cpu|dp|rf|Mux7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux7~15_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|R1\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux7~15_combout\,
	datac => \mips_cpu|dp|rf|R1\(24),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux7~16_combout\);

-- Location: LCCOMB_X26_Y22_N20
\mips_cpu|dp|rf|Mux7~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux7~16_combout\ & (\mips_cpu|dp|rf|R3\(24))) # (!\mips_cpu|dp|rf|Mux7~16_combout\ & ((\mips_cpu|dp|rf|R2\(24)))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|Mux7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux7~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(24),
	datad => \mips_cpu|dp|rf|R2\(24),
	combout => \mips_cpu|dp|rf|Mux7~17_combout\);

-- Location: LCCOMB_X23_Y17_N30
\mips_cpu|dp|rf|Mux7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux7~13_combout\) # ((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((!\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- \mips_cpu|dp|rf|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~17_combout\,
	combout => \mips_cpu|dp|rf|Mux7~18_combout\);

-- Location: LCCOMB_X23_Y16_N0
\mips_cpu|dp|rf|Mux7~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(24)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(24),
	datad => \mips_cpu|dp|rf|R14\(24),
	combout => \mips_cpu|dp|rf|Mux7~19_combout\);

-- Location: LCCOMB_X22_Y24_N8
\mips_cpu|dp|rf|Mux7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux7~19_combout\ & (\mips_cpu|dp|rf|R15\(24))) # (!\mips_cpu|dp|rf|Mux7~19_combout\ & ((\mips_cpu|dp|rf|R13\(24)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(24),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R13\(24),
	datad => \mips_cpu|dp|rf|Mux7~19_combout\,
	combout => \mips_cpu|dp|rf|Mux7~20_combout\);

-- Location: LCCOMB_X19_Y15_N12
\mips_cpu|dp|rf|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(24))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(24),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(24),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux7~2_combout\);

-- Location: LCCOMB_X23_Y14_N30
\mips_cpu|dp|rf|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~3_combout\ = (\mips_cpu|dp|rf|Mux7~2_combout\ & (((\mips_cpu|dp|rf|R11\(24))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux7~2_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R11\(24),
	datad => \mips_cpu|dp|rf|R10\(24),
	combout => \mips_cpu|dp|rf|Mux7~3_combout\);

-- Location: LCCOMB_X20_Y17_N18
\mips_cpu|dp|rf|Mux7~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~21_combout\ = (\mips_cpu|dp|rf|Mux7~18_combout\ & ((\mips_cpu|dp|rf|Mux7~20_combout\) # ((!\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|rf|Mux7~18_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- \mips_cpu|dp|rf|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux7~18_combout\,
	datab => \mips_cpu|dp|rf|Mux7~20_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux7~3_combout\,
	combout => \mips_cpu|dp|rf|Mux7~21_combout\);

-- Location: LCCOMB_X20_Y17_N20
\mips_cpu|dp|rf|Mux7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~22_combout\ = (\mips_cpu|dp|rf|Mux7~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datab => \mips_cpu|dp|rf|Mux7~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux7~22_combout\);

-- Location: FF_X20_Y17_N21
\mips_cpu|dp|id_ex|q[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux7~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(86));

-- Location: LCCOMB_X20_Y17_N22
\mips_cpu|dp|fwsrcbmux|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux7~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(64)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q\(86),
	datac => \mips_cpu|dp|ex_mem|q\(64),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux7~0_combout\);

-- Location: LCCOMB_X16_Y18_N22
\mips_cpu|dp|fwsrcbmux|Mux7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux7~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[24]~10_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|resmux|y[24]~10_combout\,
	datac => \mips_cpu|dp|fwsrcbmux|Mux7~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux7~1_combout\);

-- Location: FF_X16_Y18_N23
\mips_cpu|dp|ex_mem|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux7~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(32));

-- Location: FF_X12_Y18_N9
\mips_cpu|dp|mem_wb|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[62]~11_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(62));

-- Location: FF_X19_Y18_N9
\mips_cpu|dp|mem_wb|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(63),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(30));

-- Location: LCCOMB_X19_Y18_N26
\mips_cpu|dp|resmux|y[23]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[23]~11_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(62))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(62),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	datad => \mips_cpu|dp|mem_wb|q\(30),
	combout => \mips_cpu|dp|resmux|y[23]~11_combout\);

-- Location: LCCOMB_X26_Y22_N22
\mips_cpu|dp|rf|Mux8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(23)) # ((\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (((\mips_cpu|dp|rf|R1\(23) & 
-- !\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|R2\(23),
	datac => \mips_cpu|dp|rf|R1\(23),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux8~16_combout\);

-- Location: LCCOMB_X22_Y26_N26
\mips_cpu|dp|rf|Mux8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(23)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(23),
	datad => \mips_cpu|dp|rf|R5\(23),
	combout => \mips_cpu|dp|rf|Mux8~14_combout\);

-- Location: LCCOMB_X26_Y26_N26
\mips_cpu|dp|rf|Mux8~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux8~14_combout\ & ((\mips_cpu|dp|rf|R7\(23)))) # (!\mips_cpu|dp|rf|Mux8~14_combout\ & (\mips_cpu|dp|rf|R6\(23))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(23),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(23),
	datad => \mips_cpu|dp|rf|Mux8~14_combout\,
	combout => \mips_cpu|dp|rf|Mux8~15_combout\);

-- Location: LCCOMB_X26_Y22_N24
\mips_cpu|dp|rf|Mux8~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~17_combout\ = (\mips_cpu|dp|rf|Mux8~16_combout\ & (((\mips_cpu|dp|rf|R3\(23)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\)))) # (!\mips_cpu|dp|rf|Mux8~16_combout\ & (\mips_cpu|dp|rf|Mux8~15_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~16_combout\,
	datab => \mips_cpu|dp|rf|Mux8~15_combout\,
	datac => \mips_cpu|dp|rf|R3\(23),
	datad => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	combout => \mips_cpu|dp|rf|Mux8~17_combout\);

-- Location: LCCOMB_X21_Y14_N10
\mips_cpu|dp|rf|Mux8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R10\(23))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(23),
	datad => \mips_cpu|dp|rf|R10\(23),
	combout => \mips_cpu|dp|rf|Mux8~12_combout\);

-- Location: LCCOMB_X23_Y14_N16
\mips_cpu|dp|rf|Mux8~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~13_combout\ = (\mips_cpu|dp|rf|Mux8~12_combout\ & (((\mips_cpu|dp|rf|R11\(23)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux8~12_combout\ & (\mips_cpu|dp|rf|R9\(23) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(23),
	datab => \mips_cpu|dp|rf|Mux8~12_combout\,
	datac => \mips_cpu|dp|rf|R11\(23),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux8~13_combout\);

-- Location: LCCOMB_X23_Y18_N10
\mips_cpu|dp|rf|Mux8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux8~13_combout\) # (\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux8~17_combout\ & 
-- ((!\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~17_combout\,
	datab => \mips_cpu|dp|rf|Mux8~13_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux8~18_combout\);

-- Location: LCCOMB_X27_Y19_N18
\mips_cpu|dp|rf|Mux8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(23)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(23) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(23),
	datac => \mips_cpu|dp|rf|R16\(23),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux8~6_combout\);

-- Location: LCCOMB_X27_Y17_N26
\mips_cpu|dp|rf|Mux8~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~7_combout\ = (\mips_cpu|dp|rf|Mux8~6_combout\ & (((\mips_cpu|dp|rf|R28\(23)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux8~6_combout\ & (\mips_cpu|dp|rf|R20\(23) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(23),
	datac => \mips_cpu|dp|rf|R28\(23),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux8~7_combout\);

-- Location: LCCOMB_X23_Y20_N28
\mips_cpu|dp|rf|Mux8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(23)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(23) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(23),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(23),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux8~4_combout\);

-- Location: LCCOMB_X22_Y20_N8
\mips_cpu|dp|rf|Mux8~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux8~4_combout\ & (\mips_cpu|dp|rf|R29\(23))) # (!\mips_cpu|dp|rf|Mux8~4_combout\ & ((\mips_cpu|dp|rf|R21\(23)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(23),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(23),
	datad => \mips_cpu|dp|rf|Mux8~4_combout\,
	combout => \mips_cpu|dp|rf|Mux8~5_combout\);

-- Location: LCCOMB_X26_Y18_N14
\mips_cpu|dp|rf|Mux8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux8~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux8~7_combout\,
	datac => \mips_cpu|dp|rf|Mux8~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux8~8_combout\);

-- Location: LCCOMB_X20_Y25_N8
\mips_cpu|dp|rf|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(23))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R18\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(23),
	datad => \mips_cpu|dp|rf|R18\(23),
	combout => \mips_cpu|dp|rf|Mux8~2_combout\);

-- Location: LCCOMB_X22_Y25_N8
\mips_cpu|dp|rf|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~3_combout\ = (\mips_cpu|dp|rf|Mux8~2_combout\ & (((\mips_cpu|dp|rf|R30\(23))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux8~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(23),
	datad => \mips_cpu|dp|rf|R30\(23),
	combout => \mips_cpu|dp|rf|Mux8~3_combout\);

-- Location: LCCOMB_X30_Y18_N0
\mips_cpu|dp|rf|Mux8~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(23)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(23),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R23\(23),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux8~9_combout\);

-- Location: LCCOMB_X29_Y18_N8
\mips_cpu|dp|rf|Mux8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux8~9_combout\ & ((\mips_cpu|dp|rf|R31\(23)))) # (!\mips_cpu|dp|rf|Mux8~9_combout\ & (\mips_cpu|dp|rf|R27\(23))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux8~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux8~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(23),
	datad => \mips_cpu|dp|rf|R31\(23),
	combout => \mips_cpu|dp|rf|Mux8~10_combout\);

-- Location: LCCOMB_X23_Y18_N0
\mips_cpu|dp|rf|Mux8~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux8~8_combout\ & ((\mips_cpu|dp|rf|Mux8~10_combout\))) # (!\mips_cpu|dp|rf|Mux8~8_combout\ & (\mips_cpu|dp|rf|Mux8~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (\mips_cpu|dp|rf|Mux8~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux8~8_combout\,
	datac => \mips_cpu|dp|rf|Mux8~3_combout\,
	datad => \mips_cpu|dp|rf|Mux8~10_combout\,
	combout => \mips_cpu|dp|rf|Mux8~11_combout\);

-- Location: LCCOMB_X21_Y18_N8
\mips_cpu|dp|rf|Mux8~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(23))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(23),
	datad => \mips_cpu|dp|rf|R13\(23),
	combout => \mips_cpu|dp|rf|Mux8~19_combout\);

-- Location: LCCOMB_X23_Y18_N12
\mips_cpu|dp|rf|Mux8~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~20_combout\ = (\mips_cpu|dp|rf|Mux8~19_combout\ & (((\mips_cpu|dp|rf|R15\(23)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux8~19_combout\ & (\mips_cpu|dp|rf|R14\(23) & (\mips_cpu|dp|if_id|q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(23),
	datab => \mips_cpu|dp|rf|Mux8~19_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|R15\(23),
	combout => \mips_cpu|dp|rf|Mux8~20_combout\);

-- Location: LCCOMB_X23_Y18_N6
\mips_cpu|dp|rf|Mux8~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~21_combout\ = (\mips_cpu|dp|rf|Mux8~18_combout\ & (((\mips_cpu|dp|rf|Mux8~20_combout\) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux8~18_combout\ & (\mips_cpu|dp|rf|Mux8~11_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~18_combout\,
	datab => \mips_cpu|dp|rf|Mux8~11_combout\,
	datac => \mips_cpu|dp|rf|Mux8~20_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux8~21_combout\);

-- Location: LCCOMB_X23_Y18_N8
\mips_cpu|dp|rf|Mux8~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~22_combout\ = (\mips_cpu|dp|rf|Mux8~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|rf|Mux8~21_combout\,
	combout => \mips_cpu|dp|rf|Mux8~22_combout\);

-- Location: FF_X23_Y18_N9
\mips_cpu|dp|id_ex|q[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux8~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(85));

-- Location: LCCOMB_X20_Y21_N2
\mips_cpu|dp|fwsrcbmux|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux8~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(63)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(85),
	datac => \mips_cpu|dp|ex_mem|q\(63),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y21_N14
\mips_cpu|dp|fwsrcbmux|Mux8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux8~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[23]~11_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|resmux|y[23]~11_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux8~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux8~1_combout\);

-- Location: FF_X20_Y21_N15
\mips_cpu|dp|ex_mem|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux8~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(31));

-- Location: FF_X16_Y16_N9
\mips_cpu|dp|if_id|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(24));

-- Location: LCCOMB_X21_Y23_N30
\mips_cpu|dp|id_ex|q[96]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|id_ex|q[96]~10_combout\ = (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|if_id|q\(25)) # ((\mips_cpu|dp|if_id|q\(24) & \mips_cpu|dp|if_id|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(25),
	datab => \mips_cpu|dp|id_ex|q\(4),
	datac => \mips_cpu|dp|if_id|q\(24),
	datad => \mips_cpu|dp|if_id|q\(23),
	combout => \mips_cpu|dp|id_ex|q[96]~10_combout\);

-- Location: FF_X19_Y19_N19
\mips_cpu|dp|mem_wb|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(48),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(15));

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LCCOMB_X8_Y21_N4
\uGPIO|sw8|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~36_combout\ = (\reset_ff~q\ & \SW[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[8]~input_o\,
	combout => \uGPIO|sw8|c_state~36_combout\);

-- Location: FF_X8_Y21_N5
\uGPIO|sw8|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S0~q\);

-- Location: LCCOMB_X8_Y21_N10
\uGPIO|sw8|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~35_combout\ = (\SW[8]~input_o\ & (!\uGPIO|sw8|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \uGPIO|sw8|c_state.S0~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~35_combout\);

-- Location: FF_X8_Y21_N11
\uGPIO|sw8|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S1~q\);

-- Location: LCCOMB_X8_Y21_N8
\uGPIO|sw8|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~34_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S1~q\,
	combout => \uGPIO|sw8|c_state~34_combout\);

-- Location: FF_X8_Y21_N9
\uGPIO|sw8|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S2~q\);

-- Location: LCCOMB_X8_Y21_N14
\uGPIO|sw8|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~33_combout\ = (\SW[8]~input_o\ & (\uGPIO|sw8|c_state.S2~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \uGPIO|sw8|c_state.S2~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~33_combout\);

-- Location: FF_X8_Y21_N15
\uGPIO|sw8|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S3~q\);

-- Location: LCCOMB_X8_Y21_N20
\uGPIO|sw8|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~32_combout\ = (\SW[8]~input_o\ & (\uGPIO|sw8|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \uGPIO|sw8|c_state.S3~q\,
	datac => \reset_ff~q\,
	combout => \uGPIO|sw8|c_state~32_combout\);

-- Location: FF_X8_Y21_N21
\uGPIO|sw8|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S4~q\);

-- Location: LCCOMB_X8_Y21_N26
\uGPIO|sw8|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~31_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S4~q\,
	combout => \uGPIO|sw8|c_state~31_combout\);

-- Location: FF_X8_Y21_N27
\uGPIO|sw8|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S5~q\);

-- Location: LCCOMB_X8_Y21_N0
\uGPIO|sw8|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~30_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw8|c_state.S5~q\,
	combout => \uGPIO|sw8|c_state~30_combout\);

-- Location: FF_X8_Y21_N1
\uGPIO|sw8|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S6~q\);

-- Location: LCCOMB_X8_Y21_N22
\uGPIO|sw8|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~29_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S6~q\,
	combout => \uGPIO|sw8|c_state~29_combout\);

-- Location: FF_X8_Y21_N23
\uGPIO|sw8|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S7~q\);

-- Location: LCCOMB_X8_Y21_N28
\uGPIO|sw8|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~28_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw8|c_state.S7~q\,
	combout => \uGPIO|sw8|c_state~28_combout\);

-- Location: FF_X8_Y21_N29
\uGPIO|sw8|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S8~q\);

-- Location: LCCOMB_X8_Y21_N2
\uGPIO|sw8|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~27_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S8~q\,
	combout => \uGPIO|sw8|c_state~27_combout\);

-- Location: FF_X8_Y21_N3
\uGPIO|sw8|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S9~q\);

-- Location: LCCOMB_X8_Y21_N16
\uGPIO|sw8|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~26_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S9~q\,
	combout => \uGPIO|sw8|c_state~26_combout\);

-- Location: FF_X8_Y21_N17
\uGPIO|sw8|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S10~q\);

-- Location: LCCOMB_X8_Y21_N6
\uGPIO|sw8|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~25_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S10~q\,
	combout => \uGPIO|sw8|c_state~25_combout\);

-- Location: FF_X8_Y21_N7
\uGPIO|sw8|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S11~q\);

-- Location: LCCOMB_X8_Y21_N12
\uGPIO|sw8|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~24_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S11~q\,
	combout => \uGPIO|sw8|c_state~24_combout\);

-- Location: FF_X8_Y21_N13
\uGPIO|sw8|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S12~q\);

-- Location: LCCOMB_X8_Y21_N18
\uGPIO|sw8|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~23_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S12~q\,
	combout => \uGPIO|sw8|c_state~23_combout\);

-- Location: FF_X8_Y21_N19
\uGPIO|sw8|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S13~q\);

-- Location: LCCOMB_X8_Y21_N24
\uGPIO|sw8|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw8|c_state~22_combout\ = (\SW[8]~input_o\ & (\reset_ff~q\ & \uGPIO|sw8|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[8]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw8|c_state.S13~q\,
	combout => \uGPIO|sw8|c_state~22_combout\);

-- Location: FF_X8_Y21_N25
\uGPIO|sw8|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw8|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw8|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N20
\uGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~4_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(8)) # (\uGPIO|sw8|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(8),
	datad => \uGPIO|sw8|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~4_combout\);

-- Location: FF_X11_Y21_N21
\uGPIO|SW_StatusR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(8));

-- Location: LCCOMB_X12_Y21_N26
\read_data[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~11_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (\Decoder|Equal1~6_combout\)) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(8))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Timer|CounterR\(8),
	datad => \uGPIO|SW_StatusR\(8),
	combout => \read_data[8]~11_combout\);

-- Location: LCCOMB_X12_Y21_N24
\uGPIO|LEDG_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~8_combout\ = (\mips_cpu|dp|ex_mem|q\(16)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(16),
	datac => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~8_combout\);

-- Location: FF_X12_Y21_N25
\Timer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~8_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(8));

-- Location: FF_X21_Y19_N9
\mips_cpu|dp|rf|R13[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(9));

-- Location: FF_X20_Y17_N11
\mips_cpu|dp|rf|R15[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(9));

-- Location: FF_X23_Y16_N31
\mips_cpu|dp|rf|R12[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(9));

-- Location: FF_X20_Y16_N15
\mips_cpu|dp|rf|R14[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(9));

-- Location: LCCOMB_X23_Y16_N30
\mips_cpu|dp|rf|Mux22~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(9)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(9),
	datad => \mips_cpu|dp|rf|R14\(9),
	combout => \mips_cpu|dp|rf|Mux22~19_combout\);

-- Location: LCCOMB_X20_Y17_N10
\mips_cpu|dp|rf|Mux22~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux22~19_combout\ & ((\mips_cpu|dp|rf|R15\(9)))) # (!\mips_cpu|dp|rf|Mux22~19_combout\ & (\mips_cpu|dp|rf|R13\(9))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux22~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R13\(9),
	datac => \mips_cpu|dp|rf|R15\(9),
	datad => \mips_cpu|dp|rf|Mux22~19_combout\,
	combout => \mips_cpu|dp|rf|Mux22~20_combout\);

-- Location: FF_X21_Y15_N29
\mips_cpu|dp|rf|R10[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(9));

-- Location: FF_X21_Y15_N7
\mips_cpu|dp|rf|R8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(9));

-- Location: FF_X20_Y15_N1
\mips_cpu|dp|rf|R9[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(9));

-- Location: LCCOMB_X21_Y15_N6
\mips_cpu|dp|rf|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|if_id|q\(16))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(9)))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(9),
	datad => \mips_cpu|dp|rf|R9\(9),
	combout => \mips_cpu|dp|rf|Mux22~2_combout\);

-- Location: FF_X20_Y14_N21
\mips_cpu|dp|rf|R11[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(9));

-- Location: LCCOMB_X20_Y14_N20
\mips_cpu|dp|rf|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~3_combout\ = (\mips_cpu|dp|rf|Mux22~2_combout\ & (((\mips_cpu|dp|rf|R11\(9)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux22~2_combout\ & (\mips_cpu|dp|rf|R10\(9) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R10\(9),
	datab => \mips_cpu|dp|rf|Mux22~2_combout\,
	datac => \mips_cpu|dp|rf|R11\(9),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux22~3_combout\);

-- Location: FF_X16_Y15_N25
\mips_cpu|dp|rf|R27[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(9));

-- Location: FF_X17_Y15_N13
\mips_cpu|dp|rf|R23[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(9));

-- Location: FF_X16_Y15_N19
\mips_cpu|dp|rf|R19[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(9));

-- Location: LCCOMB_X16_Y15_N18
\mips_cpu|dp|rf|Mux22~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(9))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(9),
	datac => \mips_cpu|dp|rf|R19\(9),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux22~11_combout\);

-- Location: FF_X17_Y15_N31
\mips_cpu|dp|rf|R31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(9));

-- Location: LCCOMB_X17_Y15_N30
\mips_cpu|dp|rf|Mux22~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~12_combout\ = (\mips_cpu|dp|rf|Mux22~11_combout\ & (((\mips_cpu|dp|rf|R31\(9)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux22~11_combout\ & (\mips_cpu|dp|rf|R27\(9) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(9),
	datab => \mips_cpu|dp|rf|Mux22~11_combout\,
	datac => \mips_cpu|dp|rf|R31\(9),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux22~12_combout\);

-- Location: FF_X27_Y19_N7
\mips_cpu|dp|rf|R16[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(9));

-- Location: FF_X27_Y19_N21
\mips_cpu|dp|rf|R24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(9));

-- Location: LCCOMB_X27_Y19_N6
\mips_cpu|dp|rf|Mux22~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(9))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(9),
	datad => \mips_cpu|dp|rf|R24\(9),
	combout => \mips_cpu|dp|rf|Mux22~8_combout\);

-- Location: FF_X27_Y22_N3
\mips_cpu|dp|rf|R20[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(9));

-- Location: LCCOMB_X27_Y22_N4
\mips_cpu|dp|rf|Mux22~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~9_combout\ = (\mips_cpu|dp|rf|Mux22~8_combout\ & (((\mips_cpu|dp|rf|R28\(9))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux22~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(9),
	datad => \mips_cpu|dp|rf|R20\(9),
	combout => \mips_cpu|dp|rf|Mux22~9_combout\);

-- Location: FF_X29_Y24_N27
\mips_cpu|dp|rf|R18[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(9));

-- Location: FF_X29_Y24_N1
\mips_cpu|dp|rf|R22[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(9));

-- Location: LCCOMB_X29_Y24_N26
\mips_cpu|dp|rf|Mux22~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(9)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R18\(9),
	datad => \mips_cpu|dp|rf|R22\(9),
	combout => \mips_cpu|dp|rf|Mux22~6_combout\);

-- Location: FF_X30_Y24_N9
\mips_cpu|dp|rf|R26[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(9));

-- Location: FF_X30_Y24_N19
\mips_cpu|dp|rf|R30[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(9));

-- Location: LCCOMB_X30_Y24_N18
\mips_cpu|dp|rf|Mux22~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~7_combout\ = (\mips_cpu|dp|rf|Mux22~6_combout\ & (((\mips_cpu|dp|rf|R30\(9)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux22~6_combout\ & (\mips_cpu|dp|rf|R26\(9) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~6_combout\,
	datab => \mips_cpu|dp|rf|R26\(9),
	datac => \mips_cpu|dp|rf|R30\(9),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux22~7_combout\);

-- Location: LCCOMB_X20_Y17_N4
\mips_cpu|dp|rf|Mux22~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux22~7_combout\) # (\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux22~9_combout\ & ((!\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~9_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux22~7_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux22~10_combout\);

-- Location: FF_X22_Y17_N13
\mips_cpu|dp|rf|R25[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(9));

-- Location: FF_X21_Y17_N3
\mips_cpu|dp|rf|R17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(9));

-- Location: LCCOMB_X22_Y17_N12
\mips_cpu|dp|rf|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(9))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(9),
	datad => \mips_cpu|dp|rf|R17\(9),
	combout => \mips_cpu|dp|rf|Mux22~4_combout\);

-- Location: FF_X21_Y17_N25
\mips_cpu|dp|rf|R21[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(9));

-- Location: FF_X22_Y17_N7
\mips_cpu|dp|rf|R29[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(9));

-- Location: LCCOMB_X21_Y17_N24
\mips_cpu|dp|rf|Mux22~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux22~4_combout\ & ((\mips_cpu|dp|rf|R29\(9)))) # (!\mips_cpu|dp|rf|Mux22~4_combout\ & (\mips_cpu|dp|rf|R21\(9))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (\mips_cpu|dp|rf|Mux22~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux22~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(9),
	datad => \mips_cpu|dp|rf|R29\(9),
	combout => \mips_cpu|dp|rf|Mux22~5_combout\);

-- Location: LCCOMB_X20_Y17_N6
\mips_cpu|dp|rf|Mux22~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux22~10_combout\ & (\mips_cpu|dp|rf|Mux22~12_combout\)) # (!\mips_cpu|dp|rf|Mux22~10_combout\ & ((\mips_cpu|dp|rf|Mux22~5_combout\))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux22~12_combout\,
	datac => \mips_cpu|dp|rf|Mux22~10_combout\,
	datad => \mips_cpu|dp|rf|Mux22~5_combout\,
	combout => \mips_cpu|dp|rf|Mux22~13_combout\);

-- Location: FF_X26_Y24_N9
\mips_cpu|dp|rf|R2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(9));

-- Location: FF_X26_Y23_N13
\mips_cpu|dp|rf|R3[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(9));

-- Location: FF_X26_Y23_N3
\mips_cpu|dp|rf|R1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(9));

-- Location: FF_X24_Y26_N31
\mips_cpu|dp|rf|R4[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(9));

-- Location: FF_X24_Y26_N29
\mips_cpu|dp|rf|R6[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(9));

-- Location: LCCOMB_X24_Y26_N30
\mips_cpu|dp|rf|Mux22~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R6\(9))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(9),
	datad => \mips_cpu|dp|rf|R6\(9),
	combout => \mips_cpu|dp|rf|Mux22~14_combout\);

-- Location: FF_X28_Y26_N23
\mips_cpu|dp|rf|R7[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(9));

-- Location: FF_X28_Y26_N29
\mips_cpu|dp|rf|R5[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(9));

-- Location: LCCOMB_X28_Y26_N22
\mips_cpu|dp|rf|Mux22~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~15_combout\ = (\mips_cpu|dp|rf|Mux22~14_combout\ & (((\mips_cpu|dp|rf|R7\(9))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux22~14_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R7\(9),
	datad => \mips_cpu|dp|rf|R5\(9),
	combout => \mips_cpu|dp|rf|Mux22~15_combout\);

-- Location: LCCOMB_X26_Y23_N2
\mips_cpu|dp|rf|Mux22~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux22~15_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(9),
	datad => \mips_cpu|dp|rf|Mux22~15_combout\,
	combout => \mips_cpu|dp|rf|Mux22~16_combout\);

-- Location: LCCOMB_X26_Y23_N12
\mips_cpu|dp|rf|Mux22~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux22~16_combout\ & ((\mips_cpu|dp|rf|R3\(9)))) # (!\mips_cpu|dp|rf|Mux22~16_combout\ & (\mips_cpu|dp|rf|R2\(9))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (((\mips_cpu|dp|rf|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(9),
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R3\(9),
	datad => \mips_cpu|dp|rf|Mux22~16_combout\,
	combout => \mips_cpu|dp|rf|Mux22~17_combout\);

-- Location: LCCOMB_X20_Y17_N0
\mips_cpu|dp|rf|Mux22~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux22~13_combout\) # ((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((!\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- \mips_cpu|dp|rf|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux22~17_combout\,
	combout => \mips_cpu|dp|rf|Mux22~18_combout\);

-- Location: LCCOMB_X20_Y17_N28
\mips_cpu|dp|rf|Mux22~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux22~18_combout\ & (\mips_cpu|dp|rf|Mux22~20_combout\)) # (!\mips_cpu|dp|rf|Mux22~18_combout\ & ((\mips_cpu|dp|rf|Mux22~3_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux22~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~20_combout\,
	datab => \mips_cpu|dp|rf|Mux22~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux22~18_combout\,
	combout => \mips_cpu|dp|rf|Mux22~21_combout\);

-- Location: LCCOMB_X20_Y17_N24
\mips_cpu|dp|rf|Mux22~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~22_combout\ = (\mips_cpu|dp|rf|Mux22~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datab => \mips_cpu|dp|rf|Mux22~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux22~22_combout\);

-- Location: FF_X20_Y17_N25
\mips_cpu|dp|id_ex|q[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux22~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(71));

-- Location: LCCOMB_X20_Y17_N2
\mips_cpu|dp|fwsrcbmux|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux22~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(49))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(49),
	datab => \mips_cpu|dp|id_ex|q\(71),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux22~0_combout\);

-- Location: LCCOMB_X16_Y20_N18
\mips_cpu|dp|fwsrcbmux|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux22~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|resmux|y[9]~25_combout\))) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|fwsrcbmux|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|fwsrcbmux|Mux22~0_combout\,
	datad => \mips_cpu|dp|resmux|y[9]~25_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux22~1_combout\);

-- Location: FF_X16_Y20_N19
\mips_cpu|dp|ex_mem|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux22~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(17));

-- Location: FF_X17_Y17_N11
\mips_cpu|dp|ex_mem|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux21~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(18));

-- Location: M9K_X13_Y21_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000001000000001000000001000000001000000001000000001000000001000000001000000000F000F0000000000000000000F000F00000000F00000000000000000000000F00000F0080",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|dp|ex_mem|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~5_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y21_N20
\read_data[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~12_combout\ = (\read_data[8]~11_combout\ & ((\Timer|CompareR\(8)) # ((!\mips_cpu|dp|mem_wb|q[44]~53_combout\)))) # (!\read_data[8]~11_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8) & 
-- \mips_cpu|dp|mem_wb|q[44]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[8]~11_combout\,
	datab => \Timer|CompareR\(8),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(8),
	datad => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	combout => \read_data[8]~12_combout\);

-- Location: LCCOMB_X19_Y19_N0
\read_data[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[8]~13_combout\ = (!\mips_cpu|dp|mem_wb|q[44]~51_combout\ & \read_data[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	datad => \read_data[8]~12_combout\,
	combout => \read_data[8]~13_combout\);

-- Location: FF_X19_Y19_N1
\mips_cpu|dp|mem_wb|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[8]~13_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(47));

-- Location: LCCOMB_X19_Y19_N18
\mips_cpu|dp|resmux|y[8]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[8]~26_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(47)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(15),
	datad => \mips_cpu|dp|mem_wb|q\(47),
	combout => \mips_cpu|dp|resmux|y[8]~26_combout\);

-- Location: FF_X21_Y14_N31
\mips_cpu|dp|rf|R8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(8));

-- Location: FF_X21_Y14_N29
\mips_cpu|dp|rf|R10[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(8));

-- Location: LCCOMB_X21_Y14_N30
\mips_cpu|dp|rf|Mux23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R10\(8))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(8),
	datad => \mips_cpu|dp|rf|R10\(8),
	combout => \mips_cpu|dp|rf|Mux23~12_combout\);

-- Location: FF_X24_Y14_N25
\mips_cpu|dp|rf|R11[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(8));

-- Location: FF_X22_Y14_N23
\mips_cpu|dp|rf|R9[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(8));

-- Location: LCCOMB_X24_Y14_N24
\mips_cpu|dp|rf|Mux23~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~13_combout\ = (\mips_cpu|dp|rf|Mux23~12_combout\ & (((\mips_cpu|dp|rf|R11\(8))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux23~12_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R11\(8),
	datad => \mips_cpu|dp|rf|R9\(8),
	combout => \mips_cpu|dp|rf|Mux23~13_combout\);

-- Location: FF_X23_Y24_N27
\mips_cpu|dp|rf|R1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(8));

-- Location: FF_X22_Y25_N13
\mips_cpu|dp|rf|R2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(8));

-- Location: LCCOMB_X23_Y24_N26
\mips_cpu|dp|rf|Mux23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\) # ((\mips_cpu|dp|rf|R2\(8))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(8),
	datad => \mips_cpu|dp|rf|R2\(8),
	combout => \mips_cpu|dp|rf|Mux23~16_combout\);

-- Location: FF_X23_Y24_N5
\mips_cpu|dp|rf|R3[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(8));

-- Location: FF_X28_Y25_N17
\mips_cpu|dp|rf|R6[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(8));

-- Location: FF_X27_Y24_N25
\mips_cpu|dp|rf|R7[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(8));

-- Location: FF_X27_Y24_N31
\mips_cpu|dp|rf|R5[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(8));

-- Location: FF_X28_Y25_N19
\mips_cpu|dp|rf|R4[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(8));

-- Location: LCCOMB_X28_Y25_N18
\mips_cpu|dp|rf|Mux23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R5\(8))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R4\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(8),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(8),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux23~14_combout\);

-- Location: LCCOMB_X27_Y24_N24
\mips_cpu|dp|rf|Mux23~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux23~14_combout\ & ((\mips_cpu|dp|rf|R7\(8)))) # (!\mips_cpu|dp|rf|Mux23~14_combout\ & (\mips_cpu|dp|rf|R6\(8))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(8),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(8),
	datad => \mips_cpu|dp|rf|Mux23~14_combout\,
	combout => \mips_cpu|dp|rf|Mux23~15_combout\);

-- Location: LCCOMB_X23_Y24_N4
\mips_cpu|dp|rf|Mux23~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~17_combout\ = (\mips_cpu|dp|rf|Mux23~16_combout\ & (((\mips_cpu|dp|rf|R3\(8))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\))) # (!\mips_cpu|dp|rf|Mux23~16_combout\ & (\mips_cpu|dp|id_ex|q[66]~4_combout\ & 
-- ((\mips_cpu|dp|rf|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R3\(8),
	datad => \mips_cpu|dp|rf|Mux23~15_combout\,
	combout => \mips_cpu|dp|rf|Mux23~17_combout\);

-- Location: LCCOMB_X22_Y21_N26
\mips_cpu|dp|rf|Mux23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux23~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux23~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux23~17_combout\,
	combout => \mips_cpu|dp|rf|Mux23~18_combout\);

-- Location: FF_X28_Y18_N5
\mips_cpu|dp|rf|R23[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(8));

-- Location: FF_X27_Y18_N23
\mips_cpu|dp|rf|R19[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(8));

-- Location: LCCOMB_X28_Y18_N4
\mips_cpu|dp|rf|Mux23~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(8))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(8),
	datad => \mips_cpu|dp|rf|R19\(8),
	combout => \mips_cpu|dp|rf|Mux23~9_combout\);

-- Location: FF_X28_Y18_N23
\mips_cpu|dp|rf|R31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(8));

-- Location: FF_X27_Y18_N21
\mips_cpu|dp|rf|R27[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(8));

-- Location: LCCOMB_X27_Y18_N20
\mips_cpu|dp|rf|Mux23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~10_combout\ = (\mips_cpu|dp|rf|Mux23~9_combout\ & ((\mips_cpu|dp|rf|R31\(8)) # ((!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux23~9_combout\ & (((\mips_cpu|dp|rf|R27\(8) & \mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~9_combout\,
	datab => \mips_cpu|dp|rf|R31\(8),
	datac => \mips_cpu|dp|rf|R27\(8),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux23~10_combout\);

-- Location: FF_X17_Y25_N15
\mips_cpu|dp|rf|R18[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(8));

-- Location: FF_X17_Y25_N21
\mips_cpu|dp|rf|R22[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(8));

-- Location: LCCOMB_X17_Y25_N20
\mips_cpu|dp|rf|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(8)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(8) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(8),
	datac => \mips_cpu|dp|rf|R22\(8),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux23~2_combout\);

-- Location: FF_X22_Y25_N19
\mips_cpu|dp|rf|R26[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(8));

-- Location: FF_X21_Y25_N15
\mips_cpu|dp|rf|R30[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(8));

-- Location: LCCOMB_X22_Y25_N18
\mips_cpu|dp|rf|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~3_combout\ = (\mips_cpu|dp|rf|Mux23~2_combout\ & (((\mips_cpu|dp|rf|R30\(8))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux23~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(8),
	datad => \mips_cpu|dp|rf|R30\(8),
	combout => \mips_cpu|dp|rf|Mux23~3_combout\);

-- Location: FF_X22_Y17_N11
\mips_cpu|dp|rf|R29[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(8));

-- Location: FF_X21_Y17_N13
\mips_cpu|dp|rf|R21[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(8));

-- Location: FF_X22_Y17_N17
\mips_cpu|dp|rf|R25[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(8));

-- Location: FF_X21_Y17_N7
\mips_cpu|dp|rf|R17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(8));

-- Location: LCCOMB_X22_Y17_N16
\mips_cpu|dp|rf|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(8))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(8),
	datad => \mips_cpu|dp|rf|R17\(8),
	combout => \mips_cpu|dp|rf|Mux23~4_combout\);

-- Location: LCCOMB_X21_Y17_N12
\mips_cpu|dp|rf|Mux23~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux23~4_combout\ & (\mips_cpu|dp|rf|R29\(8))) # (!\mips_cpu|dp|rf|Mux23~4_combout\ & ((\mips_cpu|dp|rf|R21\(8)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R29\(8),
	datac => \mips_cpu|dp|rf|R21\(8),
	datad => \mips_cpu|dp|rf|Mux23~4_combout\,
	combout => \mips_cpu|dp|rf|Mux23~5_combout\);

-- Location: FF_X27_Y22_N23
\mips_cpu|dp|rf|R20[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(8));

-- Location: FF_X27_Y22_N9
\mips_cpu|dp|rf|R28[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(8));

-- Location: FF_X28_Y22_N23
\mips_cpu|dp|rf|R16[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(8));

-- Location: FF_X28_Y22_N29
\mips_cpu|dp|rf|R24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(8));

-- Location: LCCOMB_X28_Y22_N22
\mips_cpu|dp|rf|Mux23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(8))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(8),
	datad => \mips_cpu|dp|rf|R24\(8),
	combout => \mips_cpu|dp|rf|Mux23~6_combout\);

-- Location: LCCOMB_X27_Y22_N8
\mips_cpu|dp|rf|Mux23~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux23~6_combout\ & ((\mips_cpu|dp|rf|R28\(8)))) # (!\mips_cpu|dp|rf|Mux23~6_combout\ & (\mips_cpu|dp|rf|R20\(8))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(8),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(8),
	datad => \mips_cpu|dp|rf|Mux23~6_combout\,
	combout => \mips_cpu|dp|rf|Mux23~7_combout\);

-- Location: LCCOMB_X22_Y21_N22
\mips_cpu|dp|rf|Mux23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~8_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|Mux23~5_combout\)))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux23~5_combout\,
	datad => \mips_cpu|dp|rf|Mux23~7_combout\,
	combout => \mips_cpu|dp|rf|Mux23~8_combout\);

-- Location: LCCOMB_X22_Y21_N8
\mips_cpu|dp|rf|Mux23~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~11_combout\ = (\mips_cpu|dp|rf|Mux23~8_combout\ & ((\mips_cpu|dp|rf|Mux23~10_combout\) # ((!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux23~8_combout\ & (((\mips_cpu|dp|rf|Mux23~3_combout\ & \mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~10_combout\,
	datab => \mips_cpu|dp|rf|Mux23~3_combout\,
	datac => \mips_cpu|dp|rf|Mux23~8_combout\,
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux23~11_combout\);

-- Location: FF_X21_Y18_N3
\mips_cpu|dp|rf|R12[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(8));

-- Location: FF_X21_Y19_N27
\mips_cpu|dp|rf|R13[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(8));

-- Location: LCCOMB_X21_Y18_N2
\mips_cpu|dp|rf|Mux23~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(8))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(8),
	datad => \mips_cpu|dp|rf|R13\(8),
	combout => \mips_cpu|dp|rf|Mux23~19_combout\);

-- Location: FF_X22_Y21_N13
\mips_cpu|dp|rf|R15[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(8));

-- Location: FF_X20_Y16_N1
\mips_cpu|dp|rf|R14[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[8]~26_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(8));

-- Location: LCCOMB_X22_Y21_N12
\mips_cpu|dp|rf|Mux23~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~20_combout\ = (\mips_cpu|dp|rf|Mux23~19_combout\ & (((\mips_cpu|dp|rf|R15\(8))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux23~19_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~19_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(8),
	datad => \mips_cpu|dp|rf|R14\(8),
	combout => \mips_cpu|dp|rf|Mux23~20_combout\);

-- Location: LCCOMB_X22_Y21_N30
\mips_cpu|dp|rf|Mux23~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~21_combout\ = (\mips_cpu|dp|rf|Mux23~18_combout\ & (((\mips_cpu|dp|rf|Mux23~20_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\))) # (!\mips_cpu|dp|rf|Mux23~18_combout\ & (\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux23~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux23~11_combout\,
	datad => \mips_cpu|dp|rf|Mux23~20_combout\,
	combout => \mips_cpu|dp|rf|Mux23~21_combout\);

-- Location: LCCOMB_X22_Y21_N16
\mips_cpu|dp|rf|Mux23~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~22_combout\ = (\mips_cpu|dp|rf|Mux23~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux23~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux23~22_combout\);

-- Location: FF_X22_Y21_N17
\mips_cpu|dp|id_ex|q[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux23~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(70));

-- Location: LCCOMB_X22_Y21_N2
\mips_cpu|dp|fwsrcbmux|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux23~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(48))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(70))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(48),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(70),
	combout => \mips_cpu|dp|fwsrcbmux|Mux23~0_combout\);

-- Location: LCCOMB_X22_Y21_N0
\mips_cpu|dp|fwsrcbmux|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux23~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[8]~26_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[8]~26_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux23~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux23~1_combout\);

-- Location: FF_X22_Y21_N1
\mips_cpu|dp|ex_mem|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux23~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(16));

-- Location: LCCOMB_X12_Y20_N30
\uGPIO|LEDG_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~9_combout\ = (\mips_cpu|dp|ex_mem|q\(17)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(17),
	combout => \uGPIO|LEDG_R~9_combout\);

-- Location: FF_X12_Y20_N31
\Timer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~9_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(9));

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LCCOMB_X8_Y23_N28
\uGPIO|sw9|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~36_combout\ = (\reset_ff~q\ & \SW[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[9]~input_o\,
	combout => \uGPIO|sw9|c_state~36_combout\);

-- Location: FF_X8_Y23_N29
\uGPIO|sw9|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S0~q\);

-- Location: LCCOMB_X8_Y23_N26
\uGPIO|sw9|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~35_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw9|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S0~q\,
	combout => \uGPIO|sw9|c_state~35_combout\);

-- Location: FF_X8_Y23_N27
\uGPIO|sw9|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S1~q\);

-- Location: LCCOMB_X8_Y23_N24
\uGPIO|sw9|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~34_combout\ = (\SW[9]~input_o\ & (\uGPIO|sw9|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \uGPIO|sw9|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~34_combout\);

-- Location: FF_X8_Y23_N25
\uGPIO|sw9|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S2~q\);

-- Location: LCCOMB_X8_Y23_N22
\uGPIO|sw9|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~33_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S2~q\,
	combout => \uGPIO|sw9|c_state~33_combout\);

-- Location: FF_X8_Y23_N23
\uGPIO|sw9|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S3~q\);

-- Location: LCCOMB_X8_Y23_N20
\uGPIO|sw9|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~32_combout\ = (\SW[9]~input_o\ & (\uGPIO|sw9|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \uGPIO|sw9|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~32_combout\);

-- Location: FF_X8_Y23_N21
\uGPIO|sw9|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S4~q\);

-- Location: LCCOMB_X8_Y23_N2
\uGPIO|sw9|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~31_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S4~q\,
	combout => \uGPIO|sw9|c_state~31_combout\);

-- Location: FF_X8_Y23_N3
\uGPIO|sw9|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S5~q\);

-- Location: LCCOMB_X8_Y23_N8
\uGPIO|sw9|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~30_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S5~q\,
	combout => \uGPIO|sw9|c_state~30_combout\);

-- Location: FF_X8_Y23_N9
\uGPIO|sw9|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S6~q\);

-- Location: LCCOMB_X8_Y23_N14
\uGPIO|sw9|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~29_combout\ = (\SW[9]~input_o\ & (\uGPIO|sw9|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \uGPIO|sw9|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~29_combout\);

-- Location: FF_X8_Y23_N15
\uGPIO|sw9|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S7~q\);

-- Location: LCCOMB_X8_Y23_N4
\uGPIO|sw9|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~28_combout\ = (\SW[9]~input_o\ & (\uGPIO|sw9|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \uGPIO|sw9|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~28_combout\);

-- Location: FF_X8_Y23_N5
\uGPIO|sw9|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S8~q\);

-- Location: LCCOMB_X8_Y23_N18
\uGPIO|sw9|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~27_combout\ = (\SW[9]~input_o\ & (\uGPIO|sw9|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datac => \uGPIO|sw9|c_state.S8~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw9|c_state~27_combout\);

-- Location: FF_X8_Y23_N19
\uGPIO|sw9|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S9~q\);

-- Location: LCCOMB_X8_Y23_N0
\uGPIO|sw9|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~26_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S9~q\,
	combout => \uGPIO|sw9|c_state~26_combout\);

-- Location: FF_X8_Y23_N1
\uGPIO|sw9|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S10~q\);

-- Location: LCCOMB_X8_Y23_N6
\uGPIO|sw9|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~25_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S10~q\,
	combout => \uGPIO|sw9|c_state~25_combout\);

-- Location: FF_X8_Y23_N7
\uGPIO|sw9|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S11~q\);

-- Location: LCCOMB_X8_Y23_N12
\uGPIO|sw9|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~24_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S11~q\,
	combout => \uGPIO|sw9|c_state~24_combout\);

-- Location: FF_X8_Y23_N13
\uGPIO|sw9|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S12~q\);

-- Location: LCCOMB_X8_Y23_N10
\uGPIO|sw9|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~23_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S12~q\,
	combout => \uGPIO|sw9|c_state~23_combout\);

-- Location: FF_X8_Y23_N11
\uGPIO|sw9|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S13~q\);

-- Location: LCCOMB_X8_Y23_N16
\uGPIO|sw9|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw9|c_state~22_combout\ = (\SW[9]~input_o\ & (\reset_ff~q\ & \uGPIO|sw9|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[9]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw9|c_state.S13~q\,
	combout => \uGPIO|sw9|c_state~22_combout\);

-- Location: FF_X8_Y23_N17
\uGPIO|sw9|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw9|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw9|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N26
\uGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~3_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|sw9|c_state.S14~q\) # (\uGPIO|SW_StatusR\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw9|c_state.S14~q\,
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(9),
	combout => \uGPIO|SW_StatusR~3_combout\);

-- Location: FF_X11_Y21_N27
\uGPIO|SW_StatusR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(9));

-- Location: LCCOMB_X14_Y19_N24
\read_data[9]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~8_combout\ = (\Decoder|Equal1~6_combout\ & ((\Timer|CounterR\(9)) # ((\mips_cpu|dp|mem_wb|q[44]~53_combout\)))) # (!\Decoder|Equal1~6_combout\ & (((\uGPIO|SW_StatusR\(9) & !\mips_cpu|dp|mem_wb|q[44]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(9),
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|SW_StatusR\(9),
	datad => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	combout => \read_data[9]~8_combout\);

-- Location: LCCOMB_X14_Y19_N10
\read_data[9]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~9_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\read_data[9]~8_combout\ & ((\Timer|CompareR\(9)))) # (!\read_data[9]~8_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9))))) # 
-- (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (((\read_data[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(9),
	datab => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datac => \Timer|CompareR\(9),
	datad => \read_data[9]~8_combout\,
	combout => \read_data[9]~9_combout\);

-- Location: LCCOMB_X14_Y19_N4
\read_data[9]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[9]~10_combout\ = (!\mips_cpu|dp|mem_wb|q[44]~51_combout\ & \read_data[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	datad => \read_data[9]~9_combout\,
	combout => \read_data[9]~10_combout\);

-- Location: FF_X14_Y19_N5
\mips_cpu|dp|mem_wb|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[9]~10_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(48));

-- Location: FF_X14_Y19_N31
\mips_cpu|dp|mem_wb|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(49),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(16));

-- Location: LCCOMB_X14_Y19_N30
\mips_cpu|dp|resmux|y[9]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[9]~25_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(48))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(48),
	datac => \mips_cpu|dp|mem_wb|q\(16),
	datad => \mips_cpu|dp|mem_wb|q\(1),
	combout => \mips_cpu|dp|resmux|y[9]~25_combout\);

-- Location: FF_X27_Y22_N5
\mips_cpu|dp|rf|R28[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[9]~25_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(9));

-- Location: LCCOMB_X27_Y22_N2
\mips_cpu|dp|rf|Mux54~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|rf|R20\(9)) # (\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(9) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R16\(9),
	datac => \mips_cpu|dp|rf|R20\(9),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux54~2_combout\);

-- Location: LCCOMB_X27_Y19_N20
\mips_cpu|dp|rf|Mux54~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux54~2_combout\ & (\mips_cpu|dp|rf|R28\(9))) # (!\mips_cpu|dp|rf|Mux54~2_combout\ & ((\mips_cpu|dp|rf|R24\(9)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(9),
	datac => \mips_cpu|dp|rf|R24\(9),
	datad => \mips_cpu|dp|rf|Mux54~2_combout\,
	combout => \mips_cpu|dp|rf|Mux54~3_combout\);

-- Location: LCCOMB_X21_Y17_N2
\mips_cpu|dp|rf|Mux54~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(9))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(9),
	datad => \mips_cpu|dp|rf|R21\(9),
	combout => \mips_cpu|dp|rf|Mux54~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\mips_cpu|dp|rf|Mux54~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux54~4_combout\ & (\mips_cpu|dp|rf|R29\(9))) # (!\mips_cpu|dp|rf|Mux54~4_combout\ & ((\mips_cpu|dp|rf|R25\(9)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux54~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux54~4_combout\,
	datac => \mips_cpu|dp|rf|R29\(9),
	datad => \mips_cpu|dp|rf|R25\(9),
	combout => \mips_cpu|dp|rf|Mux54~5_combout\);

-- Location: LCCOMB_X27_Y25_N30
\mips_cpu|dp|rf|Mux54~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux54~3_combout\) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- \mips_cpu|dp|rf|Mux54~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux54~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux54~5_combout\,
	combout => \mips_cpu|dp|rf|Mux54~6_combout\);

-- Location: LCCOMB_X16_Y15_N24
\mips_cpu|dp|rf|Mux54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(9))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(9),
	datad => \mips_cpu|dp|rf|R19\(9),
	combout => \mips_cpu|dp|rf|Mux54~0_combout\);

-- Location: LCCOMB_X17_Y15_N12
\mips_cpu|dp|rf|Mux54~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux54~0_combout\ & (\mips_cpu|dp|rf|R31\(9))) # (!\mips_cpu|dp|rf|Mux54~0_combout\ & ((\mips_cpu|dp|rf|R23\(9)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(9),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(9),
	datad => \mips_cpu|dp|rf|Mux54~0_combout\,
	combout => \mips_cpu|dp|rf|Mux54~1_combout\);

-- Location: LCCOMB_X30_Y24_N8
\mips_cpu|dp|rf|Mux54~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|rf|R26\(9)) # (\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R18\(9) & 
-- ((!\mips_cpu|dp|zeromux|y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(9),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(9),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux54~7_combout\);

-- Location: LCCOMB_X29_Y24_N0
\mips_cpu|dp|rf|Mux54~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux54~7_combout\ & ((\mips_cpu|dp|rf|R30\(9)))) # (!\mips_cpu|dp|rf|Mux54~7_combout\ & (\mips_cpu|dp|rf|R22\(9))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux54~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux54~7_combout\,
	datac => \mips_cpu|dp|rf|R22\(9),
	datad => \mips_cpu|dp|rf|R30\(9),
	combout => \mips_cpu|dp|rf|Mux54~8_combout\);

-- Location: LCCOMB_X20_Y16_N20
\mips_cpu|dp|rf|Mux54~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~9_combout\ = (\mips_cpu|dp|rf|Mux54~6_combout\ & (((\mips_cpu|dp|rf|Mux54~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux54~6_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux54~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~6_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux54~1_combout\,
	datad => \mips_cpu|dp|rf|Mux54~8_combout\,
	combout => \mips_cpu|dp|rf|Mux54~9_combout\);

-- Location: LCCOMB_X21_Y19_N8
\mips_cpu|dp|rf|Mux54~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(9)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R13\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(9),
	datad => \mips_cpu|dp|rf|R12\(9),
	combout => \mips_cpu|dp|rf|Mux54~17_combout\);

-- Location: LCCOMB_X20_Y16_N14
\mips_cpu|dp|rf|Mux54~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~18_combout\ = (\mips_cpu|dp|rf|Mux54~17_combout\ & (((\mips_cpu|dp|rf|R14\(9)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux54~17_combout\ & (\mips_cpu|dp|rf|R15\(9) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(9),
	datab => \mips_cpu|dp|rf|Mux54~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(9),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux54~18_combout\);

-- Location: LCCOMB_X28_Y26_N28
\mips_cpu|dp|rf|Mux54~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R4\(9))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R5\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(9),
	datad => \mips_cpu|dp|rf|R4\(9),
	combout => \mips_cpu|dp|rf|Mux54~12_combout\);

-- Location: LCCOMB_X24_Y26_N28
\mips_cpu|dp|rf|Mux54~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux54~12_combout\ & ((\mips_cpu|dp|rf|R6\(9)))) # (!\mips_cpu|dp|rf|Mux54~12_combout\ & (\mips_cpu|dp|rf|R7\(9))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux54~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(9),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(9),
	datad => \mips_cpu|dp|rf|Mux54~12_combout\,
	combout => \mips_cpu|dp|rf|Mux54~13_combout\);

-- Location: LCCOMB_X26_Y24_N8
\mips_cpu|dp|rf|Mux54~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(9))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(9),
	datad => \mips_cpu|dp|rf|R1\(9),
	combout => \mips_cpu|dp|rf|Mux54~14_combout\);

-- Location: LCCOMB_X22_Y24_N26
\mips_cpu|dp|rf|Mux54~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~15_combout\ = (\mips_cpu|dp|rf|Mux54~14_combout\ & (((\mips_cpu|dp|rf|R3\(9)) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|rf|Mux54~14_combout\ & (\mips_cpu|dp|rf|Mux54~13_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~13_combout\,
	datab => \mips_cpu|dp|rf|R3\(9),
	datac => \mips_cpu|dp|rf|Mux54~14_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux54~15_combout\);

-- Location: LCCOMB_X20_Y15_N0
\mips_cpu|dp|rf|Mux54~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(9))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(9),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(9),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux54~10_combout\);

-- Location: LCCOMB_X21_Y15_N28
\mips_cpu|dp|rf|Mux54~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~11_combout\ = (\mips_cpu|dp|rf|Mux54~10_combout\ & (((\mips_cpu|dp|rf|R10\(9))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux54~10_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~10_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(9),
	datad => \mips_cpu|dp|rf|R8\(9),
	combout => \mips_cpu|dp|rf|Mux54~11_combout\);

-- Location: LCCOMB_X22_Y24_N4
\mips_cpu|dp|rf|Mux54~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\) # ((\mips_cpu|dp|rf|Mux54~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- (\mips_cpu|dp|rf|Mux54~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux54~15_combout\,
	datad => \mips_cpu|dp|rf|Mux54~11_combout\,
	combout => \mips_cpu|dp|rf|Mux54~16_combout\);

-- Location: LCCOMB_X20_Y16_N6
\mips_cpu|dp|rf|Mux54~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux54~16_combout\ & ((\mips_cpu|dp|rf|Mux54~18_combout\))) # (!\mips_cpu|dp|rf|Mux54~16_combout\ & (\mips_cpu|dp|rf|Mux54~9_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|rf|Mux54~9_combout\,
	datac => \mips_cpu|dp|rf|Mux54~18_combout\,
	datad => \mips_cpu|dp|rf|Mux54~16_combout\,
	combout => \mips_cpu|dp|rf|Mux54~19_combout\);

-- Location: LCCOMB_X20_Y16_N12
\mips_cpu|dp|rf|Mux54~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~20_combout\ = (\mips_cpu|dp|rf|Mux54~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux54~20_combout\);

-- Location: FF_X20_Y16_N13
\mips_cpu|dp|id_ex|q[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux54~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(103));

-- Location: LCCOMB_X20_Y16_N22
\mips_cpu|dp|fwsrcamux|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux22~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(103)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(49))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(103)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(49),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(103),
	combout => \mips_cpu|dp|fwsrcamux|Mux22~0_combout\);

-- Location: LCCOMB_X20_Y16_N24
\mips_cpu|dp|fwsrcamux|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux22~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[9]~25_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux22~0_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|resmux|y[9]~25_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux22~1_combout\);

-- Location: FF_X26_Y24_N3
\mips_cpu|dp|rf|R2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(7));

-- Location: FF_X27_Y21_N23
\mips_cpu|dp|rf|R1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(7));

-- Location: LCCOMB_X26_Y24_N2
\mips_cpu|dp|rf|Mux56~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\) # ((\mips_cpu|dp|rf|R2\(7))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|R1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R2\(7),
	datad => \mips_cpu|dp|rf|R1\(7),
	combout => \mips_cpu|dp|rf|Mux56~14_combout\);

-- Location: FF_X28_Y26_N27
\mips_cpu|dp|rf|R7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(7));

-- Location: FF_X28_Y24_N25
\mips_cpu|dp|rf|R6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(7));

-- Location: FF_X28_Y24_N27
\mips_cpu|dp|rf|R4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(7));

-- Location: FF_X28_Y26_N17
\mips_cpu|dp|rf|R5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(7));

-- Location: LCCOMB_X28_Y26_N16
\mips_cpu|dp|rf|Mux56~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(7))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(7),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(7),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux56~12_combout\);

-- Location: LCCOMB_X28_Y24_N24
\mips_cpu|dp|rf|Mux56~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux56~12_combout\ & ((\mips_cpu|dp|rf|R6\(7)))) # (!\mips_cpu|dp|rf|Mux56~12_combout\ & (\mips_cpu|dp|rf|R7\(7))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(7),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(7),
	datad => \mips_cpu|dp|rf|Mux56~12_combout\,
	combout => \mips_cpu|dp|rf|Mux56~13_combout\);

-- Location: FF_X27_Y21_N25
\mips_cpu|dp|rf|R3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(7));

-- Location: LCCOMB_X27_Y21_N18
\mips_cpu|dp|rf|Mux56~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~15_combout\ = (\mips_cpu|dp|rf|Mux56~14_combout\ & (((\mips_cpu|dp|rf|R3\(7))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\))) # (!\mips_cpu|dp|rf|Mux56~14_combout\ & (\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- (\mips_cpu|dp|rf|Mux56~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~14_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|Mux56~13_combout\,
	datad => \mips_cpu|dp|rf|R3\(7),
	combout => \mips_cpu|dp|rf|Mux56~15_combout\);

-- Location: FF_X24_Y15_N23
\mips_cpu|dp|rf|R8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(7));

-- Location: FF_X24_Y15_N13
\mips_cpu|dp|rf|R10[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(7));

-- Location: FF_X20_Y15_N27
\mips_cpu|dp|rf|R9[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(7));

-- Location: FF_X20_Y15_N21
\mips_cpu|dp|rf|R11[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(7));

-- Location: LCCOMB_X20_Y15_N26
\mips_cpu|dp|rf|Mux56~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(7)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R9\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R9\(7),
	datad => \mips_cpu|dp|rf|R11\(7),
	combout => \mips_cpu|dp|rf|Mux56~10_combout\);

-- Location: LCCOMB_X24_Y15_N12
\mips_cpu|dp|rf|Mux56~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux56~10_combout\ & ((\mips_cpu|dp|rf|R10\(7)))) # (!\mips_cpu|dp|rf|Mux56~10_combout\ & (\mips_cpu|dp|rf|R8\(7))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(7),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(7),
	datad => \mips_cpu|dp|rf|Mux56~10_combout\,
	combout => \mips_cpu|dp|rf|Mux56~11_combout\);

-- Location: LCCOMB_X24_Y19_N10
\mips_cpu|dp|rf|Mux56~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux56~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux56~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux56~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	combout => \mips_cpu|dp|rf|Mux56~16_combout\);

-- Location: FF_X22_Y17_N29
\mips_cpu|dp|rf|R25[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(7));

-- Location: FF_X22_Y17_N15
\mips_cpu|dp|rf|R29[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(7));

-- Location: FF_X24_Y20_N5
\mips_cpu|dp|rf|R21[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(7));

-- Location: FF_X24_Y20_N31
\mips_cpu|dp|rf|R17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(7));

-- Location: LCCOMB_X24_Y20_N30
\mips_cpu|dp|rf|Mux56~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (((\mips_cpu|dp|zeromux|y[2]~1_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R21\(7))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R17\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R21\(7),
	datac => \mips_cpu|dp|rf|R17\(7),
	datad => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux56~4_combout\);

-- Location: LCCOMB_X22_Y17_N14
\mips_cpu|dp|rf|Mux56~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux56~4_combout\ & ((\mips_cpu|dp|rf|R29\(7)))) # (!\mips_cpu|dp|rf|Mux56~4_combout\ & (\mips_cpu|dp|rf|R25\(7))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(7),
	datac => \mips_cpu|dp|rf|R29\(7),
	datad => \mips_cpu|dp|rf|Mux56~4_combout\,
	combout => \mips_cpu|dp|rf|Mux56~5_combout\);

-- Location: FF_X27_Y22_N21
\mips_cpu|dp|rf|R28[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(7));

-- Location: FF_X28_Y22_N25
\mips_cpu|dp|rf|R24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(7));

-- Location: FF_X28_Y22_N27
\mips_cpu|dp|rf|R16[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(7));

-- Location: FF_X27_Y22_N11
\mips_cpu|dp|rf|R20[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(7));

-- Location: LCCOMB_X27_Y22_N10
\mips_cpu|dp|rf|Mux56~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|rf|R20\(7)) # (\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R16\(7) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R16\(7),
	datac => \mips_cpu|dp|rf|R20\(7),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux56~2_combout\);

-- Location: LCCOMB_X28_Y22_N24
\mips_cpu|dp|rf|Mux56~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux56~2_combout\ & (\mips_cpu|dp|rf|R28\(7))) # (!\mips_cpu|dp|rf|Mux56~2_combout\ & ((\mips_cpu|dp|rf|R24\(7)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(7),
	datac => \mips_cpu|dp|rf|R24\(7),
	datad => \mips_cpu|dp|rf|Mux56~2_combout\,
	combout => \mips_cpu|dp|rf|Mux56~3_combout\);

-- Location: LCCOMB_X27_Y24_N28
\mips_cpu|dp|rf|Mux56~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux56~3_combout\))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux56~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux56~5_combout\,
	datac => \mips_cpu|dp|rf|Mux56~3_combout\,
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux56~6_combout\);

-- Location: FF_X16_Y15_N13
\mips_cpu|dp|rf|R27[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(7));

-- Location: FF_X16_Y15_N7
\mips_cpu|dp|rf|R19[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(7));

-- Location: LCCOMB_X16_Y15_N12
\mips_cpu|dp|rf|Mux56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R27\(7))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(7),
	datad => \mips_cpu|dp|rf|R19\(7),
	combout => \mips_cpu|dp|rf|Mux56~0_combout\);

-- Location: FF_X17_Y15_N1
\mips_cpu|dp|rf|R23[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(7));

-- Location: FF_X17_Y15_N19
\mips_cpu|dp|rf|R31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(7));

-- Location: LCCOMB_X17_Y15_N0
\mips_cpu|dp|rf|Mux56~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~1_combout\ = (\mips_cpu|dp|rf|Mux56~0_combout\ & (((\mips_cpu|dp|rf|R31\(7))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux56~0_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R23\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~0_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(7),
	datad => \mips_cpu|dp|rf|R31\(7),
	combout => \mips_cpu|dp|rf|Mux56~1_combout\);

-- Location: FF_X30_Y24_N21
\mips_cpu|dp|rf|R26[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(7));

-- Location: FF_X29_Y24_N23
\mips_cpu|dp|rf|R18[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(7));

-- Location: LCCOMB_X30_Y24_N20
\mips_cpu|dp|rf|Mux56~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~7_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(7))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(7),
	datad => \mips_cpu|dp|rf|R18\(7),
	combout => \mips_cpu|dp|rf|Mux56~7_combout\);

-- Location: FF_X29_Y24_N29
\mips_cpu|dp|rf|R22[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(7));

-- Location: FF_X30_Y24_N23
\mips_cpu|dp|rf|R30[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(7));

-- Location: LCCOMB_X29_Y24_N28
\mips_cpu|dp|rf|Mux56~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~8_combout\ = (\mips_cpu|dp|rf|Mux56~7_combout\ & (((\mips_cpu|dp|rf|R30\(7))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux56~7_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R22\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(7),
	datad => \mips_cpu|dp|rf|R30\(7),
	combout => \mips_cpu|dp|rf|Mux56~8_combout\);

-- Location: LCCOMB_X27_Y24_N6
\mips_cpu|dp|rf|Mux56~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux56~6_combout\ & ((\mips_cpu|dp|rf|Mux56~8_combout\))) # (!\mips_cpu|dp|rf|Mux56~6_combout\ & (\mips_cpu|dp|rf|Mux56~1_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux56~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux56~6_combout\,
	datac => \mips_cpu|dp|rf|Mux56~1_combout\,
	datad => \mips_cpu|dp|rf|Mux56~8_combout\,
	combout => \mips_cpu|dp|rf|Mux56~9_combout\);

-- Location: FF_X23_Y16_N19
\mips_cpu|dp|rf|R15[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(7));

-- Location: FF_X24_Y16_N7
\mips_cpu|dp|rf|R14[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(7));

-- Location: FF_X23_Y16_N9
\mips_cpu|dp|rf|R12[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(7));

-- Location: FF_X24_Y16_N13
\mips_cpu|dp|rf|R13[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[7]~27_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(7));

-- Location: LCCOMB_X24_Y16_N12
\mips_cpu|dp|rf|Mux56~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R12\(7))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R13\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(7),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(7),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux56~17_combout\);

-- Location: LCCOMB_X24_Y16_N6
\mips_cpu|dp|rf|Mux56~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux56~17_combout\ & ((\mips_cpu|dp|rf|R14\(7)))) # (!\mips_cpu|dp|rf|Mux56~17_combout\ & (\mips_cpu|dp|rf|R15\(7))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R15\(7),
	datac => \mips_cpu|dp|rf|R14\(7),
	datad => \mips_cpu|dp|rf|Mux56~17_combout\,
	combout => \mips_cpu|dp|rf|Mux56~18_combout\);

-- Location: LCCOMB_X24_Y19_N12
\mips_cpu|dp|rf|Mux56~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~19_combout\ = (\mips_cpu|dp|rf|Mux56~16_combout\ & (((\mips_cpu|dp|rf|Mux56~18_combout\) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|rf|Mux56~16_combout\ & (\mips_cpu|dp|rf|Mux56~9_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~16_combout\,
	datab => \mips_cpu|dp|rf|Mux56~9_combout\,
	datac => \mips_cpu|dp|rf|Mux56~18_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux56~19_combout\);

-- Location: LCCOMB_X24_Y19_N24
\mips_cpu|dp|rf|Mux56~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux56~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux56~19_combout\,
	combout => \mips_cpu|dp|rf|Mux56~20_combout\);

-- Location: FF_X24_Y19_N25
\mips_cpu|dp|id_ex|q[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux56~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(101));

-- Location: LCCOMB_X24_Y19_N18
\mips_cpu|dp|fwsrcamux|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux24~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(101))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(47)))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(101),
	datab => \mips_cpu|dp|ex_mem|q\(47),
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux24~0_combout\);

-- Location: LCCOMB_X20_Y22_N12
\mips_cpu|dp|fwsrcamux|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux24~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[7]~27_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux24~0_combout\,
	datad => \mips_cpu|dp|resmux|y[7]~27_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux24~1_combout\);

-- Location: LCCOMB_X20_Y21_N22
\mips_cpu|dp|srcbmux|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux25~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(132))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux25~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|id_ex|q\(4),
	datac => \mips_cpu|dp|id_ex|q\(132),
	datad => \mips_cpu|dp|fwsrcbmux|Mux25~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux25~0_combout\);

-- Location: LCCOMB_X20_Y21_N6
\mips_cpu|dp|srcbmux|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux25~1_combout\ = (\mips_cpu|dp|srcbmux|Mux25~0_combout\) # ((\mips_cpu|dp|id_ex|q\(36) & \mips_cpu|dp|srcbmux|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux25~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(36),
	datad => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux25~1_combout\);

-- Location: LCCOMB_X19_Y22_N2
\mips_cpu|dp|srcbmux|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux27~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|id_ex|q\(130)))) # (!\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|fwsrcbmux|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|fwsrcbmux|Mux27~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(130),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux27~0_combout\);

-- Location: LCCOMB_X19_Y22_N20
\mips_cpu|dp|srcbmux|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux27~1_combout\ = (\mips_cpu|dp|srcbmux|Mux27~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(34),
	datad => \mips_cpu|dp|srcbmux|Mux27~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux27~1_combout\);

-- Location: LCCOMB_X19_Y17_N4
\mips_cpu|dp|srcbmux|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux28~0_combout\ = (\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(129))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datac => \mips_cpu|dp|id_ex|q\(129),
	datad => \mips_cpu|dp|fwsrcbmux|Mux28~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux28~0_combout\);

-- Location: LCCOMB_X19_Y24_N30
\mips_cpu|dp|srcbmux|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux28~1_combout\ = (\mips_cpu|dp|srcbmux|Mux28~0_combout\ & (((\mips_cpu|dp|id_ex|q\(33) & \mips_cpu|dp|srcbmux|Mux31~0_combout\)) # (!\mips_cpu|dp|id_ex|q\(3)))) # (!\mips_cpu|dp|srcbmux|Mux28~0_combout\ & 
-- (((\mips_cpu|dp|id_ex|q\(33) & \mips_cpu|dp|srcbmux|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux28~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(33),
	datad => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux28~1_combout\);

-- Location: LCCOMB_X19_Y24_N2
\mips_cpu|dp|alu|iadder32|bit1|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux30~1_combout\) # (\mips_cpu|dp|srcbmux|Mux30~3_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux30~1_combout\ & (\mips_cpu|dp|srcbmux|Mux30~3_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit0|cout~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux30~1_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux30~3_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\);

-- Location: LCCOMB_X16_Y24_N26
\mips_cpu|dp|srcbmux|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux29~3_combout\ = (\mips_cpu|dp|srcbmux|Mux31~0_combout\ & ((\mips_cpu|dp|id_ex|q\(32)) # ((\mips_cpu|dp|srcbmux|Mux29~2_combout\ & \mips_cpu|dp|id_ex|q\(128))))) # (!\mips_cpu|dp|srcbmux|Mux31~0_combout\ & 
-- (\mips_cpu|dp|srcbmux|Mux29~2_combout\ & ((\mips_cpu|dp|id_ex|q\(128)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux29~2_combout\,
	datac => \mips_cpu|dp|id_ex|q\(32),
	datad => \mips_cpu|dp|id_ex|q\(128),
	combout => \mips_cpu|dp|srcbmux|Mux29~3_combout\);

-- Location: FF_X26_Y25_N29
\mips_cpu|dp|rf|R6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(2));

-- Location: FF_X27_Y24_N15
\mips_cpu|dp|rf|R7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(2));

-- Location: FF_X27_Y24_N21
\mips_cpu|dp|rf|R5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(2));

-- Location: FF_X26_Y25_N23
\mips_cpu|dp|rf|R4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(2));

-- Location: LCCOMB_X26_Y25_N22
\mips_cpu|dp|rf|Mux29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(2)) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|R4\(2) & !\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(2),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(2),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux29~14_combout\);

-- Location: LCCOMB_X27_Y24_N14
\mips_cpu|dp|rf|Mux29~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~15_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux29~14_combout\ & ((\mips_cpu|dp|rf|R7\(2)))) # (!\mips_cpu|dp|rf|Mux29~14_combout\ & (\mips_cpu|dp|rf|R6\(2))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(2),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(2),
	datad => \mips_cpu|dp|rf|Mux29~14_combout\,
	combout => \mips_cpu|dp|rf|Mux29~15_combout\);

-- Location: FF_X26_Y23_N31
\mips_cpu|dp|rf|R3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(2));

-- Location: FF_X26_Y21_N25
\mips_cpu|dp|rf|R2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(2));

-- Location: FF_X26_Y23_N29
\mips_cpu|dp|rf|R1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(2));

-- Location: LCCOMB_X26_Y23_N28
\mips_cpu|dp|rf|Mux29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|id_ex|q[66]~5_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R2\(2))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(2),
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(2),
	datad => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	combout => \mips_cpu|dp|rf|Mux29~16_combout\);

-- Location: LCCOMB_X26_Y23_N30
\mips_cpu|dp|rf|Mux29~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux29~16_combout\ & ((\mips_cpu|dp|rf|R3\(2)))) # (!\mips_cpu|dp|rf|Mux29~16_combout\ & (\mips_cpu|dp|rf|Mux29~15_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|rf|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R3\(2),
	datad => \mips_cpu|dp|rf|Mux29~16_combout\,
	combout => \mips_cpu|dp|rf|Mux29~17_combout\);

-- Location: FF_X22_Y15_N15
\mips_cpu|dp|rf|R8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(2));

-- Location: FF_X22_Y15_N29
\mips_cpu|dp|rf|R10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(2));

-- Location: LCCOMB_X22_Y15_N14
\mips_cpu|dp|rf|Mux29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~12_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(2)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(2),
	datad => \mips_cpu|dp|rf|R10\(2),
	combout => \mips_cpu|dp|rf|Mux29~12_combout\);

-- Location: FF_X22_Y14_N1
\mips_cpu|dp|rf|R9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(2));

-- Location: FF_X23_Y15_N29
\mips_cpu|dp|rf|R11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(2));

-- Location: LCCOMB_X23_Y15_N28
\mips_cpu|dp|rf|Mux29~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~13_combout\ = (\mips_cpu|dp|rf|Mux29~12_combout\ & (((\mips_cpu|dp|rf|R11\(2)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux29~12_combout\ & (\mips_cpu|dp|rf|R9\(2) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~12_combout\,
	datab => \mips_cpu|dp|rf|R9\(2),
	datac => \mips_cpu|dp|rf|R11\(2),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux29~13_combout\);

-- Location: LCCOMB_X23_Y19_N6
\mips_cpu|dp|rf|Mux29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux29~13_combout\) # (\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux29~17_combout\ & 
-- ((!\mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~17_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux29~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux29~18_combout\);

-- Location: FF_X22_Y19_N7
\mips_cpu|dp|rf|R12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(2));

-- Location: FF_X26_Y16_N9
\mips_cpu|dp|rf|R13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(2));

-- Location: LCCOMB_X22_Y19_N6
\mips_cpu|dp|rf|Mux29~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(2))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(2),
	datad => \mips_cpu|dp|rf|R13\(2),
	combout => \mips_cpu|dp|rf|Mux29~19_combout\);

-- Location: FF_X22_Y19_N13
\mips_cpu|dp|rf|R14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(2));

-- Location: FF_X22_Y16_N17
\mips_cpu|dp|rf|R15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(2));

-- Location: LCCOMB_X22_Y16_N16
\mips_cpu|dp|rf|Mux29~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~20_combout\ = (\mips_cpu|dp|rf|Mux29~19_combout\ & (((\mips_cpu|dp|rf|R15\(2)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux29~19_combout\ & (\mips_cpu|dp|rf|R14\(2) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~19_combout\,
	datab => \mips_cpu|dp|rf|R14\(2),
	datac => \mips_cpu|dp|rf|R15\(2),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux29~20_combout\);

-- Location: FF_X20_Y25_N23
\mips_cpu|dp|rf|R18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(2));

-- Location: FF_X20_Y25_N13
\mips_cpu|dp|rf|R22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(2));

-- Location: LCCOMB_X20_Y25_N12
\mips_cpu|dp|rf|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(2)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(2) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(2),
	datac => \mips_cpu|dp|rf|R22\(2),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux29~2_combout\);

-- Location: FF_X22_Y25_N27
\mips_cpu|dp|rf|R26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(2));

-- Location: FF_X21_Y25_N21
\mips_cpu|dp|rf|R30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(2));

-- Location: LCCOMB_X22_Y25_N26
\mips_cpu|dp|rf|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~3_combout\ = (\mips_cpu|dp|rf|Mux29~2_combout\ & (((\mips_cpu|dp|rf|R30\(2))) # (!\mips_cpu|dp|if_id|q\(19)))) # (!\mips_cpu|dp|rf|Mux29~2_combout\ & (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R26\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(2),
	datad => \mips_cpu|dp|rf|R30\(2),
	combout => \mips_cpu|dp|rf|Mux29~3_combout\);

-- Location: FF_X24_Y21_N31
\mips_cpu|dp|rf|R29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(2));

-- Location: FF_X24_Y20_N15
\mips_cpu|dp|rf|R17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(2));

-- Location: FF_X24_Y21_N29
\mips_cpu|dp|rf|R25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(2));

-- Location: LCCOMB_X24_Y21_N28
\mips_cpu|dp|rf|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R25\(2)) # (\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(2) & ((!\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(2),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(2),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux29~4_combout\);

-- Location: FF_X24_Y20_N13
\mips_cpu|dp|rf|R21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(2));

-- Location: LCCOMB_X24_Y20_N12
\mips_cpu|dp|rf|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~5_combout\ = (\mips_cpu|dp|rf|Mux29~4_combout\ & ((\mips_cpu|dp|rf|R29\(2)) # ((!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux29~4_combout\ & (((\mips_cpu|dp|rf|R21\(2) & \mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(2),
	datab => \mips_cpu|dp|rf|Mux29~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(2),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux29~5_combout\);

-- Location: FF_X28_Y23_N25
\mips_cpu|dp|rf|R20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(2));

-- Location: FF_X28_Y23_N27
\mips_cpu|dp|rf|R28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(2));

-- Location: FF_X27_Y23_N21
\mips_cpu|dp|rf|R16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(2));

-- Location: FF_X27_Y23_N3
\mips_cpu|dp|rf|R24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(2));

-- Location: LCCOMB_X27_Y23_N20
\mips_cpu|dp|rf|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(2))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(2),
	datad => \mips_cpu|dp|rf|R24\(2),
	combout => \mips_cpu|dp|rf|Mux29~6_combout\);

-- Location: LCCOMB_X28_Y23_N26
\mips_cpu|dp|rf|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux29~6_combout\ & ((\mips_cpu|dp|rf|R28\(2)))) # (!\mips_cpu|dp|rf|Mux29~6_combout\ & (\mips_cpu|dp|rf|R20\(2))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R20\(2),
	datac => \mips_cpu|dp|rf|R28\(2),
	datad => \mips_cpu|dp|rf|Mux29~6_combout\,
	combout => \mips_cpu|dp|rf|Mux29~7_combout\);

-- Location: LCCOMB_X23_Y19_N26
\mips_cpu|dp|rf|Mux29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux29~5_combout\)) # (!\mips_cpu|dp|if_id|q\(16) & 
-- ((\mips_cpu|dp|rf|Mux29~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~5_combout\,
	datab => \mips_cpu|dp|rf|Mux29~7_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux29~8_combout\);

-- Location: FF_X30_Y18_N23
\mips_cpu|dp|rf|R31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(2));

-- Location: FF_X27_Y18_N13
\mips_cpu|dp|rf|R27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(2));

-- Location: FF_X27_Y18_N31
\mips_cpu|dp|rf|R19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(2));

-- Location: FF_X30_Y18_N29
\mips_cpu|dp|rf|R23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[2]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(2));

-- Location: LCCOMB_X30_Y18_N28
\mips_cpu|dp|rf|Mux29~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(2)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(2),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R23\(2),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux29~9_combout\);

-- Location: LCCOMB_X27_Y18_N12
\mips_cpu|dp|rf|Mux29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux29~9_combout\ & (\mips_cpu|dp|rf|R31\(2))) # (!\mips_cpu|dp|rf|Mux29~9_combout\ & ((\mips_cpu|dp|rf|R27\(2)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(2),
	datac => \mips_cpu|dp|rf|R27\(2),
	datad => \mips_cpu|dp|rf|Mux29~9_combout\,
	combout => \mips_cpu|dp|rf|Mux29~10_combout\);

-- Location: LCCOMB_X23_Y19_N12
\mips_cpu|dp|rf|Mux29~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux29~8_combout\ & ((\mips_cpu|dp|rf|Mux29~10_combout\))) # (!\mips_cpu|dp|rf|Mux29~8_combout\ & (\mips_cpu|dp|rf|Mux29~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux29~3_combout\,
	datac => \mips_cpu|dp|rf|Mux29~8_combout\,
	datad => \mips_cpu|dp|rf|Mux29~10_combout\,
	combout => \mips_cpu|dp|rf|Mux29~11_combout\);

-- Location: LCCOMB_X23_Y19_N16
\mips_cpu|dp|rf|Mux29~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~21_combout\ = (\mips_cpu|dp|rf|Mux29~18_combout\ & ((\mips_cpu|dp|rf|Mux29~20_combout\) # ((!\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux29~18_combout\ & (((\mips_cpu|dp|rf|Mux29~11_combout\ & 
-- \mips_cpu|dp|id_ex|q[66]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~18_combout\,
	datab => \mips_cpu|dp|rf|Mux29~20_combout\,
	datac => \mips_cpu|dp|rf|Mux29~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux29~21_combout\);

-- Location: LCCOMB_X23_Y19_N20
\mips_cpu|dp|rf|Mux29~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~22_combout\ = (\mips_cpu|dp|rf|Mux29~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux29~21_combout\,
	combout => \mips_cpu|dp|rf|Mux29~22_combout\);

-- Location: FF_X23_Y19_N21
\mips_cpu|dp|id_ex|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux29~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(64));

-- Location: LCCOMB_X23_Y19_N22
\mips_cpu|dp|fwsrcbmux|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux29~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(42))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(64))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(42),
	datad => \mips_cpu|dp|id_ex|q\(64),
	combout => \mips_cpu|dp|fwsrcbmux|Mux29~0_combout\);

-- Location: LCCOMB_X17_Y16_N14
\mips_cpu|dp|srcbmux|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux29~6_combout\ = (!\mips_cpu|dp|id_ex|q\(4) & (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|resmux|y[2]~1_combout\) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|resmux|y[2]~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(4),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux29~6_combout\);

-- Location: LCCOMB_X19_Y24_N28
\mips_cpu|dp|srcbmux|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux29~5_combout\ = (\mips_cpu|dp|srcbmux|Mux29~3_combout\) # ((\mips_cpu|dp|srcbmux|Mux29~6_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux29~0_combout\) # (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux29~3_combout\,
	datab => \mips_cpu|dp|fwsrcbmux|Mux29~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux29~6_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux29~5_combout\);

-- Location: LCCOMB_X22_Y14_N0
\mips_cpu|dp|rf|Mux61~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(2)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(2),
	datad => \mips_cpu|dp|rf|R8\(2),
	combout => \mips_cpu|dp|rf|Mux61~0_combout\);

-- Location: LCCOMB_X22_Y15_N28
\mips_cpu|dp|rf|Mux61~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~1_combout\ = (\mips_cpu|dp|rf|Mux61~0_combout\ & (((\mips_cpu|dp|rf|R10\(2))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux61~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(2),
	datad => \mips_cpu|dp|rf|R11\(2),
	combout => \mips_cpu|dp|rf|Mux61~1_combout\);

-- Location: LCCOMB_X27_Y24_N20
\mips_cpu|dp|rf|Mux61~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(2)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(2) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(2),
	datac => \mips_cpu|dp|rf|R5\(2),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux61~12_combout\);

-- Location: LCCOMB_X26_Y25_N28
\mips_cpu|dp|rf|Mux61~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~13_combout\ = (\mips_cpu|dp|rf|Mux61~12_combout\ & (((\mips_cpu|dp|rf|R6\(2)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux61~12_combout\ & (\mips_cpu|dp|rf|R4\(2) & ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(2),
	datab => \mips_cpu|dp|rf|Mux61~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(2),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux61~13_combout\);

-- Location: LCCOMB_X26_Y25_N16
\mips_cpu|dp|rf|Mux61~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|Mux61~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|R1\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|Mux61~13_combout\,
	datac => \mips_cpu|dp|rf|R1\(2),
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux61~14_combout\);

-- Location: LCCOMB_X26_Y21_N24
\mips_cpu|dp|rf|Mux61~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~15_combout\ = (\mips_cpu|dp|rf|Mux61~14_combout\ & ((\mips_cpu|dp|rf|R3\(2)) # ((!\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|rf|Mux61~14_combout\ & (((\mips_cpu|dp|rf|R2\(2) & \mips_cpu|dp|id_ex|q[96]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~14_combout\,
	datab => \mips_cpu|dp|rf|R3\(2),
	datac => \mips_cpu|dp|rf|R2\(2),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux61~15_combout\);

-- Location: LCCOMB_X28_Y23_N24
\mips_cpu|dp|rf|Mux61~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(2))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(2),
	datad => \mips_cpu|dp|rf|R16\(2),
	combout => \mips_cpu|dp|rf|Mux61~2_combout\);

-- Location: LCCOMB_X27_Y23_N2
\mips_cpu|dp|rf|Mux61~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux61~2_combout\ & ((\mips_cpu|dp|rf|R28\(2)))) # (!\mips_cpu|dp|rf|Mux61~2_combout\ & (\mips_cpu|dp|rf|R24\(2))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux61~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(2),
	datad => \mips_cpu|dp|rf|R28\(2),
	combout => \mips_cpu|dp|rf|Mux61~3_combout\);

-- Location: LCCOMB_X20_Y25_N22
\mips_cpu|dp|rf|Mux61~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(2))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R18\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(2),
	datad => \mips_cpu|dp|rf|R26\(2),
	combout => \mips_cpu|dp|rf|Mux61~9_combout\);

-- Location: LCCOMB_X21_Y25_N20
\mips_cpu|dp|rf|Mux61~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux61~9_combout\ & (\mips_cpu|dp|rf|R30\(2))) # (!\mips_cpu|dp|rf|Mux61~9_combout\ & ((\mips_cpu|dp|rf|R22\(2)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux61~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux61~9_combout\,
	datac => \mips_cpu|dp|rf|R30\(2),
	datad => \mips_cpu|dp|rf|R22\(2),
	combout => \mips_cpu|dp|rf|Mux61~10_combout\);

-- Location: LCCOMB_X27_Y18_N30
\mips_cpu|dp|rf|Mux61~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(2)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(2),
	datad => \mips_cpu|dp|rf|R27\(2),
	combout => \mips_cpu|dp|rf|Mux61~4_combout\);

-- Location: LCCOMB_X30_Y18_N22
\mips_cpu|dp|rf|Mux61~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~5_combout\ = (\mips_cpu|dp|rf|Mux61~4_combout\ & (((\mips_cpu|dp|rf|R31\(2))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux61~4_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R23\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~4_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(2),
	datad => \mips_cpu|dp|rf|R23\(2),
	combout => \mips_cpu|dp|rf|Mux61~5_combout\);

-- Location: LCCOMB_X24_Y20_N14
\mips_cpu|dp|rf|Mux61~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(2)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(2),
	datad => \mips_cpu|dp|rf|R21\(2),
	combout => \mips_cpu|dp|rf|Mux61~6_combout\);

-- Location: LCCOMB_X24_Y21_N30
\mips_cpu|dp|rf|Mux61~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~7_combout\ = (\mips_cpu|dp|rf|Mux61~6_combout\ & (((\mips_cpu|dp|rf|R29\(2))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\))) # (!\mips_cpu|dp|rf|Mux61~6_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R25\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~6_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(2),
	datad => \mips_cpu|dp|rf|R25\(2),
	combout => \mips_cpu|dp|rf|Mux61~7_combout\);

-- Location: LCCOMB_X27_Y24_N16
\mips_cpu|dp|rf|Mux61~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux61~5_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux61~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux61~5_combout\,
	datac => \mips_cpu|dp|rf|Mux61~7_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux61~8_combout\);

-- Location: LCCOMB_X27_Y24_N10
\mips_cpu|dp|rf|Mux61~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux61~8_combout\ & ((\mips_cpu|dp|rf|Mux61~10_combout\))) # (!\mips_cpu|dp|rf|Mux61~8_combout\ & (\mips_cpu|dp|rf|Mux61~3_combout\)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux61~3_combout\,
	datac => \mips_cpu|dp|rf|Mux61~10_combout\,
	datad => \mips_cpu|dp|rf|Mux61~8_combout\,
	combout => \mips_cpu|dp|rf|Mux61~11_combout\);

-- Location: LCCOMB_X21_Y23_N0
\mips_cpu|dp|rf|Mux61~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux61~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux61~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux61~16_combout\);

-- Location: LCCOMB_X26_Y16_N8
\mips_cpu|dp|rf|Mux61~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R15\(2)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R13\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(2),
	datad => \mips_cpu|dp|rf|R15\(2),
	combout => \mips_cpu|dp|rf|Mux61~17_combout\);

-- Location: LCCOMB_X22_Y19_N12
\mips_cpu|dp|rf|Mux61~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~18_combout\ = (\mips_cpu|dp|rf|Mux61~17_combout\ & (((\mips_cpu|dp|rf|R14\(2))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux61~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(2),
	datad => \mips_cpu|dp|rf|R12\(2),
	combout => \mips_cpu|dp|rf|Mux61~18_combout\);

-- Location: LCCOMB_X21_Y23_N26
\mips_cpu|dp|rf|Mux61~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~19_combout\ = (\mips_cpu|dp|rf|Mux61~16_combout\ & (((\mips_cpu|dp|rf|Mux61~18_combout\) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|rf|Mux61~16_combout\ & (\mips_cpu|dp|rf|Mux61~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~1_combout\,
	datab => \mips_cpu|dp|rf|Mux61~16_combout\,
	datac => \mips_cpu|dp|rf|Mux61~18_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	combout => \mips_cpu|dp|rf|Mux61~19_combout\);

-- Location: LCCOMB_X22_Y22_N8
\mips_cpu|dp|rf|Mux61~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux61~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux61~19_combout\,
	combout => \mips_cpu|dp|rf|Mux61~20_combout\);

-- Location: FF_X22_Y22_N9
\mips_cpu|dp|id_ex|q[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux61~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(96));

-- Location: LCCOMB_X19_Y24_N6
\mips_cpu|dp|fwsrcamux|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux29~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(96))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(42)))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (\mips_cpu|dp|id_ex|q\(96)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(96),
	datab => \mips_cpu|dp|fw|always0~7_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(42),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux29~0_combout\);

-- Location: LCCOMB_X19_Y24_N24
\mips_cpu|dp|fwsrcamux|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux29~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[2]~1_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|resmux|y[2]~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux29~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux29~1_combout\);

-- Location: LCCOMB_X19_Y24_N0
\mips_cpu|dp|alu|iadder32|bit2|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux29~1_combout\) # (\mips_cpu|dp|srcbmux|Mux29~5_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux29~1_combout\ & (\mips_cpu|dp|srcbmux|Mux29~5_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux29~5_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux29~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\);

-- Location: LCCOMB_X19_Y24_N12
\mips_cpu|dp|alu|iadder32|bit3|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux28~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux28~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux28~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux28~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux28~1_combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux28~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\);

-- Location: LCCOMB_X19_Y22_N28
\mips_cpu|dp|alu|iadder32|bit4|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux27~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux27~1_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux27~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux27~1_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux27~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\mips_cpu|dp|rf|Mux58~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R12\(5))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R13\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(5),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(5),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux58~17_combout\);

-- Location: LCCOMB_X24_Y16_N2
\mips_cpu|dp|rf|Mux58~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux58~17_combout\ & (\mips_cpu|dp|rf|R14\(5))) # (!\mips_cpu|dp|rf|Mux58~17_combout\ & ((\mips_cpu|dp|rf|R15\(5)))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (\mips_cpu|dp|rf|Mux58~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux58~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(5),
	datad => \mips_cpu|dp|rf|R15\(5),
	combout => \mips_cpu|dp|rf|Mux58~18_combout\);

-- Location: LCCOMB_X26_Y20_N12
\mips_cpu|dp|rf|Mux58~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|id_ex|q[96]~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|R2\(5)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (\mips_cpu|dp|rf|R1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|R1\(5),
	datac => \mips_cpu|dp|rf|R2\(5),
	datad => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	combout => \mips_cpu|dp|rf|Mux58~14_combout\);

-- Location: LCCOMB_X27_Y24_N22
\mips_cpu|dp|rf|Mux58~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R4\(5))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R5\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R4\(5),
	datac => \mips_cpu|dp|rf|R5\(5),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux58~12_combout\);

-- Location: LCCOMB_X28_Y24_N28
\mips_cpu|dp|rf|Mux58~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux58~12_combout\ & ((\mips_cpu|dp|rf|R6\(5)))) # (!\mips_cpu|dp|rf|Mux58~12_combout\ & (\mips_cpu|dp|rf|R7\(5))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(5),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(5),
	datad => \mips_cpu|dp|rf|Mux58~12_combout\,
	combout => \mips_cpu|dp|rf|Mux58~13_combout\);

-- Location: LCCOMB_X26_Y20_N20
\mips_cpu|dp|rf|Mux58~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~15_combout\ = (\mips_cpu|dp|rf|Mux58~14_combout\ & (((\mips_cpu|dp|rf|R3\(5))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\))) # (!\mips_cpu|dp|rf|Mux58~14_combout\ & (\mips_cpu|dp|id_ex|q[96]~12_combout\ & 
-- ((\mips_cpu|dp|rf|Mux58~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~14_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datac => \mips_cpu|dp|rf|R3\(5),
	datad => \mips_cpu|dp|rf|Mux58~13_combout\,
	combout => \mips_cpu|dp|rf|Mux58~15_combout\);

-- Location: LCCOMB_X20_Y15_N22
\mips_cpu|dp|rf|Mux58~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(5))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(5),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(5),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux58~10_combout\);

-- Location: LCCOMB_X24_Y19_N28
\mips_cpu|dp|rf|Mux58~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~11_combout\ = (\mips_cpu|dp|rf|Mux58~10_combout\ & (((\mips_cpu|dp|rf|R10\(5))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux58~10_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~10_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(5),
	datad => \mips_cpu|dp|rf|R8\(5),
	combout => \mips_cpu|dp|rf|Mux58~11_combout\);

-- Location: LCCOMB_X24_Y19_N30
\mips_cpu|dp|rf|Mux58~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|id_ex|q[96]~8_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux58~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (\mips_cpu|dp|rf|Mux58~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux58~15_combout\,
	datad => \mips_cpu|dp|rf|Mux58~11_combout\,
	combout => \mips_cpu|dp|rf|Mux58~16_combout\);

-- Location: LCCOMB_X16_Y15_N16
\mips_cpu|dp|rf|Mux58~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(5)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(5),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(5),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux58~0_combout\);

-- Location: LCCOMB_X15_Y15_N24
\mips_cpu|dp|rf|Mux58~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux58~0_combout\ & (\mips_cpu|dp|rf|R31\(5))) # (!\mips_cpu|dp|rf|Mux58~0_combout\ & ((\mips_cpu|dp|rf|R23\(5)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux58~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R31\(5),
	datac => \mips_cpu|dp|rf|R23\(5),
	datad => \mips_cpu|dp|rf|Mux58~0_combout\,
	combout => \mips_cpu|dp|rf|Mux58~1_combout\);

-- Location: LCCOMB_X30_Y24_N24
\mips_cpu|dp|rf|Mux58~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~7_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(5))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(5),
	datad => \mips_cpu|dp|rf|R18\(5),
	combout => \mips_cpu|dp|rf|Mux58~7_combout\);

-- Location: LCCOMB_X29_Y24_N8
\mips_cpu|dp|rf|Mux58~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~8_combout\ = (\mips_cpu|dp|rf|Mux58~7_combout\ & (((\mips_cpu|dp|rf|R30\(5))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\))) # (!\mips_cpu|dp|rf|Mux58~7_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R22\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R22\(5),
	datad => \mips_cpu|dp|rf|R30\(5),
	combout => \mips_cpu|dp|rf|Mux58~8_combout\);

-- Location: LCCOMB_X24_Y20_N22
\mips_cpu|dp|rf|Mux58~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(5)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(5),
	datad => \mips_cpu|dp|rf|R21\(5),
	combout => \mips_cpu|dp|rf|Mux58~4_combout\);

-- Location: LCCOMB_X22_Y17_N26
\mips_cpu|dp|rf|Mux58~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~5_combout\ = (\mips_cpu|dp|rf|Mux58~4_combout\ & (((\mips_cpu|dp|rf|R29\(5)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux58~4_combout\ & (\mips_cpu|dp|rf|R25\(5) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~4_combout\,
	datab => \mips_cpu|dp|rf|R25\(5),
	datac => \mips_cpu|dp|rf|R29\(5),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux58~5_combout\);

-- Location: LCCOMB_X28_Y23_N16
\mips_cpu|dp|rf|Mux58~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(5))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(5),
	datad => \mips_cpu|dp|rf|R16\(5),
	combout => \mips_cpu|dp|rf|Mux58~2_combout\);

-- Location: LCCOMB_X27_Y23_N10
\mips_cpu|dp|rf|Mux58~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux58~2_combout\ & (\mips_cpu|dp|rf|R28\(5))) # (!\mips_cpu|dp|rf|Mux58~2_combout\ & ((\mips_cpu|dp|rf|R24\(5)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(5),
	datac => \mips_cpu|dp|rf|R24\(5),
	datad => \mips_cpu|dp|rf|Mux58~2_combout\,
	combout => \mips_cpu|dp|rf|Mux58~3_combout\);

-- Location: LCCOMB_X24_Y19_N26
\mips_cpu|dp|rf|Mux58~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux58~3_combout\) # (\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|Mux58~5_combout\ & 
-- ((!\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~5_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux58~3_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux58~6_combout\);

-- Location: LCCOMB_X24_Y19_N20
\mips_cpu|dp|rf|Mux58~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~9_combout\ = (\mips_cpu|dp|rf|Mux58~6_combout\ & (((\mips_cpu|dp|rf|Mux58~8_combout\) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux58~6_combout\ & (\mips_cpu|dp|rf|Mux58~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~1_combout\,
	datab => \mips_cpu|dp|rf|Mux58~8_combout\,
	datac => \mips_cpu|dp|rf|Mux58~6_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux58~9_combout\);

-- Location: LCCOMB_X24_Y19_N16
\mips_cpu|dp|rf|Mux58~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux58~16_combout\ & (\mips_cpu|dp|rf|Mux58~18_combout\)) # (!\mips_cpu|dp|rf|Mux58~16_combout\ & ((\mips_cpu|dp|rf|Mux58~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux58~16_combout\,
	datad => \mips_cpu|dp|rf|Mux58~9_combout\,
	combout => \mips_cpu|dp|rf|Mux58~19_combout\);

-- Location: LCCOMB_X24_Y19_N14
\mips_cpu|dp|rf|Mux58~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux58~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux58~19_combout\,
	combout => \mips_cpu|dp|rf|Mux58~20_combout\);

-- Location: FF_X24_Y19_N15
\mips_cpu|dp|id_ex|q[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux58~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(99));

-- Location: LCCOMB_X19_Y22_N22
\mips_cpu|dp|fwsrcamux|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux26~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(99)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(45))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(99)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(45),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(99),
	combout => \mips_cpu|dp|fwsrcamux|Mux26~0_combout\);

-- Location: LCCOMB_X19_Y22_N8
\mips_cpu|dp|fwsrcamux|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux26~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[5]~29_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux26~0_combout\,
	datab => \mips_cpu|dp|resmux|y[5]~29_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux26~1_combout\);

-- Location: LCCOMB_X19_Y22_N24
\mips_cpu|dp|srcbmux|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux26~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(131))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux26~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(131),
	datad => \mips_cpu|dp|fwsrcbmux|Mux26~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux26~0_combout\);

-- Location: LCCOMB_X19_Y22_N6
\mips_cpu|dp|srcbmux|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux26~1_combout\ = (\mips_cpu|dp|srcbmux|Mux26~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(35)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(35),
	datad => \mips_cpu|dp|srcbmux|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux26~1_combout\);

-- Location: LCCOMB_X19_Y22_N18
\mips_cpu|dp|alu|iadder32|bit5|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux26~1_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux26~1_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux26~1_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux26~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux26~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\);

-- Location: LCCOMB_X19_Y22_N4
\mips_cpu|dp|alu|iadder32|bit6|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux25~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux25~1_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux25~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux25~1_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux25~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\);

-- Location: LCCOMB_X20_Y22_N14
\mips_cpu|dp|alu|iadder32|bit7|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux24~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\) # (\mips_cpu|dp|srcbmux|Mux24~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux24~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\ & (\mips_cpu|dp|srcbmux|Mux24~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux24~1_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux24~1_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\);

-- Location: LCCOMB_X20_Y22_N24
\mips_cpu|dp|srcbmux|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux23~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(134))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux23~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(134),
	datad => \mips_cpu|dp|fwsrcbmux|Mux23~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux23~0_combout\);

-- Location: LCCOMB_X20_Y22_N4
\mips_cpu|dp|srcbmux|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux23~1_combout\ = (\mips_cpu|dp|srcbmux|Mux23~0_combout\) # ((\mips_cpu|dp|id_ex|q\(38) & \mips_cpu|dp|srcbmux|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux23~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(38),
	datad => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux23~1_combout\);

-- Location: LCCOMB_X21_Y19_N26
\mips_cpu|dp|rf|Mux55~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(8))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(8),
	datad => \mips_cpu|dp|rf|R15\(8),
	combout => \mips_cpu|dp|rf|Mux55~17_combout\);

-- Location: LCCOMB_X20_Y16_N0
\mips_cpu|dp|rf|Mux55~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~18_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux55~17_combout\ & ((\mips_cpu|dp|rf|R14\(8)))) # (!\mips_cpu|dp|rf|Mux55~17_combout\ & (\mips_cpu|dp|rf|R12\(8))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R12\(8),
	datac => \mips_cpu|dp|rf|R14\(8),
	datad => \mips_cpu|dp|rf|Mux55~17_combout\,
	combout => \mips_cpu|dp|rf|Mux55~18_combout\);

-- Location: LCCOMB_X22_Y14_N22
\mips_cpu|dp|rf|Mux55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(8)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(8),
	datad => \mips_cpu|dp|rf|R8\(8),
	combout => \mips_cpu|dp|rf|Mux55~0_combout\);

-- Location: LCCOMB_X21_Y14_N28
\mips_cpu|dp|rf|Mux55~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~1_combout\ = (\mips_cpu|dp|rf|Mux55~0_combout\ & (((\mips_cpu|dp|rf|R10\(8))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\))) # (!\mips_cpu|dp|rf|Mux55~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R11\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(8),
	datad => \mips_cpu|dp|rf|R11\(8),
	combout => \mips_cpu|dp|rf|Mux55~1_combout\);

-- Location: LCCOMB_X17_Y25_N14
\mips_cpu|dp|rf|Mux55~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\) # ((\mips_cpu|dp|rf|R26\(8))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|R18\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(8),
	datad => \mips_cpu|dp|rf|R26\(8),
	combout => \mips_cpu|dp|rf|Mux55~9_combout\);

-- Location: LCCOMB_X21_Y25_N14
\mips_cpu|dp|rf|Mux55~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux55~9_combout\ & ((\mips_cpu|dp|rf|R30\(8)))) # (!\mips_cpu|dp|rf|Mux55~9_combout\ & (\mips_cpu|dp|rf|R22\(8))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(8),
	datac => \mips_cpu|dp|rf|R30\(8),
	datad => \mips_cpu|dp|rf|Mux55~9_combout\,
	combout => \mips_cpu|dp|rf|Mux55~10_combout\);

-- Location: LCCOMB_X27_Y22_N22
\mips_cpu|dp|rf|Mux55~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(8))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(8),
	datad => \mips_cpu|dp|rf|R16\(8),
	combout => \mips_cpu|dp|rf|Mux55~2_combout\);

-- Location: LCCOMB_X28_Y22_N28
\mips_cpu|dp|rf|Mux55~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux55~2_combout\ & ((\mips_cpu|dp|rf|R28\(8)))) # (!\mips_cpu|dp|rf|Mux55~2_combout\ & (\mips_cpu|dp|rf|R24\(8))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux55~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux55~2_combout\,
	datac => \mips_cpu|dp|rf|R24\(8),
	datad => \mips_cpu|dp|rf|R28\(8),
	combout => \mips_cpu|dp|rf|Mux55~3_combout\);

-- Location: LCCOMB_X21_Y17_N6
\mips_cpu|dp|rf|Mux55~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(8))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(8),
	datad => \mips_cpu|dp|rf|R21\(8),
	combout => \mips_cpu|dp|rf|Mux55~6_combout\);

-- Location: LCCOMB_X22_Y17_N10
\mips_cpu|dp|rf|Mux55~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux55~6_combout\ & (\mips_cpu|dp|rf|R29\(8))) # (!\mips_cpu|dp|rf|Mux55~6_combout\ & ((\mips_cpu|dp|rf|R25\(8)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|Mux55~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|Mux55~6_combout\,
	datac => \mips_cpu|dp|rf|R29\(8),
	datad => \mips_cpu|dp|rf|R25\(8),
	combout => \mips_cpu|dp|rf|Mux55~7_combout\);

-- Location: LCCOMB_X27_Y18_N22
\mips_cpu|dp|rf|Mux55~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(8)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(8),
	datad => \mips_cpu|dp|rf|R27\(8),
	combout => \mips_cpu|dp|rf|Mux55~4_combout\);

-- Location: LCCOMB_X28_Y18_N22
\mips_cpu|dp|rf|Mux55~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux55~4_combout\ & ((\mips_cpu|dp|rf|R31\(8)))) # (!\mips_cpu|dp|rf|Mux55~4_combout\ & (\mips_cpu|dp|rf|R23\(8))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R23\(8),
	datac => \mips_cpu|dp|rf|R31\(8),
	datad => \mips_cpu|dp|rf|Mux55~4_combout\,
	combout => \mips_cpu|dp|rf|Mux55~5_combout\);

-- Location: LCCOMB_X21_Y23_N16
\mips_cpu|dp|rf|Mux55~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~8_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\) # (\mips_cpu|dp|rf|Mux55~5_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux55~7_combout\ & 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|Mux55~7_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux55~5_combout\,
	combout => \mips_cpu|dp|rf|Mux55~8_combout\);

-- Location: LCCOMB_X21_Y23_N10
\mips_cpu|dp|rf|Mux55~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux55~8_combout\ & (\mips_cpu|dp|rf|Mux55~10_combout\)) # (!\mips_cpu|dp|rf|Mux55~8_combout\ & ((\mips_cpu|dp|rf|Mux55~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux55~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~10_combout\,
	datab => \mips_cpu|dp|rf|Mux55~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux55~8_combout\,
	combout => \mips_cpu|dp|rf|Mux55~11_combout\);

-- Location: LCCOMB_X27_Y24_N30
\mips_cpu|dp|rf|Mux55~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(8)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(8) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(8),
	datac => \mips_cpu|dp|rf|R5\(8),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux55~12_combout\);

-- Location: LCCOMB_X28_Y25_N16
\mips_cpu|dp|rf|Mux55~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~13_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux55~12_combout\ & ((\mips_cpu|dp|rf|R6\(8)))) # (!\mips_cpu|dp|rf|Mux55~12_combout\ & (\mips_cpu|dp|rf|R4\(8))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(8),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(8),
	datad => \mips_cpu|dp|rf|Mux55~12_combout\,
	combout => \mips_cpu|dp|rf|Mux55~13_combout\);

-- Location: LCCOMB_X23_Y24_N0
\mips_cpu|dp|rf|Mux55~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux55~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(8),
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|Mux55~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux55~14_combout\);

-- Location: LCCOMB_X22_Y25_N12
\mips_cpu|dp|rf|Mux55~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux55~14_combout\ & (\mips_cpu|dp|rf|R3\(8))) # (!\mips_cpu|dp|rf|Mux55~14_combout\ & ((\mips_cpu|dp|rf|R2\(8)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R3\(8),
	datac => \mips_cpu|dp|rf|R2\(8),
	datad => \mips_cpu|dp|rf|Mux55~14_combout\,
	combout => \mips_cpu|dp|rf|Mux55~15_combout\);

-- Location: LCCOMB_X21_Y23_N20
\mips_cpu|dp|rf|Mux55~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux55~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux55~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datad => \mips_cpu|dp|rf|Mux55~15_combout\,
	combout => \mips_cpu|dp|rf|Mux55~16_combout\);

-- Location: LCCOMB_X20_Y16_N18
\mips_cpu|dp|rf|Mux55~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux55~16_combout\ & (\mips_cpu|dp|rf|Mux55~18_combout\)) # (!\mips_cpu|dp|rf|Mux55~16_combout\ & ((\mips_cpu|dp|rf|Mux55~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~18_combout\,
	datab => \mips_cpu|dp|rf|Mux55~1_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datad => \mips_cpu|dp|rf|Mux55~16_combout\,
	combout => \mips_cpu|dp|rf|Mux55~19_combout\);

-- Location: LCCOMB_X20_Y16_N16
\mips_cpu|dp|rf|Mux55~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~20_combout\ = (\mips_cpu|dp|rf|Mux55~19_combout\ & !\mips_cpu|dp|id_ex|q[96]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux55~19_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	combout => \mips_cpu|dp|rf|Mux55~20_combout\);

-- Location: FF_X20_Y16_N17
\mips_cpu|dp|id_ex|q[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux55~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(102));

-- Location: LCCOMB_X20_Y16_N10
\mips_cpu|dp|fwsrcamux|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux23~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(102)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(48))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(102)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(48),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(102),
	combout => \mips_cpu|dp|fwsrcamux|Mux23~0_combout\);

-- Location: LCCOMB_X20_Y22_N0
\mips_cpu|dp|fwsrcamux|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux23~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[8]~26_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|resmux|y[8]~26_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux23~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux23~1_combout\);

-- Location: LCCOMB_X20_Y22_N2
\mips_cpu|dp|alu|iadder32|bit8|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux23~1_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux23~1_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux23~1_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux23~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux23~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\);

-- Location: LCCOMB_X16_Y20_N16
\mips_cpu|dp|srcbmux|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux22~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(135))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(135),
	datad => \mips_cpu|dp|fwsrcbmux|Mux22~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux22~0_combout\);

-- Location: LCCOMB_X16_Y20_N24
\mips_cpu|dp|srcbmux|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux22~1_combout\ = (\mips_cpu|dp|srcbmux|Mux22~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(39),
	datad => \mips_cpu|dp|srcbmux|Mux22~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux22~1_combout\);

-- Location: LCCOMB_X17_Y20_N0
\mips_cpu|dp|alu|iadder32|bit9|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit9|sum~combout\ = \mips_cpu|dp|fwsrcamux|Mux22~1_combout\ $ (\mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux22~1_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux22~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit9|sum~combout\);

-- Location: LCCOMB_X17_Y20_N2
\mips_cpu|dp|alu|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (((\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- \mips_cpu|dp|alu|iadder32|bit9|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit9|sum~combout\,
	combout => \mips_cpu|dp|alu|Mux22~0_combout\);

-- Location: LCCOMB_X17_Y20_N20
\mips_cpu|dp|alu|Mux22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~combout\ = (\mips_cpu|dp|fwsrcamux|Mux22~1_combout\ & ((\mips_cpu|dp|alu|Mux22~0_combout\) # ((\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux22~1_combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux22~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux22~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux22~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux22~1_combout\,
	datab => \mips_cpu|dp|alu|Mux22~0_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux22~1_combout\,
	combout => \mips_cpu|dp|alu|Mux22~combout\);

-- Location: FF_X17_Y20_N21
\mips_cpu|dp|ex_mem|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux22~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(49));

-- Location: FF_X15_Y18_N23
\mips_cpu|dp|mem_wb|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[57]~16_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(57));

-- Location: LCCOMB_X15_Y18_N24
\mips_cpu|dp|mem_wb|q[25]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[25]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(58),
	combout => \mips_cpu|dp|mem_wb|q[25]~feeder_combout\);

-- Location: FF_X15_Y18_N25
\mips_cpu|dp|mem_wb|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[25]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(25));

-- Location: LCCOMB_X15_Y18_N2
\mips_cpu|dp|resmux|y[18]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[18]~16_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(57))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(57),
	datab => \mips_cpu|dp|mem_wb|q\(25),
	datac => \mips_cpu|dp|mem_wb|q\(1),
	combout => \mips_cpu|dp|resmux|y[18]~16_combout\);

-- Location: LCCOMB_X21_Y15_N18
\mips_cpu|dp|rf|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(18))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R9\(18),
	datac => \mips_cpu|dp|rf|R8\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux13~2_combout\);

-- Location: LCCOMB_X21_Y18_N18
\mips_cpu|dp|rf|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~3_combout\ = (\mips_cpu|dp|rf|Mux13~2_combout\ & (((\mips_cpu|dp|rf|R11\(18))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux13~2_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R11\(18),
	datad => \mips_cpu|dp|rf|R10\(18),
	combout => \mips_cpu|dp|rf|Mux13~3_combout\);

-- Location: LCCOMB_X21_Y18_N12
\mips_cpu|dp|rf|Mux13~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R14\(18))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R12\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R14\(18),
	datac => \mips_cpu|dp|rf|R12\(18),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux13~19_combout\);

-- Location: LCCOMB_X21_Y24_N30
\mips_cpu|dp|rf|Mux13~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~20_combout\ = (\mips_cpu|dp|rf|Mux13~19_combout\ & (((\mips_cpu|dp|rf|R15\(18)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux13~19_combout\ & (\mips_cpu|dp|rf|R13\(18) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(18),
	datab => \mips_cpu|dp|rf|Mux13~19_combout\,
	datac => \mips_cpu|dp|rf|R15\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux13~20_combout\);

-- Location: LCCOMB_X29_Y24_N14
\mips_cpu|dp|rf|Mux13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R22\(18))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R18\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R22\(18),
	datac => \mips_cpu|dp|rf|R18\(18),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux13~6_combout\);

-- Location: LCCOMB_X29_Y25_N30
\mips_cpu|dp|rf|Mux13~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~7_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux13~6_combout\ & ((\mips_cpu|dp|rf|R30\(18)))) # (!\mips_cpu|dp|rf|Mux13~6_combout\ & (\mips_cpu|dp|rf|R26\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R26\(18),
	datac => \mips_cpu|dp|rf|R30\(18),
	datad => \mips_cpu|dp|rf|Mux13~6_combout\,
	combout => \mips_cpu|dp|rf|Mux13~7_combout\);

-- Location: LCCOMB_X27_Y19_N14
\mips_cpu|dp|rf|Mux13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(18)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(18) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(18),
	datac => \mips_cpu|dp|rf|R16\(18),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux13~8_combout\);

-- Location: LCCOMB_X28_Y19_N26
\mips_cpu|dp|rf|Mux13~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~9_combout\ = (\mips_cpu|dp|rf|Mux13~8_combout\ & (((\mips_cpu|dp|rf|R28\(18))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux13~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(18),
	datad => \mips_cpu|dp|rf|R20\(18),
	combout => \mips_cpu|dp|rf|Mux13~9_combout\);

-- Location: LCCOMB_X21_Y24_N6
\mips_cpu|dp|rf|Mux13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~10_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux13~7_combout\)) # (!\mips_cpu|dp|if_id|q\(17) & 
-- ((\mips_cpu|dp|rf|Mux13~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~7_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|rf|Mux13~9_combout\,
	combout => \mips_cpu|dp|rf|Mux13~10_combout\);

-- Location: LCCOMB_X21_Y20_N28
\mips_cpu|dp|rf|Mux13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(18),
	datad => \mips_cpu|dp|rf|R17\(18),
	combout => \mips_cpu|dp|rf|Mux13~4_combout\);

-- Location: LCCOMB_X22_Y20_N12
\mips_cpu|dp|rf|Mux13~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux13~4_combout\ & (\mips_cpu|dp|rf|R29\(18))) # (!\mips_cpu|dp|rf|Mux13~4_combout\ & ((\mips_cpu|dp|rf|R21\(18)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(18),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(18),
	datad => \mips_cpu|dp|rf|Mux13~4_combout\,
	combout => \mips_cpu|dp|rf|Mux13~5_combout\);

-- Location: LCCOMB_X19_Y20_N10
\mips_cpu|dp|rf|Mux13~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(18)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R19\(18),
	datad => \mips_cpu|dp|rf|R23\(18),
	combout => \mips_cpu|dp|rf|Mux13~11_combout\);

-- Location: LCCOMB_X17_Y15_N22
\mips_cpu|dp|rf|Mux13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~12_combout\ = (\mips_cpu|dp|rf|Mux13~11_combout\ & (((\mips_cpu|dp|rf|R31\(18)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux13~11_combout\ & (\mips_cpu|dp|rf|R27\(18) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(18),
	datab => \mips_cpu|dp|rf|Mux13~11_combout\,
	datac => \mips_cpu|dp|rf|R31\(18),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux13~12_combout\);

-- Location: LCCOMB_X21_Y24_N8
\mips_cpu|dp|rf|Mux13~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~13_combout\ = (\mips_cpu|dp|rf|Mux13~10_combout\ & (((\mips_cpu|dp|rf|Mux13~12_combout\) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux13~10_combout\ & (\mips_cpu|dp|rf|Mux13~5_combout\ & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~10_combout\,
	datab => \mips_cpu|dp|rf|Mux13~5_combout\,
	datac => \mips_cpu|dp|rf|Mux13~12_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux13~13_combout\);

-- Location: LCCOMB_X24_Y26_N18
\mips_cpu|dp|rf|Mux13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(18)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R4\(18) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R6\(18),
	datac => \mips_cpu|dp|rf|R4\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux13~14_combout\);

-- Location: LCCOMB_X23_Y26_N2
\mips_cpu|dp|rf|Mux13~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~15_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux13~14_combout\ & (\mips_cpu|dp|rf|R7\(18))) # (!\mips_cpu|dp|rf|Mux13~14_combout\ & ((\mips_cpu|dp|rf|R5\(18)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux13~14_combout\,
	datac => \mips_cpu|dp|rf|R7\(18),
	datad => \mips_cpu|dp|rf|R5\(18),
	combout => \mips_cpu|dp|rf|Mux13~15_combout\);

-- Location: LCCOMB_X24_Y24_N20
\mips_cpu|dp|rf|Mux13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux13~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(18),
	datad => \mips_cpu|dp|rf|Mux13~15_combout\,
	combout => \mips_cpu|dp|rf|Mux13~16_combout\);

-- Location: LCCOMB_X24_Y24_N30
\mips_cpu|dp|rf|Mux13~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux13~16_combout\ & (\mips_cpu|dp|rf|R3\(18))) # (!\mips_cpu|dp|rf|Mux13~16_combout\ & ((\mips_cpu|dp|rf|R2\(18)))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux13~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(18),
	datad => \mips_cpu|dp|rf|R2\(18),
	combout => \mips_cpu|dp|rf|Mux13~17_combout\);

-- Location: LCCOMB_X21_Y24_N2
\mips_cpu|dp|rf|Mux13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux13~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux13~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux13~17_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux13~18_combout\);

-- Location: LCCOMB_X21_Y24_N24
\mips_cpu|dp|rf|Mux13~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux13~18_combout\ & ((\mips_cpu|dp|rf|Mux13~20_combout\))) # (!\mips_cpu|dp|rf|Mux13~18_combout\ & (\mips_cpu|dp|rf|Mux13~3_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux13~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux13~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux13~20_combout\,
	datad => \mips_cpu|dp|rf|Mux13~18_combout\,
	combout => \mips_cpu|dp|rf|Mux13~21_combout\);

-- Location: LCCOMB_X21_Y24_N0
\mips_cpu|dp|rf|Mux13~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~22_combout\ = (\mips_cpu|dp|rf|Mux13~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|rf|Mux13~21_combout\,
	combout => \mips_cpu|dp|rf|Mux13~22_combout\);

-- Location: FF_X21_Y24_N1
\mips_cpu|dp|id_ex|q[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux13~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(80));

-- Location: LCCOMB_X16_Y18_N2
\mips_cpu|dp|fwsrcbmux|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux13~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(58)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(80),
	datab => \mips_cpu|dp|ex_mem|q\(58),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y18_N28
\mips_cpu|dp|fwsrcbmux|Mux13~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux13~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[18]~16_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[18]~16_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux13~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux13~1_combout\);

-- Location: FF_X16_Y18_N29
\mips_cpu|dp|ex_mem|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux13~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(26));

-- Location: FF_X19_Y21_N11
\mips_cpu|dp|if_id|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(18));

-- Location: FF_X22_Y19_N19
\mips_cpu|dp|rf|R12[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(6));

-- Location: FF_X23_Y23_N31
\mips_cpu|dp|rf|R13[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(6));

-- Location: LCCOMB_X22_Y19_N18
\mips_cpu|dp|rf|Mux25~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(6))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(6),
	datad => \mips_cpu|dp|rf|R13\(6),
	combout => \mips_cpu|dp|rf|Mux25~19_combout\);

-- Location: FF_X22_Y16_N15
\mips_cpu|dp|rf|R14[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(6));

-- Location: FF_X22_Y16_N25
\mips_cpu|dp|rf|R15[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(6));

-- Location: LCCOMB_X22_Y16_N24
\mips_cpu|dp|rf|Mux25~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~20_combout\ = (\mips_cpu|dp|rf|Mux25~19_combout\ & (((\mips_cpu|dp|rf|R15\(6)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux25~19_combout\ & (\mips_cpu|dp|rf|R14\(6) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~19_combout\,
	datab => \mips_cpu|dp|rf|R14\(6),
	datac => \mips_cpu|dp|rf|R15\(6),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux25~20_combout\);

-- Location: FF_X28_Y18_N19
\mips_cpu|dp|rf|R31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(6));

-- Location: FF_X27_Y18_N17
\mips_cpu|dp|rf|R27[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(6));

-- Location: FF_X28_Y18_N17
\mips_cpu|dp|rf|R23[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(6));

-- Location: FF_X27_Y18_N27
\mips_cpu|dp|rf|R19[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(6));

-- Location: LCCOMB_X28_Y18_N16
\mips_cpu|dp|rf|Mux25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(6))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(6),
	datad => \mips_cpu|dp|rf|R19\(6),
	combout => \mips_cpu|dp|rf|Mux25~9_combout\);

-- Location: LCCOMB_X27_Y18_N16
\mips_cpu|dp|rf|Mux25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux25~9_combout\ & (\mips_cpu|dp|rf|R31\(6))) # (!\mips_cpu|dp|rf|Mux25~9_combout\ & ((\mips_cpu|dp|rf|R27\(6)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(6),
	datac => \mips_cpu|dp|rf|R27\(6),
	datad => \mips_cpu|dp|rf|Mux25~9_combout\,
	combout => \mips_cpu|dp|rf|Mux25~10_combout\);

-- Location: FF_X21_Y25_N17
\mips_cpu|dp|rf|R30[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(6));

-- Location: FF_X22_Y25_N31
\mips_cpu|dp|rf|R26[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(6));

-- Location: FF_X17_Y25_N25
\mips_cpu|dp|rf|R22[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(6));

-- Location: FF_X17_Y25_N11
\mips_cpu|dp|rf|R18[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(6));

-- Location: LCCOMB_X17_Y25_N24
\mips_cpu|dp|rf|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19)) # ((\mips_cpu|dp|rf|R22\(6))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R18\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(6),
	datad => \mips_cpu|dp|rf|R18\(6),
	combout => \mips_cpu|dp|rf|Mux25~2_combout\);

-- Location: LCCOMB_X22_Y25_N30
\mips_cpu|dp|rf|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux25~2_combout\ & (\mips_cpu|dp|rf|R30\(6))) # (!\mips_cpu|dp|rf|Mux25~2_combout\ & ((\mips_cpu|dp|rf|R26\(6)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(6),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R26\(6),
	datad => \mips_cpu|dp|rf|Mux25~2_combout\,
	combout => \mips_cpu|dp|rf|Mux25~3_combout\);

-- Location: FF_X28_Y22_N15
\mips_cpu|dp|rf|R16[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(6));

-- Location: FF_X28_Y22_N13
\mips_cpu|dp|rf|R24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(6));

-- Location: LCCOMB_X28_Y22_N14
\mips_cpu|dp|rf|Mux25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(6))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(6),
	datad => \mips_cpu|dp|rf|R24\(6),
	combout => \mips_cpu|dp|rf|Mux25~6_combout\);

-- Location: FF_X28_Y23_N31
\mips_cpu|dp|rf|R28[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(6));

-- Location: FF_X28_Y23_N13
\mips_cpu|dp|rf|R20[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(6));

-- Location: LCCOMB_X28_Y23_N30
\mips_cpu|dp|rf|Mux25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~7_combout\ = (\mips_cpu|dp|rf|Mux25~6_combout\ & (((\mips_cpu|dp|rf|R28\(6))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux25~6_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~6_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(6),
	datad => \mips_cpu|dp|rf|R20\(6),
	combout => \mips_cpu|dp|rf|Mux25~7_combout\);

-- Location: FF_X21_Y20_N5
\mips_cpu|dp|rf|R25[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(6));

-- Location: FF_X24_Y20_N11
\mips_cpu|dp|rf|R17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(6));

-- Location: LCCOMB_X21_Y20_N4
\mips_cpu|dp|rf|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(6))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(6),
	datad => \mips_cpu|dp|rf|R17\(6),
	combout => \mips_cpu|dp|rf|Mux25~4_combout\);

-- Location: FF_X24_Y20_N25
\mips_cpu|dp|rf|R21[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(6));

-- Location: FF_X21_Y20_N23
\mips_cpu|dp|rf|R29[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(6));

-- Location: LCCOMB_X24_Y20_N24
\mips_cpu|dp|rf|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~5_combout\ = (\mips_cpu|dp|rf|Mux25~4_combout\ & (((\mips_cpu|dp|rf|R29\(6))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux25~4_combout\ & (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R21\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~4_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(6),
	datad => \mips_cpu|dp|rf|R29\(6),
	combout => \mips_cpu|dp|rf|Mux25~5_combout\);

-- Location: LCCOMB_X28_Y24_N12
\mips_cpu|dp|rf|Mux25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux25~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~7_combout\,
	datab => \mips_cpu|dp|rf|Mux25~5_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux25~8_combout\);

-- Location: LCCOMB_X28_Y24_N14
\mips_cpu|dp|rf|Mux25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux25~8_combout\ & (\mips_cpu|dp|rf|Mux25~10_combout\)) # (!\mips_cpu|dp|rf|Mux25~8_combout\ & ((\mips_cpu|dp|rf|Mux25~3_combout\))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~10_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|Mux25~3_combout\,
	datad => \mips_cpu|dp|rf|Mux25~8_combout\,
	combout => \mips_cpu|dp|rf|Mux25~11_combout\);

-- Location: FF_X22_Y15_N27
\mips_cpu|dp|rf|R8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(6));

-- Location: FF_X22_Y15_N1
\mips_cpu|dp|rf|R10[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(6));

-- Location: LCCOMB_X22_Y15_N26
\mips_cpu|dp|rf|Mux25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~12_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(6)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(6),
	datad => \mips_cpu|dp|rf|R10\(6),
	combout => \mips_cpu|dp|rf|Mux25~12_combout\);

-- Location: FF_X21_Y16_N13
\mips_cpu|dp|rf|R11[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(6));

-- Location: FF_X22_Y14_N17
\mips_cpu|dp|rf|R9[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(6));

-- Location: LCCOMB_X21_Y16_N12
\mips_cpu|dp|rf|Mux25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux25~12_combout\ & (\mips_cpu|dp|rf|R11\(6))) # (!\mips_cpu|dp|rf|Mux25~12_combout\ & ((\mips_cpu|dp|rf|R9\(6)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux25~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux25~12_combout\,
	datac => \mips_cpu|dp|rf|R11\(6),
	datad => \mips_cpu|dp|rf|R9\(6),
	combout => \mips_cpu|dp|rf|Mux25~13_combout\);

-- Location: FF_X27_Y24_N3
\mips_cpu|dp|rf|R5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(6));

-- Location: FF_X28_Y24_N19
\mips_cpu|dp|rf|R4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(6));

-- Location: LCCOMB_X28_Y24_N18
\mips_cpu|dp|rf|Mux25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R5\(6))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R4\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(6),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(6),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux25~14_combout\);

-- Location: FF_X27_Y24_N13
\mips_cpu|dp|rf|R7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(6));

-- Location: FF_X28_Y24_N9
\mips_cpu|dp|rf|R6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(6));

-- Location: LCCOMB_X27_Y24_N12
\mips_cpu|dp|rf|Mux25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~15_combout\ = (\mips_cpu|dp|rf|Mux25~14_combout\ & (((\mips_cpu|dp|rf|R7\(6))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux25~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(6),
	datad => \mips_cpu|dp|rf|R6\(6),
	combout => \mips_cpu|dp|rf|Mux25~15_combout\);

-- Location: FF_X23_Y24_N17
\mips_cpu|dp|rf|R3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(6));

-- Location: FF_X23_Y24_N23
\mips_cpu|dp|rf|R1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(6));

-- Location: FF_X22_Y25_N17
\mips_cpu|dp|rf|R2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[6]~28_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(6));

-- Location: LCCOMB_X23_Y24_N22
\mips_cpu|dp|rf|Mux25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\) # ((\mips_cpu|dp|rf|R2\(6))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(6),
	datad => \mips_cpu|dp|rf|R2\(6),
	combout => \mips_cpu|dp|rf|Mux25~16_combout\);

-- Location: LCCOMB_X23_Y24_N16
\mips_cpu|dp|rf|Mux25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux25~16_combout\ & ((\mips_cpu|dp|rf|R3\(6)))) # (!\mips_cpu|dp|rf|Mux25~16_combout\ & (\mips_cpu|dp|rf|Mux25~15_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|rf|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R3\(6),
	datad => \mips_cpu|dp|rf|Mux25~16_combout\,
	combout => \mips_cpu|dp|rf|Mux25~17_combout\);

-- Location: LCCOMB_X23_Y24_N18
\mips_cpu|dp|rf|Mux25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux25~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux25~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux25~17_combout\,
	combout => \mips_cpu|dp|rf|Mux25~18_combout\);

-- Location: LCCOMB_X23_Y24_N28
\mips_cpu|dp|rf|Mux25~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux25~18_combout\ & (\mips_cpu|dp|rf|Mux25~20_combout\)) # (!\mips_cpu|dp|rf|Mux25~18_combout\ & ((\mips_cpu|dp|rf|Mux25~11_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux25~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux25~20_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux25~11_combout\,
	datad => \mips_cpu|dp|rf|Mux25~18_combout\,
	combout => \mips_cpu|dp|rf|Mux25~21_combout\);

-- Location: LCCOMB_X20_Y21_N4
\mips_cpu|dp|rf|Mux25~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~22_combout\ = (\mips_cpu|dp|rf|Mux25~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|if_id|q\(16)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux25~21_combout\,
	combout => \mips_cpu|dp|rf|Mux25~22_combout\);

-- Location: FF_X20_Y21_N5
\mips_cpu|dp|id_ex|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux25~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(68));

-- Location: LCCOMB_X20_Y21_N24
\mips_cpu|dp|fwsrcbmux|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux25~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(46))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(68))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(46),
	datac => \mips_cpu|dp|id_ex|q\(68),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux25~0_combout\);

-- Location: LCCOMB_X20_Y21_N20
\mips_cpu|dp|fwsrcbmux|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux25~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[6]~28_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[6]~28_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux25~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux25~1_combout\);

-- Location: FF_X20_Y21_N21
\mips_cpu|dp|ex_mem|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux25~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(14));

-- Location: LCCOMB_X12_Y21_N4
\uGPIO|HEX3_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~9_combout\ = (\mips_cpu|dp|ex_mem|q\(14)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(14),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~9_combout\);

-- Location: FF_X12_Y21_N5
\Timer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~9_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(6));

-- Location: LCCOMB_X12_Y21_N22
\uGPIO|LEDG_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~7_combout\ = (\mips_cpu|dp|ex_mem|q\(15)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(15),
	datac => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~7_combout\);

-- Location: FF_X12_Y21_N23
\Timer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~7_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(7));

-- Location: LCCOMB_X12_Y21_N28
\Timer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~3_combout\ = (\Timer|CompareR\(6) & (\Timer|CounterR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7))))) # (!\Timer|CompareR\(6) & (!\Timer|CounterR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(6),
	datab => \Timer|CounterR\(7),
	datac => \Timer|CounterR\(6),
	datad => \Timer|CompareR\(7),
	combout => \Timer|Equal0~3_combout\);

-- Location: LCCOMB_X12_Y20_N20
\uGPIO|LEDG_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~0_combout\ = (\mips_cpu|dp|ex_mem|q\(8)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|ex_mem|q\(8),
	combout => \uGPIO|LEDG_R~0_combout\);

-- Location: FF_X12_Y20_N21
\Timer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~0_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(0));

-- Location: LCCOMB_X12_Y19_N28
\Timer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~0_combout\ = (\Timer|CompareR\(1) & (\Timer|CounterR\(1) & (\Timer|CounterR\(0) $ (!\Timer|CompareR\(0))))) # (!\Timer|CompareR\(1) & (!\Timer|CounterR\(1) & (\Timer|CounterR\(0) $ (!\Timer|CompareR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(1),
	datab => \Timer|CounterR\(1),
	datac => \Timer|CounterR\(0),
	datad => \Timer|CompareR\(0),
	combout => \Timer|Equal0~0_combout\);

-- Location: LCCOMB_X12_Y20_N12
\uGPIO|LEDG_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~4_combout\ = (\mips_cpu|dp|ex_mem|q\(11)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(11),
	combout => \uGPIO|LEDG_R~4_combout\);

-- Location: FF_X12_Y20_N13
\Timer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~4_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(3));

-- Location: LCCOMB_X12_Y21_N18
\Timer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~1_combout\ = (\Timer|CompareR\(2) & (\Timer|CounterR\(2) & (\Timer|CounterR\(3) $ (!\Timer|CompareR\(3))))) # (!\Timer|CompareR\(2) & (!\Timer|CounterR\(2) & (\Timer|CounterR\(3) $ (!\Timer|CompareR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(2),
	datab => \Timer|CounterR\(2),
	datac => \Timer|CounterR\(3),
	datad => \Timer|CompareR\(3),
	combout => \Timer|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y19_N28
\Timer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~2_combout\ = (\Timer|CounterR\(5) & (\Timer|CompareR\(5) & (\Timer|CounterR\(4) $ (!\Timer|CompareR\(4))))) # (!\Timer|CounterR\(5) & (!\Timer|CompareR\(5) & (\Timer|CounterR\(4) $ (!\Timer|CompareR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datab => \Timer|CounterR\(4),
	datac => \Timer|CompareR\(5),
	datad => \Timer|CompareR\(4),
	combout => \Timer|Equal0~2_combout\);

-- Location: LCCOMB_X12_Y19_N22
\Timer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~4_combout\ = (\Timer|Equal0~3_combout\ & (\Timer|Equal0~0_combout\ & (\Timer|Equal0~1_combout\ & \Timer|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~3_combout\,
	datab => \Timer|Equal0~0_combout\,
	datac => \Timer|Equal0~1_combout\,
	datad => \Timer|Equal0~2_combout\,
	combout => \Timer|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y18_N12
\Timer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~10_combout\ = (\Timer|CompareR\(16) & (\Timer|CounterR\(16) & (\Timer|CounterR\(17) $ (!\Timer|CompareR\(17))))) # (!\Timer|CompareR\(16) & (!\Timer|CounterR\(16) & (\Timer|CounterR\(17) $ (!\Timer|CompareR\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(16),
	datab => \Timer|CounterR\(16),
	datac => \Timer|CounterR\(17),
	datad => \Timer|CompareR\(17),
	combout => \Timer|Equal0~10_combout\);

-- Location: LCCOMB_X12_Y18_N26
\Timer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~13_combout\ = (\Timer|CounterR\(23) & (\Timer|CompareR\(23) & (\Timer|CounterR\(22) $ (!\Timer|CompareR\(22))))) # (!\Timer|CounterR\(23) & (!\Timer|CompareR\(23) & (\Timer|CounterR\(22) $ (!\Timer|CompareR\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(23),
	datab => \Timer|CompareR\(23),
	datac => \Timer|CounterR\(22),
	datad => \Timer|CompareR\(22),
	combout => \Timer|Equal0~13_combout\);

-- Location: LCCOMB_X15_Y18_N30
\Timer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~11_combout\ = (\Timer|CompareR\(18) & (\Timer|CounterR\(18) & (\Timer|CounterR\(19) $ (!\Timer|CompareR\(19))))) # (!\Timer|CompareR\(18) & (!\Timer|CounterR\(18) & (\Timer|CounterR\(19) $ (!\Timer|CompareR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \Timer|CounterR\(18),
	datac => \Timer|CounterR\(19),
	datad => \Timer|CompareR\(19),
	combout => \Timer|Equal0~11_combout\);

-- Location: LCCOMB_X15_Y18_N0
\Timer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~12_combout\ = (\Timer|CounterR\(21) & (\Timer|CompareR\(21) & (\Timer|CounterR\(20) $ (!\Timer|CompareR\(20))))) # (!\Timer|CounterR\(21) & (!\Timer|CompareR\(21) & (\Timer|CounterR\(20) $ (!\Timer|CompareR\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(21),
	datab => \Timer|CounterR\(20),
	datac => \Timer|CompareR\(20),
	datad => \Timer|CompareR\(21),
	combout => \Timer|Equal0~12_combout\);

-- Location: LCCOMB_X15_Y18_N10
\Timer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~14_combout\ = (\Timer|Equal0~10_combout\ & (\Timer|Equal0~13_combout\ & (\Timer|Equal0~11_combout\ & \Timer|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~10_combout\,
	datab => \Timer|Equal0~13_combout\,
	datac => \Timer|Equal0~11_combout\,
	datad => \Timer|Equal0~12_combout\,
	combout => \Timer|Equal0~14_combout\);

-- Location: LCCOMB_X14_Y19_N14
\Timer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~5_combout\ = (\Timer|CounterR\(8) & (\Timer|CompareR\(8) & (\Timer|CompareR\(9) $ (!\Timer|CounterR\(9))))) # (!\Timer|CounterR\(8) & (!\Timer|CompareR\(8) & (\Timer|CompareR\(9) $ (!\Timer|CounterR\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(8),
	datab => \Timer|CompareR\(8),
	datac => \Timer|CompareR\(9),
	datad => \Timer|CounterR\(9),
	combout => \Timer|Equal0~5_combout\);

-- Location: LCCOMB_X15_Y19_N20
\Timer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~17_combout\ = (\mips_cpu|dp|ex_mem|q\(23)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(23),
	combout => \Timer|CompareR~17_combout\);

-- Location: FF_X15_Y19_N21
\Timer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~17_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(15));

-- Location: LCCOMB_X15_Y19_N28
\Timer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~8_combout\ = (\Timer|CompareR\(14) & (\Timer|CounterR\(14) & (\Timer|CounterR\(15) $ (!\Timer|CompareR\(15))))) # (!\Timer|CompareR\(14) & (!\Timer|CounterR\(14) & (\Timer|CounterR\(15) $ (!\Timer|CompareR\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(14),
	datab => \Timer|CounterR\(15),
	datac => \Timer|CounterR\(14),
	datad => \Timer|CompareR\(15),
	combout => \Timer|Equal0~8_combout\);

-- Location: LCCOMB_X15_Y19_N26
\Timer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~7_combout\ = (\Timer|CompareR\(13) & (\Timer|CounterR\(13) & (\Timer|CompareR\(12) $ (!\Timer|CounterR\(12))))) # (!\Timer|CompareR\(13) & (!\Timer|CounterR\(13) & (\Timer|CompareR\(12) $ (!\Timer|CounterR\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(13),
	datab => \Timer|CounterR\(13),
	datac => \Timer|CompareR\(12),
	datad => \Timer|CounterR\(12),
	combout => \Timer|Equal0~7_combout\);

-- Location: LCCOMB_X15_Y19_N22
\Timer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~22_combout\ = (\mips_cpu|dp|ex_mem|q\(18)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(18),
	combout => \Timer|CompareR~22_combout\);

-- Location: FF_X15_Y19_N23
\Timer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~22_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(10));

-- Location: LCCOMB_X15_Y19_N4
\Timer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~21_combout\ = (\mips_cpu|dp|ex_mem|q\(19)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(19),
	combout => \Timer|CompareR~21_combout\);

-- Location: FF_X15_Y19_N5
\Timer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~21_combout\,
	ena => \Timer|CompareR[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(11));

-- Location: LCCOMB_X15_Y19_N0
\Timer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~6_combout\ = (\Timer|CompareR\(10) & (\Timer|CounterR\(10) & (\Timer|CounterR\(11) $ (!\Timer|CompareR\(11))))) # (!\Timer|CompareR\(10) & (!\Timer|CounterR\(10) & (\Timer|CounterR\(11) $ (!\Timer|CompareR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(10),
	datab => \Timer|CounterR\(11),
	datac => \Timer|CompareR\(11),
	datad => \Timer|CounterR\(10),
	combout => \Timer|Equal0~6_combout\);

-- Location: LCCOMB_X15_Y19_N14
\Timer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~9_combout\ = (\Timer|Equal0~5_combout\ & (\Timer|Equal0~8_combout\ & (\Timer|Equal0~7_combout\ & \Timer|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~5_combout\,
	datab => \Timer|Equal0~8_combout\,
	datac => \Timer|Equal0~7_combout\,
	datad => \Timer|Equal0~6_combout\,
	combout => \Timer|Equal0~9_combout\);

-- Location: LCCOMB_X12_Y18_N12
\Timer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~17_combout\ = (\Timer|CounterR\(28) & (\Timer|CompareR\(28) & (\Timer|CompareR\(29) $ (!\Timer|CounterR\(29))))) # (!\Timer|CounterR\(28) & (!\Timer|CompareR\(28) & (\Timer|CompareR\(29) $ (!\Timer|CounterR\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(28),
	datab => \Timer|CompareR\(29),
	datac => \Timer|CounterR\(29),
	datad => \Timer|CompareR\(28),
	combout => \Timer|Equal0~17_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Timer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~16_combout\ = (\Timer|CompareR\(27) & (\Timer|CounterR\(27) & (\Timer|CounterR\(26) $ (!\Timer|CompareR\(26))))) # (!\Timer|CompareR\(27) & (!\Timer|CounterR\(27) & (\Timer|CounterR\(26) $ (!\Timer|CompareR\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(27),
	datab => \Timer|CounterR\(27),
	datac => \Timer|CounterR\(26),
	datad => \Timer|CompareR\(26),
	combout => \Timer|Equal0~16_combout\);

-- Location: LCCOMB_X14_Y18_N12
\Timer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~15_combout\ = (\Timer|CompareR\(24) & (\Timer|CounterR\(24) & (\Timer|CounterR\(25) $ (!\Timer|CompareR\(25))))) # (!\Timer|CompareR\(24) & (!\Timer|CounterR\(24) & (\Timer|CounterR\(25) $ (!\Timer|CompareR\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(24),
	datab => \Timer|CounterR\(25),
	datac => \Timer|CompareR\(25),
	datad => \Timer|CounterR\(24),
	combout => \Timer|Equal0~15_combout\);

-- Location: LCCOMB_X12_Y18_N14
\Timer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~18_combout\ = (\Timer|CounterR\(31) & (\Timer|CompareR\(31) & (\Timer|CounterR\(30) $ (!\Timer|CompareR\(30))))) # (!\Timer|CounterR\(31) & (!\Timer|CompareR\(31) & (\Timer|CounterR\(30) $ (!\Timer|CompareR\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	datab => \Timer|CounterR\(30),
	datac => \Timer|CompareR\(30),
	datad => \Timer|CompareR\(31),
	combout => \Timer|Equal0~18_combout\);

-- Location: LCCOMB_X12_Y19_N24
\Timer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~19_combout\ = (\Timer|Equal0~17_combout\ & (\Timer|Equal0~16_combout\ & (\Timer|Equal0~15_combout\ & \Timer|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~17_combout\,
	datab => \Timer|Equal0~16_combout\,
	datac => \Timer|Equal0~15_combout\,
	datad => \Timer|Equal0~18_combout\,
	combout => \Timer|Equal0~19_combout\);

-- Location: LCCOMB_X12_Y19_N2
\Timer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~20_combout\ = (\Timer|Equal0~4_combout\ & (\Timer|Equal0~14_combout\ & (\Timer|Equal0~9_combout\ & \Timer|Equal0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~4_combout\,
	datab => \Timer|Equal0~14_combout\,
	datac => \Timer|Equal0~9_combout\,
	datad => \Timer|Equal0~19_combout\,
	combout => \Timer|Equal0~20_combout\);

-- Location: LCCOMB_X14_Y16_N10
\Timer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal3~0_combout\ = (!\mips_cpu|dp|ex_mem|q\(48) & (\Timer|Equal2~0_combout\ & (\mips_cpu|dp|ex_mem|q\(49) & \uGPIO|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(48),
	datab => \Timer|Equal2~0_combout\,
	datac => \mips_cpu|dp|ex_mem|q\(49),
	datad => \uGPIO|Equal0~1_combout\,
	combout => \Timer|Equal3~0_combout\);

-- Location: LCCOMB_X12_Y19_N0
\Timer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|StatusR~0_combout\ = (\Timer|Equal0~20_combout\) # ((\Timer|StatusR\(0) & ((!\Timer|Equal3~0_combout\) # (!\mips_cpu|dp|mem_wb|q[40]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[40]~45_combout\,
	datab => \Timer|Equal0~20_combout\,
	datac => \Timer|StatusR\(0),
	datad => \Timer|Equal3~0_combout\,
	combout => \Timer|StatusR~0_combout\);

-- Location: FF_X12_Y19_N1
\Timer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|StatusR\(0));

-- Location: LCCOMB_X12_Y19_N18
\Timer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|always2~0_combout\ = (\Timer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \Timer|StatusR\(0),
	combout => \Timer|always2~0_combout\);

-- Location: FF_X11_Y19_N1
\Timer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[0]~32_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(0));

-- Location: LCCOMB_X11_Y19_N2
\Timer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[1]~34_combout\ = (\Timer|CounterR\(1) & (!\Timer|CounterR[0]~33\)) # (!\Timer|CounterR\(1) & ((\Timer|CounterR[0]~33\) # (GND)))
-- \Timer|CounterR[1]~35\ = CARRY((!\Timer|CounterR[0]~33\) # (!\Timer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(1),
	datad => VCC,
	cin => \Timer|CounterR[0]~33\,
	combout => \Timer|CounterR[1]~34_combout\,
	cout => \Timer|CounterR[1]~35\);

-- Location: FF_X11_Y19_N3
\Timer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[1]~34_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(1));

-- Location: LCCOMB_X11_Y19_N4
\Timer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[2]~36_combout\ = (\Timer|CounterR\(2) & (\Timer|CounterR[1]~35\ $ (GND))) # (!\Timer|CounterR\(2) & (!\Timer|CounterR[1]~35\ & VCC))
-- \Timer|CounterR[2]~37\ = CARRY((\Timer|CounterR\(2) & !\Timer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(2),
	datad => VCC,
	cin => \Timer|CounterR[1]~35\,
	combout => \Timer|CounterR[2]~36_combout\,
	cout => \Timer|CounterR[2]~37\);

-- Location: FF_X11_Y19_N5
\Timer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[2]~36_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(2));

-- Location: LCCOMB_X11_Y19_N6
\Timer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[3]~38_combout\ = (\Timer|CounterR\(3) & (!\Timer|CounterR[2]~37\)) # (!\Timer|CounterR\(3) & ((\Timer|CounterR[2]~37\) # (GND)))
-- \Timer|CounterR[3]~39\ = CARRY((!\Timer|CounterR[2]~37\) # (!\Timer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datad => VCC,
	cin => \Timer|CounterR[2]~37\,
	combout => \Timer|CounterR[3]~38_combout\,
	cout => \Timer|CounterR[3]~39\);

-- Location: FF_X11_Y19_N7
\Timer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[3]~38_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(3));

-- Location: LCCOMB_X11_Y19_N8
\Timer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[4]~40_combout\ = (\Timer|CounterR\(4) & (\Timer|CounterR[3]~39\ $ (GND))) # (!\Timer|CounterR\(4) & (!\Timer|CounterR[3]~39\ & VCC))
-- \Timer|CounterR[4]~41\ = CARRY((\Timer|CounterR\(4) & !\Timer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(4),
	datad => VCC,
	cin => \Timer|CounterR[3]~39\,
	combout => \Timer|CounterR[4]~40_combout\,
	cout => \Timer|CounterR[4]~41\);

-- Location: FF_X11_Y19_N9
\Timer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[4]~40_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(4));

-- Location: LCCOMB_X11_Y19_N10
\Timer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[5]~42_combout\ = (\Timer|CounterR\(5) & (!\Timer|CounterR[4]~41\)) # (!\Timer|CounterR\(5) & ((\Timer|CounterR[4]~41\) # (GND)))
-- \Timer|CounterR[5]~43\ = CARRY((!\Timer|CounterR[4]~41\) # (!\Timer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datad => VCC,
	cin => \Timer|CounterR[4]~41\,
	combout => \Timer|CounterR[5]~42_combout\,
	cout => \Timer|CounterR[5]~43\);

-- Location: FF_X11_Y19_N11
\Timer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[5]~42_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(5));

-- Location: FF_X11_Y19_N13
\Timer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[6]~44_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(6));

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X11_Y22_N12
\uGPIO|sw6|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~36_combout\ = (\SW[6]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw6|c_state~36_combout\);

-- Location: FF_X11_Y22_N13
\uGPIO|sw6|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S0~q\);

-- Location: LCCOMB_X11_Y22_N18
\uGPIO|sw6|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~35_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & !\uGPIO|sw6|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S0~q\,
	combout => \uGPIO|sw6|c_state~35_combout\);

-- Location: FF_X11_Y22_N19
\uGPIO|sw6|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S1~q\);

-- Location: LCCOMB_X11_Y22_N24
\uGPIO|sw6|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~34_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S1~q\,
	combout => \uGPIO|sw6|c_state~34_combout\);

-- Location: FF_X11_Y22_N25
\uGPIO|sw6|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S2~q\);

-- Location: LCCOMB_X11_Y22_N6
\uGPIO|sw6|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~33_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S2~q\,
	combout => \uGPIO|sw6|c_state~33_combout\);

-- Location: FF_X11_Y22_N7
\uGPIO|sw6|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S3~q\);

-- Location: LCCOMB_X11_Y22_N20
\uGPIO|sw6|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~32_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S3~q\,
	combout => \uGPIO|sw6|c_state~32_combout\);

-- Location: FF_X11_Y22_N21
\uGPIO|sw6|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S4~q\);

-- Location: LCCOMB_X11_Y22_N2
\uGPIO|sw6|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~31_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S4~q\,
	combout => \uGPIO|sw6|c_state~31_combout\);

-- Location: FF_X11_Y22_N3
\uGPIO|sw6|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S5~q\);

-- Location: LCCOMB_X11_Y22_N16
\uGPIO|sw6|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~30_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S5~q\,
	combout => \uGPIO|sw6|c_state~30_combout\);

-- Location: FF_X11_Y22_N17
\uGPIO|sw6|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S6~q\);

-- Location: LCCOMB_X11_Y22_N30
\uGPIO|sw6|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~29_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S6~q\,
	combout => \uGPIO|sw6|c_state~29_combout\);

-- Location: FF_X11_Y22_N31
\uGPIO|sw6|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S7~q\);

-- Location: LCCOMB_X11_Y22_N4
\uGPIO|sw6|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~28_combout\ = (\uGPIO|sw6|c_state.S7~q\ & (\SW[6]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S7~q\,
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw6|c_state~28_combout\);

-- Location: FF_X11_Y22_N5
\uGPIO|sw6|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S8~q\);

-- Location: LCCOMB_X11_Y22_N26
\uGPIO|sw6|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~27_combout\ = (\SW[6]~input_o\ & (\uGPIO|sw6|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datac => \uGPIO|sw6|c_state.S8~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw6|c_state~27_combout\);

-- Location: FF_X11_Y22_N27
\uGPIO|sw6|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S9~q\);

-- Location: LCCOMB_X11_Y22_N0
\uGPIO|sw6|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~26_combout\ = (\uGPIO|sw6|c_state.S9~q\ & (\SW[6]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S9~q\,
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw6|c_state~26_combout\);

-- Location: FF_X11_Y22_N1
\uGPIO|sw6|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S10~q\);

-- Location: LCCOMB_X11_Y22_N22
\uGPIO|sw6|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~25_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S10~q\,
	combout => \uGPIO|sw6|c_state~25_combout\);

-- Location: FF_X11_Y22_N23
\uGPIO|sw6|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S11~q\);

-- Location: LCCOMB_X11_Y22_N28
\uGPIO|sw6|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~24_combout\ = (\uGPIO|sw6|c_state.S11~q\ & (\SW[6]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw6|c_state.S11~q\,
	datac => \SW[6]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw6|c_state~24_combout\);

-- Location: FF_X11_Y22_N29
\uGPIO|sw6|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S12~q\);

-- Location: LCCOMB_X11_Y22_N10
\uGPIO|sw6|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~23_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S12~q\,
	combout => \uGPIO|sw6|c_state~23_combout\);

-- Location: FF_X11_Y22_N11
\uGPIO|sw6|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S13~q\);

-- Location: LCCOMB_X11_Y22_N8
\uGPIO|sw6|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw6|c_state~22_combout\ = (\reset_ff~q\ & (\SW[6]~input_o\ & \uGPIO|sw6|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[6]~input_o\,
	datad => \uGPIO|sw6|c_state.S13~q\,
	combout => \uGPIO|sw6|c_state~22_combout\);

-- Location: FF_X11_Y22_N9
\uGPIO|sw6|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw6|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw6|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N16
\uGPIO|SW_StatusR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~6_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(6)) # (\uGPIO|sw6|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(6),
	datad => \uGPIO|sw6|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~6_combout\);

-- Location: FF_X11_Y21_N17
\uGPIO|SW_StatusR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~6_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(6));

-- Location: LCCOMB_X12_Y21_N2
\read_data[6]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~17_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (((\Decoder|Equal1~6_combout\)))) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(6))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \Timer|CounterR\(6),
	datac => \uGPIO|SW_StatusR\(6),
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[6]~17_combout\);

-- Location: LCCOMB_X12_Y21_N12
\read_data[6]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~18_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\read_data[6]~17_combout\ & ((\Timer|CompareR\(6)))) # (!\read_data[6]~17_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6))))) # 
-- (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (\read_data[6]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \read_data[6]~17_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(6),
	datad => \Timer|CompareR\(6),
	combout => \read_data[6]~18_combout\);

-- Location: LCCOMB_X19_Y17_N0
\read_data[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[6]~19_combout\ = (\read_data[6]~18_combout\ & !\mips_cpu|dp|mem_wb|q[44]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[6]~18_combout\,
	datac => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	combout => \read_data[6]~19_combout\);

-- Location: FF_X19_Y17_N1
\mips_cpu|dp|mem_wb|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[6]~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(45));

-- Location: LCCOMB_X19_Y17_N10
\mips_cpu|dp|resmux|y[6]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[6]~28_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(45)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(13),
	datad => \mips_cpu|dp|mem_wb|q\(45),
	combout => \mips_cpu|dp|resmux|y[6]~28_combout\);

-- Location: LCCOMB_X23_Y23_N30
\mips_cpu|dp|rf|Mux57~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(6))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(6),
	datad => \mips_cpu|dp|rf|R15\(6),
	combout => \mips_cpu|dp|rf|Mux57~17_combout\);

-- Location: LCCOMB_X22_Y16_N14
\mips_cpu|dp|rf|Mux57~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~18_combout\ = (\mips_cpu|dp|rf|Mux57~17_combout\ & (((\mips_cpu|dp|rf|R14\(6)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux57~17_combout\ & (\mips_cpu|dp|rf|R12\(6) & ((\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(6),
	datab => \mips_cpu|dp|rf|Mux57~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(6),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux57~18_combout\);

-- Location: LCCOMB_X22_Y14_N16
\mips_cpu|dp|rf|Mux57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~0_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(6)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R9\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(6),
	datad => \mips_cpu|dp|rf|R8\(6),
	combout => \mips_cpu|dp|rf|Mux57~0_combout\);

-- Location: LCCOMB_X22_Y15_N0
\mips_cpu|dp|rf|Mux57~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~1_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux57~0_combout\ & ((\mips_cpu|dp|rf|R10\(6)))) # (!\mips_cpu|dp|rf|Mux57~0_combout\ & (\mips_cpu|dp|rf|R11\(6))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(6),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(6),
	datad => \mips_cpu|dp|rf|Mux57~0_combout\,
	combout => \mips_cpu|dp|rf|Mux57~1_combout\);

-- Location: LCCOMB_X24_Y20_N10
\mips_cpu|dp|rf|Mux57~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(6)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(6),
	datad => \mips_cpu|dp|rf|R21\(6),
	combout => \mips_cpu|dp|rf|Mux57~6_combout\);

-- Location: LCCOMB_X21_Y20_N22
\mips_cpu|dp|rf|Mux57~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux57~6_combout\ & ((\mips_cpu|dp|rf|R29\(6)))) # (!\mips_cpu|dp|rf|Mux57~6_combout\ & (\mips_cpu|dp|rf|R25\(6))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(6),
	datac => \mips_cpu|dp|rf|R29\(6),
	datad => \mips_cpu|dp|rf|Mux57~6_combout\,
	combout => \mips_cpu|dp|rf|Mux57~7_combout\);

-- Location: LCCOMB_X27_Y18_N26
\mips_cpu|dp|rf|Mux57~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(6)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(6),
	datad => \mips_cpu|dp|rf|R27\(6),
	combout => \mips_cpu|dp|rf|Mux57~4_combout\);

-- Location: LCCOMB_X28_Y18_N18
\mips_cpu|dp|rf|Mux57~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux57~4_combout\ & (\mips_cpu|dp|rf|R31\(6))) # (!\mips_cpu|dp|rf|Mux57~4_combout\ & ((\mips_cpu|dp|rf|R23\(6)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux57~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux57~4_combout\,
	datac => \mips_cpu|dp|rf|R31\(6),
	datad => \mips_cpu|dp|rf|R23\(6),
	combout => \mips_cpu|dp|rf|Mux57~5_combout\);

-- Location: LCCOMB_X28_Y26_N18
\mips_cpu|dp|rf|Mux57~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux57~5_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux57~7_combout\,
	datad => \mips_cpu|dp|rf|Mux57~5_combout\,
	combout => \mips_cpu|dp|rf|Mux57~8_combout\);

-- Location: LCCOMB_X28_Y23_N12
\mips_cpu|dp|rf|Mux57~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(6))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(6),
	datad => \mips_cpu|dp|rf|R16\(6),
	combout => \mips_cpu|dp|rf|Mux57~2_combout\);

-- Location: LCCOMB_X28_Y22_N12
\mips_cpu|dp|rf|Mux57~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux57~2_combout\ & (\mips_cpu|dp|rf|R28\(6))) # (!\mips_cpu|dp|rf|Mux57~2_combout\ & ((\mips_cpu|dp|rf|R24\(6)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(6),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R24\(6),
	datad => \mips_cpu|dp|rf|Mux57~2_combout\,
	combout => \mips_cpu|dp|rf|Mux57~3_combout\);

-- Location: LCCOMB_X17_Y25_N10
\mips_cpu|dp|rf|Mux57~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(6))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(6),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R18\(6),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux57~9_combout\);

-- Location: LCCOMB_X21_Y25_N16
\mips_cpu|dp|rf|Mux57~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux57~9_combout\ & (\mips_cpu|dp|rf|R30\(6))) # (!\mips_cpu|dp|rf|Mux57~9_combout\ & ((\mips_cpu|dp|rf|R22\(6)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux57~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux57~9_combout\,
	datac => \mips_cpu|dp|rf|R30\(6),
	datad => \mips_cpu|dp|rf|R22\(6),
	combout => \mips_cpu|dp|rf|Mux57~10_combout\);

-- Location: LCCOMB_X22_Y23_N12
\mips_cpu|dp|rf|Mux57~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~11_combout\ = (\mips_cpu|dp|rf|Mux57~8_combout\ & (((\mips_cpu|dp|rf|Mux57~10_combout\) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux57~8_combout\ & (\mips_cpu|dp|rf|Mux57~3_combout\ & 
-- (\mips_cpu|dp|zeromux|y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~8_combout\,
	datab => \mips_cpu|dp|rf|Mux57~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux57~10_combout\,
	combout => \mips_cpu|dp|rf|Mux57~11_combout\);

-- Location: LCCOMB_X27_Y24_N2
\mips_cpu|dp|rf|Mux57~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(6)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(6) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(6),
	datac => \mips_cpu|dp|rf|R5\(6),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux57~12_combout\);

-- Location: LCCOMB_X28_Y24_N8
\mips_cpu|dp|rf|Mux57~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~13_combout\ = (\mips_cpu|dp|rf|Mux57~12_combout\ & (((\mips_cpu|dp|rf|R6\(6))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux57~12_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~12_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(6),
	datad => \mips_cpu|dp|rf|R4\(6),
	combout => \mips_cpu|dp|rf|Mux57~13_combout\);

-- Location: LCCOMB_X23_Y24_N30
\mips_cpu|dp|rf|Mux57~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|Mux57~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|R1\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|R1\(6),
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux57~14_combout\);

-- Location: LCCOMB_X22_Y25_N16
\mips_cpu|dp|rf|Mux57~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux57~14_combout\ & (\mips_cpu|dp|rf|R3\(6))) # (!\mips_cpu|dp|rf|Mux57~14_combout\ & ((\mips_cpu|dp|rf|R2\(6)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R3\(6),
	datac => \mips_cpu|dp|rf|R2\(6),
	datad => \mips_cpu|dp|rf|Mux57~14_combout\,
	combout => \mips_cpu|dp|rf|Mux57~15_combout\);

-- Location: LCCOMB_X22_Y23_N22
\mips_cpu|dp|rf|Mux57~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux57~11_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux57~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux57~15_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux57~16_combout\);

-- Location: LCCOMB_X22_Y23_N0
\mips_cpu|dp|rf|Mux57~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~19_combout\ = (\mips_cpu|dp|rf|Mux57~16_combout\ & ((\mips_cpu|dp|rf|Mux57~18_combout\) # ((!\mips_cpu|dp|id_ex|q[96]~8_combout\)))) # (!\mips_cpu|dp|rf|Mux57~16_combout\ & (((\mips_cpu|dp|rf|Mux57~1_combout\ & 
-- \mips_cpu|dp|id_ex|q[96]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~18_combout\,
	datab => \mips_cpu|dp|rf|Mux57~1_combout\,
	datac => \mips_cpu|dp|rf|Mux57~16_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	combout => \mips_cpu|dp|rf|Mux57~19_combout\);

-- Location: LCCOMB_X22_Y23_N8
\mips_cpu|dp|rf|Mux57~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux57~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux57~19_combout\,
	combout => \mips_cpu|dp|rf|Mux57~20_combout\);

-- Location: FF_X22_Y23_N9
\mips_cpu|dp|id_ex|q[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux57~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(100));

-- Location: LCCOMB_X22_Y23_N2
\mips_cpu|dp|fwsrcamux|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux25~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(100)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(46))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(100)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(46),
	datab => \mips_cpu|dp|id_ex|q\(100),
	datac => \mips_cpu|dp|fw|always0~7_combout\,
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux25~0_combout\);

-- Location: LCCOMB_X22_Y23_N20
\mips_cpu|dp|fwsrcamux|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux25~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[6]~28_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[6]~28_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux25~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux25~1_combout\);

-- Location: LCCOMB_X14_Y22_N0
\mips_cpu|dp|alu|iadder32|bit6|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit6|sum~combout\ = \mips_cpu|dp|fwsrcamux|Mux25~1_combout\ $ (\mips_cpu|dp|srcbmux|Mux25~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux25~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux25~1_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit5|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit6|sum~combout\);

-- Location: LCCOMB_X15_Y23_N14
\mips_cpu|dp|alu|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (((\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- \mips_cpu|dp|alu|iadder32|bit6|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit6|sum~combout\,
	combout => \mips_cpu|dp|alu|Mux25~0_combout\);

-- Location: LCCOMB_X15_Y23_N8
\mips_cpu|dp|alu|Mux25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~combout\ = (\mips_cpu|dp|fwsrcamux|Mux25~1_combout\ & ((\mips_cpu|dp|alu|Mux25~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux25~1_combout\ & \mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux25~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux25~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux25~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux25~1_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux25~1_combout\,
	datac => \mips_cpu|dp|alu|Mux25~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux25~combout\);

-- Location: FF_X15_Y23_N9
\mips_cpu|dp|ex_mem|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux25~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(46));

-- Location: FF_X19_Y21_N17
\mips_cpu|dp|if_id|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(17));

-- Location: LCCOMB_X16_Y16_N18
\mips_cpu|dp|stall_control~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~0_combout\ = (\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|id_ex|q\(21) & (\mips_cpu|dp|if_id|q\(16) $ (!\mips_cpu|dp|id_ex|q\(20))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|id_ex|q\(21) & (\mips_cpu|dp|if_id|q\(16) $ 
-- (!\mips_cpu|dp|id_ex|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|id_ex|q\(21),
	datac => \mips_cpu|dp|if_id|q\(16),
	datad => \mips_cpu|dp|id_ex|q\(20),
	combout => \mips_cpu|dp|stall_control~0_combout\);

-- Location: LCCOMB_X16_Y16_N30
\mips_cpu|dp|fw|fw_control_srcb[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ = (!\mips_cpu|dp|stall_control~6_combout\ & (\mips_cpu|dp|fw|always0~3_combout\ & ((!\mips_cpu|dp|stall_control~0_combout\) # (!\mips_cpu|dp|stall_control~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~2_combout\,
	datab => \mips_cpu|dp|stall_control~6_combout\,
	datac => \mips_cpu|dp|fw|always0~3_combout\,
	datad => \mips_cpu|dp|stall_control~0_combout\,
	combout => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\);

-- Location: FF_X20_Y15_N11
\mips_cpu|dp|rf|R9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(3));

-- Location: FF_X24_Y15_N27
\mips_cpu|dp|rf|R8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(3));

-- Location: LCCOMB_X24_Y15_N26
\mips_cpu|dp|rf|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~2_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R9\(3)) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|R8\(3) & !\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R9\(3),
	datac => \mips_cpu|dp|rf|R8\(3),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux28~2_combout\);

-- Location: FF_X20_Y14_N31
\mips_cpu|dp|rf|R11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(3));

-- Location: FF_X24_Y15_N25
\mips_cpu|dp|rf|R10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(3));

-- Location: LCCOMB_X20_Y14_N30
\mips_cpu|dp|rf|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~3_combout\ = (\mips_cpu|dp|rf|Mux28~2_combout\ & (((\mips_cpu|dp|rf|R11\(3))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux28~2_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R11\(3),
	datad => \mips_cpu|dp|rf|R10\(3),
	combout => \mips_cpu|dp|rf|Mux28~3_combout\);

-- Location: FF_X22_Y17_N23
\mips_cpu|dp|rf|R29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(3));

-- Location: FF_X24_Y20_N21
\mips_cpu|dp|rf|R21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(3));

-- Location: FF_X22_Y17_N21
\mips_cpu|dp|rf|R25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(3));

-- Location: FF_X24_Y20_N7
\mips_cpu|dp|rf|R17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(3));

-- Location: LCCOMB_X22_Y17_N20
\mips_cpu|dp|rf|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(3))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(3),
	datad => \mips_cpu|dp|rf|R17\(3),
	combout => \mips_cpu|dp|rf|Mux28~4_combout\);

-- Location: LCCOMB_X24_Y20_N20
\mips_cpu|dp|rf|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux28~4_combout\ & (\mips_cpu|dp|rf|R29\(3))) # (!\mips_cpu|dp|rf|Mux28~4_combout\ & ((\mips_cpu|dp|rf|R21\(3)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(3),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(3),
	datad => \mips_cpu|dp|rf|Mux28~4_combout\,
	combout => \mips_cpu|dp|rf|Mux28~5_combout\);

-- Location: FF_X15_Y15_N21
\mips_cpu|dp|rf|R23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(3));

-- Location: FF_X16_Y15_N31
\mips_cpu|dp|rf|R19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(3));

-- Location: LCCOMB_X16_Y15_N30
\mips_cpu|dp|rf|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(3))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(3),
	datac => \mips_cpu|dp|rf|R19\(3),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux28~11_combout\);

-- Location: FF_X16_Y15_N29
\mips_cpu|dp|rf|R27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(3));

-- Location: FF_X15_Y15_N31
\mips_cpu|dp|rf|R31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(3));

-- Location: LCCOMB_X15_Y15_N30
\mips_cpu|dp|rf|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~12_combout\ = (\mips_cpu|dp|rf|Mux28~11_combout\ & (((\mips_cpu|dp|rf|R31\(3)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux28~11_combout\ & (\mips_cpu|dp|rf|R27\(3) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~11_combout\,
	datab => \mips_cpu|dp|rf|R27\(3),
	datac => \mips_cpu|dp|rf|R31\(3),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux28~12_combout\);

-- Location: FF_X27_Y23_N29
\mips_cpu|dp|rf|R16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(3));

-- Location: FF_X27_Y23_N19
\mips_cpu|dp|rf|R24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(3));

-- Location: LCCOMB_X27_Y23_N28
\mips_cpu|dp|rf|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(3))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(3),
	datad => \mips_cpu|dp|rf|R24\(3),
	combout => \mips_cpu|dp|rf|Mux28~8_combout\);

-- Location: FF_X28_Y23_N19
\mips_cpu|dp|rf|R28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(3));

-- Location: FF_X28_Y23_N1
\mips_cpu|dp|rf|R20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(3));

-- Location: LCCOMB_X28_Y23_N18
\mips_cpu|dp|rf|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~9_combout\ = (\mips_cpu|dp|rf|Mux28~8_combout\ & (((\mips_cpu|dp|rf|R28\(3))) # (!\mips_cpu|dp|if_id|q\(18)))) # (!\mips_cpu|dp|rf|Mux28~8_combout\ & (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R20\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~8_combout\,
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(3),
	datad => \mips_cpu|dp|rf|R20\(3),
	combout => \mips_cpu|dp|rf|Mux28~9_combout\);

-- Location: FF_X30_Y24_N13
\mips_cpu|dp|rf|R26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(3));

-- Location: FF_X29_Y24_N31
\mips_cpu|dp|rf|R18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(3));

-- Location: FF_X29_Y24_N21
\mips_cpu|dp|rf|R22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(3));

-- Location: LCCOMB_X29_Y24_N30
\mips_cpu|dp|rf|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(3)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R18\(3),
	datad => \mips_cpu|dp|rf|R22\(3),
	combout => \mips_cpu|dp|rf|Mux28~6_combout\);

-- Location: FF_X30_Y24_N31
\mips_cpu|dp|rf|R30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(3));

-- Location: LCCOMB_X30_Y24_N30
\mips_cpu|dp|rf|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~7_combout\ = (\mips_cpu|dp|rf|Mux28~6_combout\ & (((\mips_cpu|dp|rf|R30\(3)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux28~6_combout\ & (\mips_cpu|dp|rf|R26\(3) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(3),
	datab => \mips_cpu|dp|rf|Mux28~6_combout\,
	datac => \mips_cpu|dp|rf|R30\(3),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux28~7_combout\);

-- Location: LCCOMB_X19_Y17_N22
\mips_cpu|dp|rf|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|Mux28~7_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux28~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux28~9_combout\,
	datad => \mips_cpu|dp|rf|Mux28~7_combout\,
	combout => \mips_cpu|dp|rf|Mux28~10_combout\);

-- Location: LCCOMB_X19_Y17_N8
\mips_cpu|dp|rf|Mux28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~13_combout\ = (\mips_cpu|dp|rf|Mux28~10_combout\ & (((\mips_cpu|dp|rf|Mux28~12_combout\) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux28~10_combout\ & (\mips_cpu|dp|rf|Mux28~5_combout\ & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~5_combout\,
	datab => \mips_cpu|dp|rf|Mux28~12_combout\,
	datac => \mips_cpu|dp|rf|Mux28~10_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux28~13_combout\);

-- Location: FF_X27_Y20_N13
\mips_cpu|dp|rf|R1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(3));

-- Location: FF_X28_Y24_N31
\mips_cpu|dp|rf|R4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(3));

-- Location: FF_X28_Y24_N21
\mips_cpu|dp|rf|R6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(3));

-- Location: LCCOMB_X28_Y24_N30
\mips_cpu|dp|rf|Mux28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R6\(3))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(3),
	datad => \mips_cpu|dp|rf|R6\(3),
	combout => \mips_cpu|dp|rf|Mux28~14_combout\);

-- Location: FF_X28_Y26_N13
\mips_cpu|dp|rf|R5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(3));

-- Location: FF_X28_Y26_N31
\mips_cpu|dp|rf|R7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(3));

-- Location: LCCOMB_X28_Y26_N30
\mips_cpu|dp|rf|Mux28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~15_combout\ = (\mips_cpu|dp|rf|Mux28~14_combout\ & (((\mips_cpu|dp|rf|R7\(3)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux28~14_combout\ & (\mips_cpu|dp|rf|R5\(3) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~14_combout\,
	datab => \mips_cpu|dp|rf|R5\(3),
	datac => \mips_cpu|dp|rf|R7\(3),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux28~15_combout\);

-- Location: LCCOMB_X27_Y20_N12
\mips_cpu|dp|rf|Mux28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux28~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(3),
	datad => \mips_cpu|dp|rf|Mux28~15_combout\,
	combout => \mips_cpu|dp|rf|Mux28~16_combout\);

-- Location: FF_X26_Y20_N31
\mips_cpu|dp|rf|R3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(3));

-- Location: FF_X26_Y20_N29
\mips_cpu|dp|rf|R2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(3));

-- Location: LCCOMB_X26_Y20_N30
\mips_cpu|dp|rf|Mux28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|Mux28~16_combout\ & (\mips_cpu|dp|rf|R3\(3))) # (!\mips_cpu|dp|rf|Mux28~16_combout\ & ((\mips_cpu|dp|rf|R2\(3)))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|Mux28~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|rf|Mux28~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(3),
	datad => \mips_cpu|dp|rf|R2\(3),
	combout => \mips_cpu|dp|rf|Mux28~17_combout\);

-- Location: LCCOMB_X19_Y17_N26
\mips_cpu|dp|rf|Mux28~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux28~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux28~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux28~17_combout\,
	combout => \mips_cpu|dp|rf|Mux28~18_combout\);

-- Location: FF_X24_Y16_N27
\mips_cpu|dp|rf|R14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(3));

-- Location: FF_X20_Y14_N17
\mips_cpu|dp|rf|R12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(3));

-- Location: LCCOMB_X20_Y14_N16
\mips_cpu|dp|rf|Mux28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R14\(3))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R12\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R14\(3),
	datac => \mips_cpu|dp|rf|R12\(3),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux28~19_combout\);

-- Location: FF_X24_Y16_N17
\mips_cpu|dp|rf|R13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(3));

-- Location: FF_X19_Y17_N21
\mips_cpu|dp|rf|R15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[3]~31_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(3));

-- Location: LCCOMB_X19_Y17_N20
\mips_cpu|dp|rf|Mux28~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~20_combout\ = (\mips_cpu|dp|rf|Mux28~19_combout\ & (((\mips_cpu|dp|rf|R15\(3)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux28~19_combout\ & (\mips_cpu|dp|rf|R13\(3) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~19_combout\,
	datab => \mips_cpu|dp|rf|R13\(3),
	datac => \mips_cpu|dp|rf|R15\(3),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux28~20_combout\);

-- Location: LCCOMB_X19_Y17_N30
\mips_cpu|dp|rf|Mux28~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux28~18_combout\ & ((\mips_cpu|dp|rf|Mux28~20_combout\))) # (!\mips_cpu|dp|rf|Mux28~18_combout\ & (\mips_cpu|dp|rf|Mux28~3_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux28~18_combout\,
	datad => \mips_cpu|dp|rf|Mux28~20_combout\,
	combout => \mips_cpu|dp|rf|Mux28~21_combout\);

-- Location: LCCOMB_X19_Y17_N2
\mips_cpu|dp|rf|Mux28~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~22_combout\ = (\mips_cpu|dp|rf|Mux28~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~21_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux28~22_combout\);

-- Location: FF_X19_Y17_N3
\mips_cpu|dp|id_ex|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux28~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(65));

-- Location: LCCOMB_X19_Y17_N12
\mips_cpu|dp|fwsrcbmux|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux28~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(43))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(65))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(43),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(65),
	combout => \mips_cpu|dp|fwsrcbmux|Mux28~0_combout\);

-- Location: LCCOMB_X19_Y17_N24
\mips_cpu|dp|fwsrcbmux|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux28~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[3]~31_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[3]~31_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux28~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux28~1_combout\);

-- Location: FF_X19_Y17_N25
\mips_cpu|dp|ex_mem|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux28~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(11));

-- Location: LCCOMB_X16_Y22_N0
\mips_cpu|dp|if_id|q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[5]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	combout => \mips_cpu|dp|if_id|q[5]~feeder_combout\);

-- Location: FF_X16_Y22_N1
\mips_cpu|dp|if_id|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[5]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(5));

-- Location: FF_X19_Y22_N7
\mips_cpu|dp|id_ex|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(35));

-- Location: LCCOMB_X16_Y24_N4
\mips_cpu|c|ad|WideOr2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|WideOr2~0_combout\ = (\mips_cpu|dp|id_ex|q\(31) & ((\mips_cpu|dp|id_ex|q\(32)) # ((\mips_cpu|dp|id_ex|q\(33) & \mips_cpu|dp|id_ex|q\(30))))) # (!\mips_cpu|dp|id_ex|q\(31) & (\mips_cpu|dp|id_ex|q\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(33),
	datab => \mips_cpu|dp|id_ex|q\(32),
	datac => \mips_cpu|dp|id_ex|q\(31),
	datad => \mips_cpu|dp|id_ex|q\(30),
	combout => \mips_cpu|c|ad|WideOr2~0_combout\);

-- Location: LCCOMB_X17_Y22_N0
\mips_cpu|c|ad|alucontrol[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|alucontrol[2]~1_combout\ = (\mips_cpu|dp|id_ex|q\(34)) # ((\mips_cpu|dp|id_ex|q\(35) & \mips_cpu|c|ad|WideOr2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(35),
	datab => \mips_cpu|c|ad|WideOr2~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(34),
	combout => \mips_cpu|c|ad|alucontrol[2]~1_combout\);

-- Location: LCCOMB_X16_Y23_N12
\mips_cpu|c|ad|alucontrol[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|alucontrol[2]~0_combout\ = (!\mips_cpu|dp|id_ex|q\(35) & ((\mips_cpu|dp|id_ex|q\(31)) # ((\mips_cpu|dp|id_ex|q\(30)) # (\mips_cpu|dp|id_ex|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(31),
	datab => \mips_cpu|dp|id_ex|q\(30),
	datac => \mips_cpu|dp|id_ex|q\(32),
	datad => \mips_cpu|dp|id_ex|q\(35),
	combout => \mips_cpu|c|ad|alucontrol[2]~0_combout\);

-- Location: LCCOMB_X16_Y23_N6
\mips_cpu|c|ad|alucontrol[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|alucontrol[2]~2_combout\ = (\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|c|ad|alucontrol[2]~1_combout\) # (\mips_cpu|c|ad|alucontrol[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(7),
	datab => \mips_cpu|c|ad|alucontrol[2]~1_combout\,
	datad => \mips_cpu|c|ad|alucontrol[2]~0_combout\,
	combout => \mips_cpu|c|ad|alucontrol[2]~2_combout\);

-- Location: LCCOMB_X17_Y24_N8
\mips_cpu|dp|alu|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~2_combout\ = (\mips_cpu|c|ad|alucontrol[2]~2_combout\) # ((!\mips_cpu|c|ad|Mux1~1_combout\ & !\mips_cpu|c|ad|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~1_combout\,
	datab => \mips_cpu|c|ad|alucontrol[2]~2_combout\,
	datad => \mips_cpu|c|ad|Mux2~2_combout\,
	combout => \mips_cpu|dp|alu|Mux6~2_combout\);

-- Location: LCCOMB_X20_Y22_N16
\mips_cpu|dp|alu|iadder32|bit8|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit8|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux23~1_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit7|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux23~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux23~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit8|sum~combout\);

-- Location: LCCOMB_X20_Y22_N10
\mips_cpu|dp|alu|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~0_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|alu|iadder32|bit8|sum~combout\))))) # 
-- (!\mips_cpu|dp|alu|Mux6~2_combout\ & (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit8|sum~combout\,
	combout => \mips_cpu|dp|alu|Mux23~0_combout\);

-- Location: LCCOMB_X20_Y22_N26
\mips_cpu|dp|alu|Mux23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~combout\ = (\mips_cpu|dp|alu|Mux23~0_combout\ & (((\mips_cpu|dp|srcbmux|Mux23~1_combout\) # (\mips_cpu|dp|fwsrcamux|Mux23~1_combout\)) # (!\mips_cpu|dp|alu|Mux6~4_combout\))) # (!\mips_cpu|dp|alu|Mux23~0_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|srcbmux|Mux23~1_combout\ & \mips_cpu|dp|fwsrcamux|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux23~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux23~1_combout\,
	combout => \mips_cpu|dp|alu|Mux23~combout\);

-- Location: FF_X20_Y22_N27
\mips_cpu|dp|ex_mem|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux23~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(48));

-- Location: LCCOMB_X14_Y16_N12
\uGPIO|HEX3_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~1_combout\ = (!\mips_cpu|dp|ex_mem|q\(48) & (!\mips_cpu|dp|ex_mem|q\(49) & \uGPIO|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(48),
	datac => \mips_cpu|dp|ex_mem|q\(49),
	datad => \uGPIO|Equal0~1_combout\,
	combout => \uGPIO|HEX3_R[6]~1_combout\);

-- Location: LCCOMB_X14_Y21_N14
\uGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal1~0_combout\ = (\mips_cpu|dp|ex_mem|q\(42) & (!\mips_cpu|dp|ex_mem|q\(43) & (\uGPIO|HEX3_R[6]~1_combout\ & !\mips_cpu|dp|ex_mem|q\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(42),
	datab => \mips_cpu|dp|ex_mem|q\(43),
	datac => \uGPIO|HEX3_R[6]~1_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \uGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y21_N12
\mips_cpu|dp|mem_wb|q[40]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[40]~50_combout\ = (\mips_cpu|dp|ex_mem|q\(53) & (\Decoder|Equal1~5_combout\ & ((\uGPIO|Equal0~2_combout\) # (\uGPIO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(53),
	datab => \uGPIO|Equal0~2_combout\,
	datac => \uGPIO|Equal1~0_combout\,
	datad => \Decoder|Equal1~5_combout\,
	combout => \mips_cpu|dp|mem_wb|q[40]~50_combout\);

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X10_Y21_N12
\uGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~36_combout\ = (\reset_ff~q\ & \SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~36_combout\);

-- Location: FF_X10_Y21_N13
\uGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X10_Y21_N2
\uGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~35_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & !\uGPIO|sw2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S0~q\,
	combout => \uGPIO|sw2|c_state~35_combout\);

-- Location: FF_X10_Y21_N3
\uGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X10_Y21_N0
\uGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~34_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S1~q\,
	combout => \uGPIO|sw2|c_state~34_combout\);

-- Location: FF_X10_Y21_N1
\uGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X10_Y21_N30
\uGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~33_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S2~q\,
	combout => \uGPIO|sw2|c_state~33_combout\);

-- Location: FF_X10_Y21_N31
\uGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X10_Y21_N20
\uGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~32_combout\ = (\uGPIO|sw2|c_state.S3~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S3~q\,
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~32_combout\);

-- Location: FF_X10_Y21_N21
\uGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X10_Y21_N18
\uGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~31_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S4~q\,
	combout => \uGPIO|sw2|c_state~31_combout\);

-- Location: FF_X10_Y21_N19
\uGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X10_Y21_N24
\uGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~30_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S5~q\,
	combout => \uGPIO|sw2|c_state~30_combout\);

-- Location: FF_X10_Y21_N25
\uGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X10_Y21_N22
\uGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~29_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S6~q\,
	combout => \uGPIO|sw2|c_state~29_combout\);

-- Location: FF_X10_Y21_N23
\uGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X10_Y21_N28
\uGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~28_combout\ = (\uGPIO|sw2|c_state.S7~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~28_combout\);

-- Location: FF_X10_Y21_N29
\uGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X10_Y21_N10
\uGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~27_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S8~q\,
	combout => \uGPIO|sw2|c_state~27_combout\);

-- Location: FF_X10_Y21_N11
\uGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X10_Y21_N16
\uGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~26_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S9~q\,
	combout => \uGPIO|sw2|c_state~26_combout\);

-- Location: FF_X10_Y21_N17
\uGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X10_Y21_N6
\uGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~25_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S10~q\,
	combout => \uGPIO|sw2|c_state~25_combout\);

-- Location: FF_X10_Y21_N7
\uGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X10_Y21_N4
\uGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~24_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S11~q\,
	combout => \uGPIO|sw2|c_state~24_combout\);

-- Location: FF_X10_Y21_N5
\uGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X10_Y21_N26
\uGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~23_combout\ = (\SW[2]~input_o\ & (\uGPIO|sw2|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \uGPIO|sw2|c_state.S12~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~23_combout\);

-- Location: FF_X10_Y21_N27
\uGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S13~q\);

-- Location: LCCOMB_X10_Y21_N8
\uGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~22_combout\ = (\uGPIO|sw2|c_state.S13~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S13~q\,
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~22_combout\);

-- Location: FF_X10_Y21_N9
\uGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N10
\uGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~1_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(2)) # (\uGPIO|sw2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(2),
	datad => \uGPIO|sw2|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~1_combout\);

-- Location: FF_X11_Y21_N11
\uGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(2));

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: LCCOMB_X10_Y22_N28
\uGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~36_combout\ = (!\BUTTON[2]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~36_combout\);

-- Location: FF_X10_Y22_N29
\uGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X10_Y22_N10
\uGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~35_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & !\uGPIO|button2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S0~q\,
	combout => \uGPIO|button2|c_state~35_combout\);

-- Location: FF_X10_Y22_N11
\uGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X10_Y22_N16
\uGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~34_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S1~q\,
	combout => \uGPIO|button2|c_state~34_combout\);

-- Location: FF_X10_Y22_N17
\uGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X10_Y22_N30
\uGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~33_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S2~q\,
	combout => \uGPIO|button2|c_state~33_combout\);

-- Location: FF_X10_Y22_N31
\uGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X10_Y22_N4
\uGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~32_combout\ = (\uGPIO|button2|c_state.S3~q\ & (!\BUTTON[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S3~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~32_combout\);

-- Location: FF_X10_Y22_N5
\uGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X10_Y22_N2
\uGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~31_combout\ = (!\BUTTON[2]~input_o\ & (\uGPIO|button2|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \uGPIO|button2|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~31_combout\);

-- Location: FF_X10_Y22_N3
\uGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X10_Y22_N0
\uGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~30_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S5~q\,
	combout => \uGPIO|button2|c_state~30_combout\);

-- Location: FF_X10_Y22_N1
\uGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X10_Y22_N22
\uGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~29_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S6~q\,
	combout => \uGPIO|button2|c_state~29_combout\);

-- Location: FF_X10_Y22_N23
\uGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X10_Y22_N12
\uGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~28_combout\ = (\uGPIO|button2|c_state.S7~q\ & (!\BUTTON[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S7~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~28_combout\);

-- Location: FF_X10_Y22_N13
\uGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X10_Y22_N26
\uGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~27_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S8~q\,
	combout => \uGPIO|button2|c_state~27_combout\);

-- Location: FF_X10_Y22_N27
\uGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X10_Y22_N24
\uGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~26_combout\ = (\uGPIO|button2|c_state.S9~q\ & (!\BUTTON[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S9~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~26_combout\);

-- Location: FF_X10_Y22_N25
\uGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X10_Y22_N6
\uGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~25_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S10~q\,
	combout => \uGPIO|button2|c_state~25_combout\);

-- Location: FF_X10_Y22_N7
\uGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X10_Y22_N20
\uGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~24_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S11~q\,
	combout => \uGPIO|button2|c_state~24_combout\);

-- Location: FF_X10_Y22_N21
\uGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X10_Y22_N18
\uGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~23_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S12~q\,
	combout => \uGPIO|button2|c_state~23_combout\);

-- Location: FF_X10_Y22_N19
\uGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X10_Y22_N8
\uGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~22_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S13~q\,
	combout => \uGPIO|button2|c_state~22_combout\);

-- Location: FF_X10_Y22_N9
\uGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N12
\uGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~0_combout\ = (!\uGPIO|always0~2_combout\ & ((\uGPIO|BUTTON_StatusR\(2)) # (\uGPIO|button2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|always0~2_combout\,
	datac => \uGPIO|BUTTON_StatusR\(2),
	datad => \uGPIO|button2|c_state.S14~q\,
	combout => \uGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X11_Y21_N13
\uGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(2));

-- Location: LCCOMB_X12_Y19_N10
\read_data[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~0_combout\ = (\Timer|Equal2~1_combout\ & (!\mips_cpu|dp|ex_mem|q\(2) & (\Timer|CounterR\(2) & \Decoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~1_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(2),
	datac => \Timer|CounterR\(2),
	datad => \Decoder|Equal1~6_combout\,
	combout => \read_data[2]~0_combout\);

-- Location: LCCOMB_X14_Y21_N18
\read_data[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~1_combout\ = (\mips_cpu|dp|mem_wb|q[40]~52_combout\ & (((\read_data[2]~0_combout\) # (!\Decoder|Equal3~0_combout\)))) # (!\mips_cpu|dp|mem_wb|q[40]~52_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) & 
-- (\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[40]~52_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2),
	datac => \Decoder|Equal3~0_combout\,
	datad => \read_data[2]~0_combout\,
	combout => \read_data[2]~1_combout\);

-- Location: LCCOMB_X14_Y21_N20
\read_data[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~2_combout\ = (\mips_cpu|dp|mem_wb|q[40]~50_combout\ & ((\read_data[2]~1_combout\ & ((\uGPIO|BUTTON_StatusR\(2)))) # (!\read_data[2]~1_combout\ & (\uGPIO|SW_StatusR\(2))))) # (!\mips_cpu|dp|mem_wb|q[40]~50_combout\ & 
-- (((\read_data[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[40]~50_combout\,
	datab => \uGPIO|SW_StatusR\(2),
	datac => \uGPIO|BUTTON_StatusR\(2),
	datad => \read_data[2]~1_combout\,
	combout => \read_data[2]~2_combout\);

-- Location: LCCOMB_X14_Y21_N22
\read_data[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~3_combout\ = (\mips_cpu|dp|mem_wb|q[40]~49_combout\ & (\Timer|CompareR\(2))) # (!\mips_cpu|dp|mem_wb|q[40]~49_combout\ & (((\read_data[2]~2_combout\ & !\uGPIO|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(2),
	datab => \read_data[2]~2_combout\,
	datac => \uGPIO|always3~0_combout\,
	datad => \mips_cpu|dp|mem_wb|q[40]~49_combout\,
	combout => \read_data[2]~3_combout\);

-- Location: FF_X14_Y21_N23
\mips_cpu|dp|mem_wb|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[2]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(41));

-- Location: FF_X14_Y21_N17
\mips_cpu|dp|mem_wb|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(42),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(9));

-- Location: LCCOMB_X14_Y21_N16
\mips_cpu|dp|resmux|y[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[2]~1_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(41))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(41),
	datac => \mips_cpu|dp|mem_wb|q\(9),
	datad => \mips_cpu|dp|mem_wb|q\(1),
	combout => \mips_cpu|dp|resmux|y[2]~1_combout\);

-- Location: LCCOMB_X21_Y25_N24
\mips_cpu|dp|fwsrcbmux|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux29~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[2]~1_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|resmux|y[2]~1_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux29~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux29~1_combout\);

-- Location: FF_X21_Y25_N25
\mips_cpu|dp|ex_mem|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux29~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(10));

-- Location: FF_X16_Y16_N1
\mips_cpu|dp|if_id|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(25));

-- Location: LCCOMB_X16_Y16_N0
\mips_cpu|dp|stall_control~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~5_combout\ = (\mips_cpu|dp|id_ex|q\(1) & (\mips_cpu|dp|if_id|q\(25) $ (!\mips_cpu|dp|id_ex|q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(1),
	datac => \mips_cpu|dp|if_id|q\(25),
	datad => \mips_cpu|dp|id_ex|q\(24),
	combout => \mips_cpu|dp|stall_control~5_combout\);

-- Location: FF_X17_Y16_N25
\mips_cpu|dp|id_ex|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(22));

-- Location: LCCOMB_X16_Y16_N8
\mips_cpu|dp|stall_control~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~4_combout\ = (\mips_cpu|dp|if_id|q\(23) & (\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|id_ex|q\(23) $ (!\mips_cpu|dp|if_id|q\(24))))) # (!\mips_cpu|dp|if_id|q\(23) & (!\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|id_ex|q\(23) $ 
-- (!\mips_cpu|dp|if_id|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(23),
	datab => \mips_cpu|dp|id_ex|q\(23),
	datac => \mips_cpu|dp|if_id|q\(24),
	datad => \mips_cpu|dp|id_ex|q\(22),
	combout => \mips_cpu|dp|stall_control~4_combout\);

-- Location: LCCOMB_X16_Y16_N28
\mips_cpu|dp|stall_control~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~3_combout\ = (\mips_cpu|dp|if_id|q\(22) & (\mips_cpu|dp|id_ex|q\(21) & (\mips_cpu|dp|if_id|q\(21) $ (!\mips_cpu|dp|id_ex|q\(20))))) # (!\mips_cpu|dp|if_id|q\(22) & (!\mips_cpu|dp|id_ex|q\(21) & (\mips_cpu|dp|if_id|q\(21) $ 
-- (!\mips_cpu|dp|id_ex|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(22),
	datab => \mips_cpu|dp|if_id|q\(21),
	datac => \mips_cpu|dp|id_ex|q\(21),
	datad => \mips_cpu|dp|id_ex|q\(20),
	combout => \mips_cpu|dp|stall_control~3_combout\);

-- Location: LCCOMB_X16_Y16_N16
\mips_cpu|dp|stall_control~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~6_combout\ = (\mips_cpu|dp|stall_control~5_combout\ & (\mips_cpu|dp|stall_control~4_combout\ & \mips_cpu|dp|stall_control~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~5_combout\,
	datac => \mips_cpu|dp|stall_control~4_combout\,
	datad => \mips_cpu|dp|stall_control~3_combout\,
	combout => \mips_cpu|dp|stall_control~6_combout\);

-- Location: LCCOMB_X16_Y16_N24
\mips_cpu|dp|fw|fw_control_srcb[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\ = (!\mips_cpu|dp|stall_control~6_combout\ & (\mips_cpu|dp|mem_wb|q\(0) & ((!\mips_cpu|dp|stall_control~0_combout\) # (!\mips_cpu|dp|stall_control~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~2_combout\,
	datab => \mips_cpu|dp|stall_control~6_combout\,
	datac => \mips_cpu|dp|mem_wb|q\(0),
	datad => \mips_cpu|dp|stall_control~0_combout\,
	combout => \mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\);

-- Location: FF_X16_Y16_N27
\mips_cpu|dp|id_ex|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(29));

-- Location: FF_X17_Y16_N7
\mips_cpu|dp|id_ex|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(27));

-- Location: FF_X17_Y16_N13
\mips_cpu|dp|id_ex|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(28));

-- Location: LCCOMB_X17_Y16_N6
\mips_cpu|dp|fw|fw_control_srca[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srca[1]~0_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|id_ex|q\(27) & (\mips_cpu|dp|mem_wb|q\(5) $ (!\mips_cpu|dp|id_ex|q\(28))))) # (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|id_ex|q\(27) & (\mips_cpu|dp|mem_wb|q\(5) 
-- $ (!\mips_cpu|dp|id_ex|q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(4),
	datab => \mips_cpu|dp|mem_wb|q\(5),
	datac => \mips_cpu|dp|id_ex|q\(27),
	datad => \mips_cpu|dp|id_ex|q\(28),
	combout => \mips_cpu|dp|fw|fw_control_srca[1]~0_combout\);

-- Location: LCCOMB_X17_Y16_N2
\mips_cpu|dp|fw|fw_control_srca[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srca[1]~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~0_combout\ & (\mips_cpu|dp|mem_wb|q\(6) $ (!\mips_cpu|dp|id_ex|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(6),
	datab => \mips_cpu|dp|id_ex|q\(29),
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~0_combout\,
	combout => \mips_cpu|dp|fw|fw_control_srca[1]~1_combout\);

-- Location: FF_X17_Y16_N1
\mips_cpu|dp|id_ex|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(26));

-- Location: FF_X17_Y16_N27
\mips_cpu|dp|id_ex|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(25));

-- Location: LCCOMB_X17_Y16_N26
\mips_cpu|dp|fw|fw_control_srca[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srca[1]~2_combout\ = (\mips_cpu|dp|id_ex|q\(26) & (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(2) $ (!\mips_cpu|dp|id_ex|q\(25))))) # (!\mips_cpu|dp|id_ex|q\(26) & (!\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(2) 
-- $ (!\mips_cpu|dp|id_ex|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(26),
	datab => \mips_cpu|dp|mem_wb|q\(2),
	datac => \mips_cpu|dp|id_ex|q\(25),
	datad => \mips_cpu|dp|mem_wb|q\(3),
	combout => \mips_cpu|dp|fw|fw_control_srca[1]~2_combout\);

-- Location: LCCOMB_X17_Y16_N28
\mips_cpu|dp|fw|fw_control_srca[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\ & (\mips_cpu|dp|fw|fw_control_srca[1]~1_combout\ & (\mips_cpu|dp|fw|fw_control_srca[1]~2_combout\ & !\mips_cpu|dp|fw|always0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~1_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~2_combout\,
	datad => \mips_cpu|dp|fw|always0~7_combout\,
	combout => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\);

-- Location: LCCOMB_X24_Y16_N22
\mips_cpu|dp|rf|Mux59~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~17_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R15\(4)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R13\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(4),
	datad => \mips_cpu|dp|rf|R15\(4),
	combout => \mips_cpu|dp|rf|Mux59~17_combout\);

-- Location: LCCOMB_X24_Y16_N4
\mips_cpu|dp|rf|Mux59~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~18_combout\ = (\mips_cpu|dp|rf|Mux59~17_combout\ & (((\mips_cpu|dp|rf|R14\(4))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux59~17_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R12\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~17_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(4),
	datad => \mips_cpu|dp|rf|R12\(4),
	combout => \mips_cpu|dp|rf|Mux59~18_combout\);

-- Location: LCCOMB_X20_Y15_N8
\mips_cpu|dp|rf|Mux59~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(4)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(4) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(4),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(4),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux59~0_combout\);

-- Location: LCCOMB_X24_Y19_N22
\mips_cpu|dp|rf|Mux59~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~1_combout\ = (\mips_cpu|dp|rf|Mux59~0_combout\ & (((\mips_cpu|dp|rf|R10\(4)) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|rf|Mux59~0_combout\ & (\mips_cpu|dp|rf|R11\(4) & ((\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(4),
	datab => \mips_cpu|dp|rf|Mux59~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(4),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux59~1_combout\);

-- Location: LCCOMB_X27_Y24_N8
\mips_cpu|dp|rf|Mux59~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R7\(4)) # ((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|R5\(4) & 
-- !\mips_cpu|dp|zeromux|y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|rf|R7\(4),
	datac => \mips_cpu|dp|rf|R5\(4),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux59~12_combout\);

-- Location: LCCOMB_X28_Y24_N16
\mips_cpu|dp|rf|Mux59~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~13_combout\ = (\mips_cpu|dp|rf|Mux59~12_combout\ & (((\mips_cpu|dp|rf|R6\(4))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux59~12_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~12_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(4),
	datad => \mips_cpu|dp|rf|R4\(4),
	combout => \mips_cpu|dp|rf|Mux59~13_combout\);

-- Location: LCCOMB_X26_Y20_N2
\mips_cpu|dp|rf|Mux59~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|id_ex|q[96]~11_combout\) # (\mips_cpu|dp|rf|Mux59~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(4) & 
-- (!\mips_cpu|dp|id_ex|q[96]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|R1\(4),
	datac => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datad => \mips_cpu|dp|rf|Mux59~13_combout\,
	combout => \mips_cpu|dp|rf|Mux59~14_combout\);

-- Location: LCCOMB_X26_Y20_N8
\mips_cpu|dp|rf|Mux59~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux59~14_combout\ & (\mips_cpu|dp|rf|R3\(4))) # (!\mips_cpu|dp|rf|Mux59~14_combout\ & ((\mips_cpu|dp|rf|R2\(4)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R3\(4),
	datac => \mips_cpu|dp|rf|R2\(4),
	datad => \mips_cpu|dp|rf|Mux59~14_combout\,
	combout => \mips_cpu|dp|rf|Mux59~15_combout\);

-- Location: LCCOMB_X17_Y25_N22
\mips_cpu|dp|rf|Mux59~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(4))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R26\(4),
	datac => \mips_cpu|dp|rf|R18\(4),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux59~9_combout\);

-- Location: LCCOMB_X21_Y25_N26
\mips_cpu|dp|rf|Mux59~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux59~9_combout\ & ((\mips_cpu|dp|rf|R30\(4)))) # (!\mips_cpu|dp|rf|Mux59~9_combout\ & (\mips_cpu|dp|rf|R22\(4))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux59~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R22\(4),
	datac => \mips_cpu|dp|rf|R30\(4),
	datad => \mips_cpu|dp|rf|Mux59~9_combout\,
	combout => \mips_cpu|dp|rf|Mux59~10_combout\);

-- Location: LCCOMB_X28_Y23_N28
\mips_cpu|dp|rf|Mux59~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(4))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(4),
	datad => \mips_cpu|dp|rf|R16\(4),
	combout => \mips_cpu|dp|rf|Mux59~2_combout\);

-- Location: LCCOMB_X27_Y23_N22
\mips_cpu|dp|rf|Mux59~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux59~2_combout\ & (\mips_cpu|dp|rf|R28\(4))) # (!\mips_cpu|dp|rf|Mux59~2_combout\ & ((\mips_cpu|dp|rf|R24\(4)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(4),
	datac => \mips_cpu|dp|rf|R24\(4),
	datad => \mips_cpu|dp|rf|Mux59~2_combout\,
	combout => \mips_cpu|dp|rf|Mux59~3_combout\);

-- Location: LCCOMB_X24_Y20_N18
\mips_cpu|dp|rf|Mux59~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~6_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(4)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(4),
	datad => \mips_cpu|dp|rf|R21\(4),
	combout => \mips_cpu|dp|rf|Mux59~6_combout\);

-- Location: LCCOMB_X23_Y20_N14
\mips_cpu|dp|rf|Mux59~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~7_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux59~6_combout\ & ((\mips_cpu|dp|rf|R29\(4)))) # (!\mips_cpu|dp|rf|Mux59~6_combout\ & (\mips_cpu|dp|rf|R25\(4))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(4),
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(4),
	datad => \mips_cpu|dp|rf|Mux59~6_combout\,
	combout => \mips_cpu|dp|rf|Mux59~7_combout\);

-- Location: LCCOMB_X27_Y18_N14
\mips_cpu|dp|rf|Mux59~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(4)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R19\(4),
	datad => \mips_cpu|dp|rf|R27\(4),
	combout => \mips_cpu|dp|rf|Mux59~4_combout\);

-- Location: LCCOMB_X28_Y18_N14
\mips_cpu|dp|rf|Mux59~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux59~4_combout\ & (\mips_cpu|dp|rf|R31\(4))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|R23\(4)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux59~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux59~4_combout\,
	datac => \mips_cpu|dp|rf|R31\(4),
	datad => \mips_cpu|dp|rf|R23\(4),
	combout => \mips_cpu|dp|rf|Mux59~5_combout\);

-- Location: LCCOMB_X28_Y26_N0
\mips_cpu|dp|rf|Mux59~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux59~5_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux59~7_combout\,
	datad => \mips_cpu|dp|rf|Mux59~5_combout\,
	combout => \mips_cpu|dp|rf|Mux59~8_combout\);

-- Location: LCCOMB_X21_Y23_N12
\mips_cpu|dp|rf|Mux59~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux59~8_combout\ & (\mips_cpu|dp|rf|Mux59~10_combout\)) # (!\mips_cpu|dp|rf|Mux59~8_combout\ & ((\mips_cpu|dp|rf|Mux59~3_combout\))))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~10_combout\,
	datab => \mips_cpu|dp|rf|Mux59~3_combout\,
	datac => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux59~8_combout\,
	combout => \mips_cpu|dp|rf|Mux59~11_combout\);

-- Location: LCCOMB_X21_Y23_N14
\mips_cpu|dp|rf|Mux59~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|id_ex|q[96]~8_combout\) # ((\mips_cpu|dp|rf|Mux59~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & 
-- (\mips_cpu|dp|rf|Mux59~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux59~15_combout\,
	datad => \mips_cpu|dp|rf|Mux59~11_combout\,
	combout => \mips_cpu|dp|rf|Mux59~16_combout\);

-- Location: LCCOMB_X24_Y19_N0
\mips_cpu|dp|rf|Mux59~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux59~16_combout\ & (\mips_cpu|dp|rf|Mux59~18_combout\)) # (!\mips_cpu|dp|rf|Mux59~16_combout\ & ((\mips_cpu|dp|rf|Mux59~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux59~1_combout\,
	datad => \mips_cpu|dp|rf|Mux59~16_combout\,
	combout => \mips_cpu|dp|rf|Mux59~19_combout\);

-- Location: LCCOMB_X24_Y19_N8
\mips_cpu|dp|rf|Mux59~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux59~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux59~19_combout\,
	combout => \mips_cpu|dp|rf|Mux59~20_combout\);

-- Location: FF_X24_Y19_N9
\mips_cpu|dp|id_ex|q[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux59~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(98));

-- Location: LCCOMB_X24_Y19_N2
\mips_cpu|dp|fwsrcamux|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux27~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(98)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(44))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(98)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(44),
	datac => \mips_cpu|dp|id_ex|q\(98),
	datad => \mips_cpu|dp|stall_control~7_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux27~0_combout\);

-- Location: LCCOMB_X24_Y19_N4
\mips_cpu|dp|fwsrcamux|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux27~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[4]~30_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datac => \mips_cpu|dp|resmux|y[4]~30_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux27~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux27~1_combout\);

-- Location: LCCOMB_X19_Y22_N12
\mips_cpu|dp|alu|iadder32|bit4|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit4|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux27~1_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux27~1_combout\ $ (\mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux27~1_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux27~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit3|cout~0_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit4|sum~combout\);

-- Location: LCCOMB_X19_Y22_N14
\mips_cpu|dp|alu|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~0_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|iadder32|bit4|sum~combout\)))) # 
-- (!\mips_cpu|dp|alu|Mux6~2_combout\ & (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit4|sum~combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~3_combout\,
	combout => \mips_cpu|dp|alu|Mux27~0_combout\);

-- Location: LCCOMB_X19_Y22_N10
\mips_cpu|dp|alu|Mux27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~combout\ = (\mips_cpu|dp|fwsrcamux|Mux27~1_combout\ & ((\mips_cpu|dp|alu|Mux27~0_combout\) # ((\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux27~1_combout\)))) # (!\mips_cpu|dp|fwsrcamux|Mux27~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux27~0_combout\ & ((\mips_cpu|dp|srcbmux|Mux27~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux27~1_combout\,
	datab => \mips_cpu|dp|alu|Mux27~0_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux27~1_combout\,
	combout => \mips_cpu|dp|alu|Mux27~combout\);

-- Location: FF_X19_Y22_N11
\mips_cpu|dp|ex_mem|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux27~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(44));

-- Location: LCCOMB_X20_Y23_N4
\mips_cpu|dp|if_id|q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[13]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13),
	combout => \mips_cpu|dp|if_id|q[13]~feeder_combout\);

-- Location: FF_X20_Y23_N5
\mips_cpu|dp|if_id|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[13]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(13));

-- Location: FF_X20_Y23_N27
\mips_cpu|dp|id_ex|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(13),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(43));

-- Location: LCCOMB_X15_Y16_N14
\mips_cpu|dp|wrmux|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|Mux2~0_combout\ = (\mips_cpu|dp|id_ex|q\(7) & (\mips_cpu|dp|id_ex|q\(43))) # (!\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|dp|id_ex|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(43),
	datab => \mips_cpu|dp|id_ex|q\(7),
	datad => \mips_cpu|dp|id_ex|q\(22),
	combout => \mips_cpu|dp|wrmux|Mux2~0_combout\);

-- Location: FF_X15_Y16_N15
\mips_cpu|dp|ex_mem|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|Mux2~0_combout\,
	asdata => \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|id_ex|q\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(5));

-- Location: LCCOMB_X17_Y16_N12
\mips_cpu|dp|fw|always0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~5_combout\ = (\mips_cpu|dp|ex_mem|q\(5) & (\mips_cpu|dp|id_ex|q\(27) & (\mips_cpu|dp|id_ex|q\(28) $ (!\mips_cpu|dp|ex_mem|q\(6))))) # (!\mips_cpu|dp|ex_mem|q\(5) & (!\mips_cpu|dp|id_ex|q\(27) & (\mips_cpu|dp|id_ex|q\(28) $ 
-- (!\mips_cpu|dp|ex_mem|q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(5),
	datab => \mips_cpu|dp|id_ex|q\(27),
	datac => \mips_cpu|dp|id_ex|q\(28),
	datad => \mips_cpu|dp|ex_mem|q\(6),
	combout => \mips_cpu|dp|fw|always0~5_combout\);

-- Location: LCCOMB_X16_Y16_N26
\mips_cpu|dp|fw|always0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~6_combout\ = (!\mips_cpu|dp|ex_mem|q\(1) & (\mips_cpu|dp|ex_mem|q\(0) & (\mips_cpu|dp|id_ex|q\(29) $ (!\mips_cpu|dp|ex_mem|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(1),
	datab => \mips_cpu|dp|ex_mem|q\(0),
	datac => \mips_cpu|dp|id_ex|q\(29),
	datad => \mips_cpu|dp|ex_mem|q\(7),
	combout => \mips_cpu|dp|fw|always0~6_combout\);

-- Location: LCCOMB_X17_Y16_N0
\mips_cpu|dp|fw|always0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~4_combout\ = (\mips_cpu|dp|ex_mem|q\(4) & (\mips_cpu|dp|id_ex|q\(26) & (\mips_cpu|dp|ex_mem|q\(3) $ (!\mips_cpu|dp|id_ex|q\(25))))) # (!\mips_cpu|dp|ex_mem|q\(4) & (!\mips_cpu|dp|id_ex|q\(26) & (\mips_cpu|dp|ex_mem|q\(3) $ 
-- (!\mips_cpu|dp|id_ex|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(4),
	datab => \mips_cpu|dp|ex_mem|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(26),
	datad => \mips_cpu|dp|id_ex|q\(25),
	combout => \mips_cpu|dp|fw|always0~4_combout\);

-- Location: LCCOMB_X17_Y16_N16
\mips_cpu|dp|fw|always0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~7_combout\ = (\mips_cpu|dp|fw|always0~5_combout\ & (\mips_cpu|dp|fw|always0~6_combout\ & \mips_cpu|dp|fw|always0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|always0~5_combout\,
	datac => \mips_cpu|dp|fw|always0~6_combout\,
	datad => \mips_cpu|dp|fw|always0~4_combout\,
	combout => \mips_cpu|dp|fw|always0~7_combout\);

-- Location: FF_X21_Y19_N15
\mips_cpu|dp|rf|R13[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(10));

-- Location: FF_X24_Y17_N23
\mips_cpu|dp|rf|R15[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(10));

-- Location: LCCOMB_X21_Y19_N14
\mips_cpu|dp|rf|Mux53~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R15\(10))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R13\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R13\(10),
	datad => \mips_cpu|dp|rf|R15\(10),
	combout => \mips_cpu|dp|rf|Mux53~17_combout\);

-- Location: FF_X22_Y19_N31
\mips_cpu|dp|rf|R14[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(10));

-- Location: FF_X22_Y19_N25
\mips_cpu|dp|rf|R12[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(10));

-- Location: LCCOMB_X22_Y19_N30
\mips_cpu|dp|rf|Mux53~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~18_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux53~17_combout\ & (\mips_cpu|dp|rf|R14\(10))) # (!\mips_cpu|dp|rf|Mux53~17_combout\ & ((\mips_cpu|dp|rf|R12\(10)))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ 
-- & (\mips_cpu|dp|rf|Mux53~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux53~17_combout\,
	datac => \mips_cpu|dp|rf|R14\(10),
	datad => \mips_cpu|dp|rf|R12\(10),
	combout => \mips_cpu|dp|rf|Mux53~18_combout\);

-- Location: FF_X24_Y24_N19
\mips_cpu|dp|rf|R3[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(10));

-- Location: FF_X26_Y21_N17
\mips_cpu|dp|rf|R2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(10));

-- Location: FF_X24_Y24_N25
\mips_cpu|dp|rf|R1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(10));

-- Location: FF_X27_Y25_N11
\mips_cpu|dp|rf|R5[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(10));

-- Location: FF_X27_Y25_N13
\mips_cpu|dp|rf|R7[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(10));

-- Location: LCCOMB_X27_Y25_N10
\mips_cpu|dp|rf|Mux53~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~12_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\) # ((\mips_cpu|dp|rf|R7\(10))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (\mips_cpu|dp|rf|R5\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(10),
	datad => \mips_cpu|dp|rf|R7\(10),
	combout => \mips_cpu|dp|rf|Mux53~12_combout\);

-- Location: FF_X28_Y25_N29
\mips_cpu|dp|rf|R6[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(10));

-- Location: FF_X28_Y25_N7
\mips_cpu|dp|rf|R4[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(10));

-- Location: LCCOMB_X28_Y25_N28
\mips_cpu|dp|rf|Mux53~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~13_combout\ = (\mips_cpu|dp|rf|Mux53~12_combout\ & (((\mips_cpu|dp|rf|R6\(10))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\))) # (!\mips_cpu|dp|rf|Mux53~12_combout\ & (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R4\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~12_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(10),
	datad => \mips_cpu|dp|rf|R4\(10),
	combout => \mips_cpu|dp|rf|Mux53~13_combout\);

-- Location: LCCOMB_X26_Y21_N10
\mips_cpu|dp|rf|Mux53~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux53~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (\mips_cpu|dp|rf|R1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R1\(10),
	datac => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datad => \mips_cpu|dp|rf|Mux53~13_combout\,
	combout => \mips_cpu|dp|rf|Mux53~14_combout\);

-- Location: LCCOMB_X26_Y21_N16
\mips_cpu|dp|rf|Mux53~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & ((\mips_cpu|dp|rf|Mux53~14_combout\ & (\mips_cpu|dp|rf|R3\(10))) # (!\mips_cpu|dp|rf|Mux53~14_combout\ & ((\mips_cpu|dp|rf|R2\(10)))))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & 
-- (((\mips_cpu|dp|rf|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(10),
	datab => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datac => \mips_cpu|dp|rf|R2\(10),
	datad => \mips_cpu|dp|rf|Mux53~14_combout\,
	combout => \mips_cpu|dp|rf|Mux53~15_combout\);

-- Location: FF_X27_Y22_N25
\mips_cpu|dp|rf|R28[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(10));

-- Location: FF_X28_Y22_N17
\mips_cpu|dp|rf|R24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(10));

-- Location: FF_X27_Y22_N31
\mips_cpu|dp|rf|R20[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(10));

-- Location: FF_X28_Y22_N11
\mips_cpu|dp|rf|R16[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(10));

-- Location: LCCOMB_X27_Y22_N30
\mips_cpu|dp|rf|Mux53~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(10))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(10),
	datad => \mips_cpu|dp|rf|R16\(10),
	combout => \mips_cpu|dp|rf|Mux53~2_combout\);

-- Location: LCCOMB_X28_Y22_N16
\mips_cpu|dp|rf|Mux53~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux53~2_combout\ & (\mips_cpu|dp|rf|R28\(10))) # (!\mips_cpu|dp|rf|Mux53~2_combout\ & ((\mips_cpu|dp|rf|R24\(10)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(10),
	datac => \mips_cpu|dp|rf|R24\(10),
	datad => \mips_cpu|dp|rf|Mux53~2_combout\,
	combout => \mips_cpu|dp|rf|Mux53~3_combout\);

-- Location: FF_X21_Y17_N31
\mips_cpu|dp|rf|R17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(10));

-- Location: FF_X21_Y17_N21
\mips_cpu|dp|rf|R21[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(10));

-- Location: LCCOMB_X21_Y17_N30
\mips_cpu|dp|rf|Mux53~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~6_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R21\(10))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (\mips_cpu|dp|rf|R17\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R17\(10),
	datad => \mips_cpu|dp|rf|R21\(10),
	combout => \mips_cpu|dp|rf|Mux53~6_combout\);

-- Location: FF_X22_Y17_N9
\mips_cpu|dp|rf|R25[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(10));

-- Location: FF_X22_Y17_N19
\mips_cpu|dp|rf|R29[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(10));

-- Location: LCCOMB_X22_Y17_N18
\mips_cpu|dp|rf|Mux53~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~7_combout\ = (\mips_cpu|dp|rf|Mux53~6_combout\ & (((\mips_cpu|dp|rf|R29\(10)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|rf|Mux53~6_combout\ & (\mips_cpu|dp|rf|R25\(10) & ((\mips_cpu|dp|id_ex|q[96]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~6_combout\,
	datab => \mips_cpu|dp|rf|R25\(10),
	datac => \mips_cpu|dp|rf|R29\(10),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux53~7_combout\);

-- Location: FF_X27_Y18_N9
\mips_cpu|dp|rf|R27[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(10));

-- Location: FF_X27_Y18_N19
\mips_cpu|dp|rf|R19[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(10));

-- Location: LCCOMB_X27_Y18_N18
\mips_cpu|dp|rf|Mux53~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~4_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R27\(10))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R19\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R27\(10),
	datac => \mips_cpu|dp|rf|R19\(10),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux53~4_combout\);

-- Location: FF_X28_Y18_N11
\mips_cpu|dp|rf|R31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(10));

-- Location: FF_X28_Y18_N1
\mips_cpu|dp|rf|R23[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(10));

-- Location: LCCOMB_X28_Y18_N10
\mips_cpu|dp|rf|Mux53~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~5_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux53~4_combout\ & (\mips_cpu|dp|rf|R31\(10))) # (!\mips_cpu|dp|rf|Mux53~4_combout\ & ((\mips_cpu|dp|rf|R23\(10)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux53~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux53~4_combout\,
	datac => \mips_cpu|dp|rf|R31\(10),
	datad => \mips_cpu|dp|rf|R23\(10),
	combout => \mips_cpu|dp|rf|Mux53~5_combout\);

-- Location: LCCOMB_X28_Y26_N20
\mips_cpu|dp|rf|Mux53~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~8_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|id_ex|q[96]~7_combout\)) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux53~5_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|Mux53~7_combout\,
	datad => \mips_cpu|dp|rf|Mux53~5_combout\,
	combout => \mips_cpu|dp|rf|Mux53~8_combout\);

-- Location: FF_X16_Y25_N7
\mips_cpu|dp|rf|R26[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(10));

-- Location: FF_X17_Y25_N19
\mips_cpu|dp|rf|R18[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(10));

-- Location: LCCOMB_X17_Y25_N18
\mips_cpu|dp|rf|Mux53~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~9_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(10))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R26\(10),
	datac => \mips_cpu|dp|rf|R18\(10),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux53~9_combout\);

-- Location: FF_X16_Y25_N9
\mips_cpu|dp|rf|R30[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(10));

-- Location: FF_X17_Y25_N17
\mips_cpu|dp|rf|R22[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(10));

-- Location: LCCOMB_X16_Y25_N8
\mips_cpu|dp|rf|Mux53~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~10_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux53~9_combout\ & (\mips_cpu|dp|rf|R30\(10))) # (!\mips_cpu|dp|rf|Mux53~9_combout\ & ((\mips_cpu|dp|rf|R22\(10)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux53~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux53~9_combout\,
	datac => \mips_cpu|dp|rf|R30\(10),
	datad => \mips_cpu|dp|rf|R22\(10),
	combout => \mips_cpu|dp|rf|Mux53~10_combout\);

-- Location: LCCOMB_X22_Y19_N4
\mips_cpu|dp|rf|Mux53~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux53~8_combout\ & ((\mips_cpu|dp|rf|Mux53~10_combout\))) # (!\mips_cpu|dp|rf|Mux53~8_combout\ & (\mips_cpu|dp|rf|Mux53~3_combout\)))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|Mux53~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~3_combout\,
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|Mux53~8_combout\,
	datad => \mips_cpu|dp|rf|Mux53~10_combout\,
	combout => \mips_cpu|dp|rf|Mux53~11_combout\);

-- Location: LCCOMB_X22_Y19_N14
\mips_cpu|dp|rf|Mux53~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|id_ex|q[96]~10_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux53~11_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (\mips_cpu|dp|rf|Mux53~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux53~11_combout\,
	datad => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	combout => \mips_cpu|dp|rf|Mux53~16_combout\);

-- Location: FF_X20_Y14_N11
\mips_cpu|dp|rf|R11[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(10));

-- Location: FF_X21_Y14_N9
\mips_cpu|dp|rf|R10[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(10));

-- Location: FF_X21_Y14_N27
\mips_cpu|dp|rf|R8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(10));

-- Location: FF_X20_Y15_N15
\mips_cpu|dp|rf|R9[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|resmux|y[10]~24_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(10));

-- Location: LCCOMB_X20_Y15_N14
\mips_cpu|dp|rf|Mux53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~0_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R8\(10)) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|rf|R9\(10) & 
-- !\mips_cpu|dp|id_ex|q[96]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|R8\(10),
	datac => \mips_cpu|dp|rf|R9\(10),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux53~0_combout\);

-- Location: LCCOMB_X21_Y14_N8
\mips_cpu|dp|rf|Mux53~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~1_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux53~0_combout\ & ((\mips_cpu|dp|rf|R10\(10)))) # (!\mips_cpu|dp|rf|Mux53~0_combout\ & (\mips_cpu|dp|rf|R11\(10))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(10),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R10\(10),
	datad => \mips_cpu|dp|rf|Mux53~0_combout\,
	combout => \mips_cpu|dp|rf|Mux53~1_combout\);

-- Location: LCCOMB_X22_Y19_N8
\mips_cpu|dp|rf|Mux53~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|rf|Mux53~16_combout\ & (\mips_cpu|dp|rf|Mux53~18_combout\)) # (!\mips_cpu|dp|rf|Mux53~16_combout\ & ((\mips_cpu|dp|rf|Mux53~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (((\mips_cpu|dp|rf|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datac => \mips_cpu|dp|rf|Mux53~16_combout\,
	datad => \mips_cpu|dp|rf|Mux53~1_combout\,
	combout => \mips_cpu|dp|rf|Mux53~19_combout\);

-- Location: LCCOMB_X17_Y17_N2
\mips_cpu|dp|rf|Mux53~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux53~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux53~19_combout\,
	combout => \mips_cpu|dp|rf|Mux53~20_combout\);

-- Location: FF_X17_Y17_N3
\mips_cpu|dp|id_ex|q[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux53~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(104));

-- Location: LCCOMB_X17_Y17_N8
\mips_cpu|dp|fwsrcamux|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux21~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|id_ex|q\(104)))) # (!\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|ex_mem|q\(50))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(104)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(50),
	datac => \mips_cpu|dp|stall_control~7_combout\,
	datad => \mips_cpu|dp|id_ex|q\(104),
	combout => \mips_cpu|dp|fwsrcamux|Mux21~0_combout\);

-- Location: LCCOMB_X17_Y17_N18
\mips_cpu|dp|fwsrcamux|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux21~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|resmux|y[10]~24_combout\))) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux21~0_combout\,
	datab => \mips_cpu|dp|resmux|y[10]~24_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux21~1_combout\);

-- Location: LCCOMB_X17_Y20_N8
\mips_cpu|dp|alu|iadder32|bit9|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\ = (\mips_cpu|dp|fwsrcamux|Mux22~1_combout\ & ((\mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux22~1_combout\)))) # 
-- (!\mips_cpu|dp|fwsrcamux|Mux22~1_combout\ & (\mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux22~1_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit8|cout~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux22~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\);

-- Location: LCCOMB_X17_Y20_N4
\mips_cpu|dp|alu|iadder32|bit10|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit10|sum~combout\ = \mips_cpu|dp|srcbmux|Mux21~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux21~1_combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux21~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit10|sum~combout\);

-- Location: LCCOMB_X17_Y20_N22
\mips_cpu|dp|alu|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~0_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|alu|iadder32|bit10|sum~combout\))))) # 
-- (!\mips_cpu|dp|alu|Mux6~2_combout\ & (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit10|sum~combout\,
	datad => \mips_cpu|dp|alu|Mux6~3_combout\,
	combout => \mips_cpu|dp|alu|Mux21~0_combout\);

-- Location: LCCOMB_X17_Y20_N10
\mips_cpu|dp|alu|Mux21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~combout\ = (\mips_cpu|dp|srcbmux|Mux21~1_combout\ & ((\mips_cpu|dp|alu|Mux21~0_combout\) # ((\mips_cpu|dp|fwsrcamux|Mux21~1_combout\ & \mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|srcbmux|Mux21~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux21~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux21~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux21~1_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux21~1_combout\,
	datac => \mips_cpu|dp|alu|Mux21~0_combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux21~combout\);

-- Location: FF_X17_Y20_N11
\mips_cpu|dp|ex_mem|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux21~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(50));

-- Location: FF_X16_Y19_N27
\mips_cpu|dp|mem_wb|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(50),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(17));

-- Location: LCCOMB_X15_Y19_N10
\mips_cpu|dp|mem_wb|q[49]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[49]~2_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(10))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(10),
	datab => \Timer|CounterR\(10),
	datad => \uGPIO|Equal0~2_combout\,
	combout => \mips_cpu|dp|mem_wb|q[49]~2_combout\);

-- Location: FF_X15_Y19_N11
\mips_cpu|dp|mem_wb|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[49]~2_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(10),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(49));

-- Location: LCCOMB_X16_Y19_N26
\mips_cpu|dp|resmux|y[10]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[10]~24_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(49)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(17),
	datad => \mips_cpu|dp|mem_wb|q\(49),
	combout => \mips_cpu|dp|resmux|y[10]~24_combout\);

-- Location: LCCOMB_X21_Y14_N26
\mips_cpu|dp|rf|Mux21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R10\(10)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R8\(10) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R10\(10),
	datac => \mips_cpu|dp|rf|R8\(10),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux21~12_combout\);

-- Location: LCCOMB_X20_Y14_N10
\mips_cpu|dp|rf|Mux21~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux21~12_combout\ & ((\mips_cpu|dp|rf|R11\(10)))) # (!\mips_cpu|dp|rf|Mux21~12_combout\ & (\mips_cpu|dp|rf|R9\(10))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R9\(10),
	datac => \mips_cpu|dp|rf|R11\(10),
	datad => \mips_cpu|dp|rf|Mux21~12_combout\,
	combout => \mips_cpu|dp|rf|Mux21~13_combout\);

-- Location: LCCOMB_X28_Y25_N6
\mips_cpu|dp|rf|Mux21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R5\(10))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R4\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(10),
	datad => \mips_cpu|dp|rf|R5\(10),
	combout => \mips_cpu|dp|rf|Mux21~14_combout\);

-- Location: LCCOMB_X27_Y25_N12
\mips_cpu|dp|rf|Mux21~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~15_combout\ = (\mips_cpu|dp|rf|Mux21~14_combout\ & (((\mips_cpu|dp|rf|R7\(10))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux21~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(10),
	datad => \mips_cpu|dp|rf|R6\(10),
	combout => \mips_cpu|dp|rf|Mux21~15_combout\);

-- Location: LCCOMB_X24_Y24_N24
\mips_cpu|dp|rf|Mux21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(10)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(10),
	datad => \mips_cpu|dp|rf|R2\(10),
	combout => \mips_cpu|dp|rf|Mux21~16_combout\);

-- Location: LCCOMB_X24_Y24_N18
\mips_cpu|dp|rf|Mux21~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux21~16_combout\ & ((\mips_cpu|dp|rf|R3\(10)))) # (!\mips_cpu|dp|rf|Mux21~16_combout\ & (\mips_cpu|dp|rf|Mux21~15_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|rf|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux21~15_combout\,
	datac => \mips_cpu|dp|rf|R3\(10),
	datad => \mips_cpu|dp|rf|Mux21~16_combout\,
	combout => \mips_cpu|dp|rf|Mux21~17_combout\);

-- Location: LCCOMB_X24_Y17_N12
\mips_cpu|dp|rf|Mux21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\) # ((\mips_cpu|dp|rf|Mux21~13_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- ((\mips_cpu|dp|rf|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux21~13_combout\,
	datad => \mips_cpu|dp|rf|Mux21~17_combout\,
	combout => \mips_cpu|dp|rf|Mux21~18_combout\);

-- Location: LCCOMB_X22_Y19_N24
\mips_cpu|dp|rf|Mux21~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R13\(10))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(10),
	datad => \mips_cpu|dp|rf|R13\(10),
	combout => \mips_cpu|dp|rf|Mux21~19_combout\);

-- Location: LCCOMB_X24_Y17_N22
\mips_cpu|dp|rf|Mux21~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~20_combout\ = (\mips_cpu|dp|rf|Mux21~19_combout\ & (((\mips_cpu|dp|rf|R15\(10)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux21~19_combout\ & (\mips_cpu|dp|rf|R14\(10) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(10),
	datab => \mips_cpu|dp|rf|Mux21~19_combout\,
	datac => \mips_cpu|dp|rf|R15\(10),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux21~20_combout\);

-- Location: LCCOMB_X28_Y18_N0
\mips_cpu|dp|rf|Mux21~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(10))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(10),
	datad => \mips_cpu|dp|rf|R19\(10),
	combout => \mips_cpu|dp|rf|Mux21~9_combout\);

-- Location: LCCOMB_X27_Y18_N8
\mips_cpu|dp|rf|Mux21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux21~9_combout\ & ((\mips_cpu|dp|rf|R31\(10)))) # (!\mips_cpu|dp|rf|Mux21~9_combout\ & (\mips_cpu|dp|rf|R27\(10))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux21~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux21~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(10),
	datad => \mips_cpu|dp|rf|R31\(10),
	combout => \mips_cpu|dp|rf|Mux21~10_combout\);

-- Location: LCCOMB_X28_Y22_N10
\mips_cpu|dp|rf|Mux21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(10))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(10),
	datad => \mips_cpu|dp|rf|R24\(10),
	combout => \mips_cpu|dp|rf|Mux21~6_combout\);

-- Location: LCCOMB_X27_Y22_N24
\mips_cpu|dp|rf|Mux21~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux21~6_combout\ & ((\mips_cpu|dp|rf|R28\(10)))) # (!\mips_cpu|dp|rf|Mux21~6_combout\ & (\mips_cpu|dp|rf|R20\(10))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(10),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(10),
	datad => \mips_cpu|dp|rf|Mux21~6_combout\,
	combout => \mips_cpu|dp|rf|Mux21~7_combout\);

-- Location: LCCOMB_X22_Y17_N8
\mips_cpu|dp|rf|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(10))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(10),
	datad => \mips_cpu|dp|rf|R17\(10),
	combout => \mips_cpu|dp|rf|Mux21~4_combout\);

-- Location: LCCOMB_X21_Y17_N20
\mips_cpu|dp|rf|Mux21~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~5_combout\ = (\mips_cpu|dp|rf|Mux21~4_combout\ & ((\mips_cpu|dp|rf|R29\(10)) # ((!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux21~4_combout\ & (((\mips_cpu|dp|rf|R21\(10) & \mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(10),
	datab => \mips_cpu|dp|rf|Mux21~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(10),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux21~5_combout\);

-- Location: LCCOMB_X24_Y17_N0
\mips_cpu|dp|rf|Mux21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~8_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|Mux21~5_combout\) # (\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux21~7_combout\ & ((!\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~7_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux21~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux21~8_combout\);

-- Location: LCCOMB_X17_Y25_N16
\mips_cpu|dp|rf|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~2_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(10)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(10),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(10),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux21~2_combout\);

-- Location: LCCOMB_X16_Y25_N6
\mips_cpu|dp|rf|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux21~2_combout\ & (\mips_cpu|dp|rf|R30\(10))) # (!\mips_cpu|dp|rf|Mux21~2_combout\ & ((\mips_cpu|dp|rf|R26\(10)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R30\(10),
	datac => \mips_cpu|dp|rf|R26\(10),
	datad => \mips_cpu|dp|rf|Mux21~2_combout\,
	combout => \mips_cpu|dp|rf|Mux21~3_combout\);

-- Location: LCCOMB_X24_Y17_N2
\mips_cpu|dp|rf|Mux21~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux21~8_combout\ & (\mips_cpu|dp|rf|Mux21~10_combout\)) # (!\mips_cpu|dp|rf|Mux21~8_combout\ & ((\mips_cpu|dp|rf|Mux21~3_combout\))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux21~10_combout\,
	datac => \mips_cpu|dp|rf|Mux21~8_combout\,
	datad => \mips_cpu|dp|rf|Mux21~3_combout\,
	combout => \mips_cpu|dp|rf|Mux21~11_combout\);

-- Location: LCCOMB_X24_Y17_N16
\mips_cpu|dp|rf|Mux21~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~21_combout\ = (\mips_cpu|dp|rf|Mux21~18_combout\ & (((\mips_cpu|dp|rf|Mux21~20_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\))) # (!\mips_cpu|dp|rf|Mux21~18_combout\ & (\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- ((\mips_cpu|dp|rf|Mux21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux21~20_combout\,
	datad => \mips_cpu|dp|rf|Mux21~11_combout\,
	combout => \mips_cpu|dp|rf|Mux21~21_combout\);

-- Location: LCCOMB_X17_Y17_N6
\mips_cpu|dp|rf|Mux21~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~22_combout\ = (\mips_cpu|dp|rf|Mux21~21_combout\ & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|id_ex|q[66]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux21~21_combout\,
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	combout => \mips_cpu|dp|rf|Mux21~22_combout\);

-- Location: FF_X17_Y17_N7
\mips_cpu|dp|id_ex|q[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux21~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(72));

-- Location: LCCOMB_X17_Y17_N28
\mips_cpu|dp|fwsrcbmux|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux21~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(50)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(72)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(72),
	datac => \mips_cpu|dp|ex_mem|q\(50),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux21~0_combout\);

-- Location: LCCOMB_X17_Y17_N10
\mips_cpu|dp|fwsrcbmux|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux21~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[10]~24_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datab => \mips_cpu|dp|resmux|y[10]~24_combout\,
	datac => \mips_cpu|dp|fwsrcbmux|Mux21~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux21~1_combout\);

-- Location: LCCOMB_X17_Y17_N22
\mips_cpu|dp|srcbmux|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux21~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(136))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux21~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(3),
	datab => \mips_cpu|dp|id_ex|q\(4),
	datac => \mips_cpu|dp|id_ex|q\(136),
	datad => \mips_cpu|dp|fwsrcbmux|Mux21~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux21~0_combout\);

-- Location: LCCOMB_X17_Y17_N16
\mips_cpu|dp|srcbmux|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux21~1_combout\ = (\mips_cpu|dp|srcbmux|Mux21~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux21~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(40),
	combout => \mips_cpu|dp|srcbmux|Mux21~1_combout\);

-- Location: LCCOMB_X17_Y20_N26
\mips_cpu|dp|alu|iadder32|bit10|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux21~1_combout\) # (\mips_cpu|dp|srcbmux|Mux21~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux21~1_combout\ & (\mips_cpu|dp|srcbmux|Mux21~1_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux21~1_combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit9|cout~0_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux21~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\);

-- Location: LCCOMB_X17_Y20_N24
\mips_cpu|dp|alu|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux20~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux20~1_combout\,
	combout => \mips_cpu|dp|alu|Mux20~2_combout\);

-- Location: LCCOMB_X17_Y20_N18
\mips_cpu|dp|alu|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~3_combout\ = \mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\ $ (\mips_cpu|dp|alu|Mux20~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit10|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux20~2_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux20~1_combout\,
	combout => \mips_cpu|dp|alu|Mux20~3_combout\);

-- Location: LCCOMB_X17_Y20_N28
\mips_cpu|dp|alu|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~4_combout\ = ((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & \mips_cpu|dp|alu|Mux20~2_combout\)) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & ((\mips_cpu|dp|alu|Mux20~2_combout\) # 
-- (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datad => \mips_cpu|dp|alu|Mux20~2_combout\,
	combout => \mips_cpu|dp|alu|Mux20~4_combout\);

-- Location: LCCOMB_X17_Y20_N6
\mips_cpu|dp|alu|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux20~4_combout\ & ((\mips_cpu|dp|alu|Mux20~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux20~3_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|Mux20~4_combout\,
	combout => \mips_cpu|dp|alu|Mux20~5_combout\);

-- Location: LCCOMB_X17_Y20_N16
\mips_cpu|dp|alu|Mux20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~combout\ = (\mips_cpu|dp|alu|Mux20~5_combout\ & (((\mips_cpu|dp|srcbmux|Mux20~1_combout\) # (\mips_cpu|dp|fwsrcamux|Mux20~1_combout\)) # (!\mips_cpu|dp|alu|Mux6~4_combout\))) # (!\mips_cpu|dp|alu|Mux20~5_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|srcbmux|Mux20~1_combout\ & \mips_cpu|dp|fwsrcamux|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux20~5_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux20~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux20~1_combout\,
	combout => \mips_cpu|dp|alu|Mux20~combout\);

-- Location: FF_X17_Y20_N17
\mips_cpu|dp|ex_mem|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux20~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(51));

-- Location: FF_X19_Y18_N29
\mips_cpu|dp|mem_wb|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(51),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(18));

-- Location: LCCOMB_X15_Y19_N16
\mips_cpu|dp|mem_wb|q[50]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[50]~1_combout\ = (\uGPIO|Equal0~2_combout\ & (\Timer|CompareR\(11))) # (!\uGPIO|Equal0~2_combout\ & ((\Timer|CounterR\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CompareR\(11),
	datad => \Timer|CounterR\(11),
	combout => \mips_cpu|dp|mem_wb|q[50]~1_combout\);

-- Location: FF_X15_Y19_N17
\mips_cpu|dp|mem_wb|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[50]~1_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(50));

-- Location: LCCOMB_X19_Y18_N28
\mips_cpu|dp|resmux|y[11]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[11]~23_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(50)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(18),
	datad => \mips_cpu|dp|mem_wb|q\(50),
	combout => \mips_cpu|dp|resmux|y[11]~23_combout\);

-- Location: LCCOMB_X24_Y26_N26
\mips_cpu|dp|rf|Mux20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(11)) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|R4\(11) & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(11),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R4\(11),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux20~14_combout\);

-- Location: LCCOMB_X23_Y26_N10
\mips_cpu|dp|rf|Mux20~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~15_combout\ = (\mips_cpu|dp|rf|Mux20~14_combout\ & (((\mips_cpu|dp|rf|R7\(11)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux20~14_combout\ & (\mips_cpu|dp|rf|R5\(11) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~14_combout\,
	datab => \mips_cpu|dp|rf|R5\(11),
	datac => \mips_cpu|dp|rf|R7\(11),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux20~15_combout\);

-- Location: LCCOMB_X24_Y24_N12
\mips_cpu|dp|rf|Mux20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux20~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(11),
	datad => \mips_cpu|dp|rf|Mux20~15_combout\,
	combout => \mips_cpu|dp|rf|Mux20~16_combout\);

-- Location: LCCOMB_X24_Y24_N22
\mips_cpu|dp|rf|Mux20~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~17_combout\ = (\mips_cpu|dp|rf|Mux20~16_combout\ & (((\mips_cpu|dp|rf|R3\(11))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\))) # (!\mips_cpu|dp|rf|Mux20~16_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R3\(11),
	datad => \mips_cpu|dp|rf|R2\(11),
	combout => \mips_cpu|dp|rf|Mux20~17_combout\);

-- Location: LCCOMB_X16_Y15_N22
\mips_cpu|dp|rf|Mux20~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(11))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(11),
	datac => \mips_cpu|dp|rf|R19\(11),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux20~11_combout\);

-- Location: LCCOMB_X17_Y15_N26
\mips_cpu|dp|rf|Mux20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~12_combout\ = (\mips_cpu|dp|rf|Mux20~11_combout\ & (((\mips_cpu|dp|rf|R31\(11)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux20~11_combout\ & (\mips_cpu|dp|rf|R27\(11) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R27\(11),
	datab => \mips_cpu|dp|rf|Mux20~11_combout\,
	datac => \mips_cpu|dp|rf|R31\(11),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux20~12_combout\);

-- Location: LCCOMB_X29_Y24_N6
\mips_cpu|dp|rf|Mux20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(11)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R18\(11),
	datad => \mips_cpu|dp|rf|R22\(11),
	combout => \mips_cpu|dp|rf|Mux20~6_combout\);

-- Location: LCCOMB_X30_Y24_N6
\mips_cpu|dp|rf|Mux20~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~7_combout\ = (\mips_cpu|dp|rf|Mux20~6_combout\ & (((\mips_cpu|dp|rf|R30\(11)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux20~6_combout\ & (\mips_cpu|dp|rf|R26\(11) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R26\(11),
	datab => \mips_cpu|dp|rf|Mux20~6_combout\,
	datac => \mips_cpu|dp|rf|R30\(11),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux20~7_combout\);

-- Location: LCCOMB_X27_Y19_N2
\mips_cpu|dp|rf|Mux20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(11))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(11),
	datad => \mips_cpu|dp|rf|R24\(11),
	combout => \mips_cpu|dp|rf|Mux20~8_combout\);

-- Location: LCCOMB_X27_Y22_N12
\mips_cpu|dp|rf|Mux20~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~9_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux20~8_combout\ & ((\mips_cpu|dp|rf|R28\(11)))) # (!\mips_cpu|dp|rf|Mux20~8_combout\ & (\mips_cpu|dp|rf|R20\(11))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(11),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(11),
	datad => \mips_cpu|dp|rf|Mux20~8_combout\,
	combout => \mips_cpu|dp|rf|Mux20~9_combout\);

-- Location: LCCOMB_X20_Y19_N22
\mips_cpu|dp|rf|Mux20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux20~7_combout\) # ((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux20~9_combout\ & !\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~7_combout\,
	datab => \mips_cpu|dp|rf|Mux20~9_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux20~10_combout\);

-- Location: LCCOMB_X22_Y17_N4
\mips_cpu|dp|rf|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(11))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(11),
	datad => \mips_cpu|dp|rf|R17\(11),
	combout => \mips_cpu|dp|rf|Mux20~4_combout\);

-- Location: LCCOMB_X21_Y17_N0
\mips_cpu|dp|rf|Mux20~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux20~4_combout\ & (\mips_cpu|dp|rf|R29\(11))) # (!\mips_cpu|dp|rf|Mux20~4_combout\ & ((\mips_cpu|dp|rf|R21\(11)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(11),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(11),
	datad => \mips_cpu|dp|rf|Mux20~4_combout\,
	combout => \mips_cpu|dp|rf|Mux20~5_combout\);

-- Location: LCCOMB_X20_Y19_N0
\mips_cpu|dp|rf|Mux20~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux20~10_combout\ & (\mips_cpu|dp|rf|Mux20~12_combout\)) # (!\mips_cpu|dp|rf|Mux20~10_combout\ & ((\mips_cpu|dp|rf|Mux20~5_combout\))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux20~10_combout\,
	datad => \mips_cpu|dp|rf|Mux20~5_combout\,
	combout => \mips_cpu|dp|rf|Mux20~13_combout\);

-- Location: LCCOMB_X20_Y19_N2
\mips_cpu|dp|rf|Mux20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux20~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~17_combout\,
	datab => \mips_cpu|dp|rf|Mux20~13_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux20~18_combout\);

-- Location: LCCOMB_X21_Y16_N18
\mips_cpu|dp|rf|Mux20~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R14\(11))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R12\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R14\(11),
	datac => \mips_cpu|dp|rf|R12\(11),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux20~19_combout\);

-- Location: LCCOMB_X20_Y19_N4
\mips_cpu|dp|rf|Mux20~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~20_combout\ = (\mips_cpu|dp|rf|Mux20~19_combout\ & (((\mips_cpu|dp|rf|R15\(11)) # (!\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|rf|Mux20~19_combout\ & (\mips_cpu|dp|rf|R13\(11) & ((\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~19_combout\,
	datab => \mips_cpu|dp|rf|R13\(11),
	datac => \mips_cpu|dp|rf|R15\(11),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux20~20_combout\);

-- Location: LCCOMB_X21_Y15_N2
\mips_cpu|dp|rf|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~2_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R9\(11))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R8\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R9\(11),
	datac => \mips_cpu|dp|rf|R8\(11),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux20~2_combout\);

-- Location: LCCOMB_X21_Y16_N24
\mips_cpu|dp|rf|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~3_combout\ = (\mips_cpu|dp|rf|Mux20~2_combout\ & (((\mips_cpu|dp|rf|R11\(11)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux20~2_combout\ & (\mips_cpu|dp|rf|R10\(11) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~2_combout\,
	datab => \mips_cpu|dp|rf|R10\(11),
	datac => \mips_cpu|dp|rf|R11\(11),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux20~3_combout\);

-- Location: LCCOMB_X20_Y19_N30
\mips_cpu|dp|rf|Mux20~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~21_combout\ = (\mips_cpu|dp|rf|Mux20~18_combout\ & (((\mips_cpu|dp|rf|Mux20~20_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\))) # (!\mips_cpu|dp|rf|Mux20~18_combout\ & (\mips_cpu|dp|id_ex|q[66]~3_combout\ & 
-- ((\mips_cpu|dp|rf|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux20~20_combout\,
	datad => \mips_cpu|dp|rf|Mux20~3_combout\,
	combout => \mips_cpu|dp|rf|Mux20~21_combout\);

-- Location: LCCOMB_X20_Y19_N18
\mips_cpu|dp|rf|Mux20~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~22_combout\ = (\mips_cpu|dp|rf|Mux20~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux20~21_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux20~22_combout\);

-- Location: FF_X20_Y19_N19
\mips_cpu|dp|id_ex|q[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux20~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(73));

-- Location: LCCOMB_X20_Y19_N20
\mips_cpu|dp|fwsrcbmux|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux20~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(51))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(73))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(51),
	datab => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(73),
	combout => \mips_cpu|dp|fwsrcbmux|Mux20~0_combout\);

-- Location: LCCOMB_X20_Y19_N14
\mips_cpu|dp|fwsrcbmux|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux20~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[11]~23_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[11]~23_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux20~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux20~1_combout\);

-- Location: FF_X20_Y19_N15
\mips_cpu|dp|ex_mem|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux20~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(19));

-- Location: FF_X17_Y18_N9
\mips_cpu|dp|if_id|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(12));

-- Location: FF_X17_Y18_N29
\mips_cpu|dp|id_ex|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(42));

-- Location: LCCOMB_X17_Y18_N18
\mips_cpu|dp|srcbmux|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux19~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(138))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(138),
	datad => \mips_cpu|dp|fwsrcbmux|Mux19~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux19~0_combout\);

-- Location: LCCOMB_X17_Y18_N28
\mips_cpu|dp|srcbmux|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux19~1_combout\ = (\mips_cpu|dp|srcbmux|Mux19~0_combout\) # ((\mips_cpu|dp|srcbmux|Mux31~0_combout\ & \mips_cpu|dp|id_ex|q\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(42),
	datad => \mips_cpu|dp|srcbmux|Mux19~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux19~1_combout\);

-- Location: LCCOMB_X20_Y26_N22
\mips_cpu|dp|alu|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux19~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux19~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|c|ad|Mux0~2_combout\,
	combout => \mips_cpu|dp|alu|Mux19~2_combout\);

-- Location: LCCOMB_X20_Y26_N8
\mips_cpu|dp|alu|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~3_combout\ = \mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\ $ (\mips_cpu|dp|alu|Mux19~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux19~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|iadder32|bit11|cout~0_combout\,
	datac => \mips_cpu|dp|alu|Mux19~2_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux19~1_combout\,
	combout => \mips_cpu|dp|alu|Mux19~3_combout\);

-- Location: LCCOMB_X20_Y26_N12
\mips_cpu|dp|alu|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (\mips_cpu|dp|alu|Mux19~2_combout\ & !\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux19~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux19~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|Mux19~4_combout\);

-- Location: LCCOMB_X20_Y26_N14
\mips_cpu|dp|alu|Mux19~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux19~4_combout\ & ((\mips_cpu|dp|alu|Mux19~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux19~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux19~4_combout\,
	combout => \mips_cpu|dp|alu|Mux19~5_combout\);

-- Location: LCCOMB_X20_Y26_N4
\mips_cpu|dp|alu|Mux19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~combout\ = (\mips_cpu|dp|srcbmux|Mux19~1_combout\ & ((\mips_cpu|dp|alu|Mux19~5_combout\) # ((\mips_cpu|dp|fwsrcamux|Mux19~1_combout\ & \mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|srcbmux|Mux19~1_combout\ & 
-- (\mips_cpu|dp|alu|Mux19~5_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux19~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux19~1_combout\,
	datab => \mips_cpu|dp|alu|Mux19~5_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux19~1_combout\,
	datad => \mips_cpu|dp|alu|Mux6~4_combout\,
	combout => \mips_cpu|dp|alu|Mux19~combout\);

-- Location: FF_X20_Y26_N5
\mips_cpu|dp|ex_mem|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux19~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(52));

-- Location: LCCOMB_X16_Y19_N10
\Decoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~2_combout\ = (\mips_cpu|dp|ex_mem|q\(65) & (\mips_cpu|dp|ex_mem|q\(64) & (\mips_cpu|dp|ex_mem|q\(63) & \mips_cpu|dp|ex_mem|q\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(65),
	datab => \mips_cpu|dp|ex_mem|q\(64),
	datac => \mips_cpu|dp|ex_mem|q\(63),
	datad => \mips_cpu|dp|ex_mem|q\(62),
	combout => \Decoder|Equal1~2_combout\);

-- Location: LCCOMB_X16_Y19_N28
\Decoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~3_combout\ = (\mips_cpu|dp|ex_mem|q\(59) & (\mips_cpu|dp|ex_mem|q\(58) & (\mips_cpu|dp|ex_mem|q\(61) & \mips_cpu|dp|ex_mem|q\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(59),
	datab => \mips_cpu|dp|ex_mem|q\(58),
	datac => \mips_cpu|dp|ex_mem|q\(61),
	datad => \mips_cpu|dp|ex_mem|q\(60),
	combout => \Decoder|Equal1~3_combout\);

-- Location: LCCOMB_X16_Y19_N8
\Decoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~1_combout\ = (\mips_cpu|dp|ex_mem|q\(66) & (\mips_cpu|dp|ex_mem|q\(69) & (\mips_cpu|dp|ex_mem|q\(68) & \mips_cpu|dp|ex_mem|q\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(66),
	datab => \mips_cpu|dp|ex_mem|q\(69),
	datac => \mips_cpu|dp|ex_mem|q\(68),
	datad => \mips_cpu|dp|ex_mem|q\(67),
	combout => \Decoder|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y19_N8
\Decoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~0_combout\ = (\mips_cpu|dp|ex_mem|q\(70) & (!\mips_cpu|dp|ex_mem|q\(55) & (!\mips_cpu|dp|ex_mem|q\(54) & \mips_cpu|dp|ex_mem|q\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(70),
	datab => \mips_cpu|dp|ex_mem|q\(55),
	datac => \mips_cpu|dp|ex_mem|q\(54),
	datad => \mips_cpu|dp|ex_mem|q\(71),
	combout => \Decoder|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y19_N30
\Decoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~4_combout\ = (\Decoder|Equal1~2_combout\ & (\Decoder|Equal1~3_combout\ & (\Decoder|Equal1~1_combout\ & \Decoder|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~2_combout\,
	datab => \Decoder|Equal1~3_combout\,
	datac => \Decoder|Equal1~1_combout\,
	datad => \Decoder|Equal1~0_combout\,
	combout => \Decoder|Equal1~4_combout\);

-- Location: LCCOMB_X15_Y17_N26
\Decoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~5_combout\ = (!\mips_cpu|dp|ex_mem|q\(52) & (\mips_cpu|dp|ex_mem|q\(57) & (\mips_cpu|dp|ex_mem|q\(56) & \Decoder|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(52),
	datab => \mips_cpu|dp|ex_mem|q\(57),
	datac => \mips_cpu|dp|ex_mem|q\(56),
	datad => \Decoder|Equal1~4_combout\,
	combout => \Decoder|Equal1~5_combout\);

-- Location: LCCOMB_X15_Y17_N4
\mips_cpu|dp|mem_wb|q[44]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[44]~53_combout\ = ((\uGPIO|Equal0~2_combout\ & !\mips_cpu|dp|ex_mem|q\(53))) # (!\Decoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(53),
	datac => \Decoder|Equal1~5_combout\,
	combout => \mips_cpu|dp|mem_wb|q[44]~53_combout\);

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X11_Y20_N12
\uGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~36_combout\ = (\reset_ff~q\ & \SW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~36_combout\);

-- Location: FF_X11_Y20_N13
\uGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X11_Y20_N18
\uGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~35_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & !\uGPIO|sw3|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S0~q\,
	combout => \uGPIO|sw3|c_state~35_combout\);

-- Location: FF_X11_Y20_N19
\uGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X11_Y20_N16
\uGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~34_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S1~q\,
	combout => \uGPIO|sw3|c_state~34_combout\);

-- Location: FF_X11_Y20_N17
\uGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X11_Y20_N30
\uGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~33_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S2~q\,
	combout => \uGPIO|sw3|c_state~33_combout\);

-- Location: FF_X11_Y20_N31
\uGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X11_Y20_N20
\uGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~32_combout\ = (\uGPIO|sw3|c_state.S3~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S3~q\,
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~32_combout\);

-- Location: FF_X11_Y20_N21
\uGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X11_Y20_N2
\uGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~31_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S4~q\,
	combout => \uGPIO|sw3|c_state~31_combout\);

-- Location: FF_X11_Y20_N3
\uGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X11_Y20_N24
\uGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~30_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S5~q\,
	combout => \uGPIO|sw3|c_state~30_combout\);

-- Location: FF_X11_Y20_N25
\uGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X11_Y20_N6
\uGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~29_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S6~q\,
	combout => \uGPIO|sw3|c_state~29_combout\);

-- Location: FF_X11_Y20_N7
\uGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X11_Y20_N28
\uGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~28_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S7~q\,
	combout => \uGPIO|sw3|c_state~28_combout\);

-- Location: FF_X11_Y20_N29
\uGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X11_Y20_N26
\uGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~27_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S8~q\,
	combout => \uGPIO|sw3|c_state~27_combout\);

-- Location: FF_X11_Y20_N27
\uGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X11_Y20_N8
\uGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~26_combout\ = (\uGPIO|sw3|c_state.S9~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S9~q\,
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~26_combout\);

-- Location: FF_X11_Y20_N9
\uGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X11_Y20_N22
\uGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~25_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw3|c_state.S10~q\,
	combout => \uGPIO|sw3|c_state~25_combout\);

-- Location: FF_X11_Y20_N23
\uGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X11_Y20_N4
\uGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~24_combout\ = (\uGPIO|sw3|c_state.S11~q\ & (\reset_ff~q\ & \SW[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw3|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~24_combout\);

-- Location: FF_X11_Y20_N5
\uGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S12~q\);

-- Location: LCCOMB_X11_Y20_N10
\uGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~23_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw3|c_state.S12~q\,
	combout => \uGPIO|sw3|c_state~23_combout\);

-- Location: FF_X11_Y20_N11
\uGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X11_Y20_N0
\uGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~22_combout\ = (\reset_ff~q\ & (\SW[3]~input_o\ & \uGPIO|sw3|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[3]~input_o\,
	datad => \uGPIO|sw3|c_state.S13~q\,
	combout => \uGPIO|sw3|c_state~22_combout\);

-- Location: FF_X11_Y20_N1
\uGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N14
\uGPIO|SW_StatusR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~9_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(3)) # (\uGPIO|sw3|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(3),
	datad => \uGPIO|sw3|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~9_combout\);

-- Location: FF_X11_Y21_N15
\uGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~9_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X12_Y21_N14
\read_data[3]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~26_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (\Decoder|Equal1~6_combout\)) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\Decoder|Equal1~6_combout\ & (\Timer|CounterR\(3))) # (!\Decoder|Equal1~6_combout\ & 
-- ((\uGPIO|SW_StatusR\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \Timer|CounterR\(3),
	datad => \uGPIO|SW_StatusR\(3),
	combout => \read_data[3]~26_combout\);

-- Location: LCCOMB_X12_Y21_N16
\read_data[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~27_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\read_data[3]~26_combout\ & ((\Timer|CompareR\(3)))) # (!\read_data[3]~26_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3))))) # 
-- (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (((\read_data[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3),
	datac => \read_data[3]~26_combout\,
	datad => \Timer|CompareR\(3),
	combout => \read_data[3]~27_combout\);

-- Location: LCCOMB_X19_Y17_N6
\read_data[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~28_combout\ = (!\mips_cpu|dp|mem_wb|q[44]~51_combout\ & \read_data[3]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	datad => \read_data[3]~27_combout\,
	combout => \read_data[3]~28_combout\);

-- Location: FF_X19_Y17_N7
\mips_cpu|dp|mem_wb|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[3]~28_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(42));

-- Location: LCCOMB_X19_Y17_N16
\mips_cpu|dp|resmux|y[3]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[3]~31_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(42)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(10),
	datad => \mips_cpu|dp|mem_wb|q\(42),
	combout => \mips_cpu|dp|resmux|y[3]~31_combout\);

-- Location: LCCOMB_X24_Y16_N16
\mips_cpu|dp|rf|Mux60~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~17_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|zeromux|y[0]~0_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|zeromux|y[0]~0_combout\ & (\mips_cpu|dp|rf|R12\(3))) # 
-- (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|R13\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R12\(3),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R13\(3),
	datad => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux60~17_combout\);

-- Location: LCCOMB_X24_Y16_N26
\mips_cpu|dp|rf|Mux60~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~18_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux60~17_combout\ & ((\mips_cpu|dp|rf|R14\(3)))) # (!\mips_cpu|dp|rf|Mux60~17_combout\ & (\mips_cpu|dp|rf|R15\(3))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(3),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R14\(3),
	datad => \mips_cpu|dp|rf|Mux60~17_combout\,
	combout => \mips_cpu|dp|rf|Mux60~18_combout\);

-- Location: LCCOMB_X28_Y26_N12
\mips_cpu|dp|rf|Mux60~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~12_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\) # ((\mips_cpu|dp|rf|R4\(3))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R5\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R5\(3),
	datad => \mips_cpu|dp|rf|R4\(3),
	combout => \mips_cpu|dp|rf|Mux60~12_combout\);

-- Location: LCCOMB_X28_Y24_N20
\mips_cpu|dp|rf|Mux60~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~13_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux60~12_combout\ & ((\mips_cpu|dp|rf|R6\(3)))) # (!\mips_cpu|dp|rf|Mux60~12_combout\ & (\mips_cpu|dp|rf|R7\(3))))) # (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(3),
	datab => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datac => \mips_cpu|dp|rf|R6\(3),
	datad => \mips_cpu|dp|rf|Mux60~12_combout\,
	combout => \mips_cpu|dp|rf|Mux60~13_combout\);

-- Location: LCCOMB_X26_Y20_N28
\mips_cpu|dp|rf|Mux60~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~14_combout\ = (\mips_cpu|dp|id_ex|q[96]~11_combout\ & (((\mips_cpu|dp|rf|R2\(3)) # (\mips_cpu|dp|id_ex|q[96]~12_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~11_combout\ & (\mips_cpu|dp|rf|R1\(3) & 
-- ((!\mips_cpu|dp|id_ex|q[96]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~11_combout\,
	datab => \mips_cpu|dp|rf|R1\(3),
	datac => \mips_cpu|dp|rf|R2\(3),
	datad => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	combout => \mips_cpu|dp|rf|Mux60~14_combout\);

-- Location: LCCOMB_X26_Y20_N0
\mips_cpu|dp|rf|Mux60~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~15_combout\ = (\mips_cpu|dp|id_ex|q[96]~12_combout\ & ((\mips_cpu|dp|rf|Mux60~14_combout\ & ((\mips_cpu|dp|rf|R3\(3)))) # (!\mips_cpu|dp|rf|Mux60~14_combout\ & (\mips_cpu|dp|rf|Mux60~13_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~12_combout\ & (((\mips_cpu|dp|rf|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~12_combout\,
	datab => \mips_cpu|dp|rf|Mux60~13_combout\,
	datac => \mips_cpu|dp|rf|R3\(3),
	datad => \mips_cpu|dp|rf|Mux60~14_combout\,
	combout => \mips_cpu|dp|rf|Mux60~15_combout\);

-- Location: LCCOMB_X20_Y15_N10
\mips_cpu|dp|rf|Mux60~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~10_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q[96]~7_combout\ & (\mips_cpu|dp|rf|R11\(3))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|R9\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(3),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R9\(3),
	datad => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	combout => \mips_cpu|dp|rf|Mux60~10_combout\);

-- Location: LCCOMB_X24_Y15_N24
\mips_cpu|dp|rf|Mux60~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~11_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux60~10_combout\ & ((\mips_cpu|dp|rf|R10\(3)))) # (!\mips_cpu|dp|rf|Mux60~10_combout\ & (\mips_cpu|dp|rf|R8\(3))))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(3),
	datab => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(3),
	datad => \mips_cpu|dp|rf|Mux60~10_combout\,
	combout => \mips_cpu|dp|rf|Mux60~11_combout\);

-- Location: LCCOMB_X23_Y23_N4
\mips_cpu|dp|rf|Mux60~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~16_combout\ = (\mips_cpu|dp|id_ex|q[96]~8_combout\ & ((\mips_cpu|dp|id_ex|q[96]~10_combout\) # ((\mips_cpu|dp|rf|Mux60~11_combout\)))) # (!\mips_cpu|dp|id_ex|q[96]~8_combout\ & (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & 
-- (\mips_cpu|dp|rf|Mux60~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~8_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux60~15_combout\,
	datad => \mips_cpu|dp|rf|Mux60~11_combout\,
	combout => \mips_cpu|dp|rf|Mux60~16_combout\);

-- Location: LCCOMB_X30_Y24_N12
\mips_cpu|dp|rf|Mux60~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~7_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|id_ex|q[96]~9_combout\)) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R26\(3))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R18\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R26\(3),
	datad => \mips_cpu|dp|rf|R18\(3),
	combout => \mips_cpu|dp|rf|Mux60~7_combout\);

-- Location: LCCOMB_X29_Y24_N20
\mips_cpu|dp|rf|Mux60~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~8_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux60~7_combout\ & (\mips_cpu|dp|rf|R30\(3))) # (!\mips_cpu|dp|rf|Mux60~7_combout\ & ((\mips_cpu|dp|rf|R22\(3)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|rf|R30\(3),
	datac => \mips_cpu|dp|rf|R22\(3),
	datad => \mips_cpu|dp|rf|Mux60~7_combout\,
	combout => \mips_cpu|dp|rf|Mux60~8_combout\);

-- Location: LCCOMB_X16_Y15_N28
\mips_cpu|dp|rf|Mux60~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~0_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & (((\mips_cpu|dp|id_ex|q[96]~9_combout\)))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|R27\(3)))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|rf|R19\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R19\(3),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R27\(3),
	datad => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	combout => \mips_cpu|dp|rf|Mux60~0_combout\);

-- Location: LCCOMB_X15_Y15_N20
\mips_cpu|dp|rf|Mux60~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~1_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|Mux60~0_combout\ & (\mips_cpu|dp|rf|R31\(3))) # (!\mips_cpu|dp|rf|Mux60~0_combout\ & ((\mips_cpu|dp|rf|R23\(3)))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(3),
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R23\(3),
	datad => \mips_cpu|dp|rf|Mux60~0_combout\,
	combout => \mips_cpu|dp|rf|Mux60~1_combout\);

-- Location: LCCOMB_X28_Y23_N0
\mips_cpu|dp|rf|Mux60~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~2_combout\ = (\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|id_ex|q[96]~9_combout\) # ((\mips_cpu|dp|rf|R20\(3))))) # (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- ((\mips_cpu|dp|rf|R16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datac => \mips_cpu|dp|rf|R20\(3),
	datad => \mips_cpu|dp|rf|R16\(3),
	combout => \mips_cpu|dp|rf|Mux60~2_combout\);

-- Location: LCCOMB_X27_Y23_N18
\mips_cpu|dp|rf|Mux60~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~3_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux60~2_combout\ & (\mips_cpu|dp|rf|R28\(3))) # (!\mips_cpu|dp|rf|Mux60~2_combout\ & ((\mips_cpu|dp|rf|R24\(3)))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R28\(3),
	datac => \mips_cpu|dp|rf|R24\(3),
	datad => \mips_cpu|dp|rf|Mux60~2_combout\,
	combout => \mips_cpu|dp|rf|Mux60~3_combout\);

-- Location: LCCOMB_X24_Y20_N6
\mips_cpu|dp|rf|Mux60~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~4_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & (\mips_cpu|dp|zeromux|y[2]~1_combout\)) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|zeromux|y[2]~1_combout\ & ((\mips_cpu|dp|rf|R21\(3)))) # 
-- (!\mips_cpu|dp|zeromux|y[2]~1_combout\ & (\mips_cpu|dp|rf|R17\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|zeromux|y[2]~1_combout\,
	datac => \mips_cpu|dp|rf|R17\(3),
	datad => \mips_cpu|dp|rf|R21\(3),
	combout => \mips_cpu|dp|rf|Mux60~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\mips_cpu|dp|rf|Mux60~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~5_combout\ = (\mips_cpu|dp|id_ex|q[96]~9_combout\ & ((\mips_cpu|dp|rf|Mux60~4_combout\ & ((\mips_cpu|dp|rf|R29\(3)))) # (!\mips_cpu|dp|rf|Mux60~4_combout\ & (\mips_cpu|dp|rf|R25\(3))))) # (!\mips_cpu|dp|id_ex|q[96]~9_combout\ & 
-- (((\mips_cpu|dp|rf|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[96]~9_combout\,
	datab => \mips_cpu|dp|rf|R25\(3),
	datac => \mips_cpu|dp|rf|R29\(3),
	datad => \mips_cpu|dp|rf|Mux60~4_combout\,
	combout => \mips_cpu|dp|rf|Mux60~5_combout\);

-- Location: LCCOMB_X23_Y23_N16
\mips_cpu|dp|rf|Mux60~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~6_combout\ = (\mips_cpu|dp|zeromux|y[0]~0_combout\ & ((\mips_cpu|dp|rf|Mux60~3_combout\) # ((\mips_cpu|dp|id_ex|q[96]~7_combout\)))) # (!\mips_cpu|dp|zeromux|y[0]~0_combout\ & (((!\mips_cpu|dp|id_ex|q[96]~7_combout\ & 
-- \mips_cpu|dp|rf|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|zeromux|y[0]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux60~3_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux60~5_combout\,
	combout => \mips_cpu|dp|rf|Mux60~6_combout\);

-- Location: LCCOMB_X23_Y23_N18
\mips_cpu|dp|rf|Mux60~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~9_combout\ = (\mips_cpu|dp|id_ex|q[96]~7_combout\ & ((\mips_cpu|dp|rf|Mux60~6_combout\ & (\mips_cpu|dp|rf|Mux60~8_combout\)) # (!\mips_cpu|dp|rf|Mux60~6_combout\ & ((\mips_cpu|dp|rf|Mux60~1_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~7_combout\ & (((\mips_cpu|dp|rf|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~8_combout\,
	datab => \mips_cpu|dp|rf|Mux60~1_combout\,
	datac => \mips_cpu|dp|id_ex|q[96]~7_combout\,
	datad => \mips_cpu|dp|rf|Mux60~6_combout\,
	combout => \mips_cpu|dp|rf|Mux60~9_combout\);

-- Location: LCCOMB_X23_Y23_N6
\mips_cpu|dp|rf|Mux60~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~19_combout\ = (\mips_cpu|dp|id_ex|q[96]~10_combout\ & ((\mips_cpu|dp|rf|Mux60~16_combout\ & (\mips_cpu|dp|rf|Mux60~18_combout\)) # (!\mips_cpu|dp|rf|Mux60~16_combout\ & ((\mips_cpu|dp|rf|Mux60~9_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[96]~10_combout\ & (((\mips_cpu|dp|rf|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~18_combout\,
	datab => \mips_cpu|dp|id_ex|q[96]~10_combout\,
	datac => \mips_cpu|dp|rf|Mux60~16_combout\,
	datad => \mips_cpu|dp|rf|Mux60~9_combout\,
	combout => \mips_cpu|dp|rf|Mux60~19_combout\);

-- Location: LCCOMB_X23_Y23_N22
\mips_cpu|dp|rf|Mux60~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~20_combout\ = (!\mips_cpu|dp|id_ex|q[96]~14_combout\ & \mips_cpu|dp|rf|Mux60~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|id_ex|q[96]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux60~19_combout\,
	combout => \mips_cpu|dp|rf|Mux60~20_combout\);

-- Location: FF_X23_Y23_N23
\mips_cpu|dp|id_ex|q[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux60~20_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(97));

-- Location: LCCOMB_X23_Y23_N8
\mips_cpu|dp|fwsrcamux|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux28~0_combout\ = (\mips_cpu|dp|fw|always0~7_combout\ & ((\mips_cpu|dp|stall_control~7_combout\ & (\mips_cpu|dp|id_ex|q\(97))) # (!\mips_cpu|dp|stall_control~7_combout\ & ((\mips_cpu|dp|ex_mem|q\(43)))))) # 
-- (!\mips_cpu|dp|fw|always0~7_combout\ & (((\mips_cpu|dp|id_ex|q\(97)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~7_combout\,
	datab => \mips_cpu|dp|stall_control~7_combout\,
	datac => \mips_cpu|dp|id_ex|q\(97),
	datad => \mips_cpu|dp|ex_mem|q\(43),
	combout => \mips_cpu|dp|fwsrcamux|Mux28~0_combout\);

-- Location: LCCOMB_X19_Y24_N26
\mips_cpu|dp|fwsrcamux|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcamux|Mux28~1_combout\ = (\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & (\mips_cpu|dp|resmux|y[3]~31_combout\)) # (!\mips_cpu|dp|fw|fw_control_srca[1]~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|resmux|y[3]~31_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srca[1]~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux28~0_combout\,
	combout => \mips_cpu|dp|fwsrcamux|Mux28~1_combout\);

-- Location: LCCOMB_X19_Y24_N10
\mips_cpu|dp|alu|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~1_combout\ = (\mips_cpu|dp|fwsrcamux|Mux28~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux28~1_combout\ & ((\mips_cpu|dp|alu|Mux6~4_combout\) # (\mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\))) # (!\mips_cpu|dp|srcbmux|Mux28~1_combout\ & 
-- ((!\mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\))))) # (!\mips_cpu|dp|fwsrcamux|Mux28~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux28~1_combout\ & ((!\mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\))) # (!\mips_cpu|dp|srcbmux|Mux28~1_combout\ & 
-- (!\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux28~1_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux28~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit2|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux28~1_combout\);

-- Location: LCCOMB_X16_Y23_N18
\mips_cpu|dp|alu|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|srcbmux|Mux0~combout\ & \mips_cpu|dp|alu|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|alu|Mux6~3_combout\,
	combout => \mips_cpu|dp|alu|Mux28~2_combout\);

-- Location: LCCOMB_X19_Y24_N4
\mips_cpu|dp|alu|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~3_combout\ = (\mips_cpu|dp|alu|Mux28~2_combout\ & (((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\) # (\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\))) # (!\mips_cpu|dp|alu|Mux28~2_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux28~3_combout\);

-- Location: LCCOMB_X19_Y24_N14
\mips_cpu|dp|alu|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~4_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux28~3_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux28~1_combout\))))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux28~3_combout\,
	datad => \mips_cpu|dp|alu|Mux28~1_combout\,
	combout => \mips_cpu|dp|alu|Mux28~4_combout\);

-- Location: LCCOMB_X19_Y24_N16
\mips_cpu|dp|alu|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~0_combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|fwsrcamux|Mux28~1_combout\ $ (!\mips_cpu|dp|srcbmux|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux28~1_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux28~1_combout\,
	combout => \mips_cpu|dp|alu|Mux28~0_combout\);

-- Location: LCCOMB_X19_Y24_N18
\mips_cpu|dp|alu|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~5_combout\ = (\mips_cpu|dp|alu|Mux28~0_combout\ & (\mips_cpu|dp|alu|Mux28~1_combout\)) # (!\mips_cpu|dp|alu|Mux28~0_combout\ & ((\mips_cpu|dp|alu|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~1_combout\,
	datac => \mips_cpu|dp|alu|Mux28~4_combout\,
	datad => \mips_cpu|dp|alu|Mux28~0_combout\,
	combout => \mips_cpu|dp|alu|Mux28~5_combout\);

-- Location: FF_X19_Y24_N19
\mips_cpu|dp|ex_mem|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux28~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(43));

-- Location: LCCOMB_X17_Y19_N8
\mips_cpu|dp|if_id|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[0]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	combout => \mips_cpu|dp|if_id|q[0]~feeder_combout\);

-- Location: FF_X17_Y19_N9
\mips_cpu|dp|if_id|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[0]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(0));

-- Location: FF_X17_Y19_N17
\mips_cpu|dp|id_ex|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(30));

-- Location: LCCOMB_X16_Y24_N30
\mips_cpu|c|ad|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~0_combout\ = (\mips_cpu|dp|id_ex|q\(35) & (((\mips_cpu|dp|id_ex|q\(33))))) # (!\mips_cpu|dp|id_ex|q\(35) & ((\mips_cpu|dp|id_ex|q\(30)) # ((\mips_cpu|dp|id_ex|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(30),
	datab => \mips_cpu|dp|id_ex|q\(32),
	datac => \mips_cpu|dp|id_ex|q\(33),
	datad => \mips_cpu|dp|id_ex|q\(35),
	combout => \mips_cpu|c|ad|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y24_N20
\mips_cpu|c|md|WideOr18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr18~2_combout\ = (\mips_cpu|dp|if_id|q\(28) & ((\mips_cpu|dp|if_id|q\(29)) # ((\mips_cpu|dp|if_id|q\(27))))) # (!\mips_cpu|dp|if_id|q\(28) & ((\mips_cpu|dp|if_id|q\(26)) # (\mips_cpu|dp|if_id|q\(29) $ (\mips_cpu|dp|if_id|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|dp|if_id|q\(27),
	combout => \mips_cpu|c|md|WideOr18~2_combout\);

-- Location: LCCOMB_X14_Y24_N18
\mips_cpu|c|md|WideOr18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr18~3_combout\ = (!\mips_cpu|dp|if_id|q\(31) & (!\mips_cpu|c|md|WideOr18~2_combout\ & !\mips_cpu|dp|if_id|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|if_id|q\(31),
	datac => \mips_cpu|c|md|WideOr18~2_combout\,
	datad => \mips_cpu|dp|if_id|q\(30),
	combout => \mips_cpu|c|md|WideOr18~3_combout\);

-- Location: FF_X14_Y24_N19
\mips_cpu|dp|id_ex|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr18~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(5));

-- Location: LCCOMB_X16_Y24_N14
\mips_cpu|c|ad|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~1_combout\ = (\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|dp|id_ex|q\(31)))) # (!\mips_cpu|dp|id_ex|q\(7) & (\mips_cpu|dp|id_ex|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q\(5),
	datac => \mips_cpu|dp|id_ex|q\(31),
	datad => \mips_cpu|dp|id_ex|q\(7),
	combout => \mips_cpu|c|ad|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y23_N10
\mips_cpu|c|ad|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~2_combout\ = (\mips_cpu|c|ad|Mux0~1_combout\) # ((\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|c|ad|Mux0~0_combout\) # (\mips_cpu|dp|id_ex|q\(34)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~0_combout\,
	datab => \mips_cpu|dp|id_ex|q\(34),
	datac => \mips_cpu|dp|id_ex|q\(7),
	datad => \mips_cpu|c|ad|Mux0~1_combout\,
	combout => \mips_cpu|c|ad|Mux0~2_combout\);

-- Location: LCCOMB_X19_Y22_N30
\mips_cpu|dp|alu|iadder32|bit31|cout~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\ = (\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\) # (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux0~combout\)))) # 
-- (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|srcbmux|Mux0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\);

-- Location: LCCOMB_X19_Y24_N20
\mips_cpu|dp|alu|iadder32|bit2|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit2|sum~combout\ = \mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux29~5_combout\ $ (\mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit1|cout~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux29~5_combout\,
	datac => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux29~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit2|sum~combout\);

-- Location: LCCOMB_X19_Y24_N22
\mips_cpu|dp|alu|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|Mux6~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (((\mips_cpu|dp|alu|iadder32|bit2|sum~combout\ & 
-- \mips_cpu|dp|alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit2|sum~combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux6~2_combout\,
	combout => \mips_cpu|dp|alu|Mux29~0_combout\);

-- Location: LCCOMB_X19_Y24_N8
\mips_cpu|dp|alu|Mux29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~combout\ = (\mips_cpu|dp|alu|Mux29~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux29~1_combout\) # ((\mips_cpu|dp|srcbmux|Mux29~5_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|alu|Mux29~0_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux29~1_combout\ & (\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux29~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux29~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux29~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux29~5_combout\,
	combout => \mips_cpu|dp|alu|Mux29~combout\);

-- Location: FF_X19_Y24_N9
\mips_cpu|dp|ex_mem|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux29~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(42));

-- Location: LCCOMB_X14_Y21_N24
\uGPIO|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~2_combout\ = (!\mips_cpu|dp|ex_mem|q\(42) & (!\mips_cpu|dp|ex_mem|q\(43) & (\uGPIO|HEX3_R[6]~1_combout\ & !\mips_cpu|dp|ex_mem|q\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(42),
	datab => \mips_cpu|dp|ex_mem|q\(43),
	datac => \uGPIO|HEX3_R[6]~1_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \uGPIO|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y19_N24
\mips_cpu|dp|mem_wb|q[54]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[54]~19_combout\ = (\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(15)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \Timer|CounterR\(15),
	datad => \Timer|CompareR\(15),
	combout => \mips_cpu|dp|mem_wb|q[54]~19_combout\);

-- Location: FF_X15_Y19_N25
\mips_cpu|dp|mem_wb|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[54]~19_combout\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(15),
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|mem_wb|q[67]~47_combout\,
	sload => \Decoder|ALT_INV_Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(54));

-- Location: FF_X22_Y22_N23
\mips_cpu|dp|mem_wb|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(55),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(22));

-- Location: LCCOMB_X22_Y22_N22
\mips_cpu|dp|resmux|y[15]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[15]~19_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(54))) # (!\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(54),
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(22),
	combout => \mips_cpu|dp|resmux|y[15]~19_combout\);

-- Location: LCCOMB_X21_Y18_N30
\mips_cpu|dp|rf|Mux16~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~19_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R13\(15))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R12\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(15),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(15),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux16~19_combout\);

-- Location: LCCOMB_X20_Y19_N10
\mips_cpu|dp|rf|Mux16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~20_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux16~19_combout\ & ((\mips_cpu|dp|rf|R15\(15)))) # (!\mips_cpu|dp|rf|Mux16~19_combout\ & (\mips_cpu|dp|rf|R14\(15))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux16~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R14\(15),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R15\(15),
	datad => \mips_cpu|dp|rf|Mux16~19_combout\,
	combout => \mips_cpu|dp|rf|Mux16~20_combout\);

-- Location: LCCOMB_X21_Y14_N18
\mips_cpu|dp|rf|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R10\(15))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(15),
	datad => \mips_cpu|dp|rf|R10\(15),
	combout => \mips_cpu|dp|rf|Mux16~12_combout\);

-- Location: LCCOMB_X21_Y18_N20
\mips_cpu|dp|rf|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux16~12_combout\ & ((\mips_cpu|dp|rf|R11\(15)))) # (!\mips_cpu|dp|rf|Mux16~12_combout\ & (\mips_cpu|dp|rf|R9\(15))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R9\(15),
	datac => \mips_cpu|dp|rf|R11\(15),
	datad => \mips_cpu|dp|rf|Mux16~12_combout\,
	combout => \mips_cpu|dp|rf|Mux16~13_combout\);

-- Location: LCCOMB_X27_Y21_N10
\mips_cpu|dp|rf|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(15)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (\mips_cpu|dp|rf|R1\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(15),
	datad => \mips_cpu|dp|rf|R2\(15),
	combout => \mips_cpu|dp|rf|Mux16~16_combout\);

-- Location: LCCOMB_X28_Y25_N2
\mips_cpu|dp|rf|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~14_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(15)) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|R4\(15) & !\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R5\(15),
	datac => \mips_cpu|dp|rf|R4\(15),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux16~14_combout\);

-- Location: LCCOMB_X27_Y25_N20
\mips_cpu|dp|rf|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~15_combout\ = (\mips_cpu|dp|rf|Mux16~14_combout\ & (((\mips_cpu|dp|rf|R7\(15))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux16~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(15),
	datad => \mips_cpu|dp|rf|R6\(15),
	combout => \mips_cpu|dp|rf|Mux16~15_combout\);

-- Location: LCCOMB_X27_Y21_N20
\mips_cpu|dp|rf|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux16~16_combout\ & (\mips_cpu|dp|rf|R3\(15))) # (!\mips_cpu|dp|rf|Mux16~16_combout\ & ((\mips_cpu|dp|rf|Mux16~15_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|Mux16~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux16~16_combout\,
	datac => \mips_cpu|dp|rf|R3\(15),
	datad => \mips_cpu|dp|rf|Mux16~15_combout\,
	combout => \mips_cpu|dp|rf|Mux16~17_combout\);

-- Location: LCCOMB_X20_Y19_N16
\mips_cpu|dp|rf|Mux16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|id_ex|q[66]~3_combout\)) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux16~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux16~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datac => \mips_cpu|dp|rf|Mux16~13_combout\,
	datad => \mips_cpu|dp|rf|Mux16~17_combout\,
	combout => \mips_cpu|dp|rf|Mux16~18_combout\);

-- Location: LCCOMB_X17_Y25_N8
\mips_cpu|dp|rf|Mux16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~2_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|rf|R22\(15)) # (\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(15) & ((!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R18\(15),
	datac => \mips_cpu|dp|rf|R22\(15),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux16~2_combout\);

-- Location: LCCOMB_X16_Y25_N30
\mips_cpu|dp|rf|Mux16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux16~2_combout\ & ((\mips_cpu|dp|rf|R30\(15)))) # (!\mips_cpu|dp|rf|Mux16~2_combout\ & (\mips_cpu|dp|rf|R26\(15))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux16~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(15),
	datad => \mips_cpu|dp|rf|R30\(15),
	combout => \mips_cpu|dp|rf|Mux16~3_combout\);

-- Location: LCCOMB_X28_Y18_N24
\mips_cpu|dp|rf|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R23\(15)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R19\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R19\(15),
	datac => \mips_cpu|dp|rf|R23\(15),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux16~9_combout\);

-- Location: LCCOMB_X27_Y18_N0
\mips_cpu|dp|rf|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux16~9_combout\ & (\mips_cpu|dp|rf|R31\(15))) # (!\mips_cpu|dp|rf|Mux16~9_combout\ & ((\mips_cpu|dp|rf|R27\(15)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (((\mips_cpu|dp|rf|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R31\(15),
	datac => \mips_cpu|dp|rf|R27\(15),
	datad => \mips_cpu|dp|rf|Mux16~9_combout\,
	combout => \mips_cpu|dp|rf|Mux16~10_combout\);

-- Location: LCCOMB_X28_Y22_N2
\mips_cpu|dp|rf|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(15))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(15),
	datad => \mips_cpu|dp|rf|R24\(15),
	combout => \mips_cpu|dp|rf|Mux16~6_combout\);

-- Location: LCCOMB_X28_Y19_N2
\mips_cpu|dp|rf|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~7_combout\ = (\mips_cpu|dp|rf|Mux16~6_combout\ & (((\mips_cpu|dp|rf|R28\(15)) # (!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux16~6_combout\ & (\mips_cpu|dp|rf|R20\(15) & ((\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(15),
	datac => \mips_cpu|dp|rf|R28\(15),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux16~7_combout\);

-- Location: LCCOMB_X21_Y20_N0
\mips_cpu|dp|rf|Mux16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~4_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R25\(15))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R17\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(15),
	datad => \mips_cpu|dp|rf|R17\(15),
	combout => \mips_cpu|dp|rf|Mux16~4_combout\);

-- Location: LCCOMB_X21_Y17_N16
\mips_cpu|dp|rf|Mux16~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~5_combout\ = (\mips_cpu|dp|rf|Mux16~4_combout\ & ((\mips_cpu|dp|rf|R29\(15)) # ((!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux16~4_combout\ & (((\mips_cpu|dp|rf|R21\(15) & \mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~4_combout\,
	datab => \mips_cpu|dp|rf|R29\(15),
	datac => \mips_cpu|dp|rf|R21\(15),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux16~5_combout\);

-- Location: LCCOMB_X28_Y25_N12
\mips_cpu|dp|rf|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~8_combout\ = (\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|Mux16~5_combout\) # (\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|Mux16~7_combout\ & ((!\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux16~7_combout\,
	datac => \mips_cpu|dp|rf|Mux16~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux16~8_combout\);

-- Location: LCCOMB_X28_Y25_N22
\mips_cpu|dp|rf|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux16~8_combout\ & ((\mips_cpu|dp|rf|Mux16~10_combout\))) # (!\mips_cpu|dp|rf|Mux16~8_combout\ & (\mips_cpu|dp|rf|Mux16~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux16~3_combout\,
	datac => \mips_cpu|dp|rf|Mux16~10_combout\,
	datad => \mips_cpu|dp|rf|Mux16~8_combout\,
	combout => \mips_cpu|dp|rf|Mux16~11_combout\);

-- Location: LCCOMB_X20_Y19_N12
\mips_cpu|dp|rf|Mux16~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~21_combout\ = (\mips_cpu|dp|rf|Mux16~18_combout\ & ((\mips_cpu|dp|rf|Mux16~20_combout\) # ((!\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux16~18_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\ & 
-- \mips_cpu|dp|rf|Mux16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~20_combout\,
	datab => \mips_cpu|dp|rf|Mux16~18_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datad => \mips_cpu|dp|rf|Mux16~11_combout\,
	combout => \mips_cpu|dp|rf|Mux16~21_combout\);

-- Location: LCCOMB_X20_Y19_N26
\mips_cpu|dp|rf|Mux16~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~22_combout\ = (\mips_cpu|dp|rf|Mux16~21_combout\ & ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # ((\mips_cpu|dp|if_id|q\(18)) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux16~21_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|if_id|q\(18),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux16~22_combout\);

-- Location: FF_X20_Y19_N27
\mips_cpu|dp|id_ex|q[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux16~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(77));

-- Location: LCCOMB_X20_Y19_N28
\mips_cpu|dp|fwsrcbmux|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux16~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(55)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(77)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(77),
	datac => \mips_cpu|dp|ex_mem|q\(55),
	datad => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux16~0_combout\);

-- Location: LCCOMB_X20_Y19_N6
\mips_cpu|dp|fwsrcbmux|Mux16~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux16~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[15]~19_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[15]~19_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux16~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux16~1_combout\);

-- Location: FF_X20_Y19_N7
\mips_cpu|dp|ex_mem|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux16~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(23));

-- Location: LCCOMB_X14_Y20_N18
\mips_cpu|dp|if_id|q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[15]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	combout => \mips_cpu|dp|if_id|q[15]~feeder_combout\);

-- Location: FF_X14_Y20_N19
\mips_cpu|dp|if_id|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[15]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(15));

-- Location: FF_X19_Y26_N21
\mips_cpu|dp|id_ex|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(15),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(45));

-- Location: LCCOMB_X15_Y16_N24
\mips_cpu|dp|wrmux|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|Mux0~0_combout\ = (\mips_cpu|dp|id_ex|q\(7) & (\mips_cpu|dp|id_ex|q\(45))) # (!\mips_cpu|dp|id_ex|q\(7) & ((\mips_cpu|dp|id_ex|q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(45),
	datab => \mips_cpu|dp|id_ex|q\(7),
	datad => \mips_cpu|dp|id_ex|q\(24),
	combout => \mips_cpu|dp|wrmux|Mux0~0_combout\);

-- Location: FF_X15_Y16_N25
\mips_cpu|dp|ex_mem|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|Mux0~0_combout\,
	asdata => \mips_cpu|dp|id_ex|q[7]~_wirecell_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|id_ex|q\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(7));

-- Location: LCCOMB_X16_Y16_N20
\mips_cpu|dp|fw|always0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~2_combout\ = (!\mips_cpu|dp|ex_mem|q\(1) & (\mips_cpu|dp|ex_mem|q\(0) & (\mips_cpu|dp|id_ex|q\(24) $ (!\mips_cpu|dp|ex_mem|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(1),
	datab => \mips_cpu|dp|ex_mem|q\(0),
	datac => \mips_cpu|dp|id_ex|q\(24),
	datad => \mips_cpu|dp|ex_mem|q\(7),
	combout => \mips_cpu|dp|fw|always0~2_combout\);

-- Location: LCCOMB_X16_Y16_N2
\mips_cpu|dp|fw|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~0_combout\ = (\mips_cpu|dp|ex_mem|q\(3) & (\mips_cpu|dp|id_ex|q\(20) & (\mips_cpu|dp|ex_mem|q\(4) $ (!\mips_cpu|dp|id_ex|q\(21))))) # (!\mips_cpu|dp|ex_mem|q\(3) & (!\mips_cpu|dp|id_ex|q\(20) & (\mips_cpu|dp|ex_mem|q\(4) $ 
-- (!\mips_cpu|dp|id_ex|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(3),
	datab => \mips_cpu|dp|ex_mem|q\(4),
	datac => \mips_cpu|dp|id_ex|q\(20),
	datad => \mips_cpu|dp|id_ex|q\(21),
	combout => \mips_cpu|dp|fw|always0~0_combout\);

-- Location: LCCOMB_X17_Y16_N24
\mips_cpu|dp|fw|always0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~1_combout\ = (\mips_cpu|dp|ex_mem|q\(5) & (\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|ex_mem|q\(6) $ (!\mips_cpu|dp|id_ex|q\(23))))) # (!\mips_cpu|dp|ex_mem|q\(5) & (!\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|ex_mem|q\(6) $ 
-- (!\mips_cpu|dp|id_ex|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(5),
	datab => \mips_cpu|dp|ex_mem|q\(6),
	datac => \mips_cpu|dp|id_ex|q\(22),
	datad => \mips_cpu|dp|id_ex|q\(23),
	combout => \mips_cpu|dp|fw|always0~1_combout\);

-- Location: LCCOMB_X16_Y16_N14
\mips_cpu|dp|fw|always0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|always0~3_combout\ = (\mips_cpu|dp|fw|always0~2_combout\ & (\mips_cpu|dp|fw|always0~0_combout\ & \mips_cpu|dp|fw|always0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~2_combout\,
	datab => \mips_cpu|dp|fw|always0~0_combout\,
	datad => \mips_cpu|dp|fw|always0~1_combout\,
	combout => \mips_cpu|dp|fw|always0~3_combout\);

-- Location: LCCOMB_X17_Y16_N20
\mips_cpu|dp|fw|fw_control_srcb[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srcb[1]~1_combout\ = (\mips_cpu|dp|mem_wb|q\(4) & (\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|mem_wb|q\(5) $ (!\mips_cpu|dp|id_ex|q\(23))))) # (!\mips_cpu|dp|mem_wb|q\(4) & (!\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|mem_wb|q\(5) 
-- $ (!\mips_cpu|dp|id_ex|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(22),
	datac => \mips_cpu|dp|mem_wb|q\(5),
	datad => \mips_cpu|dp|id_ex|q\(23),
	combout => \mips_cpu|dp|fw|fw_control_srcb[1]~1_combout\);

-- Location: LCCOMB_X17_Y16_N8
\mips_cpu|dp|fw|fw_control_srcb[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srcb[1]~2_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~1_combout\ & (\mips_cpu|dp|id_ex|q\(24) $ (!\mips_cpu|dp|mem_wb|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|id_ex|q\(24),
	datac => \mips_cpu|dp|mem_wb|q\(6),
	datad => \mips_cpu|dp|fw|fw_control_srcb[1]~1_combout\,
	combout => \mips_cpu|dp|fw|fw_control_srcb[1]~2_combout\);

-- Location: LCCOMB_X17_Y16_N4
\mips_cpu|dp|fw|fw_control_srcb[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srcb[1]~4_combout\ = (\mips_cpu|dp|id_ex|q\(21) & (\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(2) $ (!\mips_cpu|dp|id_ex|q\(20))))) # (!\mips_cpu|dp|id_ex|q\(21) & (!\mips_cpu|dp|mem_wb|q\(3) & (\mips_cpu|dp|mem_wb|q\(2) 
-- $ (!\mips_cpu|dp|id_ex|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(21),
	datab => \mips_cpu|dp|mem_wb|q\(3),
	datac => \mips_cpu|dp|mem_wb|q\(2),
	datad => \mips_cpu|dp|id_ex|q\(20),
	combout => \mips_cpu|dp|fw|fw_control_srcb[1]~4_combout\);

-- Location: LCCOMB_X17_Y16_N22
\mips_cpu|dp|fw|fw_control_srcb[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ = (!\mips_cpu|dp|fw|always0~3_combout\ & (\mips_cpu|dp|fw|fw_control_srcb[1]~2_combout\ & (\mips_cpu|dp|fw|fw_control_srcb[1]~4_combout\ & \mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|always0~3_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~2_combout\,
	datac => \mips_cpu|dp|fw|fw_control_srcb[1]~4_combout\,
	datad => \mips_cpu|dp|fw|fw_control_srcb[1]~3_combout\,
	combout => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\);

-- Location: LCCOMB_X17_Y25_N4
\mips_cpu|dp|rf|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~2_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(13)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(13),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R22\(13),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y25_N18
\mips_cpu|dp|rf|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~3_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux18~2_combout\ & ((\mips_cpu|dp|rf|R30\(13)))) # (!\mips_cpu|dp|rf|Mux18~2_combout\ & (\mips_cpu|dp|rf|R26\(13))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux18~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(13),
	datad => \mips_cpu|dp|rf|R30\(13),
	combout => \mips_cpu|dp|rf|Mux18~3_combout\);

-- Location: LCCOMB_X28_Y18_N12
\mips_cpu|dp|rf|Mux18~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~9_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(13))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R23\(13),
	datad => \mips_cpu|dp|rf|R19\(13),
	combout => \mips_cpu|dp|rf|Mux18~9_combout\);

-- Location: LCCOMB_X27_Y18_N4
\mips_cpu|dp|rf|Mux18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~10_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux18~9_combout\ & ((\mips_cpu|dp|rf|R31\(13)))) # (!\mips_cpu|dp|rf|Mux18~9_combout\ & (\mips_cpu|dp|rf|R27\(13))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux18~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux18~9_combout\,
	datac => \mips_cpu|dp|rf|R27\(13),
	datad => \mips_cpu|dp|rf|R31\(13),
	combout => \mips_cpu|dp|rf|Mux18~10_combout\);

-- Location: LCCOMB_X28_Y22_N30
\mips_cpu|dp|rf|Mux18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R24\(13)) # ((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|rf|R16\(13) & !\mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R24\(13),
	datac => \mips_cpu|dp|rf|R16\(13),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux18~6_combout\);

-- Location: LCCOMB_X28_Y19_N22
\mips_cpu|dp|rf|Mux18~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~7_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux18~6_combout\ & ((\mips_cpu|dp|rf|R28\(13)))) # (!\mips_cpu|dp|rf|Mux18~6_combout\ & (\mips_cpu|dp|rf|R20\(13))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|R20\(13),
	datac => \mips_cpu|dp|rf|R28\(13),
	datad => \mips_cpu|dp|rf|Mux18~6_combout\,
	combout => \mips_cpu|dp|rf|Mux18~7_combout\);

-- Location: LCCOMB_X21_Y20_N16
\mips_cpu|dp|rf|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (((\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R25\(13)))) # (!\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R17\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(13),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R25\(13),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux18~4_combout\);

-- Location: LCCOMB_X21_Y17_N8
\mips_cpu|dp|rf|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~5_combout\ = (\mips_cpu|dp|rf|Mux18~4_combout\ & ((\mips_cpu|dp|rf|R29\(13)) # ((!\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|rf|Mux18~4_combout\ & (((\mips_cpu|dp|rf|R21\(13) & \mips_cpu|dp|if_id|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(13),
	datab => \mips_cpu|dp|rf|Mux18~4_combout\,
	datac => \mips_cpu|dp|rf|R21\(13),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux18~5_combout\);

-- Location: LCCOMB_X28_Y25_N20
\mips_cpu|dp|rf|Mux18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~8_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux18~5_combout\))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux18~7_combout\,
	datac => \mips_cpu|dp|rf|Mux18~5_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux18~8_combout\);

-- Location: LCCOMB_X28_Y25_N30
\mips_cpu|dp|rf|Mux18~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~11_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux18~8_combout\ & ((\mips_cpu|dp|rf|Mux18~10_combout\))) # (!\mips_cpu|dp|rf|Mux18~8_combout\ & (\mips_cpu|dp|rf|Mux18~3_combout\)))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (((\mips_cpu|dp|rf|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux18~3_combout\,
	datac => \mips_cpu|dp|rf|Mux18~10_combout\,
	datad => \mips_cpu|dp|rf|Mux18~8_combout\,
	combout => \mips_cpu|dp|rf|Mux18~11_combout\);

-- Location: LCCOMB_X23_Y16_N26
\mips_cpu|dp|rf|Mux18~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R13\(13)) # ((\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|if_id|q\(16) & (((\mips_cpu|dp|rf|R12\(13) & !\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R13\(13),
	datac => \mips_cpu|dp|rf|R12\(13),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux18~19_combout\);

-- Location: LCCOMB_X22_Y16_N26
\mips_cpu|dp|rf|Mux18~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~20_combout\ = (\mips_cpu|dp|rf|Mux18~19_combout\ & (((\mips_cpu|dp|rf|R15\(13)) # (!\mips_cpu|dp|if_id|q\(17))))) # (!\mips_cpu|dp|rf|Mux18~19_combout\ & (\mips_cpu|dp|rf|R14\(13) & ((\mips_cpu|dp|if_id|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~19_combout\,
	datab => \mips_cpu|dp|rf|R14\(13),
	datac => \mips_cpu|dp|rf|R15\(13),
	datad => \mips_cpu|dp|if_id|q\(17),
	combout => \mips_cpu|dp|rf|Mux18~20_combout\);

-- Location: LCCOMB_X21_Y14_N22
\mips_cpu|dp|rf|Mux18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~12_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R10\(13))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R8\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R8\(13),
	datad => \mips_cpu|dp|rf|R10\(13),
	combout => \mips_cpu|dp|rf|Mux18~12_combout\);

-- Location: LCCOMB_X20_Y14_N22
\mips_cpu|dp|rf|Mux18~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux18~12_combout\ & (\mips_cpu|dp|rf|R11\(13))) # (!\mips_cpu|dp|rf|Mux18~12_combout\ & ((\mips_cpu|dp|rf|R9\(13)))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (\mips_cpu|dp|rf|Mux18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|Mux18~12_combout\,
	datac => \mips_cpu|dp|rf|R11\(13),
	datad => \mips_cpu|dp|rf|R9\(13),
	combout => \mips_cpu|dp|rf|Mux18~13_combout\);

-- Location: LCCOMB_X28_Y25_N26
\mips_cpu|dp|rf|Mux18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R5\(13))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R4\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|R5\(13),
	datac => \mips_cpu|dp|rf|R4\(13),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux18~14_combout\);

-- Location: LCCOMB_X27_Y25_N16
\mips_cpu|dp|rf|Mux18~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~15_combout\ = (\mips_cpu|dp|rf|Mux18~14_combout\ & (((\mips_cpu|dp|rf|R7\(13))) # (!\mips_cpu|dp|if_id|q\(17)))) # (!\mips_cpu|dp|rf|Mux18~14_combout\ & (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R6\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R7\(13),
	datad => \mips_cpu|dp|rf|R6\(13),
	combout => \mips_cpu|dp|rf|Mux18~15_combout\);

-- Location: LCCOMB_X23_Y24_N2
\mips_cpu|dp|rf|Mux18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|id_ex|q[66]~4_combout\) # ((\mips_cpu|dp|rf|R2\(13))))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (\mips_cpu|dp|rf|R1\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(13),
	datad => \mips_cpu|dp|rf|R2\(13),
	combout => \mips_cpu|dp|rf|Mux18~16_combout\);

-- Location: LCCOMB_X23_Y24_N12
\mips_cpu|dp|rf|Mux18~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~17_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|rf|Mux18~16_combout\ & ((\mips_cpu|dp|rf|R3\(13)))) # (!\mips_cpu|dp|rf|Mux18~16_combout\ & (\mips_cpu|dp|rf|Mux18~15_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (((\mips_cpu|dp|rf|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~15_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datac => \mips_cpu|dp|rf|R3\(13),
	datad => \mips_cpu|dp|rf|Mux18~16_combout\,
	combout => \mips_cpu|dp|rf|Mux18~17_combout\);

-- Location: LCCOMB_X23_Y24_N6
\mips_cpu|dp|rf|Mux18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|id_ex|q[66]~3_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|id_ex|q[66]~3_combout\ & (\mips_cpu|dp|rf|Mux18~13_combout\)) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux18~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~13_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datad => \mips_cpu|dp|rf|Mux18~17_combout\,
	combout => \mips_cpu|dp|rf|Mux18~18_combout\);

-- Location: LCCOMB_X23_Y24_N8
\mips_cpu|dp|rf|Mux18~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux18~18_combout\ & ((\mips_cpu|dp|rf|Mux18~20_combout\))) # (!\mips_cpu|dp|rf|Mux18~18_combout\ & (\mips_cpu|dp|rf|Mux18~11_combout\)))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (((\mips_cpu|dp|rf|Mux18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux18~11_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	datac => \mips_cpu|dp|rf|Mux18~20_combout\,
	datad => \mips_cpu|dp|rf|Mux18~18_combout\,
	combout => \mips_cpu|dp|rf|Mux18~21_combout\);

-- Location: LCCOMB_X20_Y23_N22
\mips_cpu|dp|rf|Mux18~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~22_combout\ = (\mips_cpu|dp|rf|Mux18~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|rf|Mux18~21_combout\,
	datac => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux18~22_combout\);

-- Location: FF_X20_Y23_N23
\mips_cpu|dp|id_ex|q[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux18~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(75));

-- Location: LCCOMB_X20_Y23_N2
\mips_cpu|dp|fwsrcbmux|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux18~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|ex_mem|q\(53)))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|id_ex|q\(75)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(75),
	datad => \mips_cpu|dp|ex_mem|q\(53),
	combout => \mips_cpu|dp|fwsrcbmux|Mux18~0_combout\);

-- Location: LCCOMB_X20_Y23_N8
\mips_cpu|dp|fwsrcbmux|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux18~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[13]~21_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datac => \mips_cpu|dp|resmux|y[13]~21_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux18~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux18~1_combout\);

-- Location: LCCOMB_X20_Y23_N20
\mips_cpu|dp|srcbmux|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux18~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|id_ex|q\(139)))) # (!\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|fwsrcbmux|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|fwsrcbmux|Mux18~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(139),
	datad => \mips_cpu|dp|id_ex|q\(3),
	combout => \mips_cpu|dp|srcbmux|Mux18~0_combout\);

-- Location: LCCOMB_X20_Y23_N26
\mips_cpu|dp|srcbmux|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux18~1_combout\ = (\mips_cpu|dp|srcbmux|Mux18~0_combout\) # ((\mips_cpu|dp|id_ex|q\(43) & \mips_cpu|dp|srcbmux|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux18~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(43),
	datad => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux18~1_combout\);

-- Location: LCCOMB_X20_Y26_N18
\mips_cpu|dp|alu|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & ((!\mips_cpu|dp|srcbmux|Mux0~combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|fwsrcamux|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|fwsrcamux|Mux18~1_combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux0~combout\,
	combout => \mips_cpu|dp|alu|Mux18~2_combout\);

-- Location: LCCOMB_X20_Y26_N20
\mips_cpu|dp|alu|Mux18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux18~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux18~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux18~2_combout\,
	combout => \mips_cpu|dp|alu|Mux18~4_combout\);

-- Location: LCCOMB_X20_Y26_N28
\mips_cpu|dp|alu|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~3_combout\ = \mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\ $ (\mips_cpu|dp|srcbmux|Mux18~1_combout\ $ (\mips_cpu|dp|alu|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit12|cout~0_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux18~1_combout\,
	datad => \mips_cpu|dp|alu|Mux18~2_combout\,
	combout => \mips_cpu|dp|alu|Mux18~3_combout\);

-- Location: LCCOMB_X20_Y26_N6
\mips_cpu|dp|alu|Mux18~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux18~4_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\) # (\mips_cpu|dp|alu|Mux18~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~2_combout\,
	datab => \mips_cpu|dp|alu|Mux18~4_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux18~3_combout\,
	combout => \mips_cpu|dp|alu|Mux18~5_combout\);

-- Location: LCCOMB_X20_Y26_N16
\mips_cpu|dp|alu|Mux18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & ((\mips_cpu|dp|srcbmux|Mux18~1_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux18~1_combout\) # (\mips_cpu|dp|alu|Mux18~5_combout\))) # (!\mips_cpu|dp|srcbmux|Mux18~1_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux18~1_combout\ & \mips_cpu|dp|alu|Mux18~5_combout\)))) # (!\mips_cpu|dp|alu|Mux6~4_combout\ & (((\mips_cpu|dp|alu|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~4_combout\,
	datab => \mips_cpu|dp|srcbmux|Mux18~1_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux18~1_combout\,
	datad => \mips_cpu|dp|alu|Mux18~5_combout\,
	combout => \mips_cpu|dp|alu|Mux18~combout\);

-- Location: FF_X20_Y26_N17
\mips_cpu|dp|ex_mem|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux18~combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(53));

-- Location: LCCOMB_X12_Y19_N16
\mips_cpu|dp|mem_wb|q[44]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[44]~48_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\) # ((\Decoder|Equal1~6_combout\ & (\Timer|Equal2~1_combout\)) # (!\Decoder|Equal1~6_combout\ & ((\uGPIO|DataOut[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal2~1_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|DataOut[0]~3_combout\,
	datad => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	combout => \mips_cpu|dp|mem_wb|q[44]~48_combout\);

-- Location: LCCOMB_X12_Y19_N20
\mips_cpu|dp|mem_wb|q[44]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[44]~51_combout\ = ((!\mips_cpu|dp|ex_mem|q\(53) & (\Decoder|Equal1~5_combout\ & \mips_cpu|dp|ex_mem|q\(2)))) # (!\mips_cpu|dp|mem_wb|q[44]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(53),
	datab => \Decoder|Equal1~5_combout\,
	datac => \mips_cpu|dp|mem_wb|q[44]~48_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(2),
	combout => \mips_cpu|dp|mem_wb|q[44]~51_combout\);

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X10_Y23_N20
\uGPIO|sw7|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~36_combout\ = (\SW[7]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw7|c_state~36_combout\);

-- Location: FF_X10_Y23_N21
\uGPIO|sw7|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S0~q\);

-- Location: LCCOMB_X10_Y23_N26
\uGPIO|sw7|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~35_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & !\uGPIO|sw7|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S0~q\,
	combout => \uGPIO|sw7|c_state~35_combout\);

-- Location: FF_X10_Y23_N27
\uGPIO|sw7|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S1~q\);

-- Location: LCCOMB_X10_Y23_N0
\uGPIO|sw7|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~34_combout\ = (\uGPIO|sw7|c_state.S1~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw7|c_state.S1~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw7|c_state~34_combout\);

-- Location: FF_X10_Y23_N1
\uGPIO|sw7|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S2~q\);

-- Location: LCCOMB_X10_Y23_N6
\uGPIO|sw7|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~33_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S2~q\,
	combout => \uGPIO|sw7|c_state~33_combout\);

-- Location: FF_X10_Y23_N7
\uGPIO|sw7|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S3~q\);

-- Location: LCCOMB_X10_Y23_N12
\uGPIO|sw7|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~32_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S3~q\,
	combout => \uGPIO|sw7|c_state~32_combout\);

-- Location: FF_X10_Y23_N13
\uGPIO|sw7|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S4~q\);

-- Location: LCCOMB_X10_Y23_N18
\uGPIO|sw7|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~31_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S4~q\,
	combout => \uGPIO|sw7|c_state~31_combout\);

-- Location: FF_X10_Y23_N19
\uGPIO|sw7|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S5~q\);

-- Location: LCCOMB_X10_Y23_N16
\uGPIO|sw7|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~30_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S5~q\,
	combout => \uGPIO|sw7|c_state~30_combout\);

-- Location: FF_X10_Y23_N17
\uGPIO|sw7|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S6~q\);

-- Location: LCCOMB_X10_Y23_N22
\uGPIO|sw7|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~29_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S6~q\,
	combout => \uGPIO|sw7|c_state~29_combout\);

-- Location: FF_X10_Y23_N23
\uGPIO|sw7|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S7~q\);

-- Location: LCCOMB_X10_Y23_N28
\uGPIO|sw7|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~28_combout\ = (\uGPIO|sw7|c_state.S7~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw7|c_state.S7~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw7|c_state~28_combout\);

-- Location: FF_X10_Y23_N29
\uGPIO|sw7|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S8~q\);

-- Location: LCCOMB_X10_Y23_N10
\uGPIO|sw7|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~27_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S8~q\,
	combout => \uGPIO|sw7|c_state~27_combout\);

-- Location: FF_X10_Y23_N11
\uGPIO|sw7|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S9~q\);

-- Location: LCCOMB_X10_Y23_N24
\uGPIO|sw7|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~26_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S9~q\,
	combout => \uGPIO|sw7|c_state~26_combout\);

-- Location: FF_X10_Y23_N25
\uGPIO|sw7|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S10~q\);

-- Location: LCCOMB_X10_Y23_N30
\uGPIO|sw7|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~25_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S10~q\,
	combout => \uGPIO|sw7|c_state~25_combout\);

-- Location: FF_X10_Y23_N31
\uGPIO|sw7|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S11~q\);

-- Location: LCCOMB_X10_Y23_N4
\uGPIO|sw7|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~24_combout\ = (\uGPIO|sw7|c_state.S11~q\ & (\SW[7]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw7|c_state.S11~q\,
	datac => \SW[7]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw7|c_state~24_combout\);

-- Location: FF_X10_Y23_N5
\uGPIO|sw7|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S12~q\);

-- Location: LCCOMB_X10_Y23_N2
\uGPIO|sw7|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~23_combout\ = (\SW[7]~input_o\ & (\uGPIO|sw7|c_state.S12~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \uGPIO|sw7|c_state.S12~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw7|c_state~23_combout\);

-- Location: FF_X10_Y23_N3
\uGPIO|sw7|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S13~q\);

-- Location: LCCOMB_X10_Y23_N8
\uGPIO|sw7|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw7|c_state~22_combout\ = (\reset_ff~q\ & (\SW[7]~input_o\ & \uGPIO|sw7|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[7]~input_o\,
	datad => \uGPIO|sw7|c_state.S13~q\,
	combout => \uGPIO|sw7|c_state~22_combout\);

-- Location: FF_X10_Y23_N9
\uGPIO|sw7|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw7|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw7|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N22
\uGPIO|SW_StatusR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~5_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(7)) # (\uGPIO|sw7|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(7),
	datad => \uGPIO|sw7|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~5_combout\);

-- Location: FF_X11_Y21_N23
\uGPIO|SW_StatusR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~5_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(7));

-- Location: LCCOMB_X12_Y21_N30
\read_data[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~14_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (\Decoder|Equal1~6_combout\)) # (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\Decoder|Equal1~6_combout\ & ((\Timer|CounterR\(7)))) # (!\Decoder|Equal1~6_combout\ & 
-- (\uGPIO|SW_StatusR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \Decoder|Equal1~6_combout\,
	datac => \uGPIO|SW_StatusR\(7),
	datad => \Timer|CounterR\(7),
	combout => \read_data[7]~14_combout\);

-- Location: LCCOMB_X12_Y21_N0
\read_data[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~15_combout\ = (\mips_cpu|dp|mem_wb|q[44]~53_combout\ & ((\read_data[7]~14_combout\ & ((\Timer|CompareR\(7)))) # (!\read_data[7]~14_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7))))) # 
-- (!\mips_cpu|dp|mem_wb|q[44]~53_combout\ & (((\read_data[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~53_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(7),
	datac => \read_data[7]~14_combout\,
	datad => \Timer|CompareR\(7),
	combout => \read_data[7]~15_combout\);

-- Location: LCCOMB_X19_Y17_N28
\read_data[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[7]~16_combout\ = (!\mips_cpu|dp|mem_wb|q[44]~51_combout\ & \read_data[7]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[44]~51_combout\,
	datad => \read_data[7]~15_combout\,
	combout => \read_data[7]~16_combout\);

-- Location: FF_X19_Y17_N29
\mips_cpu|dp|mem_wb|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[7]~16_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(46));

-- Location: LCCOMB_X19_Y17_N14
\mips_cpu|dp|resmux|y[7]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[7]~27_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(46)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(14),
	datad => \mips_cpu|dp|mem_wb|q\(46),
	combout => \mips_cpu|dp|resmux|y[7]~27_combout\);

-- Location: LCCOMB_X23_Y16_N8
\mips_cpu|dp|rf|Mux24~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~19_combout\ = (\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|if_id|q\(17))) # (!\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|R14\(7)))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R12\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R12\(7),
	datad => \mips_cpu|dp|rf|R14\(7),
	combout => \mips_cpu|dp|rf|Mux24~19_combout\);

-- Location: LCCOMB_X23_Y16_N18
\mips_cpu|dp|rf|Mux24~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~20_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux24~19_combout\ & ((\mips_cpu|dp|rf|R15\(7)))) # (!\mips_cpu|dp|rf|Mux24~19_combout\ & (\mips_cpu|dp|rf|R13\(7))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|rf|R13\(7),
	datac => \mips_cpu|dp|rf|R15\(7),
	datad => \mips_cpu|dp|rf|Mux24~19_combout\,
	combout => \mips_cpu|dp|rf|Mux24~20_combout\);

-- Location: LCCOMB_X24_Y15_N22
\mips_cpu|dp|rf|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~2_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|if_id|q\(17)) # ((\mips_cpu|dp|rf|R9\(7))))) # (!\mips_cpu|dp|if_id|q\(16) & (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|R8\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(16),
	datab => \mips_cpu|dp|if_id|q\(17),
	datac => \mips_cpu|dp|rf|R8\(7),
	datad => \mips_cpu|dp|rf|R9\(7),
	combout => \mips_cpu|dp|rf|Mux24~2_combout\);

-- Location: LCCOMB_X20_Y15_N20
\mips_cpu|dp|rf|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~3_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|rf|Mux24~2_combout\ & (\mips_cpu|dp|rf|R11\(7))) # (!\mips_cpu|dp|rf|Mux24~2_combout\ & ((\mips_cpu|dp|rf|R10\(7)))))) # (!\mips_cpu|dp|if_id|q\(17) & 
-- (\mips_cpu|dp|rf|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|rf|Mux24~2_combout\,
	datac => \mips_cpu|dp|rf|R11\(7),
	datad => \mips_cpu|dp|rf|R10\(7),
	combout => \mips_cpu|dp|rf|Mux24~3_combout\);

-- Location: LCCOMB_X28_Y24_N26
\mips_cpu|dp|rf|Mux24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~14_combout\ = (\mips_cpu|dp|if_id|q\(17) & ((\mips_cpu|dp|if_id|q\(16)) # ((\mips_cpu|dp|rf|R6\(7))))) # (!\mips_cpu|dp|if_id|q\(17) & (!\mips_cpu|dp|if_id|q\(16) & (\mips_cpu|dp|rf|R4\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(17),
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R4\(7),
	datad => \mips_cpu|dp|rf|R6\(7),
	combout => \mips_cpu|dp|rf|Mux24~14_combout\);

-- Location: LCCOMB_X28_Y26_N26
\mips_cpu|dp|rf|Mux24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~15_combout\ = (\mips_cpu|dp|rf|Mux24~14_combout\ & (((\mips_cpu|dp|rf|R7\(7))) # (!\mips_cpu|dp|if_id|q\(16)))) # (!\mips_cpu|dp|rf|Mux24~14_combout\ & (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|R5\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~14_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|R7\(7),
	datad => \mips_cpu|dp|rf|R5\(7),
	combout => \mips_cpu|dp|rf|Mux24~15_combout\);

-- Location: LCCOMB_X27_Y21_N22
\mips_cpu|dp|rf|Mux24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~16_combout\ = (\mips_cpu|dp|id_ex|q[66]~4_combout\ & ((\mips_cpu|dp|id_ex|q[66]~5_combout\) # ((\mips_cpu|dp|rf|Mux24~15_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~4_combout\ & (!\mips_cpu|dp|id_ex|q[66]~5_combout\ & 
-- (\mips_cpu|dp|rf|R1\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~4_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R1\(7),
	datad => \mips_cpu|dp|rf|Mux24~15_combout\,
	combout => \mips_cpu|dp|rf|Mux24~16_combout\);

-- Location: LCCOMB_X27_Y21_N24
\mips_cpu|dp|rf|Mux24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~17_combout\ = (\mips_cpu|dp|rf|Mux24~16_combout\ & (((\mips_cpu|dp|rf|R3\(7))) # (!\mips_cpu|dp|id_ex|q[66]~5_combout\))) # (!\mips_cpu|dp|rf|Mux24~16_combout\ & (\mips_cpu|dp|id_ex|q[66]~5_combout\ & ((\mips_cpu|dp|rf|R2\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~16_combout\,
	datab => \mips_cpu|dp|id_ex|q[66]~5_combout\,
	datac => \mips_cpu|dp|rf|R3\(7),
	datad => \mips_cpu|dp|rf|R2\(7),
	combout => \mips_cpu|dp|rf|Mux24~17_combout\);

-- Location: LCCOMB_X16_Y15_N6
\mips_cpu|dp|rf|Mux24~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~11_combout\ = (\mips_cpu|dp|if_id|q\(19) & (((\mips_cpu|dp|if_id|q\(18))))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R23\(7))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R19\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|R23\(7),
	datac => \mips_cpu|dp|rf|R19\(7),
	datad => \mips_cpu|dp|if_id|q\(18),
	combout => \mips_cpu|dp|rf|Mux24~11_combout\);

-- Location: LCCOMB_X17_Y15_N18
\mips_cpu|dp|rf|Mux24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~12_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|Mux24~11_combout\ & (\mips_cpu|dp|rf|R31\(7))) # (!\mips_cpu|dp|rf|Mux24~11_combout\ & ((\mips_cpu|dp|rf|R27\(7)))))) # (!\mips_cpu|dp|if_id|q\(19) & 
-- (\mips_cpu|dp|rf|Mux24~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|rf|Mux24~11_combout\,
	datac => \mips_cpu|dp|rf|R31\(7),
	datad => \mips_cpu|dp|rf|R27\(7),
	combout => \mips_cpu|dp|rf|Mux24~12_combout\);

-- Location: LCCOMB_X28_Y22_N26
\mips_cpu|dp|rf|Mux24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~8_combout\ = (\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|rf|R24\(7))))) # (!\mips_cpu|dp|if_id|q\(19) & (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R16\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R16\(7),
	datad => \mips_cpu|dp|rf|R24\(7),
	combout => \mips_cpu|dp|rf|Mux24~8_combout\);

-- Location: LCCOMB_X27_Y22_N20
\mips_cpu|dp|rf|Mux24~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~9_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux24~8_combout\ & ((\mips_cpu|dp|rf|R28\(7)))) # (!\mips_cpu|dp|rf|Mux24~8_combout\ & (\mips_cpu|dp|rf|R20\(7))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(7),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R28\(7),
	datad => \mips_cpu|dp|rf|Mux24~8_combout\,
	combout => \mips_cpu|dp|rf|Mux24~9_combout\);

-- Location: LCCOMB_X29_Y24_N22
\mips_cpu|dp|rf|Mux24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~6_combout\ = (\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|if_id|q\(18))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|R22\(7)))) # (!\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|rf|R18\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(19),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R18\(7),
	datad => \mips_cpu|dp|rf|R22\(7),
	combout => \mips_cpu|dp|rf|Mux24~6_combout\);

-- Location: LCCOMB_X30_Y24_N22
\mips_cpu|dp|rf|Mux24~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~7_combout\ = (\mips_cpu|dp|rf|Mux24~6_combout\ & (((\mips_cpu|dp|rf|R30\(7)) # (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|rf|Mux24~6_combout\ & (\mips_cpu|dp|rf|R26\(7) & ((\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~6_combout\,
	datab => \mips_cpu|dp|rf|R26\(7),
	datac => \mips_cpu|dp|rf|R30\(7),
	datad => \mips_cpu|dp|if_id|q\(19),
	combout => \mips_cpu|dp|rf|Mux24~7_combout\);

-- Location: LCCOMB_X24_Y26_N16
\mips_cpu|dp|rf|Mux24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~10_combout\ = (\mips_cpu|dp|if_id|q\(17) & (((\mips_cpu|dp|rf|Mux24~7_combout\) # (\mips_cpu|dp|if_id|q\(16))))) # (!\mips_cpu|dp|if_id|q\(17) & (\mips_cpu|dp|rf|Mux24~9_combout\ & ((!\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~9_combout\,
	datab => \mips_cpu|dp|rf|Mux24~7_combout\,
	datac => \mips_cpu|dp|if_id|q\(17),
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux24~10_combout\);

-- Location: LCCOMB_X22_Y17_N28
\mips_cpu|dp|rf|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~4_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|if_id|q\(19))) # (!\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|if_id|q\(19) & (\mips_cpu|dp|rf|R25\(7))) # (!\mips_cpu|dp|if_id|q\(19) & ((\mips_cpu|dp|rf|R17\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|if_id|q\(19),
	datac => \mips_cpu|dp|rf|R25\(7),
	datad => \mips_cpu|dp|rf|R17\(7),
	combout => \mips_cpu|dp|rf|Mux24~4_combout\);

-- Location: LCCOMB_X24_Y20_N4
\mips_cpu|dp|rf|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~5_combout\ = (\mips_cpu|dp|if_id|q\(18) & ((\mips_cpu|dp|rf|Mux24~4_combout\ & (\mips_cpu|dp|rf|R29\(7))) # (!\mips_cpu|dp|rf|Mux24~4_combout\ & ((\mips_cpu|dp|rf|R21\(7)))))) # (!\mips_cpu|dp|if_id|q\(18) & 
-- (((\mips_cpu|dp|rf|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(7),
	datab => \mips_cpu|dp|if_id|q\(18),
	datac => \mips_cpu|dp|rf|R21\(7),
	datad => \mips_cpu|dp|rf|Mux24~4_combout\,
	combout => \mips_cpu|dp|rf|Mux24~5_combout\);

-- Location: LCCOMB_X21_Y21_N2
\mips_cpu|dp|rf|Mux24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~13_combout\ = (\mips_cpu|dp|if_id|q\(16) & ((\mips_cpu|dp|rf|Mux24~10_combout\ & (\mips_cpu|dp|rf|Mux24~12_combout\)) # (!\mips_cpu|dp|rf|Mux24~10_combout\ & ((\mips_cpu|dp|rf|Mux24~5_combout\))))) # (!\mips_cpu|dp|if_id|q\(16) & 
-- (((\mips_cpu|dp|rf|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux24~12_combout\,
	datab => \mips_cpu|dp|if_id|q\(16),
	datac => \mips_cpu|dp|rf|Mux24~10_combout\,
	datad => \mips_cpu|dp|rf|Mux24~5_combout\,
	combout => \mips_cpu|dp|rf|Mux24~13_combout\);

-- Location: LCCOMB_X21_Y21_N28
\mips_cpu|dp|rf|Mux24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~18_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|id_ex|q[66]~2_combout\)))) # (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|id_ex|q[66]~2_combout\ & ((\mips_cpu|dp|rf|Mux24~13_combout\))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~2_combout\ & (\mips_cpu|dp|rf|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux24~17_combout\,
	datac => \mips_cpu|dp|rf|Mux24~13_combout\,
	datad => \mips_cpu|dp|id_ex|q[66]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux24~18_combout\);

-- Location: LCCOMB_X21_Y21_N14
\mips_cpu|dp|rf|Mux24~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~21_combout\ = (\mips_cpu|dp|id_ex|q[66]~3_combout\ & ((\mips_cpu|dp|rf|Mux24~18_combout\ & (\mips_cpu|dp|rf|Mux24~20_combout\)) # (!\mips_cpu|dp|rf|Mux24~18_combout\ & ((\mips_cpu|dp|rf|Mux24~3_combout\))))) # 
-- (!\mips_cpu|dp|id_ex|q[66]~3_combout\ & (((\mips_cpu|dp|rf|Mux24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q[66]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux24~20_combout\,
	datac => \mips_cpu|dp|rf|Mux24~3_combout\,
	datad => \mips_cpu|dp|rf|Mux24~18_combout\,
	combout => \mips_cpu|dp|rf|Mux24~21_combout\);

-- Location: LCCOMB_X21_Y21_N10
\mips_cpu|dp|rf|Mux24~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~22_combout\ = (\mips_cpu|dp|rf|Mux24~21_combout\ & ((\mips_cpu|dp|if_id|q\(18)) # ((\mips_cpu|dp|id_ex|q[66]~6_combout\) # (\mips_cpu|dp|if_id|q\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q[66]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux24~21_combout\,
	datad => \mips_cpu|dp|if_id|q\(16),
	combout => \mips_cpu|dp|rf|Mux24~22_combout\);

-- Location: FF_X21_Y21_N11
\mips_cpu|dp|id_ex|q[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|Mux24~22_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(69));

-- Location: LCCOMB_X21_Y21_N12
\mips_cpu|dp|fwsrcbmux|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux24~0_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & (\mips_cpu|dp|ex_mem|q\(47))) # (!\mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\ & ((\mips_cpu|dp|id_ex|q\(69))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(47),
	datac => \mips_cpu|dp|fw|fw_control_srcb[0]~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(69),
	combout => \mips_cpu|dp|fwsrcbmux|Mux24~0_combout\);

-- Location: LCCOMB_X21_Y21_N0
\mips_cpu|dp|fwsrcbmux|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux24~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[7]~27_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[7]~27_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux24~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux24~1_combout\);

-- Location: FF_X21_Y21_N1
\mips_cpu|dp|ex_mem|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux24~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(15));

-- Location: FF_X17_Y17_N15
\mips_cpu|dp|if_id|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(10));

-- Location: FF_X17_Y17_N17
\mips_cpu|dp|id_ex|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(10),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(40));

-- Location: LCCOMB_X16_Y20_N26
\mips_cpu|dp|pcmux|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux19~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (!\mips_cpu|dp|pcreg|q[29]~1_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcadd1|y[12]~20_combout\))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|id_ex|q\(40)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(40),
	datad => \mips_cpu|dp|pcadd1|y[12]~20_combout\,
	combout => \mips_cpu|dp|pcmux|Mux19~0_combout\);

-- Location: LCCOMB_X16_Y20_N28
\mips_cpu|dp|pcmux|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux19~1_combout\ = (\mips_cpu|dp|pcmux|Mux19~0_combout\ & (((\mips_cpu|dp|alu|Mux19~combout\) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\)))) # (!\mips_cpu|dp|pcmux|Mux19~0_combout\ & (\mips_cpu|dp|pcadd2|y[12]~20_combout\ & 
-- ((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux19~0_combout\,
	datab => \mips_cpu|dp|pcadd2|y[12]~20_combout\,
	datac => \mips_cpu|dp|alu|Mux19~combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux19~1_combout\);

-- Location: FF_X16_Y20_N29
\mips_cpu|dp|pcreg|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux19~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(12));

-- Location: LCCOMB_X20_Y21_N30
\mips_cpu|dp|if_id|q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[9]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	combout => \mips_cpu|dp|if_id|q[9]~feeder_combout\);

-- Location: FF_X20_Y21_N31
\mips_cpu|dp|if_id|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[9]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(9));

-- Location: FF_X16_Y20_N25
\mips_cpu|dp|id_ex|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(9),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(39));

-- Location: LCCOMB_X16_Y20_N8
\mips_cpu|dp|pcmux|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux20~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcadd2|y[11]~18_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- (\mips_cpu|dp|pcadd1|y[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcadd1|y[11]~18_combout\,
	datad => \mips_cpu|dp|pcadd2|y[11]~18_combout\,
	combout => \mips_cpu|dp|pcmux|Mux20~0_combout\);

-- Location: LCCOMB_X16_Y20_N2
\mips_cpu|dp|pcmux|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux20~1_combout\ = (\mips_cpu|dp|pcmux|Mux20~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\) # ((\mips_cpu|dp|alu|Mux20~combout\)))) # (!\mips_cpu|dp|pcmux|Mux20~0_combout\ & (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- ((\mips_cpu|dp|id_ex|q\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux20~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|alu|Mux20~combout\,
	datad => \mips_cpu|dp|id_ex|q\(39),
	combout => \mips_cpu|dp|pcmux|Mux20~1_combout\);

-- Location: FF_X16_Y20_N3
\mips_cpu|dp|pcreg|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux20~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(11));

-- Location: LCCOMB_X20_Y21_N26
\mips_cpu|dp|if_id|q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[8]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	combout => \mips_cpu|dp|if_id|q[8]~feeder_combout\);

-- Location: FF_X20_Y21_N27
\mips_cpu|dp|if_id|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[8]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(8));

-- Location: FF_X20_Y22_N5
\mips_cpu|dp|id_ex|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(8),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(38));

-- Location: LCCOMB_X15_Y22_N14
\mips_cpu|dp|pcmux|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux21~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd1|y[10]~16_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(38),
	datad => \mips_cpu|dp|pcadd1|y[10]~16_combout\,
	combout => \mips_cpu|dp|pcmux|Mux21~0_combout\);

-- Location: LCCOMB_X15_Y22_N22
\mips_cpu|dp|pcmux|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux21~1_combout\ = (\mips_cpu|dp|pcmux|Mux21~0_combout\ & (((\mips_cpu|dp|alu|Mux21~combout\) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\)))) # (!\mips_cpu|dp|pcmux|Mux21~0_combout\ & (\mips_cpu|dp|pcadd2|y[10]~16_combout\ & 
-- ((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[10]~16_combout\,
	datab => \mips_cpu|dp|alu|Mux21~combout\,
	datac => \mips_cpu|dp|pcmux|Mux21~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux21~1_combout\);

-- Location: FF_X15_Y22_N23
\mips_cpu|dp|pcreg|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux21~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(10));

-- Location: LCCOMB_X20_Y21_N18
\mips_cpu|dp|if_id|q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|if_id|q[7]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	combout => \mips_cpu|dp|if_id|q[7]~feeder_combout\);

-- Location: FF_X20_Y21_N19
\mips_cpu|dp|if_id|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|if_id|q[7]~feeder_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(7));

-- Location: FF_X20_Y22_N23
\mips_cpu|dp|id_ex|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(7),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(37));

-- Location: LCCOMB_X17_Y23_N10
\mips_cpu|dp|pcmux|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux22~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcadd2|y[9]~14_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd1|y[9]~14_combout\))))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[9]~14_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcadd1|y[9]~14_combout\,
	combout => \mips_cpu|dp|pcmux|Mux22~0_combout\);

-- Location: LCCOMB_X17_Y23_N20
\mips_cpu|dp|pcmux|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux22~1_combout\ = (\mips_cpu|dp|pcmux|Mux22~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\) # ((\mips_cpu|dp|alu|Mux22~combout\)))) # (!\mips_cpu|dp|pcmux|Mux22~0_combout\ & (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- (\mips_cpu|dp|id_ex|q\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux22~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(37),
	datad => \mips_cpu|dp|alu|Mux22~combout\,
	combout => \mips_cpu|dp|pcmux|Mux22~1_combout\);

-- Location: FF_X17_Y23_N21
\mips_cpu|dp|pcreg|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux22~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(9));

-- Location: FF_X20_Y21_N9
\mips_cpu|dp|if_id|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(6));

-- Location: FF_X20_Y21_N7
\mips_cpu|dp|id_ex|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(6),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(36));

-- Location: LCCOMB_X19_Y21_N6
\mips_cpu|dp|pcmux|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux23~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((!\mips_cpu|dp|pcreg|q[29]~0_combout\ & \mips_cpu|dp|pcadd1|y[8]~12_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|id_ex|q\(36)) # 
-- ((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(36),
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcadd1|y[8]~12_combout\,
	combout => \mips_cpu|dp|pcmux|Mux23~0_combout\);

-- Location: LCCOMB_X19_Y21_N22
\mips_cpu|dp|pcmux|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux23~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcmux|Mux23~0_combout\ & ((\mips_cpu|dp|alu|Mux23~combout\))) # (!\mips_cpu|dp|pcmux|Mux23~0_combout\ & (\mips_cpu|dp|pcadd2|y[8]~12_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcmux|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[8]~12_combout\,
	datab => \mips_cpu|dp|alu|Mux23~combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcmux|Mux23~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux23~1_combout\);

-- Location: FF_X19_Y21_N23
\mips_cpu|dp|pcreg|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux23~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(8));

-- Location: FF_X16_Y16_N11
\mips_cpu|dp|if_id|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(20));

-- Location: FF_X16_Y16_N21
\mips_cpu|dp|id_ex|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(24));

-- Location: LCCOMB_X16_Y16_N6
\mips_cpu|dp|stall_control~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~1_combout\ = (\mips_cpu|dp|if_id|q\(18) & (\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|id_ex|q\(23) $ (!\mips_cpu|dp|if_id|q\(19))))) # (!\mips_cpu|dp|if_id|q\(18) & (!\mips_cpu|dp|id_ex|q\(22) & (\mips_cpu|dp|id_ex|q\(23) $ 
-- (!\mips_cpu|dp|if_id|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(18),
	datab => \mips_cpu|dp|id_ex|q\(23),
	datac => \mips_cpu|dp|if_id|q\(19),
	datad => \mips_cpu|dp|id_ex|q\(22),
	combout => \mips_cpu|dp|stall_control~1_combout\);

-- Location: LCCOMB_X16_Y16_N10
\mips_cpu|dp|stall_control~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~2_combout\ = (\mips_cpu|dp|id_ex|q\(1) & (\mips_cpu|dp|stall_control~1_combout\ & (\mips_cpu|dp|id_ex|q\(24) $ (!\mips_cpu|dp|if_id|q\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(1),
	datab => \mips_cpu|dp|id_ex|q\(24),
	datac => \mips_cpu|dp|if_id|q\(20),
	datad => \mips_cpu|dp|stall_control~1_combout\,
	combout => \mips_cpu|dp|stall_control~2_combout\);

-- Location: LCCOMB_X16_Y16_N22
\mips_cpu|dp|stall_control~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|stall_control~7_combout\ = (\mips_cpu|dp|stall_control~6_combout\) # ((\mips_cpu|dp|stall_control~2_combout\ & \mips_cpu|dp|stall_control~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|stall_control~2_combout\,
	datab => \mips_cpu|dp|stall_control~6_combout\,
	datad => \mips_cpu|dp|stall_control~0_combout\,
	combout => \mips_cpu|dp|stall_control~7_combout\);

-- Location: FF_X17_Y24_N1
\mips_cpu|dp|id_ex|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|md|Decoder0~9_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(4));

-- Location: LCCOMB_X20_Y22_N18
\mips_cpu|dp|srcbmux|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux24~0_combout\ = (!\mips_cpu|dp|id_ex|q\(3) & ((\mips_cpu|dp|id_ex|q\(4) & (\mips_cpu|dp|id_ex|q\(133))) # (!\mips_cpu|dp|id_ex|q\(4) & ((\mips_cpu|dp|fwsrcbmux|Mux24~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(4),
	datab => \mips_cpu|dp|id_ex|q\(3),
	datac => \mips_cpu|dp|id_ex|q\(133),
	datad => \mips_cpu|dp|fwsrcbmux|Mux24~1_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux24~0_combout\);

-- Location: LCCOMB_X20_Y22_N22
\mips_cpu|dp|srcbmux|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|Mux24~1_combout\ = (\mips_cpu|dp|srcbmux|Mux24~0_combout\) # ((\mips_cpu|dp|id_ex|q\(37) & \mips_cpu|dp|srcbmux|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|srcbmux|Mux24~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(37),
	datad => \mips_cpu|dp|srcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|srcbmux|Mux24~1_combout\);

-- Location: LCCOMB_X20_Y22_N20
\mips_cpu|dp|alu|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~2_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|srcbmux|Mux0~combout\)) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux24~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux0~combout\,
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux24~1_combout\,
	combout => \mips_cpu|dp|alu|Mux24~2_combout\);

-- Location: LCCOMB_X20_Y22_N30
\mips_cpu|dp|alu|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~3_combout\ = \mips_cpu|dp|srcbmux|Mux24~1_combout\ $ (\mips_cpu|dp|alu|Mux24~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|Mux24~1_combout\,
	datab => \mips_cpu|dp|alu|Mux24~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit6|cout~0_combout\,
	combout => \mips_cpu|dp|alu|Mux24~3_combout\);

-- Location: LCCOMB_X20_Y22_N28
\mips_cpu|dp|alu|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~4_combout\ = ((\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux24~2_combout\)) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- ((\mips_cpu|dp|alu|Mux24~2_combout\) # (!\mips_cpu|dp|fwsrcamux|Mux0~1_combout\)))) # (!\mips_cpu|dp|alu|Mux6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux24~2_combout\,
	combout => \mips_cpu|dp|alu|Mux24~4_combout\);

-- Location: LCCOMB_X20_Y22_N6
\mips_cpu|dp|alu|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~5_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & (\mips_cpu|dp|alu|Mux24~4_combout\ & ((\mips_cpu|dp|alu|Mux24~3_combout\) # (\mips_cpu|dp|alu|Mux6~3_combout\)))) # (!\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- (((\mips_cpu|dp|alu|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux24~3_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux24~4_combout\,
	combout => \mips_cpu|dp|alu|Mux24~5_combout\);

-- Location: LCCOMB_X20_Y22_N8
\mips_cpu|dp|alu|Mux24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~combout\ = (\mips_cpu|dp|alu|Mux24~5_combout\ & (((\mips_cpu|dp|srcbmux|Mux24~1_combout\) # (\mips_cpu|dp|fwsrcamux|Mux24~1_combout\)) # (!\mips_cpu|dp|alu|Mux6~4_combout\))) # (!\mips_cpu|dp|alu|Mux24~5_combout\ & 
-- (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|srcbmux|Mux24~1_combout\ & \mips_cpu|dp|fwsrcamux|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux24~5_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|srcbmux|Mux24~1_combout\,
	datad => \mips_cpu|dp|fwsrcamux|Mux24~1_combout\,
	combout => \mips_cpu|dp|alu|Mux24~combout\);

-- Location: LCCOMB_X15_Y22_N28
\mips_cpu|dp|pcmux|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux24~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd2|y[7]~10_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcadd1|y[7]~10_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|pcreg|q[29]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|pcadd1|y[7]~10_combout\,
	datad => \mips_cpu|dp|pcadd2|y[7]~10_combout\,
	combout => \mips_cpu|dp|pcmux|Mux24~0_combout\);

-- Location: LCCOMB_X15_Y22_N20
\mips_cpu|dp|pcmux|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux24~1_combout\ = (\mips_cpu|dp|pcmux|Mux24~0_combout\ & ((\mips_cpu|dp|alu|Mux24~combout\) # ((\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcmux|Mux24~0_combout\ & (((!\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- \mips_cpu|dp|id_ex|q\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux24~combout\,
	datab => \mips_cpu|dp|pcmux|Mux24~0_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|id_ex|q\(35),
	combout => \mips_cpu|dp|pcmux|Mux24~1_combout\);

-- Location: FF_X15_Y22_N21
\mips_cpu|dp|pcreg|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux24~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(7));

-- Location: FF_X14_Y20_N1
\mips_cpu|dp|if_id|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(28));

-- Location: LCCOMB_X15_Y24_N10
\mips_cpu|c|md|Decoder0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~8_combout\ = (!\mips_cpu|dp|if_id|q\(27) & (!\mips_cpu|dp|if_id|q\(26) & (\mips_cpu|dp|if_id|q\(28) & \mips_cpu|c|md|ex_control[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(27),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|c|md|ex_control[8]~1_combout\,
	combout => \mips_cpu|c|md|Decoder0~8_combout\);

-- Location: FF_X15_Y24_N11
\mips_cpu|dp|id_ex|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Decoder0~8_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(13));

-- Location: LCCOMB_X15_Y24_N0
\mips_cpu|c|md|Decoder0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~7_combout\ = (!\mips_cpu|dp|if_id|q\(27) & (\mips_cpu|dp|if_id|q\(26) & (\mips_cpu|dp|if_id|q\(28) & \mips_cpu|c|md|ex_control[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(27),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|c|md|ex_control[8]~1_combout\,
	combout => \mips_cpu|c|md|Decoder0~7_combout\);

-- Location: FF_X15_Y24_N1
\mips_cpu|dp|id_ex|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Decoder0~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(14));

-- Location: LCCOMB_X15_Y25_N10
\mips_cpu|dp|alu|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~5_combout\ = (!\mips_cpu|dp|alu|Mux27~combout\ & (!\mips_cpu|dp|alu|Mux25~combout\ & (!\mips_cpu|dp|alu|Mux0~combout\ & !\mips_cpu|dp|alu|Mux26~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux27~combout\,
	datab => \mips_cpu|dp|alu|Mux25~combout\,
	datac => \mips_cpu|dp|alu|Mux0~combout\,
	datad => \mips_cpu|dp|alu|Mux26~combout\,
	combout => \mips_cpu|dp|alu|Equal0~5_combout\);

-- Location: LCCOMB_X15_Y25_N20
\mips_cpu|dp|alu|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~6_combout\ = (!\mips_cpu|dp|alu|Mux22~combout\ & (!\mips_cpu|dp|alu|Mux24~combout\ & (!\mips_cpu|dp|alu|Mux23~combout\ & !\mips_cpu|dp|alu|Mux21~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux22~combout\,
	datab => \mips_cpu|dp|alu|Mux24~combout\,
	datac => \mips_cpu|dp|alu|Mux23~combout\,
	datad => \mips_cpu|dp|alu|Mux21~combout\,
	combout => \mips_cpu|dp|alu|Equal0~6_combout\);

-- Location: LCCOMB_X15_Y25_N6
\mips_cpu|dp|alu|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~7_combout\ = (!\mips_cpu|dp|alu|Mux2~5_combout\ & (!\mips_cpu|dp|alu|Mux1~5_combout\ & (!\mips_cpu|dp|alu|Mux20~combout\ & !\mips_cpu|dp|alu|Mux18~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux2~5_combout\,
	datab => \mips_cpu|dp|alu|Mux1~5_combout\,
	datac => \mips_cpu|dp|alu|Mux20~combout\,
	datad => \mips_cpu|dp|alu|Mux18~combout\,
	combout => \mips_cpu|dp|alu|Equal0~7_combout\);

-- Location: LCCOMB_X15_Y25_N8
\mips_cpu|dp|alu|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~8_combout\ = (!\mips_cpu|dp|alu|Mux5~combout\ & (!\mips_cpu|dp|alu|Mux3~combout\ & (!\mips_cpu|dp|alu|Mux4~combout\ & \mips_cpu|dp|alu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux5~combout\,
	datab => \mips_cpu|dp|alu|Mux3~combout\,
	datac => \mips_cpu|dp|alu|Mux4~combout\,
	datad => \mips_cpu|dp|alu|Equal0~7_combout\,
	combout => \mips_cpu|dp|alu|Equal0~8_combout\);

-- Location: LCCOMB_X15_Y25_N22
\mips_cpu|dp|alu|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~3_combout\ = (!\mips_cpu|dp|alu|Mux7~combout\ & (!\mips_cpu|dp|alu|Mux28~5_combout\ & (!\mips_cpu|dp|alu|Mux30~5_combout\ & !\mips_cpu|dp|alu|Mux16~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux7~combout\,
	datab => \mips_cpu|dp|alu|Mux28~5_combout\,
	datac => \mips_cpu|dp|alu|Mux30~5_combout\,
	datad => \mips_cpu|dp|alu|Mux16~combout\,
	combout => \mips_cpu|dp|alu|Equal0~3_combout\);

-- Location: LCCOMB_X20_Y26_N26
\mips_cpu|dp|alu|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~2_combout\ = (!\mips_cpu|dp|alu|Mux29~combout\ & (!\mips_cpu|dp|alu|Mux19~combout\ & (!\mips_cpu|dp|alu|Mux14~combout\ & !\mips_cpu|dp|alu|Mux15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux29~combout\,
	datab => \mips_cpu|dp|alu|Mux19~combout\,
	datac => \mips_cpu|dp|alu|Mux14~combout\,
	datad => \mips_cpu|dp|alu|Mux15~combout\,
	combout => \mips_cpu|dp|alu|Equal0~2_combout\);

-- Location: LCCOMB_X15_Y25_N26
\mips_cpu|dp|alu|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux8~combout\ & (!\mips_cpu|dp|alu|Mux10~combout\ & (!\mips_cpu|dp|alu|Mux6~combout\ & !\mips_cpu|dp|alu|Mux9~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux8~combout\,
	datab => \mips_cpu|dp|alu|Mux10~combout\,
	datac => \mips_cpu|dp|alu|Mux6~combout\,
	datad => \mips_cpu|dp|alu|Mux9~combout\,
	combout => \mips_cpu|dp|alu|Equal0~0_combout\);

-- Location: LCCOMB_X15_Y25_N12
\mips_cpu|dp|alu|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~1_combout\ = (!\mips_cpu|dp|alu|Mux13~combout\ & (!\mips_cpu|dp|alu|Mux11~combout\ & (!\mips_cpu|dp|alu|Mux17~combout\ & !\mips_cpu|dp|alu|Mux12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux13~combout\,
	datab => \mips_cpu|dp|alu|Mux11~combout\,
	datac => \mips_cpu|dp|alu|Mux17~combout\,
	datad => \mips_cpu|dp|alu|Mux12~combout\,
	combout => \mips_cpu|dp|alu|Equal0~1_combout\);

-- Location: LCCOMB_X15_Y25_N24
\mips_cpu|dp|alu|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~4_combout\ = (\mips_cpu|dp|alu|Equal0~3_combout\ & (\mips_cpu|dp|alu|Equal0~2_combout\ & (\mips_cpu|dp|alu|Equal0~0_combout\ & \mips_cpu|dp|alu|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Equal0~3_combout\,
	datab => \mips_cpu|dp|alu|Equal0~2_combout\,
	datac => \mips_cpu|dp|alu|Equal0~0_combout\,
	datad => \mips_cpu|dp|alu|Equal0~1_combout\,
	combout => \mips_cpu|dp|alu|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y25_N2
\mips_cpu|dp|alu|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~9_combout\ = (\mips_cpu|dp|alu|Equal0~5_combout\ & (\mips_cpu|dp|alu|Equal0~6_combout\ & (\mips_cpu|dp|alu|Equal0~8_combout\ & \mips_cpu|dp|alu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Equal0~5_combout\,
	datab => \mips_cpu|dp|alu|Equal0~6_combout\,
	datac => \mips_cpu|dp|alu|Equal0~8_combout\,
	datad => \mips_cpu|dp|alu|Equal0~4_combout\,
	combout => \mips_cpu|dp|alu|Equal0~9_combout\);

-- Location: LCCOMB_X15_Y24_N16
\mips_cpu|dp|pcsrc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcsrc~0_combout\ = (\mips_cpu|dp|alu|Equal0~9_combout\ & ((\mips_cpu|dp|alu|Mux31~5_combout\ & ((\mips_cpu|dp|id_ex|q\(14)))) # (!\mips_cpu|dp|alu|Mux31~5_combout\ & (\mips_cpu|dp|id_ex|q\(13))))) # (!\mips_cpu|dp|alu|Equal0~9_combout\ & 
-- (((\mips_cpu|dp|id_ex|q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(13),
	datab => \mips_cpu|dp|id_ex|q\(14),
	datac => \mips_cpu|dp|alu|Equal0~9_combout\,
	datad => \mips_cpu|dp|alu|Mux31~5_combout\,
	combout => \mips_cpu|dp|pcsrc~0_combout\);

-- Location: LCCOMB_X14_Y20_N22
\mips_cpu|dp|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~0_combout\ = ((\mips_cpu|dp|id_ex|q\(11)) # ((\mips_cpu|dp|pcsrc~0_combout\) # (!\mips_cpu|c|ad|jump[1]~1_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|id_ex|q\(11),
	datac => \mips_cpu|c|ad|jump[1]~1_combout\,
	datad => \mips_cpu|dp|pcsrc~0_combout\,
	combout => \mips_cpu|dp|comb~0_combout\);

-- Location: FF_X16_Y22_N11
\mips_cpu|dp|if_id|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcadd1|y[6]~8_combout\,
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(38));

-- Location: FF_X20_Y21_N23
\mips_cpu|dp|id_ex|q[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(38),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(132));

-- Location: LCCOMB_X15_Y23_N28
\mips_cpu|dp|pcmux|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux25~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((!\mips_cpu|dp|pcreg|q[29]~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\ & (\mips_cpu|dp|pcadd1|y[6]~8_combout\)) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|id_ex|q\(34))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[6]~8_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datad => \mips_cpu|dp|id_ex|q\(34),
	combout => \mips_cpu|dp|pcmux|Mux25~0_combout\);

-- Location: LCCOMB_X15_Y23_N24
\mips_cpu|dp|pcmux|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux25~1_combout\ = (\mips_cpu|dp|pcmux|Mux25~0_combout\ & (((\mips_cpu|dp|alu|Mux25~combout\) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\)))) # (!\mips_cpu|dp|pcmux|Mux25~0_combout\ & (\mips_cpu|dp|pcadd2|y[6]~8_combout\ & 
-- ((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[6]~8_combout\,
	datab => \mips_cpu|dp|pcmux|Mux25~0_combout\,
	datac => \mips_cpu|dp|alu|Mux25~combout\,
	datad => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux25~1_combout\);

-- Location: FF_X15_Y23_N25
\mips_cpu|dp|pcreg|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux25~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(6));

-- Location: FF_X14_Y20_N25
\mips_cpu|dp|if_id|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(31));

-- Location: LCCOMB_X14_Y20_N14
\mips_cpu|c|md|WideOr16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr16~2_combout\ = (\mips_cpu|dp|if_id|q\(26) & ((\mips_cpu|dp|if_id|q\(27) & ((\mips_cpu|dp|if_id|q\(29)) # (\mips_cpu|dp|if_id|q\(28)))) # (!\mips_cpu|dp|if_id|q\(27) & ((!\mips_cpu|dp|if_id|q\(28)) # (!\mips_cpu|dp|if_id|q\(29)))))) # 
-- (!\mips_cpu|dp|if_id|q\(26) & ((\mips_cpu|dp|if_id|q\(28)) # (\mips_cpu|dp|if_id|q\(27) $ (\mips_cpu|dp|if_id|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(26),
	datab => \mips_cpu|dp|if_id|q\(27),
	datac => \mips_cpu|dp|if_id|q\(29),
	datad => \mips_cpu|dp|if_id|q\(28),
	combout => \mips_cpu|c|md|WideOr16~2_combout\);

-- Location: LCCOMB_X14_Y24_N12
\mips_cpu|c|md|WideOr16~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr16~3_combout\ = (!\mips_cpu|dp|if_id|q\(31) & (!\mips_cpu|c|md|WideOr16~2_combout\ & !\mips_cpu|dp|if_id|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|if_id|q\(31),
	datac => \mips_cpu|c|md|WideOr16~2_combout\,
	datad => \mips_cpu|dp|if_id|q\(30),
	combout => \mips_cpu|c|md|WideOr16~3_combout\);

-- Location: FF_X14_Y24_N13
\mips_cpu|dp|id_ex|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr16~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(6));

-- Location: LCCOMB_X16_Y24_N18
\mips_cpu|c|ad|WideOr4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|WideOr4~0_combout\ = (\mips_cpu|dp|id_ex|q\(32)) # ((\mips_cpu|dp|id_ex|q\(33) & ((\mips_cpu|dp|id_ex|q\(30)) # (!\mips_cpu|dp|id_ex|q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(33),
	datab => \mips_cpu|dp|id_ex|q\(32),
	datac => \mips_cpu|dp|id_ex|q\(31),
	datad => \mips_cpu|dp|id_ex|q\(30),
	combout => \mips_cpu|c|ad|WideOr4~0_combout\);

-- Location: LCCOMB_X16_Y24_N22
\mips_cpu|c|ad|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux1~0_combout\ = (\mips_cpu|dp|id_ex|q\(7) & (((\mips_cpu|dp|id_ex|q\(34)) # (\mips_cpu|c|ad|WideOr4~0_combout\)) # (!\mips_cpu|dp|id_ex|q\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(7),
	datab => \mips_cpu|dp|id_ex|q\(35),
	datac => \mips_cpu|dp|id_ex|q\(34),
	datad => \mips_cpu|c|ad|WideOr4~0_combout\,
	combout => \mips_cpu|c|ad|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y24_N12
\mips_cpu|c|ad|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux1~1_combout\ = (\mips_cpu|c|ad|Mux1~0_combout\) # ((\mips_cpu|dp|id_ex|q\(6) & (!\mips_cpu|dp|id_ex|q\(5) & !\mips_cpu|dp|id_ex|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(6),
	datab => \mips_cpu|dp|id_ex|q\(5),
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(7),
	combout => \mips_cpu|c|ad|Mux1~1_combout\);

-- Location: LCCOMB_X17_Y24_N18
\mips_cpu|dp|alu|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~3_combout\ = (\mips_cpu|c|ad|alucontrol[2]~2_combout\) # ((\mips_cpu|c|ad|Mux1~1_combout\ & \mips_cpu|c|ad|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~1_combout\,
	datab => \mips_cpu|c|ad|alucontrol[2]~2_combout\,
	datad => \mips_cpu|c|ad|Mux2~2_combout\,
	combout => \mips_cpu|dp|alu|Mux6~3_combout\);

-- Location: LCCOMB_X19_Y22_N0
\mips_cpu|dp|alu|iadder32|bit5|sum\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|iadder32|bit5|sum~combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (\mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\ $ (\mips_cpu|dp|fwsrcamux|Mux26~1_combout\ $ (\mips_cpu|dp|srcbmux|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|iadder32|bit4|cout~0_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux26~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux26~1_combout\,
	combout => \mips_cpu|dp|alu|iadder32|bit5|sum~combout\);

-- Location: LCCOMB_X19_Y22_N26
\mips_cpu|dp|alu|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~0_combout\ = (\mips_cpu|dp|alu|Mux6~3_combout\ & (((!\mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\)) # (!\mips_cpu|dp|alu|Mux6~2_combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|Mux6~2_combout\ & 
-- ((\mips_cpu|dp|alu|iadder32|bit5|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux6~3_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit31|cout~0_combout\,
	datad => \mips_cpu|dp|alu|iadder32|bit5|sum~combout\,
	combout => \mips_cpu|dp|alu|Mux26~0_combout\);

-- Location: LCCOMB_X19_Y22_N16
\mips_cpu|dp|alu|Mux26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~combout\ = (\mips_cpu|dp|alu|Mux26~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux26~1_combout\) # ((\mips_cpu|dp|srcbmux|Mux26~1_combout\) # (!\mips_cpu|dp|alu|Mux6~4_combout\)))) # (!\mips_cpu|dp|alu|Mux26~0_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux26~1_combout\ & (\mips_cpu|dp|alu|Mux6~4_combout\ & \mips_cpu|dp|srcbmux|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux26~0_combout\,
	datab => \mips_cpu|dp|fwsrcamux|Mux26~1_combout\,
	datac => \mips_cpu|dp|alu|Mux6~4_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux26~1_combout\,
	combout => \mips_cpu|dp|alu|Mux26~combout\);

-- Location: LCCOMB_X17_Y23_N8
\mips_cpu|dp|pcmux|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux26~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcadd2|y[5]~6_combout\)) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- ((\mips_cpu|dp|pcadd1|y[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[5]~6_combout\,
	datad => \mips_cpu|dp|pcadd1|y[5]~6_combout\,
	combout => \mips_cpu|dp|pcmux|Mux26~0_combout\);

-- Location: LCCOMB_X17_Y23_N2
\mips_cpu|dp|pcmux|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux26~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcmux|Mux26~0_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcmux|Mux26~0_combout\ & (\mips_cpu|dp|alu|Mux26~combout\)) # 
-- (!\mips_cpu|dp|pcmux|Mux26~0_combout\ & ((\mips_cpu|dp|id_ex|q\(33))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux26~combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcmux|Mux26~0_combout\,
	datad => \mips_cpu|dp|id_ex|q\(33),
	combout => \mips_cpu|dp|pcmux|Mux26~1_combout\);

-- Location: FF_X17_Y23_N3
\mips_cpu|dp|pcreg|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux26~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(5));

-- Location: FF_X19_Y21_N31
\mips_cpu|dp|if_id|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(2));

-- Location: FF_X16_Y24_N27
\mips_cpu|dp|id_ex|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(32));

-- Location: LCCOMB_X15_Y22_N2
\mips_cpu|dp|pcmux|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux27~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd1|y[4]~4_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(32)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(32),
	datad => \mips_cpu|dp|pcadd1|y[4]~4_combout\,
	combout => \mips_cpu|dp|pcmux|Mux27~0_combout\);

-- Location: LCCOMB_X15_Y22_N26
\mips_cpu|dp|pcmux|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux27~1_combout\ = (\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcmux|Mux27~0_combout\ & ((\mips_cpu|dp|alu|Mux27~combout\))) # (!\mips_cpu|dp|pcmux|Mux27~0_combout\ & (\mips_cpu|dp|pcadd2|y[4]~4_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (((\mips_cpu|dp|pcmux|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[4]~4_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|alu|Mux27~combout\,
	datad => \mips_cpu|dp|pcmux|Mux27~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux27~1_combout\);

-- Location: FF_X15_Y22_N27
\mips_cpu|dp|pcreg|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux27~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(4));

-- Location: FF_X14_Y20_N27
\mips_cpu|dp|if_id|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(30));

-- Location: LCCOMB_X14_Y20_N26
\mips_cpu|c|md|ex_control[8]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|ex_control[8]~1_combout\ = (!\mips_cpu|dp|if_id|q\(29) & (!\mips_cpu|dp|if_id|q\(30) & !\mips_cpu|dp|if_id|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datac => \mips_cpu|dp|if_id|q\(30),
	datad => \mips_cpu|dp|if_id|q\(31),
	combout => \mips_cpu|c|md|ex_control[8]~1_combout\);

-- Location: LCCOMB_X15_Y24_N28
\mips_cpu|c|md|ex_control[8]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|ex_control[8]~2_combout\ = (\mips_cpu|c|md|ex_control[8]~1_combout\ & (!\mips_cpu|dp|if_id|q\(28) & \mips_cpu|dp|if_id|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|ex_control[8]~1_combout\,
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|dp|if_id|q\(27),
	combout => \mips_cpu|c|md|ex_control[8]~2_combout\);

-- Location: FF_X15_Y24_N29
\mips_cpu|dp|id_ex|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|ex_control[8]~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(11));

-- Location: LCCOMB_X15_Y24_N8
\mips_cpu|dp|pcreg|q[29]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[29]~0_combout\ = ((!\mips_cpu|dp|id_ex|q\(11) & \mips_cpu|dp|pcsrc~0_combout\)) # (!\mips_cpu|c|ad|jump[1]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|jump[1]~1_combout\,
	datab => \mips_cpu|dp|id_ex|q\(11),
	datac => \mips_cpu|dp|pcsrc~0_combout\,
	combout => \mips_cpu|dp|pcreg|q[29]~0_combout\);

-- Location: LCCOMB_X17_Y23_N6
\mips_cpu|dp|pcmux|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux28~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd2|y[3]~2_combout\))) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & (\mips_cpu|dp|pcadd1|y[3]~2_combout\)))) # 
-- (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & (((\mips_cpu|dp|pcreg|q[29]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd1|y[3]~2_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datad => \mips_cpu|dp|pcadd2|y[3]~2_combout\,
	combout => \mips_cpu|dp|pcmux|Mux28~0_combout\);

-- Location: LCCOMB_X17_Y23_N16
\mips_cpu|dp|pcmux|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux28~1_combout\ = (\mips_cpu|dp|pcmux|Mux28~0_combout\ & ((\mips_cpu|dp|pcreg|q[29]~1_combout\) # ((\mips_cpu|dp|alu|Mux28~5_combout\)))) # (!\mips_cpu|dp|pcmux|Mux28~0_combout\ & (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & 
-- (\mips_cpu|dp|id_ex|q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux28~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(31),
	datad => \mips_cpu|dp|alu|Mux28~5_combout\,
	combout => \mips_cpu|dp|pcmux|Mux28~1_combout\);

-- Location: FF_X17_Y23_N17
\mips_cpu|dp|pcreg|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux28~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(3));

-- Location: FF_X16_Y24_N21
\mips_cpu|dp|if_id|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(4));

-- Location: FF_X19_Y22_N21
\mips_cpu|dp|id_ex|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|if_id|q\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(34));

-- Location: LCCOMB_X16_Y24_N10
\mips_cpu|c|ad|jump[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|jump[1]~0_combout\ = (\mips_cpu|dp|id_ex|q\(30)) # ((\mips_cpu|dp|id_ex|q\(35)) # ((\mips_cpu|dp|id_ex|q\(31)) # (\mips_cpu|dp|id_ex|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(30),
	datab => \mips_cpu|dp|id_ex|q\(35),
	datac => \mips_cpu|dp|id_ex|q\(31),
	datad => \mips_cpu|dp|id_ex|q\(32),
	combout => \mips_cpu|c|ad|jump[1]~0_combout\);

-- Location: LCCOMB_X16_Y24_N16
\mips_cpu|c|ad|jump[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|jump[1]~1_combout\ = ((\mips_cpu|dp|id_ex|q\(34)) # ((\mips_cpu|c|ad|jump[1]~0_combout\) # (!\mips_cpu|dp|id_ex|q\(33)))) # (!\mips_cpu|dp|id_ex|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(7),
	datab => \mips_cpu|dp|id_ex|q\(34),
	datac => \mips_cpu|dp|id_ex|q\(33),
	datad => \mips_cpu|c|ad|jump[1]~0_combout\,
	combout => \mips_cpu|c|ad|jump[1]~1_combout\);

-- Location: LCCOMB_X15_Y22_N30
\mips_cpu|dp|pcreg|q[29]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[29]~1_combout\ = (\mips_cpu|c|ad|jump[1]~1_combout\ & !\mips_cpu|dp|id_ex|q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|jump[1]~1_combout\,
	datac => \mips_cpu|dp|id_ex|q\(11),
	combout => \mips_cpu|dp|pcreg|q[29]~1_combout\);

-- Location: LCCOMB_X15_Y22_N16
\mips_cpu|dp|pcmux|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux29~0_combout\ = (\mips_cpu|dp|pcreg|q[29]~1_combout\ & (!\mips_cpu|dp|pcreg|q[29]~0_combout\ & ((\mips_cpu|dp|pcadd1|y[2]~0_combout\)))) # (!\mips_cpu|dp|pcreg|q[29]~1_combout\ & ((\mips_cpu|dp|pcreg|q[29]~0_combout\) # 
-- ((\mips_cpu|dp|id_ex|q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[29]~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|id_ex|q\(30),
	datad => \mips_cpu|dp|pcadd1|y[2]~0_combout\,
	combout => \mips_cpu|dp|pcmux|Mux29~0_combout\);

-- Location: LCCOMB_X15_Y22_N24
\mips_cpu|dp|pcmux|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|Mux29~1_combout\ = (\mips_cpu|dp|pcmux|Mux29~0_combout\ & (((\mips_cpu|dp|alu|Mux29~combout\)) # (!\mips_cpu|dp|pcreg|q[29]~0_combout\))) # (!\mips_cpu|dp|pcmux|Mux29~0_combout\ & (\mips_cpu|dp|pcreg|q[29]~0_combout\ & 
-- (\mips_cpu|dp|pcadd2|y[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|Mux29~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[29]~0_combout\,
	datac => \mips_cpu|dp|pcadd2|y[2]~0_combout\,
	datad => \mips_cpu|dp|alu|Mux29~combout\,
	combout => \mips_cpu|dp|pcmux|Mux29~1_combout\);

-- Location: FF_X15_Y22_N25
\mips_cpu|dp|pcreg|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|Mux29~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(2));

-- Location: FF_X14_Y20_N3
\mips_cpu|dp|if_id|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(27));

-- Location: LCCOMB_X15_Y24_N26
\mips_cpu|c|md|Decoder0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~6_combout\ = (!\mips_cpu|dp|if_id|q\(27) & (!\mips_cpu|dp|if_id|q\(26) & (!\mips_cpu|dp|if_id|q\(28) & \mips_cpu|c|md|ex_control[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(27),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|c|md|ex_control[8]~1_combout\,
	combout => \mips_cpu|c|md|Decoder0~6_combout\);

-- Location: FF_X16_Y23_N11
\mips_cpu|dp|id_ex|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|md|Decoder0~6_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(7));

-- Location: LCCOMB_X16_Y23_N8
\mips_cpu|dp|alu|Mux6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~4_combout\ = (\mips_cpu|c|ad|Mux1~1_combout\ & (((!\mips_cpu|c|ad|alucontrol[2]~1_combout\ & !\mips_cpu|c|ad|alucontrol[2]~0_combout\)) # (!\mips_cpu|dp|id_ex|q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|id_ex|q\(7),
	datab => \mips_cpu|c|ad|alucontrol[2]~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~1_combout\,
	datad => \mips_cpu|c|ad|alucontrol[2]~0_combout\,
	combout => \mips_cpu|dp|alu|Mux6~4_combout\);

-- Location: LCCOMB_X19_Y23_N6
\mips_cpu|dp|alu|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~2_combout\ = (\mips_cpu|dp|alu|Mux6~4_combout\ & (\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ $ (!\mips_cpu|dp|srcbmux|Mux1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux1~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux1~combout\,
	combout => \mips_cpu|dp|alu|Mux1~2_combout\);

-- Location: LCCOMB_X19_Y23_N10
\mips_cpu|dp|alu|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~0_combout\ = \mips_cpu|c|ad|Mux0~2_combout\ $ (((\mips_cpu|dp|alu|Mux6~3_combout\ & ((\mips_cpu|dp|srcbmux|Mux0~combout\))) # (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|iadder32|bit29|cout~0_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux0~combout\,
	combout => \mips_cpu|dp|alu|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y23_N24
\mips_cpu|dp|alu|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~3_combout\ = (\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux0~1_combout\) # (\mips_cpu|dp|alu|Mux1~0_combout\))) # (!\mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\ & 
-- (\mips_cpu|dp|fwsrcamux|Mux0~1_combout\ & \mips_cpu|dp|alu|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|iadder32|bit30|cout~0_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux0~1_combout\,
	datad => \mips_cpu|dp|alu|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux1~3_combout\);

-- Location: LCCOMB_X19_Y23_N18
\mips_cpu|dp|alu|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~4_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\ & ((\mips_cpu|dp|alu|Mux1~3_combout\) # (!\mips_cpu|dp|alu|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~2_combout\,
	datad => \mips_cpu|dp|alu|Mux1~3_combout\,
	combout => \mips_cpu|dp|alu|Mux1~4_combout\);

-- Location: LCCOMB_X19_Y23_N12
\mips_cpu|dp|alu|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~1_combout\ = (\mips_cpu|dp|alu|Mux1~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ & ((\mips_cpu|dp|srcbmux|Mux1~combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ & (!\mips_cpu|dp|alu|Mux6~4_combout\ & 
-- !\mips_cpu|dp|srcbmux|Mux1~combout\)))) # (!\mips_cpu|dp|alu|Mux1~0_combout\ & ((\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ & ((\mips_cpu|dp|alu|Mux6~4_combout\) # (!\mips_cpu|dp|srcbmux|Mux1~combout\))) # (!\mips_cpu|dp|fwsrcamux|Mux1~1_combout\ & 
-- ((\mips_cpu|dp|srcbmux|Mux1~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Mux6~4_combout\,
	datac => \mips_cpu|dp|fwsrcamux|Mux1~1_combout\,
	datad => \mips_cpu|dp|srcbmux|Mux1~combout\,
	combout => \mips_cpu|dp|alu|Mux1~1_combout\);

-- Location: LCCOMB_X19_Y23_N16
\mips_cpu|dp|alu|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~5_combout\ = (\mips_cpu|dp|alu|Mux1~2_combout\ & (((\mips_cpu|dp|alu|Mux1~1_combout\)))) # (!\mips_cpu|dp|alu|Mux1~2_combout\ & ((\mips_cpu|dp|alu|Mux6~3_combout\ & (!\mips_cpu|dp|alu|Mux1~4_combout\)) # 
-- (!\mips_cpu|dp|alu|Mux6~3_combout\ & (\mips_cpu|dp|alu|Mux1~4_combout\ & \mips_cpu|dp|alu|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux1~2_combout\,
	datab => \mips_cpu|dp|alu|Mux6~3_combout\,
	datac => \mips_cpu|dp|alu|Mux1~4_combout\,
	datad => \mips_cpu|dp|alu|Mux1~1_combout\,
	combout => \mips_cpu|dp|alu|Mux1~5_combout\);

-- Location: FF_X19_Y23_N17
\mips_cpu|dp|ex_mem|q[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux1~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(70));

-- Location: LCCOMB_X19_Y19_N22
\Decoder|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~0_combout\ = (!\mips_cpu|dp|ex_mem|q\(70) & (!\mips_cpu|dp|ex_mem|q\(55) & (!\mips_cpu|dp|ex_mem|q\(54) & !\mips_cpu|dp|ex_mem|q\(71))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(70),
	datab => \mips_cpu|dp|ex_mem|q\(55),
	datac => \mips_cpu|dp|ex_mem|q\(54),
	datad => \mips_cpu|dp|ex_mem|q\(71),
	combout => \Decoder|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y19_N24
\Decoder|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~1_combout\ = (!\mips_cpu|dp|ex_mem|q\(66) & (!\mips_cpu|dp|ex_mem|q\(69) & (!\mips_cpu|dp|ex_mem|q\(68) & !\mips_cpu|dp|ex_mem|q\(67))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(66),
	datab => \mips_cpu|dp|ex_mem|q\(69),
	datac => \mips_cpu|dp|ex_mem|q\(68),
	datad => \mips_cpu|dp|ex_mem|q\(67),
	combout => \Decoder|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y19_N4
\Decoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~3_combout\ = (!\mips_cpu|dp|ex_mem|q\(59) & (!\mips_cpu|dp|ex_mem|q\(58) & (!\mips_cpu|dp|ex_mem|q\(61) & !\mips_cpu|dp|ex_mem|q\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(59),
	datab => \mips_cpu|dp|ex_mem|q\(58),
	datac => \mips_cpu|dp|ex_mem|q\(61),
	datad => \mips_cpu|dp|ex_mem|q\(60),
	combout => \Decoder|Equal0~3_combout\);

-- Location: LCCOMB_X16_Y19_N2
\Decoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~2_combout\ = (!\mips_cpu|dp|ex_mem|q\(65) & (!\mips_cpu|dp|ex_mem|q\(64) & (!\mips_cpu|dp|ex_mem|q\(63) & !\mips_cpu|dp|ex_mem|q\(62))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(65),
	datab => \mips_cpu|dp|ex_mem|q\(64),
	datac => \mips_cpu|dp|ex_mem|q\(63),
	datad => \mips_cpu|dp|ex_mem|q\(62),
	combout => \Decoder|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y19_N22
\Decoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~4_combout\ = (\Decoder|Equal0~0_combout\ & (\Decoder|Equal0~1_combout\ & (\Decoder|Equal0~3_combout\ & \Decoder|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~0_combout\,
	datab => \Decoder|Equal0~1_combout\,
	datac => \Decoder|Equal0~3_combout\,
	datad => \Decoder|Equal0~2_combout\,
	combout => \Decoder|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y17_N22
\Decoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~5_combout\ = (\Decoder|Equal0~4_combout\ & (!\mips_cpu|dp|ex_mem|q\(53) & (!\mips_cpu|dp|ex_mem|q\(56) & !\mips_cpu|dp|ex_mem|q\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~4_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(53),
	datac => \mips_cpu|dp|ex_mem|q\(56),
	datad => \mips_cpu|dp|ex_mem|q\(57),
	combout => \Decoder|Equal0~5_combout\);

-- Location: FF_X14_Y20_N13
\mips_cpu|dp|if_id|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(26));

-- Location: LCCOMB_X15_Y24_N24
\mips_cpu|c|md|WideOr11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr11~0_combout\ = (\mips_cpu|dp|if_id|q\(28) & ((\mips_cpu|dp|if_id|q\(29) & (!\mips_cpu|dp|if_id|q\(26))) # (!\mips_cpu|dp|if_id|q\(29) & ((\mips_cpu|dp|if_id|q\(27)))))) # (!\mips_cpu|dp|if_id|q\(28) & (\mips_cpu|dp|if_id|q\(26) & 
-- (\mips_cpu|dp|if_id|q\(29) $ (!\mips_cpu|dp|if_id|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datab => \mips_cpu|dp|if_id|q\(26),
	datac => \mips_cpu|dp|if_id|q\(28),
	datad => \mips_cpu|dp|if_id|q\(27),
	combout => \mips_cpu|c|md|WideOr11~0_combout\);

-- Location: LCCOMB_X14_Y24_N6
\mips_cpu|c|md|WideOr11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr11~1_combout\ = (\mips_cpu|dp|if_id|q\(30)) # ((\mips_cpu|dp|if_id|q\(31) & (!\mips_cpu|c|md|Decoder0~2_combout\)) # (!\mips_cpu|dp|if_id|q\(31) & ((\mips_cpu|c|md|WideOr11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|c|md|WideOr11~0_combout\,
	datac => \mips_cpu|dp|if_id|q\(31),
	datad => \mips_cpu|dp|if_id|q\(30),
	combout => \mips_cpu|c|md|WideOr11~1_combout\);

-- Location: FF_X14_Y24_N7
\mips_cpu|dp|id_ex|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr11~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(2));

-- Location: FF_X15_Y17_N25
\mips_cpu|dp|ex_mem|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|id_ex|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(2));

-- Location: FF_X14_Y20_N15
\mips_cpu|dp|if_id|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	clrn => \mips_cpu|dp|ALT_INV_comb~0_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|ALT_INV_stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|if_id|q\(29));

-- Location: LCCOMB_X14_Y20_N12
\mips_cpu|c|md|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~2_combout\ = (!\mips_cpu|dp|if_id|q\(29) & (\mips_cpu|dp|if_id|q\(27) & (\mips_cpu|dp|if_id|q\(26) & !\mips_cpu|dp|if_id|q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|if_id|q\(29),
	datab => \mips_cpu|dp|if_id|q\(27),
	datac => \mips_cpu|dp|if_id|q\(26),
	datad => \mips_cpu|dp|if_id|q\(28),
	combout => \mips_cpu|c|md|Decoder0~2_combout\);

-- Location: LCCOMB_X14_Y24_N16
\mips_cpu|c|md|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~3_combout\ = (\mips_cpu|c|md|Decoder0~2_combout\ & (\mips_cpu|dp|if_id|q\(31) & !\mips_cpu|dp|if_id|q\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \mips_cpu|dp|if_id|q\(31),
	datad => \mips_cpu|dp|if_id|q\(30),
	combout => \mips_cpu|c|md|Decoder0~3_combout\);

-- Location: FF_X14_Y24_N17
\mips_cpu|dp|id_ex|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Decoder0~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|dp|stall_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|id_ex|q\(1));

-- Location: LCCOMB_X16_Y16_N12
\mips_cpu|dp|ex_mem|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ex_mem|q[1]~feeder_combout\ = \mips_cpu|dp|id_ex|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|id_ex|q\(1),
	combout => \mips_cpu|dp|ex_mem|q[1]~feeder_combout\);

-- Location: FF_X16_Y16_N13
\mips_cpu|dp|ex_mem|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ex_mem|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(1));

-- Location: LCCOMB_X19_Y17_N18
\mips_cpu|dp|mem_wb|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[1]~feeder_combout\ = \mips_cpu|dp|ex_mem|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|ex_mem|q\(1),
	combout => \mips_cpu|dp|mem_wb|q[1]~feeder_combout\);

-- Location: FF_X19_Y17_N19
\mips_cpu|dp|mem_wb|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(1));

-- Location: FF_X14_Y16_N7
\mips_cpu|dp|mem_wb|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|ex_mem|q\(40),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(7));

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X8_Y22_N20
\uGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~36_combout\ = (\reset_ff~q\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~36_combout\);

-- Location: FF_X8_Y22_N21
\uGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X8_Y22_N18
\uGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~35_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & !\uGPIO|sw0|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S0~q\,
	combout => \uGPIO|sw0|c_state~35_combout\);

-- Location: FF_X8_Y22_N19
\uGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X8_Y22_N0
\uGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~34_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S1~q\,
	combout => \uGPIO|sw0|c_state~34_combout\);

-- Location: FF_X8_Y22_N1
\uGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X8_Y22_N22
\uGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~33_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S2~q\,
	combout => \uGPIO|sw0|c_state~33_combout\);

-- Location: FF_X8_Y22_N23
\uGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X8_Y22_N28
\uGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~32_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~32_combout\);

-- Location: FF_X8_Y22_N29
\uGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X8_Y22_N10
\uGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~31_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S4~q\,
	combout => \uGPIO|sw0|c_state~31_combout\);

-- Location: FF_X8_Y22_N11
\uGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X8_Y22_N16
\uGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~30_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S5~q\,
	combout => \uGPIO|sw0|c_state~30_combout\);

-- Location: FF_X8_Y22_N17
\uGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X8_Y22_N6
\uGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~29_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S6~q\,
	combout => \uGPIO|sw0|c_state~29_combout\);

-- Location: FF_X8_Y22_N7
\uGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X8_Y22_N4
\uGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~28_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S7~q\,
	combout => \uGPIO|sw0|c_state~28_combout\);

-- Location: FF_X8_Y22_N5
\uGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X8_Y22_N2
\uGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~27_combout\ = (\reset_ff~q\ & (\uGPIO|sw0|c_state.S8~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw0|c_state.S8~q\,
	datac => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~27_combout\);

-- Location: FF_X8_Y22_N3
\uGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X8_Y22_N8
\uGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~26_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S9~q\,
	combout => \uGPIO|sw0|c_state~26_combout\);

-- Location: FF_X8_Y22_N9
\uGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X8_Y22_N14
\uGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~25_combout\ = (\reset_ff~q\ & (\uGPIO|sw0|c_state.S10~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw0|c_state.S10~q\,
	datac => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~25_combout\);

-- Location: FF_X8_Y22_N15
\uGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X8_Y22_N12
\uGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~24_combout\ = (\reset_ff~q\ & (\uGPIO|sw0|c_state.S11~q\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \uGPIO|sw0|c_state.S11~q\,
	datac => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~24_combout\);

-- Location: FF_X8_Y22_N13
\uGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X8_Y22_N26
\uGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~23_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S12~q\,
	combout => \uGPIO|sw0|c_state~23_combout\);

-- Location: FF_X8_Y22_N27
\uGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S13~q\);

-- Location: LCCOMB_X8_Y22_N24
\uGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~22_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S13~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S13~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~22_combout\);

-- Location: FF_X8_Y22_N25
\uGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X11_Y21_N8
\uGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~0_combout\ = (!\uGPIO|DataOut[0]~3_combout\ & ((\uGPIO|SW_StatusR\(0)) # (\uGPIO|sw0|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|DataOut[0]~3_combout\,
	datac => \uGPIO|SW_StatusR\(0),
	datad => \uGPIO|sw0|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~0_combout\);

-- Location: FF_X11_Y21_N9
\uGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X15_Y17_N10
\uGPIO|DataOut[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|DataOut[0]~2_combout\ = (\uGPIO|Equal1~0_combout\ & (!\mips_cpu|dp|ex_mem|q\(2) & (\uGPIO|SW_StatusR\(0) & !\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal1~0_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(2),
	datac => \uGPIO|SW_StatusR\(0),
	datad => \Decoder|Equal3~0_combout\,
	combout => \uGPIO|DataOut[0]~2_combout\);

-- Location: LCCOMB_X14_Y17_N8
\mips_cpu|dp|mem_wb|q[39]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|mem_wb|q[39]~0_combout\ = (\Decoder|Equal3~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0)))) # (!\Decoder|Equal3~0_combout\ & (\uGPIO|DataOut[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal3~0_combout\,
	datab => \uGPIO|DataOut[0]~2_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0),
	combout => \mips_cpu|dp|mem_wb|q[39]~0_combout\);

-- Location: LCCOMB_X12_Y19_N30
\Timer|DataOut[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|DataOut[0]~0_combout\ = (\Timer|Equal2~1_combout\ & (\Timer|CounterR\(0))) # (!\Timer|Equal2~1_combout\ & (((\Timer|StatusR\(0) & \Timer|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(0),
	datab => \Timer|StatusR\(0),
	datac => \Timer|Equal2~1_combout\,
	datad => \Timer|Equal3~0_combout\,
	combout => \Timer|DataOut[0]~0_combout\);

-- Location: LCCOMB_X12_Y19_N8
\Timer|DataOut[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|DataOut[0]~1_combout\ = (\mips_cpu|dp|mem_wb|q[40]~45_combout\ & ((\uGPIO|Equal0~2_combout\ & ((\Timer|CompareR\(0)))) # (!\uGPIO|Equal0~2_combout\ & (\Timer|DataOut[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q[40]~45_combout\,
	datab => \uGPIO|Equal0~2_combout\,
	datac => \Timer|DataOut[0]~0_combout\,
	datad => \Timer|CompareR\(0),
	combout => \Timer|DataOut[0]~1_combout\);

-- Location: FF_X14_Y17_N9
\mips_cpu|dp|mem_wb|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|mem_wb|q[39]~0_combout\,
	asdata => \Timer|DataOut[0]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \Decoder|Equal1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|mem_wb|q\(39));

-- Location: LCCOMB_X14_Y16_N6
\mips_cpu|dp|resmux|y[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|resmux|y[0]~0_combout\ = (\mips_cpu|dp|mem_wb|q\(1) & ((\mips_cpu|dp|mem_wb|q\(39)))) # (!\mips_cpu|dp|mem_wb|q\(1) & (\mips_cpu|dp|mem_wb|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|mem_wb|q\(1),
	datac => \mips_cpu|dp|mem_wb|q\(7),
	datad => \mips_cpu|dp|mem_wb|q\(39),
	combout => \mips_cpu|dp|resmux|y[0]~0_combout\);

-- Location: LCCOMB_X16_Y20_N0
\mips_cpu|dp|fwsrcbmux|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|fwsrcbmux|Mux31~1_combout\ = (\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & (\mips_cpu|dp|resmux|y[0]~0_combout\)) # (!\mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\ & ((\mips_cpu|dp|fwsrcbmux|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|resmux|y[0]~0_combout\,
	datab => \mips_cpu|dp|fw|fw_control_srcb[1]~5_combout\,
	datad => \mips_cpu|dp|fwsrcbmux|Mux31~0_combout\,
	combout => \mips_cpu|dp|fwsrcbmux|Mux31~1_combout\);

-- Location: FF_X16_Y20_N1
\mips_cpu|dp|ex_mem|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|fwsrcbmux|Mux31~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ex_mem|q\(8));

-- Location: LCCOMB_X26_Y28_N14
\uGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~0_combout\ = (\reset_ff~q\ & \mips_cpu|dp|ex_mem|q\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(8),
	combout => \uGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X14_Y21_N8
\uGPIO|HEX3_R[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~2_combout\ = (\mips_cpu|dp|ex_mem|q\(2) & (!\Decoder|Equal3~0_combout\ & (\uGPIO|HEX3_R[6]~1_combout\ & \mips_cpu|dp|ex_mem|q\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(2),
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|HEX3_R[6]~1_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(43),
	combout => \uGPIO|HEX3_R[6]~2_combout\);

-- Location: LCCOMB_X12_Y20_N16
\uGPIO|HEX3_R[6]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~3_combout\ = ((!\mips_cpu|dp|ex_mem|q\(42) & (\uGPIO|HEX3_R[6]~2_combout\ & \mips_cpu|dp|ex_mem|q\(44)))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|ex_mem|q\(42),
	datac => \uGPIO|HEX3_R[6]~2_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \uGPIO|HEX3_R[6]~3_combout\);

-- Location: FF_X26_Y28_N25
\uGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(0));

-- Location: LCCOMB_X26_Y28_N16
\uGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~4_combout\ = (\mips_cpu|dp|ex_mem|q\(9) & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|ex_mem|q\(9),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~4_combout\);

-- Location: LCCOMB_X26_Y28_N18
\uGPIO|HEX3_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[1]~feeder_combout\ = \uGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~4_combout\,
	combout => \uGPIO|HEX3_R[1]~feeder_combout\);

-- Location: FF_X26_Y28_N19
\uGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[1]~feeder_combout\,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(1));

-- Location: LCCOMB_X26_Y28_N26
\uGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~5_combout\ = (\reset_ff~q\ & \mips_cpu|dp|ex_mem|q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(10),
	combout => \uGPIO|HEX3_R~5_combout\);

-- Location: FF_X26_Y28_N5
\uGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(2));

-- Location: LCCOMB_X26_Y28_N20
\uGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~6_combout\ = (\mips_cpu|dp|ex_mem|q\(11) & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ex_mem|q\(11),
	datac => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~6_combout\);

-- Location: LCCOMB_X26_Y28_N22
\uGPIO|HEX3_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[3]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX3_R[3]~feeder_combout\);

-- Location: FF_X26_Y28_N23
\uGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[3]~feeder_combout\,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(3));

-- Location: LCCOMB_X26_Y28_N30
\uGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~7_combout\ = (\reset_ff~q\ & \mips_cpu|dp|ex_mem|q\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(12),
	combout => \uGPIO|HEX3_R~7_combout\);

-- Location: FF_X26_Y28_N1
\uGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(4));

-- Location: LCCOMB_X26_Y28_N8
\uGPIO|HEX3_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~8_combout\ = (\reset_ff~q\ & \mips_cpu|dp|ex_mem|q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(13),
	combout => \uGPIO|HEX3_R~8_combout\);

-- Location: FF_X26_Y28_N11
\uGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~8_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(5));

-- Location: LCCOMB_X26_Y28_N12
\uGPIO|HEX3_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~feeder_combout\ = \uGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~9_combout\,
	combout => \uGPIO|HEX3_R[6]~feeder_combout\);

-- Location: FF_X26_Y28_N13
\uGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[6]~feeder_combout\,
	ena => \uGPIO|HEX3_R[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(6));

-- Location: LCCOMB_X27_Y28_N0
\uGPIO|HEX2_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[0]~feeder_combout\ = \uGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~0_combout\,
	combout => \uGPIO|HEX2_R[0]~feeder_combout\);

-- Location: LCCOMB_X14_Y21_N28
\uGPIO|HEX2_R[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[2]~0_combout\ = (\uGPIO|HEX3_R[6]~1_combout\ & (!\mips_cpu|dp|ex_mem|q\(43) & (\uGPIO|always3~0_combout\ & \mips_cpu|dp|ex_mem|q\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|HEX3_R[6]~1_combout\,
	datab => \mips_cpu|dp|ex_mem|q\(43),
	datac => \uGPIO|always3~0_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \uGPIO|HEX2_R[2]~0_combout\);

-- Location: LCCOMB_X27_Y28_N28
\uGPIO|HEX2_R[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[2]~1_combout\ = ((\uGPIO|HEX2_R[2]~0_combout\ & \mips_cpu|dp|ex_mem|q\(42))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|HEX2_R[2]~0_combout\,
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(42),
	combout => \uGPIO|HEX2_R[2]~1_combout\);

-- Location: FF_X27_Y28_N1
\uGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[0]~feeder_combout\,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(0));

-- Location: FF_X27_Y28_N27
\uGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(1));

-- Location: LCCOMB_X27_Y28_N4
\uGPIO|HEX2_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[2]~feeder_combout\ = \uGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~5_combout\,
	combout => \uGPIO|HEX2_R[2]~feeder_combout\);

-- Location: FF_X27_Y28_N5
\uGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[2]~feeder_combout\,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(2));

-- Location: LCCOMB_X27_Y28_N14
\uGPIO|HEX2_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[3]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX2_R[3]~feeder_combout\);

-- Location: FF_X27_Y28_N15
\uGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[3]~feeder_combout\,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(3));

-- Location: LCCOMB_X27_Y28_N24
\uGPIO|HEX2_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[4]~feeder_combout\ = \uGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~7_combout\,
	combout => \uGPIO|HEX2_R[4]~feeder_combout\);

-- Location: FF_X27_Y28_N25
\uGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[4]~feeder_combout\,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(4));

-- Location: LCCOMB_X27_Y28_N10
\uGPIO|HEX2_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[5]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX2_R[5]~feeder_combout\);

-- Location: FF_X27_Y28_N11
\uGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[5]~feeder_combout\,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(5));

-- Location: FF_X27_Y28_N21
\uGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(6));

-- Location: LCCOMB_X27_Y28_N6
\uGPIO|HEX1_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[0]~feeder_combout\ = \uGPIO|HEX3_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~0_combout\,
	combout => \uGPIO|HEX1_R[0]~feeder_combout\);

-- Location: LCCOMB_X26_Y28_N28
\uGPIO|HEX1_R[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[1]~0_combout\ = ((\uGPIO|HEX2_R[2]~0_combout\ & !\mips_cpu|dp|ex_mem|q\(42))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|HEX2_R[2]~0_combout\,
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|ex_mem|q\(42),
	combout => \uGPIO|HEX1_R[1]~0_combout\);

-- Location: FF_X27_Y28_N7
\uGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[0]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(0));

-- Location: FF_X27_Y28_N17
\uGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~4_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(1));

-- Location: LCCOMB_X27_Y28_N2
\uGPIO|HEX1_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[2]~feeder_combout\ = \uGPIO|HEX3_R~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~5_combout\,
	combout => \uGPIO|HEX1_R[2]~feeder_combout\);

-- Location: FF_X27_Y28_N3
\uGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[2]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(2));

-- Location: LCCOMB_X27_Y28_N12
\uGPIO|HEX1_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[3]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX1_R[3]~feeder_combout\);

-- Location: FF_X27_Y28_N13
\uGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[3]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(3));

-- Location: LCCOMB_X27_Y28_N22
\uGPIO|HEX1_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[4]~feeder_combout\ = \uGPIO|HEX3_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~7_combout\,
	combout => \uGPIO|HEX1_R[4]~feeder_combout\);

-- Location: FF_X27_Y28_N23
\uGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[4]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(4));

-- Location: LCCOMB_X27_Y28_N8
\uGPIO|HEX1_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[5]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX1_R[5]~feeder_combout\);

-- Location: FF_X27_Y28_N9
\uGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[5]~feeder_combout\,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(5));

-- Location: FF_X27_Y28_N19
\uGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(6));

-- Location: LCCOMB_X12_Y20_N10
\uGPIO|HEX0_R[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[2]~0_combout\ = ((\mips_cpu|dp|ex_mem|q\(42) & (\uGPIO|HEX3_R[6]~2_combout\ & !\mips_cpu|dp|ex_mem|q\(44)))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|ex_mem|q\(42),
	datac => \uGPIO|HEX3_R[6]~2_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \uGPIO|HEX0_R[2]~0_combout\);

-- Location: FF_X26_Y28_N15
\uGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~0_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(0));

-- Location: FF_X26_Y28_N17
\uGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~4_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(1));

-- Location: FF_X26_Y28_N27
\uGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~5_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(2));

-- Location: FF_X26_Y28_N21
\uGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~6_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(3));

-- Location: FF_X26_Y28_N31
\uGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~7_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(4));

-- Location: FF_X26_Y28_N9
\uGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~8_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(5));

-- Location: LCCOMB_X26_Y28_N2
\uGPIO|HEX0_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[6]~feeder_combout\ = \uGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~9_combout\,
	combout => \uGPIO|HEX0_R[6]~feeder_combout\);

-- Location: FF_X26_Y28_N3
\uGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX0_R[6]~feeder_combout\,
	ena => \uGPIO|HEX0_R[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(6));

-- Location: LCCOMB_X12_Y20_N24
\uGPIO|LEDG_R[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[0]~feeder_combout\ = \uGPIO|LEDG_R~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~0_combout\,
	combout => \uGPIO|LEDG_R[0]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N14
\uGPIO|LEDG_R[9]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[9]~1_combout\ = ((!\mips_cpu|dp|ex_mem|q\(42) & (\uGPIO|HEX3_R[6]~2_combout\ & !\mips_cpu|dp|ex_mem|q\(44)))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|ex_mem|q\(42),
	datac => \uGPIO|HEX3_R[6]~2_combout\,
	datad => \mips_cpu|dp|ex_mem|q\(44),
	combout => \uGPIO|LEDG_R[9]~1_combout\);

-- Location: FF_X12_Y20_N25
\uGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[0]~feeder_combout\,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(0));

-- Location: LCCOMB_X12_Y20_N18
\uGPIO|LEDG_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[1]~feeder_combout\ = \uGPIO|LEDG_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~2_combout\,
	combout => \uGPIO|LEDG_R[1]~feeder_combout\);

-- Location: FF_X12_Y20_N19
\uGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[1]~feeder_combout\,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(1));

-- Location: FF_X12_Y20_N5
\uGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~3_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(2));

-- Location: LCCOMB_X12_Y20_N6
\uGPIO|LEDG_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[3]~feeder_combout\ = \uGPIO|LEDG_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~4_combout\,
	combout => \uGPIO|LEDG_R[3]~feeder_combout\);

-- Location: FF_X12_Y20_N7
\uGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[3]~feeder_combout\,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(3));

-- Location: FF_X12_Y20_N9
\uGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(4));

-- Location: FF_X12_Y20_N3
\uGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~6_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(5));

-- Location: LCCOMB_X12_Y20_N28
\uGPIO|LEDG_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[6]~feeder_combout\ = \uGPIO|HEX3_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~9_combout\,
	combout => \uGPIO|LEDG_R[6]~feeder_combout\);

-- Location: FF_X12_Y20_N29
\uGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[6]~feeder_combout\,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(6));

-- Location: FF_X12_Y21_N9
\uGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(7));

-- Location: LCCOMB_X12_Y21_N10
\uGPIO|LEDG_R[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[8]~feeder_combout\ = \uGPIO|LEDG_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~8_combout\,
	combout => \uGPIO|LEDG_R[8]~feeder_combout\);

-- Location: FF_X12_Y21_N11
\uGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[8]~feeder_combout\,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(8));

-- Location: FF_X12_Y20_N23
\uGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~9_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[9]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(9));
END structure;


