<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/cyPm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">cyPm.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_generated___source_2_p_so_c5_2cy_pm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#if !defined(CY_BOOT_CYPM_H)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#define CY_BOOT_CYPM_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a>&quot;</span>        <span class="comment">/* Register access API      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cydevice__trm_8h.html">cydevice_trm.h</a>&quot;</span>   <span class="comment">/* Registers addresses      */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a>&quot;</span>       <span class="comment">/* Comparators placement    */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html">CyLib.h</a>&quot;</span>          <span class="comment">/* Clock API                */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2_cy_flash_8h.html">CyFlash.h</a>&quot;</span>        <span class="comment">/* Flash API - CyFlash_SetWaitCycles()  */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a35a5ce6546a22af1abb3ce052a7470f5">CyPmSaveClocks</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#aa867cec43f048788a1eab108352b12d1">CyPmRestoreClocks</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a52a3859dccff44dd01344bd49eeb38f2">CyPmAltAct</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> wakeupTime, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> wakeupSource) ;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a0bf64016fa29d7a55b26f81b35f48003">CyPmSleep</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> wakeupTime, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> wakeupSource) ;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a2fe8930b62cf3b095201cb63c8b0504c">CyPmHibernate</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a43904ef8fbf062846939f2ac6891ced0">CyPmHibernateEx</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> wakeupSource) ;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a7f6c3c26c960cc2a69aa7d9a409875ff">CyPmReadStatus</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> mask) ;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Internal APIs and are not meant to be called directly by the user */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#af0bacbe3806f71ef8172c62f9e7909a6">CyPmCtwSetInterval</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> ctwInterval) ;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#a108a3e95daf6ecbd7362ca1f8db8496e">CyPmFtwSetInterval</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> ftwInterval) ;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2cy_pm_8h.html#ad566865474d29d815c49dd4d0fe5de3b">CyPmOppsSet</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#afaae9ae198654ed235829d3697239b25">   50</a></span><span class="preprocessor">#define PM_SLEEP_SRC_NONE               (0x0000u)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9570dae7713821a199268c6a4a44ea8f">   51</a></span><span class="preprocessor">#define PM_SLEEP_TIME_NONE              (0x00u)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#afed4a8f60bbae72cfbb8156339f855de">   52</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_NONE             (0x0000u)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a34f560c5a8bdc6cba27d2edf7c9d1d44">   53</a></span><span class="preprocessor">#define PM_ALT_ACT_TIME_NONE            (0x0000u)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">/* Wake up time for Sleep mode */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">    #define PM_SLEEP_TIME_ONE_PPS           (0x01u)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_2MS           (0x02u)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_4MS           (0x03u)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_8MS           (0x04u)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_16MS          (0x05u)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_32MS          (0x06u)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_64MS          (0x07u)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_128MS         (0x08u)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_256MS         (0x09u)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_512MS         (0x0Au)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_1024MS        (0x0Bu)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_2048MS        (0x0Cu)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">    #define PM_SLEEP_TIME_CTW_4096MS        (0x0Du)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">/* Difference between parameter&#39;s value and register&#39;s one */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">    #define CY_PM_FTW_INTERVAL_SHIFT        (0x000Eu)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">/* Wake up time for Alternate Active mode */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_ONE_PPS         (0x0001u)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_2MS         (0x0002u)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_4MS         (0x0003u)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_8MS         (0x0004u)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_16MS        (0x0005u)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_32MS        (0x0006u)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_64MS        (0x0007u)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_128MS       (0x0008u)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_256MS       (0x0009u)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_512MS       (0x000Au)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_1024MS      (0x000Bu)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_2048MS      (0x000Cu)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_CTW_4096MS      (0x000Du)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">    #define PM_ALT_ACT_TIME_FTW(x)          ((x) + CY_PM_FTW_INTERVAL_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">/* Wake up sources for Sleep mode */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a70c7687c0018551fdfc41f182e1f43b0">   95</a></span><span class="preprocessor">#define PM_SLEEP_SRC_COMPARATOR0        (0x0001u)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a68092cbe63f1bae0ef03c8b34399b3c5">   96</a></span><span class="preprocessor">#define PM_SLEEP_SRC_COMPARATOR1        (0x0002u)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a0eca974c11483db96047b9697ceb5874">   97</a></span><span class="preprocessor">#define PM_SLEEP_SRC_COMPARATOR2        (0x0004u)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a2a0d3f9b683f47889ffd605b81b453c1">   98</a></span><span class="preprocessor">#define PM_SLEEP_SRC_COMPARATOR3        (0x0008u)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a0271d521c0bfafbd9b55ac69fee27069">   99</a></span><span class="preprocessor">#define PM_SLEEP_SRC_PICU               (0x0040u)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9e9045fc04c56f33564b66921d5f0e6a">  100</a></span><span class="preprocessor">#define PM_SLEEP_SRC_I2C                (0x0080u)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a15c45eaab8c26a007158eceb201d4657">  101</a></span><span class="preprocessor">#define PM_SLEEP_SRC_BOOSTCONVERTER     (0x0200u)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ac0bd762d54518b8138684c9777c0fcfe">  102</a></span><span class="preprocessor">#define PM_SLEEP_SRC_VD                 (0x0400u)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a364bc12a61bb5d37198299709948be66">  103</a></span><span class="preprocessor">#define PM_SLEEP_SRC_CTW                (0x0800u)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a08f1ff1c36775535114163b5825f114f">  104</a></span><span class="preprocessor">#define PM_SLEEP_SRC_ONE_PPS            (0x0800u)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a53120b0565a4bfd88cec6f0543e15108">  105</a></span><span class="preprocessor">#define PM_SLEEP_SRC_LCD                (0x1000u)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* Wake up sources for Hibernate mode */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ab3b3bffee7a4f4e3e1f554ecd2e68db9">  108</a></span><span class="preprocessor">#define CY_PM_HIB_SRC_PICU              (0x0040u)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a0fd8834a2b2d6c3bc82c1d64799cd5f7">  109</a></span><span class="preprocessor">#define CY_PM_HIB_SRC_COMPARATOR0       (0x0001u)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa90451f7f577e0cbb36a267009436347">  110</a></span><span class="preprocessor">#define CY_PM_HIB_SRC_COMPARATOR1       (0x0002u)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a21799a1f761ce4bac46e6877d04cbf3a">  111</a></span><span class="preprocessor">#define CY_PM_HIB_SRC_COMPARATOR2       (0x0004u)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a62e697cd3961d128e6df195fc7815d46">  112</a></span><span class="preprocessor">#define CY_PM_HIB_SRC_COMPARATOR3       (0x0008u)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/* Wake up sources for Alternate Active mode */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae8e655a49b7e1aba50261a0b526061c8">  115</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_COMPARATOR0      (0x0001u)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa94d03737f9a7da2272e6c20f09992f9">  116</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_COMPARATOR1      (0x0002u)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a86250b33381149968a3a6bc9e4e8b04c">  117</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_COMPARATOR2      (0x0004u)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a47652b5e5c098691669bc40dc51eced0">  118</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_COMPARATOR3      (0x0008u)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aba284a2ddcb5b577764ff33e6f136265">  119</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_INTERRUPT        (0x0010u)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a514689bfa7a011c3f6d12593879d635e">  120</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_PICU             (0x0040u)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a14e7a043c52e9eb3b791959fa7791d0b">  121</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_I2C              (0x0080u)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ad7add3e98e12664c5be6f91853452b0d">  122</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_BOOSTCONVERTER   (0x0200u)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#adf42ae0b6e1b5776ab1cc8470997f0d3">  123</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_FTW              (0x0400u)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ad7b4fa4bf9c5213f3135949134f7e4f1">  124</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_VD               (0x0400u)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#abffc0ed9b564d51b5cab7edaf2e67a14">  125</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_CTW              (0x0800u)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a14cf80cd3d1727aa685f34f0eadfa950">  126</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_ONE_PPS          (0x0800u)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9000bcd306f7edbdac81c2c453ca9d0d">  127</a></span><span class="preprocessor">#define PM_ALT_ACT_SRC_LCD              (0x1000u)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a33c18605edd611b05ecc709f3c35a594">  130</a></span><span class="preprocessor">#define CY_PM_WAKEUP_PICU               (0x04u)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa31008c52239e7ada3644294637dd5a0">  131</a></span><span class="preprocessor">#define CY_PM_IMO_NO_WAIT_TO_SETTLE     (0x00u)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a267719506c5050e48169d905bdbb5f70">  132</a></span><span class="preprocessor">#define CY_PM_POWERDOWN_MODE            (0x01u)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1513dbe8a5870079ef7a8cc8020728ed">  133</a></span><span class="preprocessor">#define CY_PM_HIGHPOWER_MODE            (0x00u)     </span><span class="comment">/* Deprecated */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a6a3afa26e16530c8e3ed6b213580d8e3">  134</a></span><span class="preprocessor">#define CY_PM_ENABLED                   (0x01u)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1ec4e95be6a448abc367afaef20cf4f5">  135</a></span><span class="preprocessor">#define CY_PM_DISABLED                  (0x00u)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* No wait for PLL to stabilize, used in CyPLL_OUT_Start() */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a47ce5ca97cc3372217ea12593a499e08">  138</a></span><span class="preprocessor">#define CY_PM_PLL_OUT_NO_WAIT           (0u)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* No wait for MHZ XTAL to stabilize, used in CyXTAL_Start() */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae4bb93c1f7e0955e68792dc9b69288f3">  141</a></span><span class="preprocessor">#define CY_PM_XTAL_MHZ_NO_WAIT          (0u)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a6390168a8780e8e23fbcb4700770e2e4">  143</a></span><span class="preprocessor">#define CY_PM_WAIT_200_US               (200u)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1bb94c3edeff9cb287bd26822ddfe025">  144</a></span><span class="preprocessor">#define CY_PM_WAIT_250_US               (250u)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a41d20f0d05c9049491aebc71d92b9be0">  145</a></span><span class="preprocessor">#define CY_PM_WAIT_20_US                (20u)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1e371f780b7f7440372a7c3d1f791bbf">  147</a></span><span class="preprocessor">#define CY_PM_FREQ_3MHZ                 (3u)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9151f75c4539da2500be9c55f467a9f8">  148</a></span><span class="preprocessor">#define CY_PM_FREQ_12MHZ                (12u)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9f15cd920c9ec3e1426fc406b76a90f2">  149</a></span><span class="preprocessor">#define CY_PM_FREQ_48MHZ                (48u)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a81b6c6599a35d76f2f1f422f563f0886">  152</a></span><span class="preprocessor">#define     CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US   (5u)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* Delay line bandgap current settling time starting from wakeup event */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ab4aa1bddd3cb94eee4a38a4918b921a8">  156</a></span><span class="preprocessor">#define     CY_PM_CLK_DELAY_BANDGAP_SETTLE_US       (50u)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/* Delay line internal bias settling */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af5c39e8fc7585b2d2bea65fc9d55ec48">  159</a></span><span class="preprocessor">#define     CY_PM_CLK_DELAY_BIAS_SETTLE_US          (25u)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* Max flash wait cycles for each device */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">    #define     CY_PM_MAX_FLASH_WAIT_CYCLES        (45u)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9f8047f94d01d27956c42a42a3219ce8">  168</a></span><span class="preprocessor">    #define     CY_PM_MAX_FLASH_WAIT_CYCLES        (55u)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">    #define CY_PM_GET_CPU_FREQ_MHZ \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">                            ((uint32)(cyPmImoFreqReg2Mhz[CY_PM_FASTCLK_IMO_CR_REG &amp; CY_PM_FASTCLK_IMO_CR_FREQ_MASK]) / \</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">                            ((uint8)(((CY_PM_CLKDIST_MSTR1_REG &amp; CY_PM_CLKDIST_CPU_DIV_MASK) &gt;&gt; 4u) + 1u)))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="comment">/* CPU clock is directly derived from bus clock */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a4e5d68fd588acb4b5aa76650883df95d">  188</a></span><span class="preprocessor">    #define     CY_PM_GET_CPU_FREQ_MHZ (cyPmImoFreqReg2Mhz[CY_PM_FASTCLK_IMO_CR_REG &amp; CY_PM_FASTCLK_IMO_CR_FREQ_MASK])</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">    #if defined(__ARMCC_VERSION)    </span><span class="comment">/* Instristic for Keil compilers */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">        #define CY_PM_WFI       __wfi()</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">    #else   </span><span class="comment">/* ASM for GCC &amp; IAR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a8c08c691606ba7d8bf0ff93c3cb7dca9">  205</a></span><span class="preprocessor">        #define CY_PM_WFI       __asm volatile (&quot;WFI \n&quot;</span>)</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">    #endif </span><span class="comment">/* (__ARMCC_VERSION) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">    #define CY_PM_WFI           CY_NOP</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">    #define PM_ALT_ACT_FTW_INTERVAL(x)  ((uint8)((x) - CY_PM_FTW_INTERVAL_SHIFT))</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/* Enable Fast IMO during Startup - enabled */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#if(1u == CYDEV_CONFIGURATION_IMOENABLED)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="comment">/* IMO will be configured to 48 MHz */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a7e624c4254f656a0ef633b9dc77fa535">  238</a></span><span class="preprocessor">    #define CY_PM_IMO_FREQ_LPM      (CY_IMO_FREQ_48MHZ)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="comment">/* IMO will be configured to 12 MHz */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">    #define CY_PM_IMO_FREQ_LPM      (CY_IMO_FREQ_12MHZ)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#endif  </span><span class="comment">/* (1u == CYDEV_CONFIGURATION_IMOENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structcy_pm_clock_backup_struct.html">cyPmClockBackupStruct</a></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>{</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="comment">/* CyPmSaveClocks()/CyPmRestoreClocks() */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a7be7a3b6a12a837b8475be232ac51a48">enClkA</a>;              <span class="comment">/* Analog clocks enable         */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a3c79e105ee3ede47a70df8de7025defa">enClkD</a>;              <span class="comment">/* Digital clocks enable        */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a3f903c77ac273fd04cbf5830f45ddd2b">masterClkSrc</a>;        <span class="comment">/* Master clock source          */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a4ff9b28a544cc30813552c7e24d9d10b">imoFreq</a>;             <span class="comment">/* IMO frequency (reg&#39;s value)  */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#aa55102f0369b5d7c860b80ba145719d7">imoUsbClk</a>;           <span class="comment">/* IMO USB CLK (reg&#39;s value)    */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#ad940d4c4ce6200707dec38e7b6b81a86">flashWaitCycles</a>;     <span class="comment">/* Flash wait cycles            */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a5bb384de660eea159233e610fbe386b4">imoEnable</a>;           <span class="comment">/* IMO enable in Active mode    */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#abd31b743e2a00c52544b8dd08686be3c">imoClkSrc</a>;           <span class="comment">/* The IMO output               */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a78b7fff6a441bd05d0f54f129bc976c2">clkImoSrc</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a384d4af256bea8ec690204d8a27c1995">imo2x</a>;               <span class="comment">/* IMO doubler enable state     */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a235ef6b0ae52ce9b8153274a6195a926">clkSyncDiv</a>;          <span class="comment">/* Master clk divider           */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a2bebbe8057174c7b065135ff0f92110e">clkBusDiv</a>;           <span class="comment">/* clk_bus divider              */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a5b844f04b01700789e29785471241143">pllEnableState</a>;      <span class="comment">/* PLL enable state             */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#abff42799246065e4e98c46398b6d8ff9">xmhzEnableState</a>;     <span class="comment">/* XM HZ enable state           */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>  <a class="code hl_variable" href="structcy_pm_clock_backup_struct.html#a168a0685ef3f2609ff4b8820beae55ce">clkDistDelay</a>;        <span class="comment">/* Delay for clk_bus and ACLKs  */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aced601838d9a8b1f7ccee78b0cee30ee">  267</a></span>} <a class="code hl_typedef" href="codegentemp_2cy_pm_8h.html#aced601838d9a8b1f7ccee78b0cee30ee">CY_PM_CLOCK_BACKUP_STRUCT</a>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="structcy_pm_backup_struct.html">cyPmBackupStruct</a></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>{</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a9a805f7b6715dbe8221571ddf4fd59c8">iloPowerMode</a>;         <span class="comment">/* ILO power mode           */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a31e595e8a519a39e72ae7e00c7505090">ilo1kEnable</a>;          <span class="comment">/* ILO 1K enable state      */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a6d70686f3d34ca61b94650921c6f712a">ilo100kEnable</a>;        <span class="comment">/* ILO 100K enable state    */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a48abc7cddf9754c9b39984b31e13d9ff">slpTrBypass</a>;          <span class="comment">/* Sleep Trim Bypass        */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">    #if(CY_PSOC3)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> swvClkEnabled;    <span class="comment">/* SWV clock enable state   */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> prt1Dm;           <span class="comment">/* Ports drive mode configuration */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> hardwareBuzz;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">    #endif  </span><span class="comment">/* (CY_PSOC3)  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#afd1d85610438be2187c5bad7f6fed889">wakeupCfg0</a>;       <span class="comment">/* Wake up configuration 0  */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a98bb83135934b3f3833bcdc861c0e249">wakeupCfg1</a>;       <span class="comment">/* Wake up configuration 1  */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a3bc90d9ef3a64a90eefbf6c7def5d0b9">wakeupCfg2</a>;       <span class="comment">/* Wake up configuration 2  */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a381f3b23a8424b24d7f1af5080f431d0">wakeupTrim0</a>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#add19a608fdac67ccfc3a30f86a5b9494">wakeupTrim1</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">    #if(CY_PSOC5)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a367cf0a94656c9b8623a96e9b1f1cfa6">wakeupTrim3</a>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">    #endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor">    </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a50d179a41ab93eacb489f71e5695017d">scctData</a>[28u];   <span class="comment">/* SC/CT routing registers  */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="comment">/* CyPmHviLviSaveDisable()/CyPmHviLviRestore() */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a55f09bf57ace6636a08c0e8bce556b7d">lvidEn</a>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a1ce4e80ea55bd2a8e5893eee50b9acda">lvidTrip</a>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a35d96c70a25d897435de910206dbf027">lviaEn</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#ab483d7add8d17cb28370cb9dfbb3cfc2">lviaTrip</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a64a87cb42971133016844cb09487f509">hviaEn</a>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a1ae1ad6ed5a59e3c13a8326220835cde">lvidRst</a>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#ab0227c4d38afd10377d6d86a400a93c0">lviaRst</a>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a28aa6e707757c3aa87be61c3444ffdad">imoActFreq</a>;       <span class="comment">/* Last moment IMO change   */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a7bd7b284dd487b8dc3014c6fda242464">imoActFreq12Mhz</a>;  <span class="comment">/* 12 MHz or not            */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="structcy_pm_backup_struct.html#a2f93b646cd04ea41c2f2c83dcf886124">boostRefExt</a>;      <span class="comment">/* Boost reference selection */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a0c8d4e4f92f067612df8c1db1ef44418">  315</a></span>} <a class="code hl_typedef" href="codegentemp_2cy_pm_8h.html#a0c8d4e4f92f067612df8c1db1ef44418">CY_PM_BACKUP_STRUCT</a>;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/* Power Mode Wakeup Trim Register 1 */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a596614f09dc5b528125306f171f48c2c">  323</a></span><span class="preprocessor">#define CY_PM_PWRSYS_WAKE_TR1_REG           (* (reg8 *) CYREG_PWRSYS_WAKE_TR1 )</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a8453fb2faae11efc4a1895b7ffa02156">  324</a></span><span class="preprocessor">#define CY_PM_PWRSYS_WAKE_TR1_PTR           (  (reg8 *) CYREG_PWRSYS_WAKE_TR1 )</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="comment">/* Power Mode Wakeup Trim Register 3 */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a802bbaa128f90827f78642497c63fde0">  328</a></span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR3_REG           (* (reg8 *) CYREG_PWRSYS_WAKE_TR3 )</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ad7191898ba39444d24c7ff0e6149d3ba">  329</a></span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR3_PTR           (  (reg8 *) CYREG_PWRSYS_WAKE_TR3 )</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/* Master clock Divider Value Register */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#afc9a3558b506b9203d0ae64636b0e28c">  333</a></span><span class="preprocessor">#define CY_PM_CLKDIST_MSTR0_REG             (* (reg8 *) CYREG_CLKDIST_MSTR0 )</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ac7fb1e866ec534e783a4a12b2f6ce292">  334</a></span><span class="preprocessor">#define CY_PM_CLKDIST_MSTR0_PTR             (  (reg8 *) CYREG_CLKDIST_MSTR0 )</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/* Master Clock Configuration Register/CPU Divider Value */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a6c20649e6bd71b06111491c6b9ec01a7">  337</a></span><span class="preprocessor">#define CY_PM_CLKDIST_MSTR1_REG             (* (reg8 *) CYREG_CLKDIST_MSTR1 )</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a20bd95e73f7793d511128f920f0cab9d">  338</a></span><span class="preprocessor">#define CY_PM_CLKDIST_MSTR1_PTR             (  (reg8 *) CYREG_CLKDIST_MSTR1 )</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/* Clock distribution configuration Register */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aabb994ceadc9e2a743974f9592a202b7">  341</a></span><span class="preprocessor">#define CY_PM_CLKDIST_CR_REG                (* (reg8 *) CYREG_CLKDIST_CR )</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#afac5bd67dc59ddc7f9297a7af9ff862e">  342</a></span><span class="preprocessor">#define CY_PM_CLKDIST_CR_PTR                (  (reg8 *) CYREG_CLKDIST_CR )</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">/* CLK_BUS LSB Divider Value Register */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a8fb5617b7fb9e84433abc9ec3d19e340">  345</a></span><span class="preprocessor">#define CY_PM_CLK_BUS_LSB_DIV_REG           (* (reg8 *) CYREG_CLKDIST_BCFG0 )</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#acaf69b474681826ef173f3c3f892a821">  346</a></span><span class="preprocessor">#define CY_PM_CLK_BUS_LSB_DIV_PTR           (  (reg8 *) CYREG_CLKDIST_BCFG0 )</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/* CLK_BUS MSB Divider Value Register */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af9f09d93948147cb8542fb76dada3495">  349</a></span><span class="preprocessor">#define CY_PM_CLK_BUS_MSB_DIV_REG           (* (reg8 *) CYREG_CLKDIST_BCFG1 )</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1726ce57ee4bd0f5bb41d24d2c44e31b">  350</a></span><span class="preprocessor">#define CY_PM_CLK_BUS_MSB_DIV_PTR           (  (reg8 *) CYREG_CLKDIST_BCFG1 )</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* CLK_BUS Configuration Register */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a397a05ee566bc95559cd98e3d3c57b76">  353</a></span><span class="preprocessor">#define CLK_BUS_CFG_REG                     (* (reg8 *) CYREG_CLKDIST_BCFG2 )</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a6ab862af4ad19244db7adee6e0053992">  354</a></span><span class="preprocessor">#define CLK_BUS_CFG_PTR                     (  (reg8 *) CYREG_CLKDIST_BCFG2 )</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/* Power Mode Control/Status Register */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a19b20f7cbe0ea30dd5d0e706fbbfc84e">  357</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_REG                  (* (reg8 *) CYREG_PM_MODE_CSR )</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a4b4480154ac173e7ac003bd9537f9663">  358</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_PTR                  (  (reg8 *) CYREG_PM_MODE_CSR )</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/* Power System Control Register 1 */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a68de739aaca086176a6fcb9ae8fdab6b">  361</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR1_REG                (* (reg8 *) CYREG_PWRSYS_CR1 )</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a906d274b6d545c99fe76cff6faa541ba">  362</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR1_PTR                (  (reg8 *) CYREG_PWRSYS_CR1 )</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">/* Power System Control Register 0 */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa0eb50f32b3f715e34e8e4bb2a72278e">  365</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR0_REG                (* (reg8 *) CYREG_PWRSYS_CR0 )</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a7418c7661718a806a8cf8bfb7e19dcc3">  366</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR0_PTR                (  (reg8 *) CYREG_PWRSYS_CR0 )</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/* Internal Low-speed Oscillator Control Register 0 */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#afc9c3f50bba3d9a9db92fc4d0ab92e93">  369</a></span><span class="preprocessor">#define CY_PM_SLOWCLK_ILO_CR0_REG           (* (reg8 *) CYREG_SLOWCLK_ILO_CR0 )</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a7513d47d43c736fa490a202842fe6b97">  370</a></span><span class="preprocessor">#define CY_PM_SLOWCLK_ILO_CR0_PTR           (  (reg8 *) CYREG_SLOWCLK_ILO_CR0 )</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/* External 32kHz Crystal Oscillator Control Register */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a73533baeaf12e32aad2b2b9262c9a9b0">  373</a></span><span class="preprocessor">#define CY_PM_SLOWCLK_X32_CR_REG            (* (reg8 *) CYREG_SLOWCLK_X32_CR )</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a4ca6ef7b88c4490b2df7405010ebdb83">  374</a></span><span class="preprocessor">#define CY_PM_SLOWCLK_X32_CR_PTR            (  (reg8 *) CYREG_SLOWCLK_X32_CR )</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="comment">/* MLOGIC Debug Register */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">    #define CY_PM_MLOGIC_DBG_REG            (* (reg8 *) CYREG_MLOGIC_DEBUG )</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">    #define CY_PM_MLOGIC_DBG_PTR            (  (reg8 *) CYREG_MLOGIC_DEBUG )</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    <span class="comment">/* Port Pin Configuration Register */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">    #define CY_PM_PRT1_PC3_REG              (* (reg8 *) CYREG_PRT1_PC3 )</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">    #define CY_PM_PRT1_PC3_PTR              (  (reg8 *) CYREG_PRT1_PC3 )</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* Sleep Regulator Trim Register */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ace03a688a923f5f7d02ef3a72cb13a1f">  390</a></span><span class="preprocessor">#define CY_PM_PWRSYS_SLP_TR_REG         (* (reg8 *) CYREG_PWRSYS_SLP_TR )</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a336aa1de0dfc1e09100bbe695e8a66d4">  391</a></span><span class="preprocessor">#define CY_PM_PWRSYS_SLP_TR_PTR         (  (reg8 *) CYREG_PWRSYS_SLP_TR )</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/* Reset System Control Register */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a2ffb18fac86069726ec555e46c65aedb">  395</a></span><span class="preprocessor">#define CY_PM_RESET_CR1_REG                 (* (reg8 *) CYREG_RESET_CR1 )</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ac83017e1f72140d5d2be9b69e18152bf">  396</a></span><span class="preprocessor">#define CY_PM_RESET_CR1_PTR                 (  (reg8 *) CYREG_RESET_CR1 )</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">/* Power Mode Wakeup Trim Register 0 */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aab5363f0160d4c867b18ba12e79d25ac">  399</a></span><span class="preprocessor">#define CY_PM_PWRSYS_WAKE_TR0_REG           (* (reg8 *) CYREG_PWRSYS_WAKE_TR0 )</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a783d473f4b756e2a3f3d9ebd153463e5">  400</a></span><span class="preprocessor">#define CY_PM_PWRSYS_WAKE_TR0_PTR           (  (reg8 *) CYREG_PWRSYS_WAKE_TR0 )</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="comment">/* Power Mode Wakeup Trim Register 2 */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR2_REG           (* (reg8 *) CYREG_PWRSYS_WAKE_TR2 )</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR2_PTR           (  (reg8 *) CYREG_PWRSYS_WAKE_TR2 )</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/* Power Manager Interrupt Status Register */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa51888623e69f32b1a6d8557784828c8">  411</a></span><span class="preprocessor">#define CY_PM_INT_SR_REG                    (* (reg8 *) CYREG_PM_INT_SR )</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9bbcc49669d45e4c9651bc836ee5e404">  412</a></span><span class="preprocessor">#define CY_PM_INT_SR_PTR                    (  (reg8 *) CYREG_PM_INT_SR )</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/* Active Power Mode Configuration Register 0 */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa852330f488907e0894ed2bc3257d156">  415</a></span><span class="preprocessor">#define CY_PM_ACT_CFG0_REG                  (* (reg8 *) CYREG_PM_ACT_CFG0 )</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a3ace84ae3365b95a5351eef5803a4be8">  416</a></span><span class="preprocessor">#define CY_PM_ACT_CFG0_PTR                  (  (reg8 *) CYREG_PM_ACT_CFG0 )</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/* Active Power Mode Configuration Register 1 */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a2968ecdb2efd23f869d52236572f0ab1">  419</a></span><span class="preprocessor">#define CY_PM_ACT_CFG1_REG                  (* (reg8 *) CYREG_PM_ACT_CFG1 )</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a2fa4b09b3263ae0a8b92487b7f2ef2f4">  420</a></span><span class="preprocessor">#define CY_PM_ACT_CFG1_PTR                  (  (reg8 *) CYREG_PM_ACT_CFG1 )</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/* Active Power Mode Configuration Register 2 */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1a91801aea9c09a689d00a9dd828aaa9">  423</a></span><span class="preprocessor">#define CY_PM_ACT_CFG2_REG                  (* (reg8 *) CYREG_PM_ACT_CFG2 )</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9d91ad5969b94bb034e2a6ce2f144153">  424</a></span><span class="preprocessor">#define CY_PM_ACT_CFG2_PTR                  (  (reg8 *) CYREG_PM_ACT_CFG2 )</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/* Boost Control 1 */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#acced62002db5635375816fde6add8b77">  427</a></span><span class="preprocessor">#define CY_PM_BOOST_CR1_REG                 (* (reg8 *) CYREG_BOOST_CR1 )</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#afecc0d7dbcd7e4951c0326bce0edfb73">  428</a></span><span class="preprocessor">#define CY_PM_BOOST_CR1_PTR                 (  (reg8 *) CYREG_BOOST_CR1 )</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/* Timewheel Configuration Register 0 */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a28a45a4a27b20eef3fc17ec7e7021f4c">  431</a></span><span class="preprocessor">#define CY_PM_TW_CFG0_REG                   (* (reg8 *) CYREG_PM_TW_CFG0 )</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a8bb12109ed2aa7d05bfb58cd0bef2f60">  432</a></span><span class="preprocessor">#define CY_PM_TW_CFG0_PTR                   (  (reg8 *) CYREG_PM_TW_CFG0 )</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/* Timewheel Configuration Register 1 */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aab05eeeabeba56e63d5190134a97a9a9">  435</a></span><span class="preprocessor">#define CY_PM_TW_CFG1_REG                   (* (reg8 *) CYREG_PM_TW_CFG1 )</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa3e1e4e5c7b2adfd5276873c6b9d385f">  436</a></span><span class="preprocessor">#define CY_PM_TW_CFG1_PTR                   (  (reg8 *) CYREG_PM_TW_CFG1 )</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/* Timewheel Configuration Register 2 */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a14ff3f1f03d2159c2fda6b8a2078cc01">  439</a></span><span class="preprocessor">#define CY_PM_TW_CFG2_REG                   (* (reg8 *) CYREG_PM_TW_CFG2 )</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a6388a7ee1207f7dd4755c58ed6df7dda">  440</a></span><span class="preprocessor">#define CY_PM_TW_CFG2_PTR                   (  (reg8 *) CYREG_PM_TW_CFG2 )</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* PLL Status Register */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ad5aa9331b3975717bdde630c3663d8c2">  443</a></span><span class="preprocessor">#define CY_PM_FASTCLK_PLL_SR_REG            (*(reg8 *) CYREG_FASTCLK_PLL_SR )</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a2a688716225cccb4289f6505f10051c1">  444</a></span><span class="preprocessor">#define CY_PM_FASTCLK_PLL_SR_PTR            ( (reg8 *) CYREG_FASTCLK_PLL_SR )</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">/* Internal Main Oscillator Control Register */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aada1a6bfd379ad9a39ee79d1e160e9ae">  447</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_REG            (* (reg8 *) CYREG_FASTCLK_IMO_CR )</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aad63cc5f476548a4952f8bf1ede97536">  448</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_PTR            (  (reg8 *) CYREG_FASTCLK_IMO_CR )</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/* PLL Configuration Register */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a63938fc952c07e67d2b0f02cf55445a2">  451</a></span><span class="preprocessor">#define CY_PM_FASTCLK_PLL_CFG0_REG          (* (reg8 *) CYREG_FASTCLK_PLL_CFG0 )</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a67b17bc78f7d8b358b2ba9ec5238beaf">  452</a></span><span class="preprocessor">#define CY_PM_FASTCLK_PLL_CFG0_PTR          (  (reg8 *) CYREG_FASTCLK_PLL_CFG0 )</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/* External 4-33 MHz Crystal Oscillator Status and Control Register */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#abda5cbb8ffdd9ef54c2e99f1e2e021da">  455</a></span><span class="preprocessor">#define CY_PM_FASTCLK_XMHZ_CSR_REG          (* (reg8 *) CYREG_FASTCLK_XMHZ_CSR )</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#acc592c215f481311f85ed1c5ac041d81">  456</a></span><span class="preprocessor">#define CY_PM_FASTCLK_XMHZ_CSR_PTR          (  (reg8 *) CYREG_FASTCLK_XMHZ_CSR )</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/* Delay block Configuration Register */</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a5ed8c3025c3572bfe715b01f2e5f2065">  459</a></span><span class="preprocessor">#define CY_PM_CLKDIST_DELAY_REG             (* (reg8 *) CYREG_CLKDIST_DLY1 )</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a84581c171992f95d864772f212463de2">  460</a></span><span class="preprocessor">#define CY_PM_CLKDIST_DELAY_PTR             (  (reg8 *) CYREG_CLKDIST_DLY1 )</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <span class="comment">/* Cache Control Register */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">    #define CY_PM_CACHE_CR_REG              (* (reg8 *) CYREG_CACHE_CR )</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">    #define CY_PM_CACHE_CR_PTR              (  (reg8 *) CYREG_CACHE_CR )</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#else   </span><span class="comment">/* Device is PSoC 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>    <span class="comment">/* Cache Control Register */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1086a65a3469dad2904279ef766aa6ce">  472</a></span><span class="preprocessor">    #define CY_PM_CACHE_CR_REG              (* (reg8 *) CYREG_CACHE_CC_CTL )</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a907ea07fc7d1cabe4c41afa326dc06aa">  473</a></span><span class="preprocessor">    #define CY_PM_CACHE_CR_PTR              (  (reg8 *) CYREG_CACHE_CC_CTL )</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/* Power Mode Wakeup Mask Configuration Register 0 */</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a925380690a5cdb1b4b1788655793a7b7">  479</a></span><span class="preprocessor">#define CY_PM_WAKEUP_CFG0_REG           (* (reg8 *) CYREG_PM_WAKEUP_CFG0 )</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a70e4722609676e1fe304b6fcecf89f60">  480</a></span><span class="preprocessor">#define CY_PM_WAKEUP_CFG0_PTR           (  (reg8 *) CYREG_PM_WAKEUP_CFG0 )</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/* Power Mode Wakeup Mask Configuration Register 1 */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af73d93227f4d5dd4437e5be6c659bede">  483</a></span><span class="preprocessor">#define CY_PM_WAKEUP_CFG1_REG           (* (reg8 *) CYREG_PM_WAKEUP_CFG1 )</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa24249c1e0b9e4df8d404e2c11b50019">  484</a></span><span class="preprocessor">#define CY_PM_WAKEUP_CFG1_PTR           (  (reg8 *) CYREG_PM_WAKEUP_CFG1 )</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/* Power Mode Wakeup Mask Configuration Register 2 */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae04a140853fd84e1e15a53aad09577a5">  487</a></span><span class="preprocessor">#define CY_PM_WAKEUP_CFG2_REG           (* (reg8 *) CYREG_PM_WAKEUP_CFG2 )</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa123c5f0a644f4de2ed25c864eeb965e">  488</a></span><span class="preprocessor">#define CY_PM_WAKEUP_CFG2_PTR           (  (reg8 *) CYREG_PM_WAKEUP_CFG2 )</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">/* Boost Control 2 */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a857c8814df0b2bfc08c22f13506a8812">  491</a></span><span class="preprocessor">#define CY_PM_BOOST_CR2_REG           (* (reg8 *) CYREG_BOOST_CR2 )</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a512ba5cf7f895f9cb37aee52eb8a9cde">  492</a></span><span class="preprocessor">#define CY_PM_BOOST_CR2_PTR           (  (reg8 *) CYREG_BOOST_CR2 )</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    <span class="comment">/* Interrrupt Controller Configuration and Status Register */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">    #define CY_PM_INTC_CSR_EN_REG           (* (reg8 *) CYREG_INTC_CSR_EN )</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">    #define CY_PM_INTC_CSR_EN_PTR           (  (reg8 *) CYREG_INTC_CSR_EN )</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/* Internal Main Oscillator Control Register */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9303c7e392b5615f02c3a846956796ed">  509</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_FREQ_MASK  (0x07u)    </span><span class="comment">/* IMO frequency mask    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ac2576bb94ae066de901e6961c8597765">  510</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_FREQ_12MHZ (0x00u)    </span><span class="comment">/* IMO frequency 12 MHz  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aab6d77f9ddbb99ae6ee9adc2f1a9426c">  511</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_F2XON      (0x10u)    </span><span class="comment">/* IMO doubler enable    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9a090445b8661f646099abd7b5953dfd">  512</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_USB        (0x40u)    </span><span class="comment">/* IMO is in USB mode    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aecf66bb0778e74e90c1a8da16747770d">  514</a></span><span class="preprocessor">#define CY_PM_MASTER_CLK_SRC_IMO        (0u)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aeab98163f2b7eddb7e63b35306021d1e">  515</a></span><span class="preprocessor">#define CY_PM_MASTER_CLK_SRC_PLL        (1u)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a127583ad6f80a43a81e87fc75ca718a0">  516</a></span><span class="preprocessor">#define CY_PM_MASTER_CLK_SRC_XTAL       (2u)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ad3969dee723bd4afde79e5a725893f92">  517</a></span><span class="preprocessor">#define CY_PM_MASTER_CLK_SRC_DSI        (3u)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae8da40f65bc319ef90bd9a631f3c069e">  518</a></span><span class="preprocessor">#define CY_PM_MASTER_CLK_SRC_MASK       (3u)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ab94a54a0796f0fd5c72a0c6a6a7d695a">  520</a></span><span class="preprocessor">#define CY_PM_PLL_CFG0_ENABLE           (0x01u)     </span><span class="comment">/* PLL enable             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a051731a492522a6673bd5439afc92337">  521</a></span><span class="preprocessor">#define CY_PM_PLL_STATUS_LOCK           (0x01u)     </span><span class="comment">/* PLL Lock Status        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a953aeec87b712d361233f97e74c3052d">  522</a></span><span class="preprocessor">#define CY_PM_XMHZ_CSR_ENABLE           (0x01u)     </span><span class="comment">/* Enable X MHz OSC       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a759929146776ea1e27ae99f2bc8336cf">  523</a></span><span class="preprocessor">#define CY_PM_XMHZ_CSR_XERR             (0x80u)     </span><span class="comment">/* High indicates failure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#adcb6a7db833c48f63914e7ebe09a8651">  524</a></span><span class="preprocessor">#define CY_PM_BOOST_ENABLE              (0x08u)     </span><span class="comment">/* Boost enable           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9ef55f8383d386da3cfc55d1f8c732a7">  525</a></span><span class="preprocessor">#define CY_PM_ILO_CR0_EN_1K             (0x02u)     </span><span class="comment">/* Enable 1kHz ILO        */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a37f421adb4a9b5d43c1732040b3c46ea">  526</a></span><span class="preprocessor">#define CY_PM_ILO_CR0_EN_100K           (0x04u)     </span><span class="comment">/* Enable 100kHz ILO      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#abef37dd53cc1709c3b3545404fe07f12">  527</a></span><span class="preprocessor">#define CY_PM_ILO_CR0_PD_MODE           (0x10u)     </span><span class="comment">/* Power down mode for ILO*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a198328b43539186a36313b1c0508a35a">  528</a></span><span class="preprocessor">#define CY_PM_X32_CR_X32EN              (0x01u)     </span><span class="comment">/* Enable 32kHz OSC       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a101fd586149186936a2216a9ce9ec3e5">  530</a></span><span class="preprocessor">#define CY_PM_CTW_IE                    (0x08u)     </span><span class="comment">/* CTW interrupt enable   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa4ecdb8df6448b1d9fe28639b7b248fe">  531</a></span><span class="preprocessor">#define CY_PM_CTW_EN                    (0x04u)     </span><span class="comment">/* CTW enable             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a332c24c083f89065d53d1b054bcadac6">  532</a></span><span class="preprocessor">#define CY_PM_FTW_IE                    (0x02u)     </span><span class="comment">/* FTW interrupt enable   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a09ee521b6162a0b248a9db5e5a471d20">  533</a></span><span class="preprocessor">#define CY_PM_FTW_EN                    (0x01u)     </span><span class="comment">/* FTW enable             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a51a20eb2048a9080c43c06a54cd503bf">  534</a></span><span class="preprocessor">#define CY_PM_1PPS_EN                   (0x10u)     </span><span class="comment">/* 1PPS enable            */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a73ce52d2e20735314134ae543b6b8ead">  535</a></span><span class="preprocessor">#define CY_PM_1PPS_IE                   (0x20u)     </span><span class="comment">/* 1PPS interrupt enable  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aba9bb3f8274ff1b6674d5d3371970dd0">  538</a></span><span class="preprocessor">#define CY_PM_ACT_EN_CLK_A_MASK         (0x0Fu)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a7aede4e2a4128ff56be78c5169cd3177">  539</a></span><span class="preprocessor">#define CY_PM_ACT_EN_CLK_D_MASK         (0xFFu)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a7534d188add5581d43286f141aedca33">  541</a></span><span class="preprocessor">#define CY_PM_DIV_BY_ONE                (0x00u)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/* Internal Main Oscillator Control Register */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a03525d8aa2854d034974cc56a00701c0">  544</a></span><span class="preprocessor">#define CY_PM_FASTCLK_IMO_CR_XCLKEN     (0x20u)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/* Clock distribution configuration Register */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af6f8371a83650c8433359c01c5bf8f0b">  547</a></span><span class="preprocessor">#define CY_PM_CLKDIST_IMO_OUT_MASK      (0x30u)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1c4df38439183ec6c9c5667086ef0735">  548</a></span><span class="preprocessor">#define CY_PM_CLKDIST_IMO_OUT_IMO       (0x00u)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a14b80b0746616976ca2fb99d0443a0cc">  549</a></span><span class="preprocessor">#define CY_PM_CLKDIST_IMO2X_SRC         (0x40u)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a93f905dca3f1992a7ffd05345923431b">  551</a></span><span class="preprocessor">#define CY_PM_CLKDIST_PLL_SRC_MASK      (0x03u)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a7b3d97eb177f2c9d6f904b9d8236bab5">  552</a></span><span class="preprocessor">#define CY_PM_CLKDIST_PLL_SRC_IMO       (0x00u)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aec3112d201801d598cda6b9593317638">  553</a></span><span class="preprocessor">#define CY_PM_CLKDIST_PLL_SRC_XTAL      (0x01u)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a1a791905cc4df598114fb33354b08c53">  554</a></span><span class="preprocessor">#define CY_PM_CLKDIST_PLL_SRC_DSI       (0x02u)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/* Waiting for hibernate/sleep regulator to stabilize */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a88837900ff9ccbc3171700a0beafa144">  557</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_PWRUP_PULSE_Q    (0x08u)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#acd36ebc86b2c8ab61bfc8190702af223">  559</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_ACTIVE           (0x00u)     </span><span class="comment">/* Active power mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a9aab8c9bd8a077fa5009a9e6dce6b70e">  560</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_ALT_ACT          (0x01u)     </span><span class="comment">/* Alternate Active power */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af662ebfd5b2074f532de686600ee26e9">  561</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_SLEEP            (0x03u)     </span><span class="comment">/* Sleep power mode       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af8e17e49439a10695148c4b71caf0391">  562</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_HIBERNATE        (0x04u)     </span><span class="comment">/* Hibernate power mode   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#af82e8eb2dbf6aad482163a612fab5cf5">  563</a></span><span class="preprocessor">#define CY_PM_MODE_CSR_MASK             (0x07u)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/* I2C regulator backup enable */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a934c8626c563dc45dd6580b2a76ff488">  566</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR1_I2CREG_BACKUP  (0x04u)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* When set, prepares system to disable LDO-A */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae19925a0278152a6cbb1f8884a546e7f">  569</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR1_LDOA_ISO       (0x01u)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/* When set, disables analog LDO regulator */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a8cca4bb75790fb5ee24553014c9fabb9">  572</a></span><span class="preprocessor">#define CY_PM_PWRSYS_CR1_LDOA_DIS       (0x02u)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a84130b72c16f0271f9aa84b5cc82ffb0">  574</a></span><span class="preprocessor">#define CY_PM_PWRSYS_WAKE_TR2_VCCD_CLK_DET  (0x04u)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a0e02d837200f24eb4a970b5b0bf545f8">  576</a></span><span class="preprocessor">#define CY_PM_FTW_INT                   (0x01u)     </span><span class="comment">/* FTW event has occured  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a8eb0545f3e77a553f88fc7425c530726">  577</a></span><span class="preprocessor">#define CY_PM_CTW_INT                   (0x02u)     </span><span class="comment">/* CTW event has occured  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ac5ea31b54c9fd0f79d0f5e82bc4f5e5c">  578</a></span><span class="preprocessor">#define CY_PM_ONEPPS_INT                (0x04u)     </span><span class="comment">/* 1PPS event has occured */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/* Active Power Mode Configuration Register 0 */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a2fff2cf072373f7f41de11281b032ab9">  581</a></span><span class="preprocessor">#define CY_PM_ACT_CFG0_IMO              (0x10u)     </span><span class="comment">/* IMO enable in Active */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/* Cache Control Register (same mask for all device revisions) */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aa1de638b2afeb6a3129890c5002399b2">  584</a></span><span class="preprocessor">#define CY_PM_CACHE_CR_CYCLES_MASK      (0xC0u)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/* Bus Clock divider to divide-by-one */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#acd0025293eff0ed64dc02b9bcadb694e">  587</a></span><span class="preprocessor">#define CY_PM_BUS_CLK_DIV_BY_ONE        (0x00u)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/* HVI/LVI feature on external analog and digital supply mask */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a784978ffb4a36c2193456d04e88dd3ad">  590</a></span><span class="preprocessor">#define CY_PM_RESET_CR1_HVI_LVI_EN_MASK (0x07u)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/* High-voltage-interrupt feature on external analog supply */</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a02bf17bb0975e94fb96a0204959442ff">  593</a></span><span class="preprocessor">#define CY_PM_RESET_CR1_HVIA_EN         (0x04u)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">/* Low-voltage-interrupt feature on external analog supply */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a11d5a99a13b7567d123945927e04b48c">  596</a></span><span class="preprocessor">#define CY_PM_RESET_CR1_LVIA_EN         (0x02u)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">/* Low-voltage-interrupt feature on external digital supply */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae2bf8a9a5e9866764304bc766e19136d">  599</a></span><span class="preprocessor">#define CY_PM_RESET_CR1_LVID_EN         (0x01u)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/* Allows system to program delays on clk_sync_d */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a09b5af4ca8b2c1a41649a7704fd7a05f">  602</a></span><span class="preprocessor">#define CY_PM_CLKDIST_DELAY_EN          (0x04u)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a73cc19052619e1aca145fcd71514ecfb">  605</a></span><span class="preprocessor">#define CY_PM_WAKEUP_SRC_CMPS_MASK      (0x000Fu)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/* Holdoff mask sleep trim */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a41c0d25c8a62ce4b4f1efd470fed247d">  608</a></span><span class="preprocessor">#define CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK     (0x1Fu)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>    <span class="comment">/* CPU clock divider mask */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">    #define CY_PM_CLKDIST_CPU_DIV_MASK          (0xF0u)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="comment">/* Serial Wire View (SWV) clock enable */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">    #define CY_PM_MLOGIC_DBG_SWV_CLK_EN         (0x04u)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>    <span class="comment">/* Port drive mode */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">    #define CY_PM_PRT1_PC3_DM_MASK              (0xf1u)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>    <span class="comment">/* Mode 6, stong pull-up, strong pull-down */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">    #define CY_PM_PRT1_PC3_DM_STRONG            (0x0Cu)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>    <span class="comment">/* When set, enables buzz wakeups */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ       (0x01u)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Disables sleep regulator and shorts vccd to vpwrsleep */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ae32a165fcd7293dbce0e49284d0ddcb5">  631</a></span><span class="preprocessor">#define CY_PM_PWRSYS_SLP_TR_BYPASS          (0x10u)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/* Boost Control 2: Select external precision reference */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#aff25774c143b27704b0fb4a92964e874">  634</a></span><span class="preprocessor">#define CY_PM_BOOST_CR2_EREFSEL_EXT     (0x08u)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR0       (0xFFu)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR1       (0x90u)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#if(CY_PSOC5)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a3dc07bc89b7c86df9edbc2be8de92ffd">  645</a></span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR0       (0xFFu)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#ab2573175d4289d726fea6918c60825a7">  646</a></span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR1       (0xB0u)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a26980d4341770213e9ce008acf23fd57">  647</a></span><span class="preprocessor">    #define CY_PM_PWRSYS_WAKE_TR3       (0xFFu)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="comment">/* Interrrupt Controller Configuration and Status Register */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">    #define CY_PM_INTC_CSR_EN_CLK       (0x01u)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span> </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#add74aa891bdb46c2e66004608eb2ae27">  666</a></span><span class="preprocessor">#define CY_PM_FASTCLK_PLL_LOCKED       (0x01u)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#if(CY_PSOC3)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="comment">/* Was removed as redundant */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">    #define CY_PM_FTW_INTERVAL_MASK    (0xFFu)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_PSOC3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* Was removed as redundant */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2cy_pm_8h.html#a5f629aebc4bf86ff73cfc0de6534225d">  691</a></span><span class="preprocessor">#define CY_PM_CTW_INTERVAL_MASK         (0x0Fu)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#endif  </span><span class="comment">/* (CY_BOOT_CYPM_H) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">/* [] END OF FILE */</span></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_cy_flash_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_cy_flash_8h.html">CyFlash.h</a></div><div class="ttdoc">Provides the function definitions for the FLASH/EEPROM.</div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_cy_lib_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_cy_lib_8h.html">CyLib.h</a></div><div class="ttdoc">Provides the function definitions for the system, clocking, interrupts and watchdog timer API.</div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cydevice__trm_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cydevice__trm_8h.html">cydevice_trm.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cyfitter_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cytypes_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a></div><div class="ttdoc">CyTypes provides register access macros and approved types for use in firmware.</div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a0bf64016fa29d7a55b26f81b35f48003"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a0bf64016fa29d7a55b26f81b35f48003">CyPmSleep</a></div><div class="ttdeci">void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l00824">cyPm.c:824</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a0c8d4e4f92f067612df8c1db1ef44418"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a0c8d4e4f92f067612df8c1db1ef44418">CY_PM_BACKUP_STRUCT</a></div><div class="ttdeci">struct cyPmBackupStruct CY_PM_BACKUP_STRUCT</div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a108a3e95daf6ecbd7362ca1f8db8496e"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a108a3e95daf6ecbd7362ca1f8db8496e">CyPmFtwSetInterval</a></div><div class="ttdeci">void CyPmFtwSetInterval(uint8 ftwInterval)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l01550">cyPm.c:1550</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a2fe8930b62cf3b095201cb63c8b0504c"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a2fe8930b62cf3b095201cb63c8b0504c">CyPmHibernate</a></div><div class="ttdeci">void CyPmHibernate(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l01095">cyPm.c:1095</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a35a5ce6546a22af1abb3ce052a7470f5"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a35a5ce6546a22af1abb3ce052a7470f5">CyPmSaveClocks</a></div><div class="ttdeci">void CyPmSaveClocks(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l00073">cyPm.c:73</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a43904ef8fbf062846939f2ac6891ced0"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a43904ef8fbf062846939f2ac6891ced0">CyPmHibernateEx</a></div><div class="ttdeci">void CyPmHibernateEx(uint16 wakeupSource)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l01156">cyPm.c:1156</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a52a3859dccff44dd01344bd49eeb38f2"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a52a3859dccff44dd01344bd49eeb38f2">CyPmAltAct</a></div><div class="ttdeci">void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l00625">cyPm.c:625</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_a7f6c3c26c960cc2a69aa7d9a409875ff"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#a7f6c3c26c960cc2a69aa7d9a409875ff">CyPmReadStatus</a></div><div class="ttdeci">uint8 CyPmReadStatus(uint8 mask)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l01285">cyPm.c:1285</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_aa867cec43f048788a1eab108352b12d1"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#aa867cec43f048788a1eab108352b12d1">CyPmRestoreClocks</a></div><div class="ttdeci">void CyPmRestoreClocks(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l00268">cyPm.c:268</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_aced601838d9a8b1f7ccee78b0cee30ee"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#aced601838d9a8b1f7ccee78b0cee30ee">CY_PM_CLOCK_BACKUP_STRUCT</a></div><div class="ttdeci">struct cyPmClockBackupStruct CY_PM_CLOCK_BACKUP_STRUCT</div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_ad566865474d29d815c49dd4d0fe5de3b"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#ad566865474d29d815c49dd4d0fe5de3b">CyPmOppsSet</a></div><div class="ttdeci">void CyPmOppsSet(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l01518">cyPm.c:1518</a></div></div>
<div class="ttc" id="acodegentemp_2cy_pm_8h_html_af0bacbe3806f71ef8172c62f9e7909a6"><div class="ttname"><a href="codegentemp_2cy_pm_8h.html#af0bacbe3806f71ef8172c62f9e7909a6">CyPmCtwSetInterval</a></div><div class="ttdeci">void CyPmCtwSetInterval(uint8 ctwInterval)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8c_source.html#l01473">cyPm.c:1473</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a05f6b0ae8f6a6e135b0e290c25fe0e4e"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a></div><div class="ttdeci">unsigned short uint16</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00490">cytypes.h:490</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html"><div class="ttname"><a href="structcy_pm_backup_struct.html">cyPmBackupStruct</a></div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00270">cyPm.h:271</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a1ae1ad6ed5a59e3c13a8326220835cde"><div class="ttname"><a href="structcy_pm_backup_struct.html#a1ae1ad6ed5a59e3c13a8326220835cde">cyPmBackupStruct::lvidRst</a></div><div class="ttdeci">uint8 lvidRst</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00307">cyPm.h:307</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a1ce4e80ea55bd2a8e5893eee50b9acda"><div class="ttname"><a href="structcy_pm_backup_struct.html#a1ce4e80ea55bd2a8e5893eee50b9acda">cyPmBackupStruct::lvidTrip</a></div><div class="ttdeci">uint8 lvidTrip</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00303">cyPm.h:303</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a28aa6e707757c3aa87be61c3444ffdad"><div class="ttname"><a href="structcy_pm_backup_struct.html#a28aa6e707757c3aa87be61c3444ffdad">cyPmBackupStruct::imoActFreq</a></div><div class="ttdeci">uint8 imoActFreq</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00310">cyPm.h:310</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a2f93b646cd04ea41c2f2c83dcf886124"><div class="ttname"><a href="structcy_pm_backup_struct.html#a2f93b646cd04ea41c2f2c83dcf886124">cyPmBackupStruct::boostRefExt</a></div><div class="ttdeci">uint8 boostRefExt</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00313">cyPm.h:313</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a31e595e8a519a39e72ae7e00c7505090"><div class="ttname"><a href="structcy_pm_backup_struct.html#a31e595e8a519a39e72ae7e00c7505090">cyPmBackupStruct::ilo1kEnable</a></div><div class="ttdeci">uint8 ilo1kEnable</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00273">cyPm.h:273</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a35d96c70a25d897435de910206dbf027"><div class="ttname"><a href="structcy_pm_backup_struct.html#a35d96c70a25d897435de910206dbf027">cyPmBackupStruct::lviaEn</a></div><div class="ttdeci">uint8 lviaEn</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00304">cyPm.h:304</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a367cf0a94656c9b8623a96e9b1f1cfa6"><div class="ttname"><a href="structcy_pm_backup_struct.html#a367cf0a94656c9b8623a96e9b1f1cfa6">cyPmBackupStruct::wakeupTrim3</a></div><div class="ttdeci">uint8 wakeupTrim3</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00295">cyPm.h:295</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a381f3b23a8424b24d7f1af5080f431d0"><div class="ttname"><a href="structcy_pm_backup_struct.html#a381f3b23a8424b24d7f1af5080f431d0">cyPmBackupStruct::wakeupTrim0</a></div><div class="ttdeci">uint8 wakeupTrim0</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00290">cyPm.h:290</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a3bc90d9ef3a64a90eefbf6c7def5d0b9"><div class="ttname"><a href="structcy_pm_backup_struct.html#a3bc90d9ef3a64a90eefbf6c7def5d0b9">cyPmBackupStruct::wakeupCfg2</a></div><div class="ttdeci">uint8 wakeupCfg2</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00288">cyPm.h:288</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a48abc7cddf9754c9b39984b31e13d9ff"><div class="ttname"><a href="structcy_pm_backup_struct.html#a48abc7cddf9754c9b39984b31e13d9ff">cyPmBackupStruct::slpTrBypass</a></div><div class="ttdeci">uint8 slpTrBypass</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00276">cyPm.h:276</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a50d179a41ab93eacb489f71e5695017d"><div class="ttname"><a href="structcy_pm_backup_struct.html#a50d179a41ab93eacb489f71e5695017d">cyPmBackupStruct::scctData</a></div><div class="ttdeci">uint8 scctData[28u]</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00299">cyPm.h:299</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a55f09bf57ace6636a08c0e8bce556b7d"><div class="ttname"><a href="structcy_pm_backup_struct.html#a55f09bf57ace6636a08c0e8bce556b7d">cyPmBackupStruct::lvidEn</a></div><div class="ttdeci">uint8 lvidEn</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00302">cyPm.h:302</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a64a87cb42971133016844cb09487f509"><div class="ttname"><a href="structcy_pm_backup_struct.html#a64a87cb42971133016844cb09487f509">cyPmBackupStruct::hviaEn</a></div><div class="ttdeci">uint8 hviaEn</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00306">cyPm.h:306</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a6d70686f3d34ca61b94650921c6f712a"><div class="ttname"><a href="structcy_pm_backup_struct.html#a6d70686f3d34ca61b94650921c6f712a">cyPmBackupStruct::ilo100kEnable</a></div><div class="ttdeci">uint8 ilo100kEnable</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00274">cyPm.h:274</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a7bd7b284dd487b8dc3014c6fda242464"><div class="ttname"><a href="structcy_pm_backup_struct.html#a7bd7b284dd487b8dc3014c6fda242464">cyPmBackupStruct::imoActFreq12Mhz</a></div><div class="ttdeci">uint8 imoActFreq12Mhz</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00311">cyPm.h:311</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a98bb83135934b3f3833bcdc861c0e249"><div class="ttname"><a href="structcy_pm_backup_struct.html#a98bb83135934b3f3833bcdc861c0e249">cyPmBackupStruct::wakeupCfg1</a></div><div class="ttdeci">uint8 wakeupCfg1</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00287">cyPm.h:287</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_a9a805f7b6715dbe8221571ddf4fd59c8"><div class="ttname"><a href="structcy_pm_backup_struct.html#a9a805f7b6715dbe8221571ddf4fd59c8">cyPmBackupStruct::iloPowerMode</a></div><div class="ttdeci">uint8 iloPowerMode</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00272">cyPm.h:272</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_ab0227c4d38afd10377d6d86a400a93c0"><div class="ttname"><a href="structcy_pm_backup_struct.html#ab0227c4d38afd10377d6d86a400a93c0">cyPmBackupStruct::lviaRst</a></div><div class="ttdeci">uint8 lviaRst</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00308">cyPm.h:308</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_ab483d7add8d17cb28370cb9dfbb3cfc2"><div class="ttname"><a href="structcy_pm_backup_struct.html#ab483d7add8d17cb28370cb9dfbb3cfc2">cyPmBackupStruct::lviaTrip</a></div><div class="ttdeci">uint8 lviaTrip</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00305">cyPm.h:305</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_add19a608fdac67ccfc3a30f86a5b9494"><div class="ttname"><a href="structcy_pm_backup_struct.html#add19a608fdac67ccfc3a30f86a5b9494">cyPmBackupStruct::wakeupTrim1</a></div><div class="ttdeci">uint8 wakeupTrim1</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00291">cyPm.h:291</a></div></div>
<div class="ttc" id="astructcy_pm_backup_struct_html_afd1d85610438be2187c5bad7f6fed889"><div class="ttname"><a href="structcy_pm_backup_struct.html#afd1d85610438be2187c5bad7f6fed889">cyPmBackupStruct::wakeupCfg0</a></div><div class="ttdeci">uint8 wakeupCfg0</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00286">cyPm.h:286</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html">cyPmClockBackupStruct</a></div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00248">cyPm.h:249</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a168a0685ef3f2609ff4b8820beae55ce"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a168a0685ef3f2609ff4b8820beae55ce">cyPmClockBackupStruct::clkDistDelay</a></div><div class="ttdeci">uint8 clkDistDelay</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00265">cyPm.h:265</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a235ef6b0ae52ce9b8153274a6195a926"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a235ef6b0ae52ce9b8153274a6195a926">cyPmClockBackupStruct::clkSyncDiv</a></div><div class="ttdeci">uint8 clkSyncDiv</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00261">cyPm.h:261</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a2bebbe8057174c7b065135ff0f92110e"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a2bebbe8057174c7b065135ff0f92110e">cyPmClockBackupStruct::clkBusDiv</a></div><div class="ttdeci">uint16 clkBusDiv</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00262">cyPm.h:262</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a384d4af256bea8ec690204d8a27c1995"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a384d4af256bea8ec690204d8a27c1995">cyPmClockBackupStruct::imo2x</a></div><div class="ttdeci">uint8 imo2x</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00260">cyPm.h:260</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a3c79e105ee3ede47a70df8de7025defa"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a3c79e105ee3ede47a70df8de7025defa">cyPmClockBackupStruct::enClkD</a></div><div class="ttdeci">uint8 enClkD</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00252">cyPm.h:252</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a3f903c77ac273fd04cbf5830f45ddd2b"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a3f903c77ac273fd04cbf5830f45ddd2b">cyPmClockBackupStruct::masterClkSrc</a></div><div class="ttdeci">uint8 masterClkSrc</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00253">cyPm.h:253</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a4ff9b28a544cc30813552c7e24d9d10b"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a4ff9b28a544cc30813552c7e24d9d10b">cyPmClockBackupStruct::imoFreq</a></div><div class="ttdeci">uint8 imoFreq</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00254">cyPm.h:254</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a5b844f04b01700789e29785471241143"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a5b844f04b01700789e29785471241143">cyPmClockBackupStruct::pllEnableState</a></div><div class="ttdeci">uint8 pllEnableState</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00263">cyPm.h:263</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a5bb384de660eea159233e610fbe386b4"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a5bb384de660eea159233e610fbe386b4">cyPmClockBackupStruct::imoEnable</a></div><div class="ttdeci">uint8 imoEnable</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00257">cyPm.h:257</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a78b7fff6a441bd05d0f54f129bc976c2"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a78b7fff6a441bd05d0f54f129bc976c2">cyPmClockBackupStruct::clkImoSrc</a></div><div class="ttdeci">uint8 clkImoSrc</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00259">cyPm.h:259</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_a7be7a3b6a12a837b8475be232ac51a48"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#a7be7a3b6a12a837b8475be232ac51a48">cyPmClockBackupStruct::enClkA</a></div><div class="ttdeci">uint8 enClkA</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00251">cyPm.h:251</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_aa55102f0369b5d7c860b80ba145719d7"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#aa55102f0369b5d7c860b80ba145719d7">cyPmClockBackupStruct::imoUsbClk</a></div><div class="ttdeci">uint8 imoUsbClk</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00255">cyPm.h:255</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_abd31b743e2a00c52544b8dd08686be3c"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#abd31b743e2a00c52544b8dd08686be3c">cyPmClockBackupStruct::imoClkSrc</a></div><div class="ttdeci">uint8 imoClkSrc</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00258">cyPm.h:258</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_abff42799246065e4e98c46398b6d8ff9"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#abff42799246065e4e98c46398b6d8ff9">cyPmClockBackupStruct::xmhzEnableState</a></div><div class="ttdeci">uint8 xmhzEnableState</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00264">cyPm.h:264</a></div></div>
<div class="ttc" id="astructcy_pm_clock_backup_struct_html_ad940d4c4ce6200707dec38e7b6b81a86"><div class="ttname"><a href="structcy_pm_clock_backup_struct.html#ad940d4c4ce6200707dec38e7b6b81a86">cyPmClockBackupStruct::flashWaitCycles</a></div><div class="ttdeci">uint8 flashWaitCycles</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cy_pm_8h_source.html#l00256">cyPm.h:256</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
