command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	5866606	File	/home/p4ultr4n/workplace/ReVeal/raw_code/mvp_init_0.c								
ANR	5866607	Function	mvp_init	1:0:0:1326							
ANR	5866608	FunctionDef	"mvp_init (CPUMIPSState * env , const mips_def_t * def)"		5866607	0					
ANR	5866609	CompoundStatement		3:0:65:1326	5866607	0					
ANR	5866610	ExpressionStatement	env -> mvp = qemu_mallocz ( sizeof ( CPUMIPSMVPContext ) )	5:4:72:122	5866607	0	True				
ANR	5866611	AssignmentExpression	env -> mvp = qemu_mallocz ( sizeof ( CPUMIPSMVPContext ) )		5866607	0		=			
ANR	5866612	PtrMemberAccess	env -> mvp		5866607	0					
ANR	5866613	Identifier	env		5866607	0					
ANR	5866614	Identifier	mvp		5866607	1					
ANR	5866615	CallExpression	qemu_mallocz ( sizeof ( CPUMIPSMVPContext ) )		5866607	1					
ANR	5866616	Callee	qemu_mallocz		5866607	0					
ANR	5866617	Identifier	qemu_mallocz		5866607	0					
ANR	5866618	ArgumentList	sizeof ( CPUMIPSMVPContext )		5866607	1					
ANR	5866619	Argument	sizeof ( CPUMIPSMVPContext )		5866607	0					
ANR	5866620	SizeofExpression	sizeof ( CPUMIPSMVPContext )		5866607	0					
ANR	5866621	Sizeof	sizeof		5866607	0					
ANR	5866622	SizeofOperand	CPUMIPSMVPContext		5866607	1					
ANR	5866623	ExpressionStatement	env -> mvp -> CP0_MVPConf0 = ( 1 << CP0MVPC0_M ) | ( 1 << CP0MVPC0_TLBS ) | ( 0 << CP0MVPC0_GS ) | ( 1 << CP0MVPC0_PCP ) | ( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )	17:4:386:821	5866607	1	True				
ANR	5866624	AssignmentExpression	env -> mvp -> CP0_MVPConf0 = ( 1 << CP0MVPC0_M ) | ( 1 << CP0MVPC0_TLBS ) | ( 0 << CP0MVPC0_GS ) | ( 1 << CP0MVPC0_PCP ) | ( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	0		=			
ANR	5866625	PtrMemberAccess	env -> mvp -> CP0_MVPConf0		5866607	0					
ANR	5866626	PtrMemberAccess	env -> mvp		5866607	0					
ANR	5866627	Identifier	env		5866607	0					
ANR	5866628	Identifier	mvp		5866607	1					
ANR	5866629	Identifier	CP0_MVPConf0		5866607	1					
ANR	5866630	InclusiveOrExpression	( 1 << CP0MVPC0_M ) | ( 1 << CP0MVPC0_TLBS ) | ( 0 << CP0MVPC0_GS ) | ( 1 << CP0MVPC0_PCP ) | ( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	1		|			
ANR	5866631	ShiftExpression	1 << CP0MVPC0_M		5866607	0		<<			
ANR	5866632	PrimaryExpression	1		5866607	0					
ANR	5866633	Identifier	CP0MVPC0_M		5866607	1					
ANR	5866634	InclusiveOrExpression	( 1 << CP0MVPC0_TLBS ) | ( 0 << CP0MVPC0_GS ) | ( 1 << CP0MVPC0_PCP ) | ( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	1		|			
ANR	5866635	ShiftExpression	1 << CP0MVPC0_TLBS		5866607	0		<<			
ANR	5866636	PrimaryExpression	1		5866607	0					
ANR	5866637	Identifier	CP0MVPC0_TLBS		5866607	1					
ANR	5866638	InclusiveOrExpression	( 0 << CP0MVPC0_GS ) | ( 1 << CP0MVPC0_PCP ) | ( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	1		|			
ANR	5866639	ShiftExpression	0 << CP0MVPC0_GS		5866607	0		<<			
ANR	5866640	PrimaryExpression	0		5866607	0					
ANR	5866641	Identifier	CP0MVPC0_GS		5866607	1					
ANR	5866642	InclusiveOrExpression	( 1 << CP0MVPC0_PCP ) | ( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	1		|			
ANR	5866643	ShiftExpression	1 << CP0MVPC0_PCP		5866607	0		<<			
ANR	5866644	PrimaryExpression	1		5866607	0					
ANR	5866645	Identifier	CP0MVPC0_PCP		5866607	1					
ANR	5866646	InclusiveOrExpression	( 1 << CP0MVPC0_TCA ) | ( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	1		|			
ANR	5866647	ShiftExpression	1 << CP0MVPC0_TCA		5866607	0		<<			
ANR	5866648	PrimaryExpression	1		5866607	0					
ANR	5866649	Identifier	CP0MVPC0_TCA		5866607	1					
ANR	5866650	InclusiveOrExpression	( 0x0 << CP0MVPC0_PVPE ) | ( 0x04 << CP0MVPC0_PTC )		5866607	1		|			
ANR	5866651	ShiftExpression	0x0 << CP0MVPC0_PVPE		5866607	0		<<			
ANR	5866652	PrimaryExpression	0x0		5866607	0					
ANR	5866653	Identifier	CP0MVPC0_PVPE		5866607	1					
ANR	5866654	ShiftExpression	0x04 << CP0MVPC0_PTC		5866607	1		<<			
ANR	5866655	PrimaryExpression	0x04		5866607	0					
ANR	5866656	Identifier	CP0MVPC0_PTC		5866607	1					
ANR	5866657	IfStatement	if ( ! env -> user_mode_only )		5866607	2					
ANR	5866658	Condition	! env -> user_mode_only	33:8:871:890	5866607	0	True				
ANR	5866659	UnaryOperationExpression	! env -> user_mode_only		5866607	0					
ANR	5866660	UnaryOperator	!		5866607	0					
ANR	5866661	PtrMemberAccess	env -> user_mode_only		5866607	1					
ANR	5866662	Identifier	env		5866607	0					
ANR	5866663	Identifier	user_mode_only		5866607	1					
ANR	5866664	ExpressionStatement	env -> mvp -> CP0_MVPConf0 |= ( env -> tlb -> nb_tlb << CP0MVPC0_PTLBE )	35:8:902:964	5866607	1	True				
ANR	5866665	AssignmentExpression	env -> mvp -> CP0_MVPConf0 |= ( env -> tlb -> nb_tlb << CP0MVPC0_PTLBE )		5866607	0		|=			
ANR	5866666	PtrMemberAccess	env -> mvp -> CP0_MVPConf0		5866607	0					
ANR	5866667	PtrMemberAccess	env -> mvp		5866607	0					
ANR	5866668	Identifier	env		5866607	0					
ANR	5866669	Identifier	mvp		5866607	1					
ANR	5866670	Identifier	CP0_MVPConf0		5866607	1					
ANR	5866671	ShiftExpression	env -> tlb -> nb_tlb << CP0MVPC0_PTLBE		5866607	1		<<			
ANR	5866672	PtrMemberAccess	env -> tlb -> nb_tlb		5866607	0					
ANR	5866673	PtrMemberAccess	env -> tlb		5866607	0					
ANR	5866674	Identifier	env		5866607	0					
ANR	5866675	Identifier	tlb		5866607	1					
ANR	5866676	Identifier	nb_tlb		5866607	1					
ANR	5866677	Identifier	CP0MVPC0_PTLBE		5866607	1					
ANR	5866678	ExpressionStatement	env -> mvp -> CP0_MVPConf1 = ( 1 << CP0MVPC1_CIM ) | ( 1 << CP0MVPC1_CIF ) | ( 0x0 << CP0MVPC1_PCX ) | ( 0x0 << CP0MVPC1_PCP2 ) | ( 0x1 << CP0MVPC1_PCP1 )	43:4:1123:1323	5866607	3	True				
ANR	5866679	AssignmentExpression	env -> mvp -> CP0_MVPConf1 = ( 1 << CP0MVPC1_CIM ) | ( 1 << CP0MVPC1_CIF ) | ( 0x0 << CP0MVPC1_PCX ) | ( 0x0 << CP0MVPC1_PCP2 ) | ( 0x1 << CP0MVPC1_PCP1 )		5866607	0		=			
ANR	5866680	PtrMemberAccess	env -> mvp -> CP0_MVPConf1		5866607	0					
ANR	5866681	PtrMemberAccess	env -> mvp		5866607	0					
ANR	5866682	Identifier	env		5866607	0					
ANR	5866683	Identifier	mvp		5866607	1					
ANR	5866684	Identifier	CP0_MVPConf1		5866607	1					
ANR	5866685	InclusiveOrExpression	( 1 << CP0MVPC1_CIM ) | ( 1 << CP0MVPC1_CIF ) | ( 0x0 << CP0MVPC1_PCX ) | ( 0x0 << CP0MVPC1_PCP2 ) | ( 0x1 << CP0MVPC1_PCP1 )		5866607	1		|			
ANR	5866686	ShiftExpression	1 << CP0MVPC1_CIM		5866607	0		<<			
ANR	5866687	PrimaryExpression	1		5866607	0					
ANR	5866688	Identifier	CP0MVPC1_CIM		5866607	1					
ANR	5866689	InclusiveOrExpression	( 1 << CP0MVPC1_CIF ) | ( 0x0 << CP0MVPC1_PCX ) | ( 0x0 << CP0MVPC1_PCP2 ) | ( 0x1 << CP0MVPC1_PCP1 )		5866607	1		|			
ANR	5866690	ShiftExpression	1 << CP0MVPC1_CIF		5866607	0		<<			
ANR	5866691	PrimaryExpression	1		5866607	0					
ANR	5866692	Identifier	CP0MVPC1_CIF		5866607	1					
ANR	5866693	InclusiveOrExpression	( 0x0 << CP0MVPC1_PCX ) | ( 0x0 << CP0MVPC1_PCP2 ) | ( 0x1 << CP0MVPC1_PCP1 )		5866607	1		|			
ANR	5866694	ShiftExpression	0x0 << CP0MVPC1_PCX		5866607	0		<<			
ANR	5866695	PrimaryExpression	0x0		5866607	0					
ANR	5866696	Identifier	CP0MVPC1_PCX		5866607	1					
ANR	5866697	InclusiveOrExpression	( 0x0 << CP0MVPC1_PCP2 ) | ( 0x1 << CP0MVPC1_PCP1 )		5866607	1		|			
ANR	5866698	ShiftExpression	0x0 << CP0MVPC1_PCP2		5866607	0		<<			
ANR	5866699	PrimaryExpression	0x0		5866607	0					
ANR	5866700	Identifier	CP0MVPC1_PCP2		5866607	1					
ANR	5866701	ShiftExpression	0x1 << CP0MVPC1_PCP1		5866607	1		<<			
ANR	5866702	PrimaryExpression	0x1		5866607	0					
ANR	5866703	Identifier	CP0MVPC1_PCP1		5866607	1					
ANR	5866704	ReturnType	static void		5866607	1					
ANR	5866705	Identifier	mvp_init		5866607	2					
ANR	5866706	ParameterList	"CPUMIPSState * env , const mips_def_t * def"		5866607	3					
ANR	5866707	Parameter	CPUMIPSState * env	1:22:22:38	5866607	0	True				
ANR	5866708	ParameterType	CPUMIPSState *		5866607	0					
ANR	5866709	Identifier	env		5866607	1					
ANR	5866710	Parameter	const mips_def_t * def	1:41:41:61	5866607	1	True				
ANR	5866711	ParameterType	const mips_def_t *		5866607	0					
ANR	5866712	Identifier	def		5866607	1					
ANR	5866713	CFGEntryNode	ENTRY		5866607		True				
ANR	5866714	CFGExitNode	EXIT		5866607		True				
ANR	5866715	Symbol	CP0MVPC1_PCP1		5866607						
ANR	5866716	Symbol	* * env		5866607						
ANR	5866717	Symbol	CP0MVPC0_PCP		5866607						
ANR	5866718	Symbol	CP0MVPC1_PCX		5866607						
ANR	5866719	Symbol	CP0MVPC1_PCP2		5866607						
ANR	5866720	Symbol	def		5866607						
ANR	5866721	Symbol	CP0MVPC0_M		5866607						
ANR	5866722	Symbol	CP0MVPC0_PVPE		5866607						
ANR	5866723	Symbol	CP0MVPC0_TCA		5866607						
ANR	5866724	Symbol	env -> mvp -> CP0_MVPConf1		5866607						
ANR	5866725	Symbol	env -> mvp -> CP0_MVPConf0		5866607						
ANR	5866726	Symbol	CP0MVPC0_TLBS		5866607						
ANR	5866727	Symbol	CP0MVPC0_GS		5866607						
ANR	5866728	Symbol	env -> user_mode_only		5866607						
ANR	5866729	Symbol	CP0MVPC0_PTC		5866607						
ANR	5866730	Symbol	CP0MVPC1_CIM		5866607						
ANR	5866731	Symbol	* env		5866607						
ANR	5866732	Symbol	env -> tlb -> nb_tlb		5866607						
ANR	5866733	Symbol	CP0MVPC1_CIF		5866607						
ANR	5866734	Symbol	env		5866607						
ANR	5866735	Symbol	* env -> mvp		5866607						
ANR	5866736	Symbol	* env -> tlb		5866607						
ANR	5866737	Symbol	CP0MVPC0_PTLBE		5866607						
ANR	5866738	Symbol	env -> tlb		5866607						
ANR	5866739	Symbol	env -> mvp		5866607						
ANR	5866740	Symbol	qemu_mallocz		5866607						
