# ğŸ–¥ï¸ VSD RISC-V SoC Tapeout Program 
<div align="center">
  
Hello there, Vijay Bala here! Welcome to my journey through the RISC-V SoC Tapeout Program.
In this repository, I share my weekly progress, documenting the tasks, challenges, and milestones I encounter along the way.
</div>

## <img src="https://raw.githubusercontent.com/riscv/riscv-gnu-toolchain/master/logo/riscv-logo.png" alt="week" width="20" height="20"> Week 0 â€” Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](Week0/Task0/README.md) | ğŸ› ï¸ [Tools Installation](Week0/Task0/README.md) â€” Installed **Iverilog**, **Yosys**, and **gtkWave** | âœ… Done |
