{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.595463",
   "Default View_TopLeft":"1679,92",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 10 -x 3240 -y 680 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 10 -x 3240 -y 520 -defaultsOSRD
preplace port diff_clock_rtl_1 -pg 1 -lvl 0 -x -10 -y 240 -defaultsOSRD
preplace port ddr4_rtl_0 -pg 1 -lvl 10 -x 3240 -y 220 -defaultsOSRD
preplace port port-id_sys_rst_0 -pg 1 -lvl 0 -x -10 -y 300 -defaultsOSRD
preplace port port-id_clk_100MHz -pg 1 -lvl 0 -x -10 -y 470 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 830 -y 510 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 3 -x 830 -y 230 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 5 -x 1610 -y 610 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 1970 -y 530 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 7 -x 2300 -y 830 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1970 -y 370 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2300 -y 370 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 6 -x 1970 -y 740 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 160 -y 300 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 4 -x 1240 -y 460 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 5 -x 1610 -y 330 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 5 -x 1610 -y 230 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 5 -x 1610 -y 770 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 6 -x 1970 -y 980 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace inst rocket_wrapper_0 -pg 1 -lvl 4 -x 1240 -y 580 -defaultsOSRD
preplace inst interrupt_convert_0 -pg 1 -lvl 4 -x 1240 -y 850 -defaultsOSRD
preplace inst axi_dwidth_converter_0 -pg 1 -lvl 9 -x 3030 -y 600 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 9 -x 3030 -y 330 -defaultsOSRD
preplace inst axi_dwidth_converter_1 -pg 1 -lvl 8 -x 2640 -y 760 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 7 -x 2300 -y 980 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 4 -x 1240 -y 120 -defaultsOSRD
preplace inst util_vector_logic_10 -pg 1 -lvl 3 -x 830 -y 80 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 4 -x 1240 -y 280 -defaultsOSRD
preplace inst axi_protocol_convert_1 -pg 1 -lvl 9 -x 3030 -y 450 -defaultsOSRD
preplace inst util_vector_logic_11 -pg 1 -lvl 8 -x 2640 -y 470 -defaultsOSRD
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 3 5 1080 920 NJ 920 NJ 920 NJ 920 2450
preplace netloc axi_uartlite_0_interrupt 1 3 4 1070 670 1450J 530 1770J 640 2120
preplace netloc clk_100MHz_1 1 0 3 NJ 470 NJ 470 620J
preplace netloc clk_wiz_0_clk_out1 1 3 6 1040 660 1460 690 1790 660 2120 670 2460 670 2850
preplace netloc clk_wiz_0_locked 1 1 8 320 350 N 350 1060 350 1440 700 1810 650 2130 470 2470 330 N
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 3 1 1050 140n
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 2 2 650 340 1000
preplace netloc interrupt_convert_0_bus_out 1 3 2 1080 680 1400
preplace netloc sys_rst_0_1 1 0 1 N 300
preplace netloc util_vector_logic_0_Res 1 1 2 310 260 N
preplace netloc util_vector_logic_10_Res 1 3 1 1060 80n
preplace netloc util_vector_logic_11_Res 1 8 1 N 470
preplace netloc util_vector_logic_1_Res 1 4 1 1420 460n
preplace netloc util_vector_logic_2_Res 1 5 1 1800 330n
preplace netloc util_vector_logic_3_Res 1 5 1 1810 230n
preplace netloc util_vector_logic_4_Res 1 5 1 1820 760n
preplace netloc util_vector_logic_5_Res 1 6 1 2120 860n
preplace netloc util_vector_logic_6_Res 1 2 1 630 180n
preplace netloc util_vector_logic_7_Res 1 8 2 2860 260 3190
preplace netloc util_vector_logic_8_Res 1 7 1 2480 780n
preplace netloc util_vector_logic_9_Res 1 3 2 1080 340 1400
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 N 370
preplace netloc axi_clock_converter_0_M_AXI 1 2 3 660 10 NJ 10 1430
preplace netloc axi_crossbar_0_M00_AXI 1 5 1 1760 350n
preplace netloc axi_crossbar_0_M01_AXI 1 5 4 1780 450 NJ 450 2450J 410 2830J
preplace netloc axi_crossbar_0_M02_AXI 1 5 1 1760 630n
preplace netloc axi_dwidth_converter_0_M_AXI 1 5 5 1820 630 NJ 630 NJ 630 2870J 680 3190
preplace netloc axi_dwidth_converter_1_M_AXI 1 6 3 2150 650 NJ 650 2800
preplace netloc axi_protocol_convert_0_M_AXI 1 6 2 N 740 NJ
preplace netloc axi_protocol_convert_1_M_AXI 1 8 2 2870 270 3200
preplace netloc axi_quad_spi_0_SPI_0 1 7 3 2470 680 2810 690 3210
preplace netloc axi_uartlite_0_UART 1 6 4 2140J 660 NJ 660 2820 700 3200
preplace netloc ddr4_0_C0_DDR4 1 3 7 1000J 220 1430J 170 NJ 170 NJ 170 NJ 170 N 170 3190
preplace netloc diff_clock_rtl_1_1 1 0 3 NJ 240 N 240 620
preplace netloc rocket_wrapper_0_mem_axi4_0 1 3 2 1080 20 1410
preplace netloc rocket_wrapper_0_mmio_axi4_0 1 4 1 N 590
levelinfo -pg 1 -10 160 470 830 1240 1610 1970 2300 2640 3030 3240
pagesize -pg 1 -db -bbox -sgen -180 0 3370 1040
"
}
{
   "da_axi4_cnt":"23",
   "da_axi4_s2mm_cnt":"3",
   "da_board_cnt":"32",
   "da_bram_cntlr_cnt":"7",
   "da_clkrst_cnt":"6"
}
