{"top":"global.TestClockMultiArg",
"namespaces":{
  "global":{
    "modules":{
      "TestClockMultiArg":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["CLK2",["Named","coreir.clkIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "TestClockMultiArg_comb_inst0":{
            "modref":"global.TestClockMultiArg_comb"
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","TestClockMultiArg_comb_inst0.CLK"],
          ["self.CLK2","TestClockMultiArg_comb_inst0.CLK2"],
          ["reg_P_inst0.in","TestClockMultiArg_comb_inst0.O0"],
          ["self.O","TestClockMultiArg_comb_inst0.O1"],
          ["reg_P_inst0.out","TestClockMultiArg_comb_inst0.self_x_O"],
          ["self.CLK","reg_P_inst0.clk"]
        ]
      },
      "TestClockMultiArg_comb":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["CLK2",["Named","coreir.clkIn"]],
          ["self_x_O",["Array",1,"BitIn"]],
          ["O0",["Array",1,"Bit"]],
          ["O1","Bit"]
        ]],
        "connections":[
          ["self.self_x_O","self.O0"],
          ["self.self_x_O.0","self.O1"]
        ]
      }
    }
  }
}
}
