// Seed: 4113137932
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  output id_6;
  inout id_5;
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  always @(posedge id_8 or posedge id_7) begin
    for (id_4 = id_8; id_4 - id_4; id_4 = id_7) id_6['b0] <= {id_4{""}};
  end
endmodule
