;redcode
;assert 1
	SPL 0, 90
	SPL 0, #502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @181, @106
	MOV -4, <-100
	SUB @1, @2
	CMP -7, <-420
	CMP 281, 920
	CMP -7, <-420
	SLT 28, @92
	SUB #0, @109
	SPL 22, <-14
	JMZ -1, @-720
	SUB @127, 100
	SUB 41, <0
	SUB 412, 0
	SPL -1, @-20
	MOV -1, <-720
	SUB @-121, 106
	SUB @121, 109
	SLT 28, @92
	ADD 210, 60
	ADD 210, 60
	SUB @-121, 106
	SPL <121, 106
	ADD 210, 60
	ADD 210, 30
	MOV -1, <-20
	SUB @-121, 106
	SPL -870, 90
	SUB -7, <-420
	SUB @0, @2
	JMP 710, 600
	JMP 0, #-0
	SPL 0, 9
	SUB -7, <-420
	SPL 41, @0
	CMP <0, @2
	SUB @121, 106
	SUB #0, @109
	SUB @0, @2
	SPL 0, 90
	SUB @181, @106
	SUB @181, @106
	ADD #18, <1
	SUB @181, @106
	CMP -7, <-420
	SPL 0, 90
	SPL 0, 90
	ADD -1, <-20
	JMP -17, @-20
	JMN <-3, 0
	SUB @-3, 0
	ADD 3, 320
	ADD 3, 320
	SPL 0, <332
	SPL 0, #502
	SUB @1, 2
	SUB @-3, 0
	SUB @-3, 0
	SUB 12, @10
	ADD -10, 9
	SUB 100, 600
	SUB 3, 320
	SUB 0, -0
	SUB 3, 320
	SUB @127, @106
	SLT 121, 22
	ADD <-30, 9
	ADD <-30, 9
	SUB -10, 9
	ADD <-30, 9
	SUB -10, 9
	ADD <-30, 9
	CMP -7, <-420
	SPL 0, #502
	ADD <-30, 9
	ADD <-30, 9
	CMP -7, <-420
	CMP 0, -0
	ADD 210, 30
	SPL <-223, 106
	JMZ -1, @-20
	ADD 210, 30
	SPL <100, 90
	SUB @0, @2
	JMZ -1, @-20
	JMP @12, #200
	SPL 0, #502
	SPL 0, #502
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	MOV -7, <-20
