<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_Multiplexer_0_1_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Multiplexer_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Meanpool_Connection_0_0_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Meanpool_Connection_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Control_0_0_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Control_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Conv_Connection_0_3_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Conv_Connection_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAM_4M_0_0_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_RAM_4M_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Maxpool_connection_0_0_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Maxpool_connection_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_RAM_filter_0_0_synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_RAM_filter_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_Multiplexer_0_1_synth_1"/>
		<Parent Id="design_1_Meanpool_Connection_0_0_synth_1"/>
		<Parent Id="design_1_Control_0_0_synth_1"/>
		<Parent Id="design_1_Conv_Connection_0_3_synth_1"/>
		<Parent Id="design_1_RAM_4M_0_0_synth_1"/>
		<Parent Id="design_1_Maxpool_connection_0_0_synth_1"/>
		<Parent Id="design_1_RAM_filter_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

