-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxDemodulator/rx_demod_optimized_src_get_cp.vhd
-- Created: 2024-10-03 16:24:08
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: rx_demod_optimized_src_get_cp
-- Source Path: HDLRxDemodulator/rx_demodulator_full/get_cp
-- Hierarchy Level: 1
-- Model version: 1.66
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.rx_demod_optimized_src_rx_demodulator_full_pac.ALL;

ENTITY rx_demod_optimized_src_get_cp IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        valid_header                      :   IN    std_logic;
        valid_payload                     :   IN    std_logic;
        cp_payload                        :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        ofdm_cp_len                       :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
        );
END rx_demod_optimized_src_get_cp;


ARCHITECTURE rtl OF rx_demod_optimized_src_get_cp IS

  -- Signals
  SIGNAL delayMatch_reg                   : std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]
  SIGNAL valid_header_1                   : std_logic;
  SIGNAL control                          : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Constant_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant1_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL cp_payload_unsigned              : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL delayMatch1_reg                  : vector_of_unsigned8(0 TO 1);  -- ufix8 [2]
  SIGNAL Data_Type_Conversion_out1        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Multiport_Switch_out1            : unsigned(7 DOWNTO 0);  -- uint8

BEGIN
  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        delayMatch_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        delayMatch_reg(0) <= valid_header;
        delayMatch_reg(1) <= delayMatch_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  valid_header_1 <= delayMatch_reg(1);

  control <= unsigned'(valid_payload & valid_header_1);

  Constant_out1 <= to_unsigned(16#40#, 8);

  Constant1_out1 <= to_unsigned(16#40#, 8);

  cp_payload_unsigned <= unsigned(cp_payload);

  delayMatch1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        delayMatch1_reg <= (OTHERS => to_unsigned(16#00#, 8));
      ELSIF enb_1_2_0 = '1' THEN
        delayMatch1_reg(0) <= cp_payload_unsigned;
        delayMatch1_reg(1) <= delayMatch1_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch1_process;

  Data_Type_Conversion_out1 <= delayMatch1_reg(1);

  
  Multiport_Switch_out1 <= Constant_out1 WHEN control = to_unsigned(16#0#, 2) ELSE
      Constant1_out1 WHEN control = to_unsigned(16#1#, 2) ELSE
      Data_Type_Conversion_out1;

  ofdm_cp_len <= std_logic_vector(Multiport_Switch_out1);

END rtl;

