<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/hygon.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - hygon.c<span style="font-size: 80%;"> (source / <a href="hygon.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">145</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0+</a>
<a name="2"><span class="lineNum">       2 </span>            : /*</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Hygon Processor Support for Linux</a>
<a name="4"><span class="lineNum">       4 </span>            :  *</a>
<a name="5"><span class="lineNum">       5 </span>            :  * Copyright (C) 2018 Chengdu Haiguang IC Design Co., Ltd.</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  * Author: Pu Wen &lt;puwen@hygon.cn&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            :  */</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/io.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : </a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;asm/cpu.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;asm/smp.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;asm/numa.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;asm/cacheinfo.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;asm/spec-ctrl.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;asm/delay.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : #include &quot;cpu.h&quot;</a>
<a name="19"><span class="lineNum">      19 </span>            : </a>
<a name="20"><span class="lineNum">      20 </span>            : #define APICID_SOCKET_ID_BIT 6</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : /*</a>
<a name="23"><span class="lineNum">      23 </span>            :  * nodes_per_socket: Stores the number of nodes per socket.</a>
<a name="24"><span class="lineNum">      24 </span>            :  * Refer to CPUID Fn8000_001E_ECX Node Identifiers[10:8]</a>
<a name="25"><span class="lineNum">      25 </span>            :  */</a>
<a name="26"><span class="lineNum">      26 </span>            : static u32 nodes_per_socket = 1;</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : #ifdef CONFIG_NUMA</a>
<a name="29"><span class="lineNum">      29 </span>            : /*</a>
<a name="30"><span class="lineNum">      30 </span>            :  * To workaround broken NUMA config.  Read the comment in</a>
<a name="31"><span class="lineNum">      31 </span>            :  * srat_detect_node().</a>
<a name="32"><span class="lineNum">      32 </span>            :  */</a>
<a name="33"><span class="lineNum">      33 </span><span class="lineNoCov">          0 : static int nearby_node(int apicid)</span></a>
<a name="34"><span class="lineNum">      34 </span>            : {</a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 :         int i, node;</span></a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span><span class="lineNoCov">          0 :         for (i = apicid - 1; i &gt;= 0; i--) {</span></a>
<a name="38"><span class="lineNum">      38 </span><span class="lineNoCov">          0 :                 node = __apicid_to_node[i];</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :                 if (node != NUMA_NO_NODE &amp;&amp; node_online(node))</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :                         return node;</span></a>
<a name="41"><span class="lineNum">      41 </span>            :         }</a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :         for (i = apicid + 1; i &lt; MAX_LOCAL_APIC; i++) {</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :                 node = __apicid_to_node[i];</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :                 if (node != NUMA_NO_NODE &amp;&amp; node_online(node))</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :                         return node;</span></a>
<a name="46"><span class="lineNum">      46 </span>            :         }</a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :         return first_node(node_online_map); /* Shouldn't happen */</span></a>
<a name="48"><span class="lineNum">      48 </span>            : }</a>
<a name="49"><span class="lineNum">      49 </span>            : #endif</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 : static void hygon_get_topology_early(struct cpuinfo_x86 *c)</span></a>
<a name="52"><span class="lineNum">      52 </span>            : {</a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_TOPOEXT))</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 smp_num_siblings = ((cpuid_ebx(0x8000001e) &gt;&gt; 8) &amp; 0xff) + 1;</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineNoCov">          0 : }</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : /*</a>
<a name="58"><span class="lineNum">      58 </span>            :  * Fixup core topology information for</a>
<a name="59"><span class="lineNum">      59 </span>            :  * (1) Hygon multi-node processors</a>
<a name="60"><span class="lineNum">      60 </span>            :  *     Assumption: Number of cores in each internal node is the same.</a>
<a name="61"><span class="lineNum">      61 </span>            :  * (2) Hygon processors supporting compute units</a>
<a name="62"><span class="lineNum">      62 </span>            :  */</a>
<a name="63"><span class="lineNum">      63 </span><span class="lineNoCov">          0 : static void hygon_get_topology(struct cpuinfo_x86 *c)</span></a>
<a name="64"><span class="lineNum">      64 </span>            : {</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         int cpu = smp_processor_id();</span></a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            :         /* get information required for multi-node processors */</a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_TOPOEXT)) {</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 int err;</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 u32 eax, ebx, ecx, edx;</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineNoCov">          0 :                 cpuid(0x8000001e, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span><span class="lineNoCov">          0 :                 c-&gt;cpu_die_id  = ecx &amp; 0xff;</span></a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 c-&gt;cpu_core_id = ebx &amp; 0xff;</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :                 if (smp_num_siblings &gt; 1)</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :                         c-&gt;x86_max_cores /= smp_num_siblings;</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            :                 /*</a>
<a name="82"><span class="lineNum">      82 </span>            :                  * In case leaf B is available, use it to derive</a>
<a name="83"><span class="lineNum">      83 </span>            :                  * topology information.</a>
<a name="84"><span class="lineNum">      84 </span>            :                  */</a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :                 err = detect_extended_topology(c);</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 if (!err)</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :                         c-&gt;x86_coreid_bits = get_count_order(c-&gt;x86_max_cores);</span></a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            :                 /* Socket ID is ApicId[6] for these processors. */</a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 c-&gt;phys_proc_id = c-&gt;apicid &gt;&gt; APICID_SOCKET_ID_BIT;</span></a>
<a name="91"><span class="lineNum">      91 </span>            : </a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 cacheinfo_hygon_init_llc_id(c, cpu);</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :         } else if (cpu_has(c, X86_FEATURE_NODEID_MSR)) {</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :                 u64 value;</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_FAM10H_NODE_ID, value);</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 c-&gt;cpu_die_id = value &amp; 7;</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 per_cpu(cpu_llc_id, cpu) = c-&gt;cpu_die_id;</span></a>
<a name="100"><span class="lineNum">     100 </span>            :         } else</a>
<a name="101"><span class="lineNum">     101 </span>            :                 return;</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :         if (nodes_per_socket &gt; 1)</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_AMD_DCM);</span></a>
<a name="105"><span class="lineNum">     105 </span>            : }</a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : /*</a>
<a name="108"><span class="lineNum">     108 </span>            :  * On Hygon setup the lower bits of the APIC id distinguish the cores.</a>
<a name="109"><span class="lineNum">     109 </span>            :  * Assumes number of cores is a power of two.</a>
<a name="110"><span class="lineNum">     110 </span>            :  */</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 : static void hygon_detect_cmp(struct cpuinfo_x86 *c)</span></a>
<a name="112"><span class="lineNum">     112 </span>            : {</a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         unsigned int bits;</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         int cpu = smp_processor_id();</span></a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :         bits = c-&gt;x86_coreid_bits;</span></a>
<a name="117"><span class="lineNum">     117 </span>            :         /* Low order bits define the core id (index of core in socket) */</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :         c-&gt;cpu_core_id = c-&gt;initial_apicid &amp; ((1 &lt;&lt; bits)-1);</span></a>
<a name="119"><span class="lineNum">     119 </span>            :         /* Convert the initial APIC ID into the socket ID */</a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :         c-&gt;phys_proc_id = c-&gt;initial_apicid &gt;&gt; bits;</span></a>
<a name="121"><span class="lineNum">     121 </span>            :         /* use socket ID also for last level cache */</a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :         per_cpu(cpu_llc_id, cpu) = c-&gt;cpu_die_id = c-&gt;phys_proc_id;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 : }</span></a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 : static void srat_detect_node(struct cpuinfo_x86 *c)</span></a>
<a name="126"><span class="lineNum">     126 </span>            : {</a>
<a name="127"><span class="lineNum">     127 </span>            : #ifdef CONFIG_NUMA</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :         int cpu = smp_processor_id();</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         int node;</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         unsigned int apicid = c-&gt;apicid;</span></a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :         node = numa_cpu_node(cpu);</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineNoCov">          0 :         if (node == NUMA_NO_NODE)</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 node = per_cpu(cpu_llc_id, cpu);</span></a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :         /*</a>
<a name="137"><span class="lineNum">     137 </span>            :          * On multi-fabric platform (e.g. Numascale NumaChip) a</a>
<a name="138"><span class="lineNum">     138 </span>            :          * platform-specific handler needs to be called to fixup some</a>
<a name="139"><span class="lineNum">     139 </span>            :          * IDs of the CPU.</a>
<a name="140"><span class="lineNum">     140 </span>            :          */</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         if (x86_cpuinit.fixup_cpu_id)</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :                 x86_cpuinit.fixup_cpu_id(c, node);</span></a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :         if (!node_online(node)) {</span></a>
<a name="145"><span class="lineNum">     145 </span>            :                 /*</a>
<a name="146"><span class="lineNum">     146 </span>            :                  * Two possibilities here:</a>
<a name="147"><span class="lineNum">     147 </span>            :                  *</a>
<a name="148"><span class="lineNum">     148 </span>            :                  * - The CPU is missing memory and no node was created.  In</a>
<a name="149"><span class="lineNum">     149 </span>            :                  *   that case try picking one from a nearby CPU.</a>
<a name="150"><span class="lineNum">     150 </span>            :                  *</a>
<a name="151"><span class="lineNum">     151 </span>            :                  * - The APIC IDs differ from the HyperTransport node IDs.</a>
<a name="152"><span class="lineNum">     152 </span>            :                  *   Assume they are all increased by a constant offset, but</a>
<a name="153"><span class="lineNum">     153 </span>            :                  *   in the same order as the HT nodeids.  If that doesn't</a>
<a name="154"><span class="lineNum">     154 </span>            :                  *   result in a usable node fall back to the path for the</a>
<a name="155"><span class="lineNum">     155 </span>            :                  *   previous case.</a>
<a name="156"><span class="lineNum">     156 </span>            :                  *</a>
<a name="157"><span class="lineNum">     157 </span>            :                  * This workaround operates directly on the mapping between</a>
<a name="158"><span class="lineNum">     158 </span>            :                  * APIC ID and NUMA node, assuming certain relationship</a>
<a name="159"><span class="lineNum">     159 </span>            :                  * between APIC ID, HT node ID and NUMA topology.  As going</a>
<a name="160"><span class="lineNum">     160 </span>            :                  * through CPU mapping may alter the outcome, directly</a>
<a name="161"><span class="lineNum">     161 </span>            :                  * access __apicid_to_node[].</a>
<a name="162"><span class="lineNum">     162 </span>            :                  */</a>
<a name="163"><span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 int ht_nodeid = c-&gt;initial_apicid;</span></a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 if (__apicid_to_node[ht_nodeid] != NUMA_NO_NODE)</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :                         node = __apicid_to_node[ht_nodeid];</span></a>
<a name="167"><span class="lineNum">     167 </span>            :                 /* Pick a nearby node */</a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :                 if (!node_online(node))</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :                         node = nearby_node(apicid);</span></a>
<a name="170"><span class="lineNum">     170 </span>            :         }</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :         numa_set_node(cpu, node);</span></a>
<a name="172"><span class="lineNum">     172 </span>            : #endif</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 : }</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 : static void early_init_hygon_mc(struct cpuinfo_x86 *c)</span></a>
<a name="176"><span class="lineNum">     176 </span>            : {</a>
<a name="177"><span class="lineNum">     177 </span>            : #ifdef CONFIG_SMP</a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :         unsigned int bits, ecx;</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            :         /* Multi core CPU? */</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         if (c-&gt;extended_cpuid_level &lt; 0x80000008)</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                 return;</a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         ecx = cpuid_ecx(0x80000008);</span></a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span><span class="lineNoCov">          0 :         c-&gt;x86_max_cores = (ecx &amp; 0xff) + 1;</span></a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :         /* CPU telling us the core id bits shift? */</a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :         bits = (ecx &gt;&gt; 12) &amp; 0xF;</span></a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            :         /* Otherwise recompute */</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 :         if (bits == 0) {</span></a>
<a name="193"><span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 while ((1 &lt;&lt; bits) &lt; c-&gt;x86_max_cores)</span></a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :                         bits++;</span></a>
<a name="195"><span class="lineNum">     195 </span>            :         }</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         c-&gt;x86_coreid_bits = bits;</span></a>
<a name="198"><span class="lineNum">     198 </span>            : #endif</a>
<a name="199"><span class="lineNum">     199 </span>            : }</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 : static void bsp_init_hygon(struct cpuinfo_x86 *c)</span></a>
<a name="202"><span class="lineNum">     202 </span>            : {</a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_CONSTANT_TSC)) {</span></a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 u64 val;</span></a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_K7_HWCR, val);</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :                 if (!(val &amp; BIT(24)))</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :                         pr_warn(FW_BUG &quot;TSC doesn't count with P0 frequency!\n&quot;);</span></a>
<a name="209"><span class="lineNum">     209 </span>            :         }</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_MWAITX))</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 use_mwaitx_delay();</span></a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         if (boot_cpu_has(X86_FEATURE_TOPOEXT)) {</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 u32 ecx;</span></a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 ecx = cpuid_ecx(0x8000001e);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 nodes_per_socket = ((ecx &gt;&gt; 8) &amp; 7) + 1;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :         } else if (boot_cpu_has(X86_FEATURE_NODEID_MSR)) {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 u64 value;</span></a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 rdmsrl(MSR_FAM10H_NODE_ID, value);</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 nodes_per_socket = ((value &gt;&gt; 3) &amp; 7) + 1;</span></a>
<a name="224"><span class="lineNum">     224 </span>            :         }</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_AMD_SSBD) &amp;&amp;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :             !boot_cpu_has(X86_FEATURE_VIRT_SSBD)) {</span></a>
<a name="228"><span class="lineNum">     228 </span>            :                 /*</a>
<a name="229"><span class="lineNum">     229 </span>            :                  * Try to cache the base value so further operations can</a>
<a name="230"><span class="lineNum">     230 </span>            :                  * avoid RMW. If that faults, do not enable SSBD.</a>
<a name="231"><span class="lineNum">     231 </span>            :                  */</a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 if (!rdmsrl_safe(MSR_AMD64_LS_CFG, &amp;x86_amd_ls_cfg_base)) {</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                         setup_force_cpu_cap(X86_FEATURE_LS_CFG_SSBD);</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                         setup_force_cpu_cap(X86_FEATURE_SSBD);</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                         x86_amd_ls_cfg_ssbd_mask = 1ULL &lt;&lt; 10;</span></a>
<a name="236"><span class="lineNum">     236 </span>            :                 }</a>
<a name="237"><span class="lineNum">     237 </span>            :         }</a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 : }</span></a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 : static void early_init_hygon(struct cpuinfo_x86 *c)</span></a>
<a name="241"><span class="lineNum">     241 </span>            : {</a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :         u32 dummy;</span></a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         early_init_hygon_mc(c);</span></a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_K8);</span></a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :         rdmsr_safe(MSR_AMD64_PATCH_LEVEL, &amp;c-&gt;microcode, &amp;dummy);</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            :         /*</a>
<a name="251"><span class="lineNum">     251 </span>            :          * c-&gt;x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate</a>
<a name="252"><span class="lineNum">     252 </span>            :          * with P/T states and does not stop in deep C-states</a>
<a name="253"><span class="lineNum">     253 </span>            :          */</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_power &amp; (1 &lt;&lt; 8)) {</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="256"><span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);</span></a>
<a name="257"><span class="lineNum">     257 </span>            :         }</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :         /* Bit 12 of 8000_0007 edx is accumulated power mechanism. */</a>
<a name="260"><span class="lineNum">     260 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_power &amp; BIT(12))</span></a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_ACC_POWER);</span></a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            : #ifdef CONFIG_X86_64</a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_SYSCALL32);</span></a>
<a name="265"><span class="lineNum">     265 </span>            : #endif</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            : #if defined(CONFIG_X86_LOCAL_APIC) &amp;&amp; defined(CONFIG_PCI)</a>
<a name="268"><span class="lineNum">     268 </span>            :         /*</a>
<a name="269"><span class="lineNum">     269 </span>            :          * ApicID can always be treated as an 8-bit value for Hygon APIC So, we</a>
<a name="270"><span class="lineNum">     270 </span>            :          * can safely set X86_FEATURE_EXTD_APICID unconditionally.</a>
<a name="271"><span class="lineNum">     271 </span>            :          */</a>
<a name="272"><span class="lineNum">     272 </span>            :         if (boot_cpu_has(X86_FEATURE_APIC))</a>
<a name="273"><span class="lineNum">     273 </span>            :                 set_cpu_cap(c, X86_FEATURE_EXTD_APICID);</a>
<a name="274"><span class="lineNum">     274 </span>            : #endif</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :         /*</a>
<a name="277"><span class="lineNum">     277 </span>            :          * This is only needed to tell the kernel whether to use VMCALL</a>
<a name="278"><span class="lineNum">     278 </span>            :          * and VMMCALL.  VMMCALL is never executed except under virt, so</a>
<a name="279"><span class="lineNum">     279 </span>            :          * we can set it unconditionally.</a>
<a name="280"><span class="lineNum">     280 </span>            :          */</a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_VMMCALL);</span></a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :         hygon_get_topology_early(c);</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 : }</span></a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 : static void init_hygon(struct cpuinfo_x86 *c)</span></a>
<a name="287"><span class="lineNum">     287 </span>            : {</a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :         early_init_hygon(c);</span></a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :         /*</a>
<a name="291"><span class="lineNum">     291 </span>            :          * Bit 31 in normal CPUID used for nonstandard 3DNow ID;</a>
<a name="292"><span class="lineNum">     292 </span>            :          * 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway</a>
<a name="293"><span class="lineNum">     293 </span>            :          */</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         clear_cpu_cap(c, 0*32+31);</span></a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :         /* get apicid instead of initial apic id from cpuid */</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         c-&gt;apicid = hard_smp_processor_id();</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_ZEN);</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_CPB);</span></a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         cpu_detect_cache_sizes(c);</span></a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         hygon_detect_cmp(c);</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         hygon_get_topology(c);</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         srat_detect_node(c);</span></a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         init_hygon_cacheinfo(c);</span></a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_XMM2)) {</span></a>
<a name="313"><span class="lineNum">     313 </span>            :                 /*</a>
<a name="314"><span class="lineNum">     314 </span>            :                  * Use LFENCE for execution serialization.  On families which</a>
<a name="315"><span class="lineNum">     315 </span>            :                  * don't have that MSR, LFENCE is already serializing.</a>
<a name="316"><span class="lineNum">     316 </span>            :                  * msr_set_bit() uses the safe accessors, too, even if the MSR</a>
<a name="317"><span class="lineNum">     317 </span>            :                  * is not present.</a>
<a name="318"><span class="lineNum">     318 </span>            :                  */</a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 msr_set_bit(MSR_F10H_DECFG,</span></a>
<a name="320"><span class="lineNum">     320 </span>            :                             MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT);</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :                 /* A serializing LFENCE stops RDTSC speculation */</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);</span></a>
<a name="324"><span class="lineNum">     324 </span>            :         }</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :         /*</a>
<a name="327"><span class="lineNum">     327 </span>            :          * Hygon processors have APIC timer running in deep C states.</a>
<a name="328"><span class="lineNum">     328 </span>            :          */</a>
<a name="329"><span class="lineNum">     329 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_ARAT);</span></a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            :         /* Hygon CPUs don't reset SS attributes on SYSRET, Xen does. */</a>
<a name="332"><span class="lineNum">     332 </span><span class="lineNoCov">          0 :         if (!cpu_has(c, X86_FEATURE_XENPV))</span></a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_SYSRET_SS_ATTRS);</span></a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 : }</span></a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 : static void cpu_detect_tlb_hygon(struct cpuinfo_x86 *c)</span></a>
<a name="337"><span class="lineNum">     337 </span>            : {</a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         u32 ebx, eax, ecx, edx;</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :         u16 mask = 0xfff;</span></a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         if (c-&gt;extended_cpuid_level &lt; 0x80000006)</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :         cpuid(0x80000006, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         tlb_lld_4k[ENTRIES] = (ebx &gt;&gt; 16) &amp; mask;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         tlb_lli_4k[ENTRIES] = ebx &amp; mask;</span></a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :         /* Handle DTLB 2M and 4M sizes, fall back to L1 if L2 is disabled */</a>
<a name="350"><span class="lineNum">     350 </span><span class="lineNoCov">          0 :         if (!((eax &gt;&gt; 16) &amp; mask))</span></a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                 tlb_lld_2m[ENTRIES] = (cpuid_eax(0x80000005) &gt;&gt; 16) &amp; 0xff;</span></a>
<a name="352"><span class="lineNum">     352 </span>            :         else</a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 tlb_lld_2m[ENTRIES] = (eax &gt;&gt; 16) &amp; mask;</span></a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            :         /* a 4M entry uses two 2M entries */</a>
<a name="356"><span class="lineNum">     356 </span><span class="lineNoCov">          0 :         tlb_lld_4m[ENTRIES] = tlb_lld_2m[ENTRIES] &gt;&gt; 1;</span></a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            :         /* Handle ITLB 2M and 4M sizes, fall back to L1 if L2 is disabled */</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :         if (!(eax &amp; mask)) {</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 cpuid(0x80000005, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 tlb_lli_2m[ENTRIES] = eax &amp; 0xff;</span></a>
<a name="362"><span class="lineNum">     362 </span>            :         } else</a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 tlb_lli_2m[ENTRIES] = eax &amp; mask;</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         tlb_lli_4m[ENTRIES] = tlb_lli_2m[ENTRIES] &gt;&gt; 1;</span></a>
<a name="366"><span class="lineNum">     366 </span>            : }</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            : static const struct cpu_dev hygon_cpu_dev = {</a>
<a name="369"><span class="lineNum">     369 </span>            :         .c_vendor       = &quot;Hygon&quot;,</a>
<a name="370"><span class="lineNum">     370 </span>            :         .c_ident        = { &quot;HygonGenuine&quot; },</a>
<a name="371"><span class="lineNum">     371 </span>            :         .c_early_init   = early_init_hygon,</a>
<a name="372"><span class="lineNum">     372 </span>            :         .c_detect_tlb   = cpu_detect_tlb_hygon,</a>
<a name="373"><span class="lineNum">     373 </span>            :         .c_bsp_init     = bsp_init_hygon,</a>
<a name="374"><span class="lineNum">     374 </span>            :         .c_init         = init_hygon,</a>
<a name="375"><span class="lineNum">     375 </span>            :         .c_x86_vendor   = X86_VENDOR_HYGON,</a>
<a name="376"><span class="lineNum">     376 </span>            : };</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            : cpu_dev_register(hygon_cpu_dev);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
