# Generated by Yosys 0.27+22 (git sha1 0f5e7c244, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1680770278298/work=/usr/local/src/conda/yosys-0.27_29_g0f5e7c244 -fdebug-prefix-map=/home/yatharth/opt/f4pga/xc7/conda/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)

.model PUF
.inputs challenge[0] challenge[1] challenge[2] challenge[3] challenge[4] challenge[5] challenge[6] challenge[7] enable orred reset
.outputs done_sig response[0] response[1] response[2] response[3] response[4] response[5] response[6] response[7]
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.names parallel_scheme.block0.pmc1.finished parallel_scheme.block0.arb.out parallel_scheme.block0.arb.cnt1_done
11 1
.names parallel_scheme.block0.pmc2.finished parallel_scheme.block0.arb.cnt1_done parallel_scheme.block0.arb.out
00 1
01 1
11 1
.names parallel_scheme.block1.pmc1.finished parallel_scheme.block1.arb.out parallel_scheme.block1.arb.cnt1_done
11 1
.names parallel_scheme.block1.pmc2.finished parallel_scheme.block1.arb.cnt1_done parallel_scheme.block1.arb.out
00 1
01 1
11 1
.names parallel_scheme.block2.pmc1.finished parallel_scheme.block2.arb.out parallel_scheme.block2.arb.cnt1_done
11 1
.names parallel_scheme.block2.pmc2.finished parallel_scheme.block2.arb.cnt1_done parallel_scheme.block2.arb.out
00 1
01 1
11 1
.names parallel_scheme.block3.pmc1.finished parallel_scheme.block3.arb.out parallel_scheme.block3.arb.cnt1_done
11 1
.names parallel_scheme.block3.pmc2.finished parallel_scheme.block3.arb.cnt1_done parallel_scheme.block3.arb.out
00 1
01 1
11 1
.names parallel_scheme.block4.pmc1.finished parallel_scheme.block4.arb.out parallel_scheme.block4.arb.cnt1_done
11 1
.names parallel_scheme.block4.pmc2.finished parallel_scheme.block4.arb.cnt1_done parallel_scheme.block4.arb.out
00 1
01 1
11 1
.names parallel_scheme.block5.pmc1.finished parallel_scheme.block5.arb.out parallel_scheme.block5.arb.cnt1_done
11 1
.names parallel_scheme.block5.pmc2.finished parallel_scheme.block5.arb.cnt1_done parallel_scheme.block5.arb.out
00 1
01 1
11 1
.names parallel_scheme.block6.pmc1.finished parallel_scheme.block6.arb.out parallel_scheme.block6.arb.cnt1_done
11 1
.names parallel_scheme.block6.pmc2.finished parallel_scheme.block6.arb.cnt1_done parallel_scheme.block6.arb.out
00 1
01 1
11 1
.names parallel_scheme.block7.pmc1.finished parallel_scheme.block7.arb.out parallel_scheme.block7.arb.cnt1_done
11 1
.names parallel_scheme.block7.pmc2.finished parallel_scheme.block7.arb.cnt1_done parallel_scheme.block7.arb.out
00 1
01 1
11 1
.names parallel_scheme.enable parallel_scheme.block0.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781
10 1
.names parallel_scheme.enable parallel_scheme.block0.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774
10 1
.names parallel_scheme.enable parallel_scheme.block1.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767
10 1
.names parallel_scheme.enable parallel_scheme.block3.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739
10 1
.names parallel_scheme.enable parallel_scheme.block3.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732
10 1
.names parallel_scheme.enable parallel_scheme.block4.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725
10 1
.names parallel_scheme.enable parallel_scheme.block1.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760
10 1
.names parallel_scheme.enable parallel_scheme.block2.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753
10 1
.names parallel_scheme.enable parallel_scheme.block2.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746
10 1
.names parallel_scheme.enable parallel_scheme.block4.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718
10 1
.names parallel_scheme.enable parallel_scheme.block6.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690
10 1
.names parallel_scheme.enable parallel_scheme.block7.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683
10 1
.names parallel_scheme.enable parallel_scheme.block7.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676
10 1
.names parallel_scheme.enable parallel_scheme.block5.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711
10 1
.names parallel_scheme.enable parallel_scheme.block5.pmc2_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704
10 1
.names parallel_scheme.enable parallel_scheme.block6.pmc1_out[21] $abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697
10 1
.names parallel_scheme.block7.pmc1_out[21] $techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10230$auto$ff.cc:266:slice$2315.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block7.pmc2_out[21] $techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10190$auto$ff.cc:266:slice$2319.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block6.pmc1_out[21] $techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10235$auto$ff.cc:266:slice$2331.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block6.pmc2_out[21] $techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10101$auto$ff.cc:266:slice$2311.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block5.pmc1_out[21] $techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10048$auto$ff.cc:266:slice$2323.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block5.pmc2_out[21] $techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10234$auto$ff.cc:266:slice$2327.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block4.pmc1_out[21] $techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10125$auto$ff.cc:266:slice$2287.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block4.pmc2_out[21] $techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10033$auto$ff.cc:266:slice$2291.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block3.pmc1_out[21] $techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10165$auto$ff.cc:266:slice$2279.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block3.pmc2_out[21] $techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10127$auto$ff.cc:266:slice$2283.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block2.pmc1_out[21] $techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10175$auto$ff.cc:266:slice$2297.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block2.pmc2_out[21] $techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10167$auto$ff.cc:266:slice$2301.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block1.pmc1_out[21] $techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10261$auto$ff.cc:266:slice$2276.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block1.pmc2_out[21] $techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10177$auto$ff.cc:266:slice$2293.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block0.pmc1_out[21] $techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10295$auto$ff.cc:266:slice$2268.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block0.pmc2_out[21] $techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O1 parallel_scheme.enable $techmap10263$auto$ff.cc:266:slice$2272.D
011 1
100 1
101 1
110 1
111 1
.names parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[4] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[3] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[2] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[1] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7015.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[4] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[3] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[2] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[1] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7015.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7015.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7015.T1 O=parallel_scheme.block0.second_mux_out S=$techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7015.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7893$abc$6701$auto$blifparse.cc:525:parse_blif$7016.A[1] $techmap7893$abc$6701$auto$blifparse.cc:525:parse_blif$7016.A[0] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[0]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7017.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7017.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7017.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7017.T1 O=$techmap7893$abc$6701$auto$blifparse.cc:525:parse_blif$7016.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7017.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7018.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7018.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7018.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7018.T1 O=$techmap7893$abc$6701$auto$blifparse.cc:525:parse_blif$7016.A[1] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7018.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7900$abc$6701$auto$blifparse.cc:525:parse_blif$7019.A[1] $techmap7900$abc$6701$auto$blifparse.cc:525:parse_blif$7019.A[0] $techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[1]
11 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7020.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7020.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7020.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7020.T1 O=$techmap7900$abc$6701$auto$blifparse.cc:525:parse_blif$7019.A[0] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7020.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7021.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7021.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7021.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7021.T1 O=$techmap7900$abc$6701$auto$blifparse.cc:525:parse_blif$7019.A[1] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7021.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7022.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7022.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7022.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7022.T1 O=$techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[2] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7022.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7023.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7023.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7023.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7023.T1 O=$techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[3] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7023.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7024.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7024.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7024.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7024.T1 O=$techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[4] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7024.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7025.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7025.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7025.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7025.T1 O=$techmap7912$abc$6701$auto$blifparse.cc:525:parse_blif$7015.A[5] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7025.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[4] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[3] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[2] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[1] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7027.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[4] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[3] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[2] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[1] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7027.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7027.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7027.T1 O=parallel_scheme.block0.pmc1.clk S=$techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7027.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7920$abc$6701$auto$blifparse.cc:525:parse_blif$7028.A[1] $techmap7920$abc$6701$auto$blifparse.cc:525:parse_blif$7028.A[0] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[0]
11 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7029.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7029.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7029.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7029.T1 O=$techmap7920$abc$6701$auto$blifparse.cc:525:parse_blif$7028.A[0] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7029.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7030.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7030.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7030.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7030.T1 O=$techmap7920$abc$6701$auto$blifparse.cc:525:parse_blif$7028.A[1] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7030.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7927$abc$6701$auto$blifparse.cc:525:parse_blif$7031.A[1] $techmap7927$abc$6701$auto$blifparse.cc:525:parse_blif$7031.A[0] $techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[1]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7032.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7032.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7032.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7032.T1 O=$techmap7927$abc$6701$auto$blifparse.cc:525:parse_blif$7031.A[0] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7032.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7033.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7033.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7033.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7033.T1 O=$techmap7927$abc$6701$auto$blifparse.cc:525:parse_blif$7031.A[1] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7033.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7034.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7034.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7034.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7034.T1 O=$techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[2] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7034.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7035.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7035.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7035.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7035.T1 O=$techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[3] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7035.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7036.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7036.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7036.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7036.T1 O=$techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[4] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7036.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7037.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7037.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7037.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7037.T1 O=$techmap7939$abc$6701$auto$blifparse.cc:525:parse_blif$7027.A[5] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7037.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[4] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[3] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[2] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[1] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7039.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[4] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[3] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[2] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[1] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7039.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7039.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7039.T1 O=parallel_scheme.block1.second_mux_out S=$techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7039.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7946$abc$6701$auto$blifparse.cc:525:parse_blif$7040.A[1] $techmap7946$abc$6701$auto$blifparse.cc:525:parse_blif$7040.A[0] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[0]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7041.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7041.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7041.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7041.T1 O=$techmap7946$abc$6701$auto$blifparse.cc:525:parse_blif$7040.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7041.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7042.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7042.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7042.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7042.T1 O=$techmap7946$abc$6701$auto$blifparse.cc:525:parse_blif$7040.A[1] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7042.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7953$abc$6701$auto$blifparse.cc:525:parse_blif$7043.A[1] $techmap7953$abc$6701$auto$blifparse.cc:525:parse_blif$7043.A[0] $techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[1]
11 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7044.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7044.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7044.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7044.T1 O=$techmap7953$abc$6701$auto$blifparse.cc:525:parse_blif$7043.A[0] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7044.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7045.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7045.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7045.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7045.T1 O=$techmap7953$abc$6701$auto$blifparse.cc:525:parse_blif$7043.A[1] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7045.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7046.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7046.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7046.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7046.T1 O=$techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[2] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7046.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7047.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7047.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7047.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7047.T1 O=$techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[3] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7047.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7048.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7048.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7048.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7048.T1 O=$techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[4] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7048.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7049.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7049.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7049.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7049.T1 O=$techmap7966$abc$6701$auto$blifparse.cc:525:parse_blif$7039.A[5] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7049.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[4] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[3] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[2] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[1] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7051.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[4] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[3] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[2] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[1] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7051.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7051.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7051.T1 O=parallel_scheme.block1.pmc1.clk S=$techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7051.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7974$abc$6701$auto$blifparse.cc:525:parse_blif$7052.A[1] $techmap7974$abc$6701$auto$blifparse.cc:525:parse_blif$7052.A[0] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[0]
11 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7053.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7053.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7053.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7053.T1 O=$techmap7974$abc$6701$auto$blifparse.cc:525:parse_blif$7052.A[0] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7053.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7054.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7054.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7054.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7054.T1 O=$techmap7974$abc$6701$auto$blifparse.cc:525:parse_blif$7052.A[1] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7054.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap7980$abc$6701$auto$blifparse.cc:525:parse_blif$7055.A[1] $techmap7980$abc$6701$auto$blifparse.cc:525:parse_blif$7055.A[0] $techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[1]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7056.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7056.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7056.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7056.T1 O=$techmap7980$abc$6701$auto$blifparse.cc:525:parse_blif$7055.A[0] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7056.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7057.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7057.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7057.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7057.T1 O=$techmap7980$abc$6701$auto$blifparse.cc:525:parse_blif$7055.A[1] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7057.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7058.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7058.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7058.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7058.T1 O=$techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[2] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7058.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7059.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7059.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7059.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7059.T1 O=$techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[3] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7059.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7060.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7060.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7060.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7060.T1 O=$techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[4] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7060.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7061.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7061.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7061.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7061.T1 O=$techmap7993$abc$6701$auto$blifparse.cc:525:parse_blif$7051.A[5] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7061.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[4] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[3] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[2] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[1] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7063.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[4] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[3] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[2] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[1] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7063.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7063.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7063.T1 O=parallel_scheme.block2.second_mux_out S=$techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7063.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8000$abc$6701$auto$blifparse.cc:525:parse_blif$7064.A[1] $techmap8000$abc$6701$auto$blifparse.cc:525:parse_blif$7064.A[0] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[0]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7065.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7065.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7065.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7065.T1 O=$techmap8000$abc$6701$auto$blifparse.cc:525:parse_blif$7064.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7065.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7066.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7066.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7066.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7066.T1 O=$techmap8000$abc$6701$auto$blifparse.cc:525:parse_blif$7064.A[1] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7066.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8007$abc$6701$auto$blifparse.cc:525:parse_blif$7067.A[1] $techmap8007$abc$6701$auto$blifparse.cc:525:parse_blif$7067.A[0] $techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[1]
11 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7068.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7068.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7068.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7068.T1 O=$techmap8007$abc$6701$auto$blifparse.cc:525:parse_blif$7067.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7068.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7069.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7069.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7069.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7069.T1 O=$techmap8007$abc$6701$auto$blifparse.cc:525:parse_blif$7067.A[1] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7069.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7070.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7070.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7070.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7070.T1 O=$techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[2] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7070.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7071.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7071.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7071.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7071.T1 O=$techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[3] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7071.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7072.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7072.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7072.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7072.T1 O=$techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[4] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7072.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7073.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7073.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7073.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7073.T1 O=$techmap8020$abc$6701$auto$blifparse.cc:525:parse_blif$7063.A[5] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7073.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[4] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[3] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[2] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[1] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7075.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[4] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[3] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[2] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[1] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7075.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7075.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7075.T1 O=parallel_scheme.block2.pmc1.clk S=$techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7075.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8028$abc$6701$auto$blifparse.cc:525:parse_blif$7076.A[1] $techmap8028$abc$6701$auto$blifparse.cc:525:parse_blif$7076.A[0] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[0]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7077.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7077.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7077.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7077.T1 O=$techmap8028$abc$6701$auto$blifparse.cc:525:parse_blif$7076.A[0] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7077.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7078.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7078.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7078.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7078.T1 O=$techmap8028$abc$6701$auto$blifparse.cc:525:parse_blif$7076.A[1] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7078.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8035$abc$6701$auto$blifparse.cc:525:parse_blif$7079.A[1] $techmap8035$abc$6701$auto$blifparse.cc:525:parse_blif$7079.A[0] $techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[1]
11 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7080.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7080.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7080.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7080.T1 O=$techmap8035$abc$6701$auto$blifparse.cc:525:parse_blif$7079.A[0] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7080.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7081.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7081.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7081.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7081.T1 O=$techmap8035$abc$6701$auto$blifparse.cc:525:parse_blif$7079.A[1] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7081.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7082.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7082.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7082.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7082.T1 O=$techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[2] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7082.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7083.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7083.T1
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7083.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7083.T1 O=$techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[3] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7083.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7084.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7084.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7084.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7084.T1 O=$techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[4] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7084.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7085.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7085.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7085.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7085.T1 O=$techmap8047$abc$6701$auto$blifparse.cc:525:parse_blif$7075.A[5] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7085.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[4] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[3] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[2] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[1] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7087.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[4] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[3] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[2] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[1] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7087.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7087.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7087.T1 O=parallel_scheme.block3.second_mux_out S=$techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7087.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8055$abc$6701$auto$blifparse.cc:525:parse_blif$7088.A[1] $techmap8055$abc$6701$auto$blifparse.cc:525:parse_blif$7088.A[0] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[0]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7089.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7089.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7089.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7089.T1 O=$techmap8055$abc$6701$auto$blifparse.cc:525:parse_blif$7088.A[0] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7089.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7090.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7090.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7090.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7090.T1 O=$techmap8055$abc$6701$auto$blifparse.cc:525:parse_blif$7088.A[1] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7090.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8062$abc$6701$auto$blifparse.cc:525:parse_blif$7091.A[1] $techmap8062$abc$6701$auto$blifparse.cc:525:parse_blif$7091.A[0] $techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[1]
11 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7092.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7092.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7092.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7092.T1 O=$techmap8062$abc$6701$auto$blifparse.cc:525:parse_blif$7091.A[0] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7092.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7093.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7093.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7093.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7093.T1 O=$techmap8062$abc$6701$auto$blifparse.cc:525:parse_blif$7091.A[1] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7093.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7094.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7094.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7094.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7094.T1 O=$techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[2] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7094.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7095.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7095.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7095.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7095.T1 O=$techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[3] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7095.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7096.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7096.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7096.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7096.T1 O=$techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[4] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7096.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7097.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.challenge[5] parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7097.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7097.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7097.T1 O=$techmap8074$abc$6701$auto$blifparse.cc:525:parse_blif$7087.A[5] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7097.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[4] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[3] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[2] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[1] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7099.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[4] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[3] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[2] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[1] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7099.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7099.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7099.T1 O=parallel_scheme.block3.pmc1.clk S=$techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7099.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8082$abc$6701$auto$blifparse.cc:525:parse_blif$7100.A[1] $techmap8082$abc$6701$auto$blifparse.cc:525:parse_blif$7100.A[0] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[0]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7101.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7101.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7101.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7101.T1 O=$techmap8082$abc$6701$auto$blifparse.cc:525:parse_blif$7100.A[0] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7101.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7102.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7102.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7102.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7102.T1 O=$techmap8082$abc$6701$auto$blifparse.cc:525:parse_blif$7100.A[1] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7102.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8088$abc$6701$auto$blifparse.cc:525:parse_blif$7103.A[1] $techmap8088$abc$6701$auto$blifparse.cc:525:parse_blif$7103.A[0] $techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[1]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7104.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7104.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7104.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7104.T1 O=$techmap8088$abc$6701$auto$blifparse.cc:525:parse_blif$7103.A[0] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7104.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7105.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7105.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7105.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7105.T1 O=$techmap8088$abc$6701$auto$blifparse.cc:525:parse_blif$7103.A[1] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7105.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7106.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7106.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7106.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7106.T1 O=$techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[2] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7106.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7107.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7107.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7107.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7107.T1 O=$techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[3] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7107.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7108.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7108.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7108.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7108.T1 O=$techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[4] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7108.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7109.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7109.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7109.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7109.T1 O=$techmap8101$abc$6701$auto$blifparse.cc:525:parse_blif$7099.A[5] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7109.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[4] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[3] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[2] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[1] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7111.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[4] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[3] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[2] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[1] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7111.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7111.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7111.T1 O=parallel_scheme.block4.second_mux_out S=$techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7111.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8108$abc$6701$auto$blifparse.cc:525:parse_blif$7112.A[1] $techmap8108$abc$6701$auto$blifparse.cc:525:parse_blif$7112.A[0] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[0]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7113.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7113.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7113.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7113.T1 O=$techmap8108$abc$6701$auto$blifparse.cc:525:parse_blif$7112.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7113.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7114.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7114.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7114.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7114.T1 O=$techmap8108$abc$6701$auto$blifparse.cc:525:parse_blif$7112.A[1] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7114.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8115$abc$6701$auto$blifparse.cc:525:parse_blif$7115.A[1] $techmap8115$abc$6701$auto$blifparse.cc:525:parse_blif$7115.A[0] $techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[1]
11 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7116.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7116.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7116.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7116.T1 O=$techmap8115$abc$6701$auto$blifparse.cc:525:parse_blif$7115.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7116.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7117.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7117.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7117.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7117.T1 O=$techmap8115$abc$6701$auto$blifparse.cc:525:parse_blif$7115.A[1] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7117.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7118.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7118.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7118.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7118.T1 O=$techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[2] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7118.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7119.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7119.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7119.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7119.T1 O=$techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[3] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7119.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7120.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7120.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7120.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7120.T1 O=$techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[4] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7120.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7121.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7121.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7121.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7121.T1 O=$techmap8128$abc$6701$auto$blifparse.cc:525:parse_blif$7111.A[5] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7121.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[4] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[3] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[2] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[1] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7123.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[4] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[3] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[2] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[1] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7123.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7123.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7123.T1 O=parallel_scheme.block4.pmc1.clk S=$techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7123.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8136$abc$6701$auto$blifparse.cc:525:parse_blif$7124.A[1] $techmap8136$abc$6701$auto$blifparse.cc:525:parse_blif$7124.A[0] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[0]
11 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7125.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7125.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7125.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7125.T1 O=$techmap8136$abc$6701$auto$blifparse.cc:525:parse_blif$7124.A[0] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7125.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7126.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7126.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7126.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7126.T1 O=$techmap8136$abc$6701$auto$blifparse.cc:525:parse_blif$7124.A[1] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7126.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8143$abc$6701$auto$blifparse.cc:525:parse_blif$7127.A[1] $techmap8143$abc$6701$auto$blifparse.cc:525:parse_blif$7127.A[0] $techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[1]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7128.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7128.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7128.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7128.T1 O=$techmap8143$abc$6701$auto$blifparse.cc:525:parse_blif$7127.A[0] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7128.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7129.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7129.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7129.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7129.T1 O=$techmap8143$abc$6701$auto$blifparse.cc:525:parse_blif$7127.A[1] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7129.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7130.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7130.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7130.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7130.T1 O=$techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[2] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7130.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7131.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7131.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7131.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7131.T1 O=$techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[3] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7131.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7132.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7132.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7132.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7132.T1 O=$techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[4] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7132.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7133.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7133.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7133.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7133.T1 O=$techmap8155$abc$6701$auto$blifparse.cc:525:parse_blif$7123.A[5] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7133.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[4] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[3] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[2] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[1] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7135.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[4] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[3] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[2] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[1] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7135.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7135.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7135.T1 O=parallel_scheme.block5.second_mux_out S=$techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7135.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8163$abc$6701$auto$blifparse.cc:525:parse_blif$7136.A[1] $techmap8163$abc$6701$auto$blifparse.cc:525:parse_blif$7136.A[0] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[0]
11 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7137.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7137.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7137.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7137.T1 O=$techmap8163$abc$6701$auto$blifparse.cc:525:parse_blif$7136.A[0] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7137.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7138.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7138.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7138.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7138.T1 O=$techmap8163$abc$6701$auto$blifparse.cc:525:parse_blif$7136.A[1] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7138.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8170$abc$6701$auto$blifparse.cc:525:parse_blif$7139.A[1] $techmap8170$abc$6701$auto$blifparse.cc:525:parse_blif$7139.A[0] $techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[1]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7140.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7140.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7140.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7140.T1 O=$techmap8170$abc$6701$auto$blifparse.cc:525:parse_blif$7139.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7140.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7141.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7141.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7141.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7141.T1 O=$techmap8170$abc$6701$auto$blifparse.cc:525:parse_blif$7139.A[1] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7141.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7142.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7142.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7142.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7142.T1 O=$techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[2] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7142.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7143.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7143.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7143.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7143.T1 O=$techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[3] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7143.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7144.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7144.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7144.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7144.T1 O=$techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[4] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7144.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[4] parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7145.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[4] parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7145.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7145.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7145.T1 O=$techmap8182$abc$6701$auto$blifparse.cc:525:parse_blif$7135.A[5] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7145.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[4] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[3] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[2] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[1] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7147.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[4] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[3] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[2] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[1] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7147.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7147.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7147.T1 O=parallel_scheme.block5.pmc1.clk S=$techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7147.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8190$abc$6701$auto$blifparse.cc:525:parse_blif$7148.A[1] $techmap8190$abc$6701$auto$blifparse.cc:525:parse_blif$7148.A[0] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[0]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7149.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7149.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7149.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7149.T1 O=$techmap8190$abc$6701$auto$blifparse.cc:525:parse_blif$7148.A[0] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7149.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7150.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7150.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7150.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7150.T1 O=$techmap8190$abc$6701$auto$blifparse.cc:525:parse_blif$7148.A[1] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7150.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8197$abc$6701$auto$blifparse.cc:525:parse_blif$7151.A[1] $techmap8197$abc$6701$auto$blifparse.cc:525:parse_blif$7151.A[0] $techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[1]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7152.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7152.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7152.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7152.T1 O=$techmap8197$abc$6701$auto$blifparse.cc:525:parse_blif$7151.A[0] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7152.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7153.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7153.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7153.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7153.T1 O=$techmap8197$abc$6701$auto$blifparse.cc:525:parse_blif$7151.A[1] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7153.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7154.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7154.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7154.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7154.T1 O=$techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[2] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7154.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7155.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7155.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7155.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7155.T1 O=$techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[3] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7155.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7156.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7156.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7156.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7156.T1 O=$techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[4] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7156.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7157.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7157.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7157.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7157.T1 O=$techmap8209$abc$6701$auto$blifparse.cc:525:parse_blif$7147.A[5] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7157.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[4] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[3] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[2] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[1] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7159.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[4] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[3] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[2] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[1] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7159.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7159.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7159.T1 O=parallel_scheme.block6.second_mux_out S=$techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7159.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8216$abc$6701$auto$blifparse.cc:525:parse_blif$7160.A[1] $techmap8216$abc$6701$auto$blifparse.cc:525:parse_blif$7160.A[0] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[0]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7161.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7161.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7161.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7161.T1 O=$techmap8216$abc$6701$auto$blifparse.cc:525:parse_blif$7160.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7161.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7162.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7162.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7162.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7162.T1 O=$techmap8216$abc$6701$auto$blifparse.cc:525:parse_blif$7160.A[1] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7162.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8223$abc$6701$auto$blifparse.cc:525:parse_blif$7163.A[1] $techmap8223$abc$6701$auto$blifparse.cc:525:parse_blif$7163.A[0] $techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[1]
11 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7164.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[7] parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7164.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7164.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7164.T1 O=$techmap8223$abc$6701$auto$blifparse.cc:525:parse_blif$7163.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7164.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7165.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7165.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7165.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7165.T1 O=$techmap8223$abc$6701$auto$blifparse.cc:525:parse_blif$7163.A[1] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7165.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7166.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7166.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7166.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7166.T1 O=$techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[2] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7166.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7167.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7167.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7167.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7167.T1 O=$techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[3] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7167.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7168.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[5] parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7168.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7168.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7168.T1 O=$techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[4] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7168.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7169.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.challenge[6] parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7169.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7169.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7169.T1 O=$techmap8236$abc$6701$auto$blifparse.cc:525:parse_blif$7159.A[5] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7169.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[4] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[3] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[2] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[1] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7171.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[4] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[3] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[2] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[1] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7171.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7171.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7171.T1 O=parallel_scheme.block6.pmc1.clk S=$techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7171.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8244$abc$6701$auto$blifparse.cc:525:parse_blif$7172.A[1] $techmap8244$abc$6701$auto$blifparse.cc:525:parse_blif$7172.A[0] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[0]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7173.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7173.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7173.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7173.T1 O=$techmap8244$abc$6701$auto$blifparse.cc:525:parse_blif$7172.A[0] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7173.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7174.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.challenge[3] parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7174.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7174.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7174.T1 O=$techmap8244$abc$6701$auto$blifparse.cc:525:parse_blif$7172.A[1] S=parallel_scheme.challenge[2]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7174.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8251$abc$6701$auto$blifparse.cc:525:parse_blif$7175.A[1] $techmap8251$abc$6701$auto$blifparse.cc:525:parse_blif$7175.A[0] $techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[1]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7176.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7176.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7176.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7176.T1 O=$techmap8251$abc$6701$auto$blifparse.cc:525:parse_blif$7175.A[0] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7176.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7177.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7177.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7177.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7177.T1 O=$techmap8251$abc$6701$auto$blifparse.cc:525:parse_blif$7175.A[1] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7177.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7178.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7178.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7178.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7178.T1 O=$techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[2] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7178.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7179.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7179.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7179.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7179.T1 O=$techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[3] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7179.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7180.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7180.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7180.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7180.T1 O=$techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[4] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7180.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7181.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[3] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7181.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7181.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7181.T1 O=$techmap8263$abc$6701$auto$blifparse.cc:525:parse_blif$7171.A[5] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7181.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[4] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[3] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[2] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[1] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7183.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[4] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[3] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[2] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[1] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7183.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7183.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7183.T1 O=parallel_scheme.block7.second_mux_out S=$techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7183.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8271$abc$6701$auto$blifparse.cc:525:parse_blif$7184.A[1] $techmap8271$abc$6701$auto$blifparse.cc:525:parse_blif$7184.A[0] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[0]
11 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7185.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7185.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7185.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7185.T1 O=$techmap8271$abc$6701$auto$blifparse.cc:525:parse_blif$7184.A[0] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7185.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7186.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7186.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7186.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7186.T1 O=$techmap8271$abc$6701$auto$blifparse.cc:525:parse_blif$7184.A[1] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7186.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8278$abc$6701$auto$blifparse.cc:525:parse_blif$7187.A[1] $techmap8278$abc$6701$auto$blifparse.cc:525:parse_blif$7187.A[0] $techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[1]
11 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7188.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7188.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7188.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7188.T1 O=$techmap8278$abc$6701$auto$blifparse.cc:525:parse_blif$7187.A[0] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7188.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7189.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7189.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7189.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7189.T1 O=$techmap8278$abc$6701$auto$blifparse.cc:525:parse_blif$7187.A[1] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7189.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7190.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[4] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7190.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7190.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7190.T1 O=$techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[2] S=parallel_scheme.challenge[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7190.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7191.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[4] parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7191.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7191.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7191.T1 O=$techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[3] S=parallel_scheme.challenge[6]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7191.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7192.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.challenge[4] parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7192.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7192.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7192.T1 O=$techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[4] S=parallel_scheme.challenge[7]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7192.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7193.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[7] parallel_scheme.challenge[5] parallel_scheme.challenge[6] parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14 $abc$6701$auto$blifparse.cc:525:parse_blif$7193.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7193.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7193.T1 O=$techmap8290$abc$6701$auto$blifparse.cc:525:parse_blif$7183.A[5] S=parallel_scheme.challenge[4]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7193.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out
00 1
01 1
10 1
.names $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[4] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[3] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[2] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[1] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7195.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[4] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[3] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[2] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[1] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[0] $abc$6701$auto$blifparse.cc:525:parse_blif$7195.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7195.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7195.T1 O=parallel_scheme.block7.pmc1.clk S=$techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7195.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8298$abc$6701$auto$blifparse.cc:525:parse_blif$7196.A[1] $techmap8298$abc$6701$auto$blifparse.cc:525:parse_blif$7196.A[0] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[0]
11 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7197.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7197.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7197.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7197.T1 O=$techmap8298$abc$6701$auto$blifparse.cc:525:parse_blif$7196.A[0] S=parallel_scheme.challenge[0]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7197.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7198.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.challenge[0] parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7198.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7198.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7198.T1 O=$techmap8298$abc$6701$auto$blifparse.cc:525:parse_blif$7196.A[1] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7198.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names $techmap8305$abc$6701$auto$blifparse.cc:525:parse_blif$7199.A[1] $techmap8305$abc$6701$auto$blifparse.cc:525:parse_blif$7199.A[0] $techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[1]
11 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7200.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[1] parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7200.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7200.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7200.T1 O=$techmap8305$abc$6701$auto$blifparse.cc:525:parse_blif$7199.A[0] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7200.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7201.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.challenge[3] parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7201.T1
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7201.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7201.T1 O=$techmap8305$abc$6701$auto$blifparse.cc:525:parse_blif$7199.A[1] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7201.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7202.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7202.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7202.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7202.T1 O=$techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[2] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7202.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7203.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[1] parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7203.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7203.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7203.T1 O=$techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[3] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7203.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7204.T0
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[0] parallel_scheme.challenge[2] parallel_scheme.challenge[3] parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7204.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7204.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7204.T1 O=$techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[4] S=parallel_scheme.challenge[1]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7204.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7205.T0
00000 1
00010 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names parallel_scheme.challenge[1] parallel_scheme.challenge[2] parallel_scheme.challenge[0] parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out $abc$6701$auto$blifparse.cc:525:parse_blif$7205.T1
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7205.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7205.T1 O=$techmap8317$abc$6701$auto$blifparse.cc:525:parse_blif$7195.A[5] S=parallel_scheme.challenge[3]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7205.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out parallel_scheme.enable parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14
00 1
01 1
10 1
.names parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.enable parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14
00 1
01 1
10 1
.names $techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[4] $techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[3] $techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[2] parallel_scheme.block1.pmc1.finished parallel_scheme.block1.pmc2.finished $abc$10747$abc$6701$iopadmap$done_sig
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4] parallel_scheme.block6.pmc2.finished parallel_scheme.block3.pmc2.finished parallel_scheme.block3.pmc1.finished parallel_scheme.block6.pmc1.finished $abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0
00011 1
00101 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4] parallel_scheme.block6.pmc2.finished parallel_scheme.block3.pmc2.finished parallel_scheme.block3.pmc1.finished parallel_scheme.block6.pmc1.finished $abc$6701$auto$blifparse.cc:525:parse_blif$7447.T1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7447.T1 O=$techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[4] S=$techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[5]
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7447.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block2.pmc2.finished parallel_scheme.block2.pmc1.finished $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[5]
00 1
.names parallel_scheme.block4.pmc2.finished parallel_scheme.block4.pmc1.finished $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[4]
00 1
.names parallel_scheme.block7.pmc1.finished parallel_scheme.block5.pmc2.finished parallel_scheme.block5.pmc1.finished parallel_scheme.block0.pmc2.finished parallel_scheme.block0.pmc1.finished $abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.names parallel_scheme.block7.pmc1.finished parallel_scheme.block5.pmc2.finished parallel_scheme.block5.pmc1.finished parallel_scheme.block0.pmc2.finished parallel_scheme.block0.pmc1.finished $abc$6701$auto$blifparse.cc:525:parse_blif$7450.T1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01101 1
01110 1
01111 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.subckt MUXF6 I0=$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T0 I1=$abc$6701$auto$blifparse.cc:525:parse_blif$7450.T1 O=$techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[3] S=parallel_scheme.block7.pmc2.finished
.cname $abc$6701$auto$blifparse.cc:525:parse_blif$7450.fpga_mux_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:276.9-276.53"
.names parallel_scheme.block1.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1808.X[0]
0 1
.names parallel_scheme.block0.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1805.X[0]
0 1
.names parallel_scheme.block2.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1814.X[0]
0 1
.names parallel_scheme.block1.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1811.X[0]
0 1
.names parallel_scheme.block3.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1820.X[0]
0 1
.names parallel_scheme.block2.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1817.X[0]
0 1
.names parallel_scheme.block4.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1826.X[0]
0 1
.names parallel_scheme.block5.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1832.X[0]
0 1
.names parallel_scheme.block4.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1829.X[0]
0 1
.names parallel_scheme.block6.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1838.X[0]
0 1
.names parallel_scheme.block5.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1835.X[0]
0 1
.names parallel_scheme.block7.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1844.X[0]
0 1
.names parallel_scheme.block7.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1847.X[0]
0 1
.names parallel_scheme.block0.pmc1_out[0] $auto$alumacc.cc:485:replace_alu$1802.X[0]
0 1
.names parallel_scheme.block3.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1823.X[0]
0 1
.names parallel_scheme.block6.pmc2_out[0] $auto$alumacc.cc:485:replace_alu$1841.X[0]
0 1
.subckt CARRY4_VPR CO0=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1802.X[0] S1=parallel_scheme.block0.pmc1_out[1] S2=parallel_scheme.block0.pmc1_out[2] S3=parallel_scheme.block0.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc1_out[4] S1=parallel_scheme.block0.pmc1_out[5] S2=parallel_scheme.block0.pmc1_out[6] S3=parallel_scheme.block0.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc1_out[8] S1=parallel_scheme.block0.pmc1_out[9] S2=parallel_scheme.block0.pmc1_out[10] S3=parallel_scheme.block0.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc1_out[12] S1=parallel_scheme.block0.pmc1_out[13] S2=parallel_scheme.block0.pmc1_out[14] S3=parallel_scheme.block0.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc1_out[16] S1=parallel_scheme.block0.pmc1_out[17] S2=parallel_scheme.block0.pmc1_out[18] S3=parallel_scheme.block0.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc1_out[20] S1=parallel_scheme.block0.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1805.X[0] S1=parallel_scheme.block0.pmc2_out[1] S2=parallel_scheme.block0.pmc2_out[2] S3=parallel_scheme.block0.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc2_out[4] S1=parallel_scheme.block0.pmc2_out[5] S2=parallel_scheme.block0.pmc2_out[6] S3=parallel_scheme.block0.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc2_out[8] S1=parallel_scheme.block0.pmc2_out[9] S2=parallel_scheme.block0.pmc2_out[10] S3=parallel_scheme.block0.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc2_out[12] S1=parallel_scheme.block0.pmc2_out[13] S2=parallel_scheme.block0.pmc2_out[14] S3=parallel_scheme.block0.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc2_out[16] S1=parallel_scheme.block0.pmc2_out[17] S2=parallel_scheme.block0.pmc2_out[18] S3=parallel_scheme.block0.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block0.pmc2_out[20] S1=parallel_scheme.block0.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1808.X[0] S1=parallel_scheme.block1.pmc1_out[1] S2=parallel_scheme.block1.pmc1_out[2] S3=parallel_scheme.block1.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc1_out[4] S1=parallel_scheme.block1.pmc1_out[5] S2=parallel_scheme.block1.pmc1_out[6] S3=parallel_scheme.block1.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc1_out[8] S1=parallel_scheme.block1.pmc1_out[9] S2=parallel_scheme.block1.pmc1_out[10] S3=parallel_scheme.block1.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc1_out[12] S1=parallel_scheme.block1.pmc1_out[13] S2=parallel_scheme.block1.pmc1_out[14] S3=parallel_scheme.block1.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc1_out[16] S1=parallel_scheme.block1.pmc1_out[17] S2=parallel_scheme.block1.pmc1_out[18] S3=parallel_scheme.block1.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc1_out[20] S1=parallel_scheme.block1.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1811.X[0] S1=parallel_scheme.block1.pmc2_out[1] S2=parallel_scheme.block1.pmc2_out[2] S3=parallel_scheme.block1.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc2_out[4] S1=parallel_scheme.block1.pmc2_out[5] S2=parallel_scheme.block1.pmc2_out[6] S3=parallel_scheme.block1.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc2_out[8] S1=parallel_scheme.block1.pmc2_out[9] S2=parallel_scheme.block1.pmc2_out[10] S3=parallel_scheme.block1.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc2_out[12] S1=parallel_scheme.block1.pmc2_out[13] S2=parallel_scheme.block1.pmc2_out[14] S3=parallel_scheme.block1.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc2_out[16] S1=parallel_scheme.block1.pmc2_out[17] S2=parallel_scheme.block1.pmc2_out[18] S3=parallel_scheme.block1.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block1.pmc2_out[20] S1=parallel_scheme.block1.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1814.X[0] S1=parallel_scheme.block2.pmc1_out[1] S2=parallel_scheme.block2.pmc1_out[2] S3=parallel_scheme.block2.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc1_out[4] S1=parallel_scheme.block2.pmc1_out[5] S2=parallel_scheme.block2.pmc1_out[6] S3=parallel_scheme.block2.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc1_out[8] S1=parallel_scheme.block2.pmc1_out[9] S2=parallel_scheme.block2.pmc1_out[10] S3=parallel_scheme.block2.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc1_out[12] S1=parallel_scheme.block2.pmc1_out[13] S2=parallel_scheme.block2.pmc1_out[14] S3=parallel_scheme.block2.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc1_out[16] S1=parallel_scheme.block2.pmc1_out[17] S2=parallel_scheme.block2.pmc1_out[18] S3=parallel_scheme.block2.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc1_out[20] S1=parallel_scheme.block2.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1817.X[0] S1=parallel_scheme.block2.pmc2_out[1] S2=parallel_scheme.block2.pmc2_out[2] S3=parallel_scheme.block2.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc2_out[4] S1=parallel_scheme.block2.pmc2_out[5] S2=parallel_scheme.block2.pmc2_out[6] S3=parallel_scheme.block2.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc2_out[8] S1=parallel_scheme.block2.pmc2_out[9] S2=parallel_scheme.block2.pmc2_out[10] S3=parallel_scheme.block2.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc2_out[12] S1=parallel_scheme.block2.pmc2_out[13] S2=parallel_scheme.block2.pmc2_out[14] S3=parallel_scheme.block2.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc2_out[16] S1=parallel_scheme.block2.pmc2_out[17] S2=parallel_scheme.block2.pmc2_out[18] S3=parallel_scheme.block2.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block2.pmc2_out[20] S1=parallel_scheme.block2.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1820.X[0] S1=parallel_scheme.block3.pmc1_out[1] S2=parallel_scheme.block3.pmc1_out[2] S3=parallel_scheme.block3.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc1_out[4] S1=parallel_scheme.block3.pmc1_out[5] S2=parallel_scheme.block3.pmc1_out[6] S3=parallel_scheme.block3.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc1_out[8] S1=parallel_scheme.block3.pmc1_out[9] S2=parallel_scheme.block3.pmc1_out[10] S3=parallel_scheme.block3.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc1_out[12] S1=parallel_scheme.block3.pmc1_out[13] S2=parallel_scheme.block3.pmc1_out[14] S3=parallel_scheme.block3.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc1_out[16] S1=parallel_scheme.block3.pmc1_out[17] S2=parallel_scheme.block3.pmc1_out[18] S3=parallel_scheme.block3.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc1_out[20] S1=parallel_scheme.block3.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1823.X[0] S1=parallel_scheme.block3.pmc2_out[1] S2=parallel_scheme.block3.pmc2_out[2] S3=parallel_scheme.block3.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc2_out[4] S1=parallel_scheme.block3.pmc2_out[5] S2=parallel_scheme.block3.pmc2_out[6] S3=parallel_scheme.block3.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc2_out[8] S1=parallel_scheme.block3.pmc2_out[9] S2=parallel_scheme.block3.pmc2_out[10] S3=parallel_scheme.block3.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc2_out[12] S1=parallel_scheme.block3.pmc2_out[13] S2=parallel_scheme.block3.pmc2_out[14] S3=parallel_scheme.block3.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc2_out[16] S1=parallel_scheme.block3.pmc2_out[17] S2=parallel_scheme.block3.pmc2_out[18] S3=parallel_scheme.block3.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block3.pmc2_out[20] S1=parallel_scheme.block3.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1826.X[0] S1=parallel_scheme.block4.pmc1_out[1] S2=parallel_scheme.block4.pmc1_out[2] S3=parallel_scheme.block4.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc1_out[4] S1=parallel_scheme.block4.pmc1_out[5] S2=parallel_scheme.block4.pmc1_out[6] S3=parallel_scheme.block4.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc1_out[8] S1=parallel_scheme.block4.pmc1_out[9] S2=parallel_scheme.block4.pmc1_out[10] S3=parallel_scheme.block4.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc1_out[12] S1=parallel_scheme.block4.pmc1_out[13] S2=parallel_scheme.block4.pmc1_out[14] S3=parallel_scheme.block4.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc1_out[16] S1=parallel_scheme.block4.pmc1_out[17] S2=parallel_scheme.block4.pmc1_out[18] S3=parallel_scheme.block4.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc1_out[20] S1=parallel_scheme.block4.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1829.X[0] S1=parallel_scheme.block4.pmc2_out[1] S2=parallel_scheme.block4.pmc2_out[2] S3=parallel_scheme.block4.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc2_out[4] S1=parallel_scheme.block4.pmc2_out[5] S2=parallel_scheme.block4.pmc2_out[6] S3=parallel_scheme.block4.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc2_out[8] S1=parallel_scheme.block4.pmc2_out[9] S2=parallel_scheme.block4.pmc2_out[10] S3=parallel_scheme.block4.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc2_out[12] S1=parallel_scheme.block4.pmc2_out[13] S2=parallel_scheme.block4.pmc2_out[14] S3=parallel_scheme.block4.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc2_out[16] S1=parallel_scheme.block4.pmc2_out[17] S2=parallel_scheme.block4.pmc2_out[18] S3=parallel_scheme.block4.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block4.pmc2_out[20] S1=parallel_scheme.block4.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1832.X[0] S1=parallel_scheme.block5.pmc1_out[1] S2=parallel_scheme.block5.pmc1_out[2] S3=parallel_scheme.block5.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc1_out[4] S1=parallel_scheme.block5.pmc1_out[5] S2=parallel_scheme.block5.pmc1_out[6] S3=parallel_scheme.block5.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc1_out[8] S1=parallel_scheme.block5.pmc1_out[9] S2=parallel_scheme.block5.pmc1_out[10] S3=parallel_scheme.block5.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc1_out[12] S1=parallel_scheme.block5.pmc1_out[13] S2=parallel_scheme.block5.pmc1_out[14] S3=parallel_scheme.block5.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc1_out[16] S1=parallel_scheme.block5.pmc1_out[17] S2=parallel_scheme.block5.pmc1_out[18] S3=parallel_scheme.block5.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc1_out[20] S1=parallel_scheme.block5.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1835.X[0] S1=parallel_scheme.block5.pmc2_out[1] S2=parallel_scheme.block5.pmc2_out[2] S3=parallel_scheme.block5.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc2_out[4] S1=parallel_scheme.block5.pmc2_out[5] S2=parallel_scheme.block5.pmc2_out[6] S3=parallel_scheme.block5.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc2_out[8] S1=parallel_scheme.block5.pmc2_out[9] S2=parallel_scheme.block5.pmc2_out[10] S3=parallel_scheme.block5.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc2_out[12] S1=parallel_scheme.block5.pmc2_out[13] S2=parallel_scheme.block5.pmc2_out[14] S3=parallel_scheme.block5.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc2_out[16] S1=parallel_scheme.block5.pmc2_out[17] S2=parallel_scheme.block5.pmc2_out[18] S3=parallel_scheme.block5.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block5.pmc2_out[20] S1=parallel_scheme.block5.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1838.X[0] S1=parallel_scheme.block6.pmc1_out[1] S2=parallel_scheme.block6.pmc1_out[2] S3=parallel_scheme.block6.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc1_out[4] S1=parallel_scheme.block6.pmc1_out[5] S2=parallel_scheme.block6.pmc1_out[6] S3=parallel_scheme.block6.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc1_out[8] S1=parallel_scheme.block6.pmc1_out[9] S2=parallel_scheme.block6.pmc1_out[10] S3=parallel_scheme.block6.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc1_out[12] S1=parallel_scheme.block6.pmc1_out[13] S2=parallel_scheme.block6.pmc1_out[14] S3=parallel_scheme.block6.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc1_out[16] S1=parallel_scheme.block6.pmc1_out[17] S2=parallel_scheme.block6.pmc1_out[18] S3=parallel_scheme.block6.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc1_out[20] S1=parallel_scheme.block6.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1841.X[0] S1=parallel_scheme.block6.pmc2_out[1] S2=parallel_scheme.block6.pmc2_out[2] S3=parallel_scheme.block6.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc2_out[4] S1=parallel_scheme.block6.pmc2_out[5] S2=parallel_scheme.block6.pmc2_out[6] S3=parallel_scheme.block6.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc2_out[8] S1=parallel_scheme.block6.pmc2_out[9] S2=parallel_scheme.block6.pmc2_out[10] S3=parallel_scheme.block6.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc2_out[12] S1=parallel_scheme.block6.pmc2_out[13] S2=parallel_scheme.block6.pmc2_out[14] S3=parallel_scheme.block6.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc2_out[16] S1=parallel_scheme.block6.pmc2_out[17] S2=parallel_scheme.block6.pmc2_out[18] S3=parallel_scheme.block6.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block6.pmc2_out[20] S1=parallel_scheme.block6.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1844.X[0] S1=parallel_scheme.block7.pmc1_out[1] S2=parallel_scheme.block7.pmc1_out[2] S3=parallel_scheme.block7.pmc1_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc1_out[4] S1=parallel_scheme.block7.pmc1_out[5] S2=parallel_scheme.block7.pmc1_out[6] S3=parallel_scheme.block7.pmc1_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc1_out[8] S1=parallel_scheme.block7.pmc1_out[9] S2=parallel_scheme.block7.pmc1_out[10] S3=parallel_scheme.block7.pmc1_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc1_out[12] S1=parallel_scheme.block7.pmc1_out[13] S2=parallel_scheme.block7.pmc1_out[14] S3=parallel_scheme.block7.pmc1_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc1_out[16] S1=parallel_scheme.block7.pmc1_out[17] S2=parallel_scheme.block7.pmc1_out[18] S3=parallel_scheme.block7.pmc1_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc1_out[20] S1=parallel_scheme.block7.pmc1_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CO0=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO0 CO1=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO1 CO2=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO2 CO3=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3 DI0=$true DI1=$false DI2=$false DI3=$false O0=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O0 O1=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O1 O2=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O2 O3=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O3 S0=$auto$alumacc.cc:485:replace_alu$1847.X[0] S1=parallel_scheme.block7.pmc2_out[1] S2=parallel_scheme.block7.pmc2_out[2] S3=parallel_scheme.block7.pmc2_out[3]
.cname $auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:84.7-101.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7912.7-7929.6"
.param CYINIT_AX 0
.param CYINIT_C0 1
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO0 CO1=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO1 CO2=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO2 CO3=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O0 O1=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O1 O2=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O2 O3=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc2_out[4] S1=parallel_scheme.block7.pmc2_out[5] S2=parallel_scheme.block7.pmc2_out[6] S3=parallel_scheme.block7.pmc2_out[7]
.cname $auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO0 CO1=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO1 CO2=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO2 CO3=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O0 O1=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O1 O2=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O2 O3=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc2_out[8] S1=parallel_scheme.block7.pmc2_out[9] S2=parallel_scheme.block7.pmc2_out[10] S3=parallel_scheme.block7.pmc2_out[11]
.cname $auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO0 CO1=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO1 CO2=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO2 CO3=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O0 O1=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O1 O2=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O2 O3=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc2_out[12] S1=parallel_scheme.block7.pmc2_out[13] S2=parallel_scheme.block7.pmc2_out[14] S3=parallel_scheme.block7.pmc2_out[15]
.cname $auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO0 CO1=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO1 CO2=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO2 CO3=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O0 O1=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O1 O2=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O2 O3=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc2_out[16] S1=parallel_scheme.block7.pmc2_out[17] S2=parallel_scheme.block7.pmc2_out[18] S3=parallel_scheme.block7.pmc2_out[19]
.cname $auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt CARRY4_VPR CIN=$abc$10747$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below CO0=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CO0 CO1=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CO1 CO2=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CO2 CO3=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.CO3 DI0=$false DI1=$false DI2=$false DI3=$false O0=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O0 O1=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O1 O2=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O2 O3=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O3 S0=parallel_scheme.block7.pmc2_out[20] S1=parallel_scheme.block7.pmc2_out[21] S2=$false S3=$false
.cname $auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:113.7-131.6|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:7935.7-7953.6"
.param CYINIT_AX 0
.param CYINIT_C0 0
.param CYINIT_C1 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$techmap12025$auto$ff.cc:266:slice$2268.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10295$auto$ff.cc:266:slice$2268.D Q=parallel_scheme.block0.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$techmap12599$auto$ff.cc:266:slice$2272.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10263$auto$ff.cc:266:slice$2272.D Q=parallel_scheme.block0.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2272
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$techmap12477$auto$ff.cc:266:slice$2276.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10261$auto$ff.cc:266:slice$2276.D Q=parallel_scheme.block1.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$techmap12414$auto$ff.cc:266:slice$2279.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10165$auto$ff.cc:266:slice$2279.D Q=parallel_scheme.block3.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2279
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$techmap12381$auto$ff.cc:266:slice$2283.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10127$auto$ff.cc:266:slice$2283.D Q=parallel_scheme.block3.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2283
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$techmap12054$auto$ff.cc:266:slice$2287.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10125$auto$ff.cc:266:slice$2287.D Q=parallel_scheme.block4.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$techmap12084$auto$ff.cc:266:slice$2291.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10033$auto$ff.cc:266:slice$2291.D Q=parallel_scheme.block4.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$techmap12641$auto$ff.cc:266:slice$2293.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10177$auto$ff.cc:266:slice$2293.D Q=parallel_scheme.block1.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2293
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$techmap12517$auto$ff.cc:266:slice$2297.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10175$auto$ff.cc:266:slice$2297.D Q=parallel_scheme.block2.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2297
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$techmap12576$auto$ff.cc:266:slice$2301.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10167$auto$ff.cc:266:slice$2301.D Q=parallel_scheme.block2.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2301
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$techmap12165$auto$ff.cc:266:slice$2311.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10101$auto$ff.cc:266:slice$2311.D Q=parallel_scheme.block6.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2311
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$techmap12255$auto$ff.cc:266:slice$2315.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10230$auto$ff.cc:266:slice$2315.D Q=parallel_scheme.block7.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2315
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$techmap12129$auto$ff.cc:266:slice$2319.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10190$auto$ff.cc:266:slice$2319.D Q=parallel_scheme.block7.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$techmap12197$auto$ff.cc:266:slice$2323.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10048$auto$ff.cc:266:slice$2323.D Q=parallel_scheme.block5.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2323
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$techmap12100$auto$ff.cc:266:slice$2327.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10234$auto$ff.cc:266:slice$2327.D Q=parallel_scheme.block5.pmc2_out[21]
.cname $auto$ff.cc:266:slice$2327
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$techmap11988$auto$ff.cc:266:slice$2331.CE_SIG CLR=parallel_scheme.computer_reset D=$techmap10235$auto$ff.cc:266:slice$2331.D Q=parallel_scheme.block6.pmc1_out[21]
.cname $auto$ff.cc:266:slice$2331
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=parallel_scheme.block7.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block7.pmc2.finished
.cname $auto$ff.cc:266:slice$2335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc1_out[0]
.cname $auto$ff.cc:266:slice$2336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc1_out[1]
.cname $auto$ff.cc:266:slice$2337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc1_out[2]
.cname $auto$ff.cc:266:slice$2338
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc1_out[3]
.cname $auto$ff.cc:266:slice$2339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc1_out[4]
.cname $auto$ff.cc:266:slice$2340
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc1_out[5]
.cname $auto$ff.cc:266:slice$2341
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc1_out[6]
.cname $auto$ff.cc:266:slice$2342
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc1_out[7]
.cname $auto$ff.cc:266:slice$2343
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc1_out[8]
.cname $auto$ff.cc:266:slice$2344
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc1_out[9]
.cname $auto$ff.cc:266:slice$2345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc1_out[10]
.cname $auto$ff.cc:266:slice$2346
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc1_out[11]
.cname $auto$ff.cc:266:slice$2347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc1_out[12]
.cname $auto$ff.cc:266:slice$2348
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc1_out[13]
.cname $auto$ff.cc:266:slice$2349
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc1_out[14]
.cname $auto$ff.cc:266:slice$2350
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc1_out[15]
.cname $auto$ff.cc:266:slice$2351
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc1_out[16]
.cname $auto$ff.cc:266:slice$2352
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc1_out[17]
.cname $auto$ff.cc:266:slice$2353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc1_out[18]
.cname $auto$ff.cc:266:slice$2354
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc1_out[19]
.cname $auto$ff.cc:266:slice$2355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1683 CLR=parallel_scheme.computer_reset D=$techmap11189$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc1_out[20]
.cname $auto$ff.cc:266:slice$2356
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc2_out[0]
.cname $auto$ff.cc:266:slice$2357
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc2_out[1]
.cname $auto$ff.cc:266:slice$2358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc2_out[2]
.cname $auto$ff.cc:266:slice$2359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc2_out[3]
.cname $auto$ff.cc:266:slice$2360
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc2_out[4]
.cname $auto$ff.cc:266:slice$2361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc2_out[5]
.cname $auto$ff.cc:266:slice$2362
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc2_out[6]
.cname $auto$ff.cc:266:slice$2363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc2_out[7]
.cname $auto$ff.cc:266:slice$2364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc2_out[8]
.cname $auto$ff.cc:266:slice$2365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc2_out[9]
.cname $auto$ff.cc:266:slice$2366
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc2_out[10]
.cname $auto$ff.cc:266:slice$2367
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc2_out[11]
.cname $auto$ff.cc:266:slice$2368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc2_out[12]
.cname $auto$ff.cc:266:slice$2369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc2_out[13]
.cname $auto$ff.cc:266:slice$2370
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc2_out[14]
.cname $auto$ff.cc:266:slice$2371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc2_out[15]
.cname $auto$ff.cc:266:slice$2372
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc2_out[16]
.cname $auto$ff.cc:266:slice$2373
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block7.pmc2_out[17]
.cname $auto$ff.cc:266:slice$2374
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block7.pmc2_out[18]
.cname $auto$ff.cc:266:slice$2375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block7.pmc2_out[19]
.cname $auto$ff.cc:266:slice$2376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1676 CLR=parallel_scheme.computer_reset D=$techmap11172$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block7.pmc2_out[20]
.cname $auto$ff.cc:266:slice$2377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=parallel_scheme.block6.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block6.pmc2.finished
.cname $auto$ff.cc:266:slice$2429
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block7.pmc1.clk CE=parallel_scheme.block7.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block7.pmc1.finished
.cname $auto$ff.cc:266:slice$2474
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc1_out[0]
.cname $auto$ff.cc:266:slice$2570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc1_out[1]
.cname $auto$ff.cc:266:slice$2571
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc1_out[2]
.cname $auto$ff.cc:266:slice$2572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc1_out[3]
.cname $auto$ff.cc:266:slice$2573
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc1_out[4]
.cname $auto$ff.cc:266:slice$2574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc1_out[5]
.cname $auto$ff.cc:266:slice$2575
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc1_out[6]
.cname $auto$ff.cc:266:slice$2576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc1_out[7]
.cname $auto$ff.cc:266:slice$2577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc1_out[8]
.cname $auto$ff.cc:266:slice$2578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc1_out[9]
.cname $auto$ff.cc:266:slice$2579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc1_out[10]
.cname $auto$ff.cc:266:slice$2580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc1_out[11]
.cname $auto$ff.cc:266:slice$2581
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc1_out[12]
.cname $auto$ff.cc:266:slice$2582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc1_out[13]
.cname $auto$ff.cc:266:slice$2583
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc1_out[14]
.cname $auto$ff.cc:266:slice$2584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc1_out[15]
.cname $auto$ff.cc:266:slice$2585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc1_out[16]
.cname $auto$ff.cc:266:slice$2586
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc1_out[17]
.cname $auto$ff.cc:266:slice$2587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc1_out[18]
.cname $auto$ff.cc:266:slice$2588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc1_out[19]
.cname $auto$ff.cc:266:slice$2589
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1697 CLR=parallel_scheme.computer_reset D=$techmap11135$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc1_out[20]
.cname $auto$ff.cc:266:slice$2590
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc2_out[0]
.cname $auto$ff.cc:266:slice$2591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc2_out[1]
.cname $auto$ff.cc:266:slice$2592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc2_out[2]
.cname $auto$ff.cc:266:slice$2593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc2_out[3]
.cname $auto$ff.cc:266:slice$2594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc2_out[4]
.cname $auto$ff.cc:266:slice$2595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc2_out[5]
.cname $auto$ff.cc:266:slice$2596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc2_out[6]
.cname $auto$ff.cc:266:slice$2597
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc2_out[7]
.cname $auto$ff.cc:266:slice$2598
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc2_out[8]
.cname $auto$ff.cc:266:slice$2599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc2_out[9]
.cname $auto$ff.cc:266:slice$2600
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc2_out[10]
.cname $auto$ff.cc:266:slice$2601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc2_out[11]
.cname $auto$ff.cc:266:slice$2602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc2_out[12]
.cname $auto$ff.cc:266:slice$2603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc2_out[13]
.cname $auto$ff.cc:266:slice$2604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc2_out[14]
.cname $auto$ff.cc:266:slice$2605
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc2_out[15]
.cname $auto$ff.cc:266:slice$2606
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc2_out[16]
.cname $auto$ff.cc:266:slice$2607
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block6.pmc2_out[17]
.cname $auto$ff.cc:266:slice$2608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block6.pmc2_out[18]
.cname $auto$ff.cc:266:slice$2609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block6.pmc2_out[19]
.cname $auto$ff.cc:266:slice$2610
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1690 CLR=parallel_scheme.computer_reset D=$techmap11153$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block6.pmc2_out[20]
.cname $auto$ff.cc:266:slice$2611
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=parallel_scheme.block5.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block5.pmc2.finished
.cname $auto$ff.cc:266:slice$2645
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block6.pmc1.clk CE=parallel_scheme.block6.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block6.pmc1.finished
.cname $auto$ff.cc:266:slice$2690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc1_out[0]
.cname $auto$ff.cc:266:slice$2786
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc1_out[1]
.cname $auto$ff.cc:266:slice$2787
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc1_out[2]
.cname $auto$ff.cc:266:slice$2788
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc1_out[3]
.cname $auto$ff.cc:266:slice$2789
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc1_out[4]
.cname $auto$ff.cc:266:slice$2790
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc1_out[5]
.cname $auto$ff.cc:266:slice$2791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc1_out[6]
.cname $auto$ff.cc:266:slice$2792
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc1_out[7]
.cname $auto$ff.cc:266:slice$2793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc1_out[8]
.cname $auto$ff.cc:266:slice$2794
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc1_out[9]
.cname $auto$ff.cc:266:slice$2795
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc1_out[10]
.cname $auto$ff.cc:266:slice$2796
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc1_out[11]
.cname $auto$ff.cc:266:slice$2797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc1_out[12]
.cname $auto$ff.cc:266:slice$2798
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc1_out[13]
.cname $auto$ff.cc:266:slice$2799
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc1_out[14]
.cname $auto$ff.cc:266:slice$2800
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc1_out[15]
.cname $auto$ff.cc:266:slice$2801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc1_out[16]
.cname $auto$ff.cc:266:slice$2802
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc1_out[17]
.cname $auto$ff.cc:266:slice$2803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc1_out[18]
.cname $auto$ff.cc:266:slice$2804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc1_out[19]
.cname $auto$ff.cc:266:slice$2805
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1711 CLR=parallel_scheme.computer_reset D=$techmap11116$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc1_out[20]
.cname $auto$ff.cc:266:slice$2806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc2_out[0]
.cname $auto$ff.cc:266:slice$2807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc2_out[1]
.cname $auto$ff.cc:266:slice$2808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc2_out[2]
.cname $auto$ff.cc:266:slice$2809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc2_out[3]
.cname $auto$ff.cc:266:slice$2810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc2_out[4]
.cname $auto$ff.cc:266:slice$2811
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc2_out[5]
.cname $auto$ff.cc:266:slice$2812
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc2_out[6]
.cname $auto$ff.cc:266:slice$2813
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc2_out[7]
.cname $auto$ff.cc:266:slice$2814
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc2_out[8]
.cname $auto$ff.cc:266:slice$2815
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc2_out[9]
.cname $auto$ff.cc:266:slice$2816
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc2_out[10]
.cname $auto$ff.cc:266:slice$2817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc2_out[11]
.cname $auto$ff.cc:266:slice$2818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc2_out[12]
.cname $auto$ff.cc:266:slice$2819
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc2_out[13]
.cname $auto$ff.cc:266:slice$2820
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc2_out[14]
.cname $auto$ff.cc:266:slice$2821
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc2_out[15]
.cname $auto$ff.cc:266:slice$2822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc2_out[16]
.cname $auto$ff.cc:266:slice$2823
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block5.pmc2_out[17]
.cname $auto$ff.cc:266:slice$2824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block5.pmc2_out[18]
.cname $auto$ff.cc:266:slice$2825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block5.pmc2_out[19]
.cname $auto$ff.cc:266:slice$2826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1704 CLR=parallel_scheme.computer_reset D=$techmap11099$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block5.pmc2_out[20]
.cname $auto$ff.cc:266:slice$2827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=parallel_scheme.block4.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block4.pmc2.finished
.cname $auto$ff.cc:266:slice$2861
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block5.pmc1.clk CE=parallel_scheme.block5.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block5.pmc1.finished
.cname $auto$ff.cc:266:slice$2906
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc1_out[0]
.cname $auto$ff.cc:266:slice$3002
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc1_out[1]
.cname $auto$ff.cc:266:slice$3003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc1_out[2]
.cname $auto$ff.cc:266:slice$3004
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc1_out[3]
.cname $auto$ff.cc:266:slice$3005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc1_out[4]
.cname $auto$ff.cc:266:slice$3006
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc1_out[5]
.cname $auto$ff.cc:266:slice$3007
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc1_out[6]
.cname $auto$ff.cc:266:slice$3008
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc1_out[7]
.cname $auto$ff.cc:266:slice$3009
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc1_out[8]
.cname $auto$ff.cc:266:slice$3010
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc1_out[9]
.cname $auto$ff.cc:266:slice$3011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc1_out[10]
.cname $auto$ff.cc:266:slice$3012
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc1_out[11]
.cname $auto$ff.cc:266:slice$3013
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc1_out[12]
.cname $auto$ff.cc:266:slice$3014
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc1_out[13]
.cname $auto$ff.cc:266:slice$3015
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc1_out[14]
.cname $auto$ff.cc:266:slice$3016
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc1_out[15]
.cname $auto$ff.cc:266:slice$3017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc1_out[16]
.cname $auto$ff.cc:266:slice$3018
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc1_out[17]
.cname $auto$ff.cc:266:slice$3019
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc1_out[18]
.cname $auto$ff.cc:266:slice$3020
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc1_out[19]
.cname $auto$ff.cc:266:slice$3021
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1725 CLR=parallel_scheme.computer_reset D=$techmap11080$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc1_out[20]
.cname $auto$ff.cc:266:slice$3022
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc2_out[0]
.cname $auto$ff.cc:266:slice$3023
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc2_out[1]
.cname $auto$ff.cc:266:slice$3024
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc2_out[2]
.cname $auto$ff.cc:266:slice$3025
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc2_out[3]
.cname $auto$ff.cc:266:slice$3026
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc2_out[4]
.cname $auto$ff.cc:266:slice$3027
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc2_out[5]
.cname $auto$ff.cc:266:slice$3028
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc2_out[6]
.cname $auto$ff.cc:266:slice$3029
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc2_out[7]
.cname $auto$ff.cc:266:slice$3030
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc2_out[8]
.cname $auto$ff.cc:266:slice$3031
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc2_out[9]
.cname $auto$ff.cc:266:slice$3032
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc2_out[10]
.cname $auto$ff.cc:266:slice$3033
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc2_out[11]
.cname $auto$ff.cc:266:slice$3034
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc2_out[12]
.cname $auto$ff.cc:266:slice$3035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc2_out[13]
.cname $auto$ff.cc:266:slice$3036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc2_out[14]
.cname $auto$ff.cc:266:slice$3037
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc2_out[15]
.cname $auto$ff.cc:266:slice$3038
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc2_out[16]
.cname $auto$ff.cc:266:slice$3039
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block4.pmc2_out[17]
.cname $auto$ff.cc:266:slice$3040
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block4.pmc2_out[18]
.cname $auto$ff.cc:266:slice$3041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block4.pmc2_out[19]
.cname $auto$ff.cc:266:slice$3042
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1718 CLR=parallel_scheme.computer_reset D=$techmap11074$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block4.pmc2_out[20]
.cname $auto$ff.cc:266:slice$3043
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=parallel_scheme.block3.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block3.pmc2.finished
.cname $auto$ff.cc:266:slice$3077
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block4.pmc1.clk CE=parallel_scheme.block4.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block4.pmc1.finished
.cname $auto$ff.cc:266:slice$3122
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc1_out[0]
.cname $auto$ff.cc:266:slice$3218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc1_out[1]
.cname $auto$ff.cc:266:slice$3219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc1_out[2]
.cname $auto$ff.cc:266:slice$3220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc1_out[3]
.cname $auto$ff.cc:266:slice$3221
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc1_out[4]
.cname $auto$ff.cc:266:slice$3222
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc1_out[5]
.cname $auto$ff.cc:266:slice$3223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc1_out[6]
.cname $auto$ff.cc:266:slice$3224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc1_out[7]
.cname $auto$ff.cc:266:slice$3225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc1_out[8]
.cname $auto$ff.cc:266:slice$3226
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc1_out[9]
.cname $auto$ff.cc:266:slice$3227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc1_out[10]
.cname $auto$ff.cc:266:slice$3228
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc1_out[11]
.cname $auto$ff.cc:266:slice$3229
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc1_out[12]
.cname $auto$ff.cc:266:slice$3230
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc1_out[13]
.cname $auto$ff.cc:266:slice$3231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc1_out[14]
.cname $auto$ff.cc:266:slice$3232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc1_out[15]
.cname $auto$ff.cc:266:slice$3233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc1_out[16]
.cname $auto$ff.cc:266:slice$3234
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc1_out[17]
.cname $auto$ff.cc:266:slice$3235
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc1_out[18]
.cname $auto$ff.cc:266:slice$3236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc1_out[19]
.cname $auto$ff.cc:266:slice$3237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1739 CLR=parallel_scheme.computer_reset D=$techmap11055$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc1_out[20]
.cname $auto$ff.cc:266:slice$3238
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc2_out[0]
.cname $auto$ff.cc:266:slice$3239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc2_out[1]
.cname $auto$ff.cc:266:slice$3240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc2_out[2]
.cname $auto$ff.cc:266:slice$3241
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc2_out[3]
.cname $auto$ff.cc:266:slice$3242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc2_out[4]
.cname $auto$ff.cc:266:slice$3243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc2_out[5]
.cname $auto$ff.cc:266:slice$3244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc2_out[6]
.cname $auto$ff.cc:266:slice$3245
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc2_out[7]
.cname $auto$ff.cc:266:slice$3246
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc2_out[8]
.cname $auto$ff.cc:266:slice$3247
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc2_out[9]
.cname $auto$ff.cc:266:slice$3248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc2_out[10]
.cname $auto$ff.cc:266:slice$3249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc2_out[11]
.cname $auto$ff.cc:266:slice$3250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc2_out[12]
.cname $auto$ff.cc:266:slice$3251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc2_out[13]
.cname $auto$ff.cc:266:slice$3252
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc2_out[14]
.cname $auto$ff.cc:266:slice$3253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc2_out[15]
.cname $auto$ff.cc:266:slice$3254
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc2_out[16]
.cname $auto$ff.cc:266:slice$3255
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block3.pmc2_out[17]
.cname $auto$ff.cc:266:slice$3256
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block3.pmc2_out[18]
.cname $auto$ff.cc:266:slice$3257
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block3.pmc2_out[19]
.cname $auto$ff.cc:266:slice$3258
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1732 CLR=parallel_scheme.computer_reset D=$techmap11038$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block3.pmc2_out[20]
.cname $auto$ff.cc:266:slice$3259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=parallel_scheme.block2.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block2.pmc2.finished
.cname $auto$ff.cc:266:slice$3293
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block3.pmc1.clk CE=parallel_scheme.block3.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block3.pmc1.finished
.cname $auto$ff.cc:266:slice$3338
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc1_out[0]
.cname $auto$ff.cc:266:slice$3434
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc1_out[1]
.cname $auto$ff.cc:266:slice$3435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc1_out[2]
.cname $auto$ff.cc:266:slice$3436
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc1_out[3]
.cname $auto$ff.cc:266:slice$3437
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc1_out[4]
.cname $auto$ff.cc:266:slice$3438
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc1_out[5]
.cname $auto$ff.cc:266:slice$3439
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc1_out[6]
.cname $auto$ff.cc:266:slice$3440
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc1_out[7]
.cname $auto$ff.cc:266:slice$3441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc1_out[8]
.cname $auto$ff.cc:266:slice$3442
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc1_out[9]
.cname $auto$ff.cc:266:slice$3443
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc1_out[10]
.cname $auto$ff.cc:266:slice$3444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc1_out[11]
.cname $auto$ff.cc:266:slice$3445
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc1_out[12]
.cname $auto$ff.cc:266:slice$3446
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc1_out[13]
.cname $auto$ff.cc:266:slice$3447
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc1_out[14]
.cname $auto$ff.cc:266:slice$3448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc1_out[15]
.cname $auto$ff.cc:266:slice$3449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc1_out[16]
.cname $auto$ff.cc:266:slice$3450
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc1_out[17]
.cname $auto$ff.cc:266:slice$3451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc1_out[18]
.cname $auto$ff.cc:266:slice$3452
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc1_out[19]
.cname $auto$ff.cc:266:slice$3453
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1753 CLR=parallel_scheme.computer_reset D=$techmap11019$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc1_out[20]
.cname $auto$ff.cc:266:slice$3454
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc2_out[0]
.cname $auto$ff.cc:266:slice$3455
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc2_out[1]
.cname $auto$ff.cc:266:slice$3456
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc2_out[2]
.cname $auto$ff.cc:266:slice$3457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc2_out[3]
.cname $auto$ff.cc:266:slice$3458
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc2_out[4]
.cname $auto$ff.cc:266:slice$3459
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc2_out[5]
.cname $auto$ff.cc:266:slice$3460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc2_out[6]
.cname $auto$ff.cc:266:slice$3461
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc2_out[7]
.cname $auto$ff.cc:266:slice$3462
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc2_out[8]
.cname $auto$ff.cc:266:slice$3463
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc2_out[9]
.cname $auto$ff.cc:266:slice$3464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc2_out[10]
.cname $auto$ff.cc:266:slice$3465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc2_out[11]
.cname $auto$ff.cc:266:slice$3466
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc2_out[12]
.cname $auto$ff.cc:266:slice$3467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc2_out[13]
.cname $auto$ff.cc:266:slice$3468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc2_out[14]
.cname $auto$ff.cc:266:slice$3469
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc2_out[15]
.cname $auto$ff.cc:266:slice$3470
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc2_out[16]
.cname $auto$ff.cc:266:slice$3471
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block2.pmc2_out[17]
.cname $auto$ff.cc:266:slice$3472
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block2.pmc2_out[18]
.cname $auto$ff.cc:266:slice$3473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block2.pmc2_out[19]
.cname $auto$ff.cc:266:slice$3474
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1746 CLR=parallel_scheme.computer_reset D=$techmap11002$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block2.pmc2_out[20]
.cname $auto$ff.cc:266:slice$3475
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=parallel_scheme.block1.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block1.pmc2.finished
.cname $auto$ff.cc:266:slice$3509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block2.pmc1.clk CE=parallel_scheme.block2.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block2.pmc1.finished
.cname $auto$ff.cc:266:slice$3554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc1_out[0]
.cname $auto$ff.cc:266:slice$3650
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc1_out[1]
.cname $auto$ff.cc:266:slice$3651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc1_out[2]
.cname $auto$ff.cc:266:slice$3652
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc1_out[3]
.cname $auto$ff.cc:266:slice$3653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc1_out[4]
.cname $auto$ff.cc:266:slice$3654
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc1_out[5]
.cname $auto$ff.cc:266:slice$3655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc1_out[6]
.cname $auto$ff.cc:266:slice$3656
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc1_out[7]
.cname $auto$ff.cc:266:slice$3657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc1_out[8]
.cname $auto$ff.cc:266:slice$3658
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc1_out[9]
.cname $auto$ff.cc:266:slice$3659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc1_out[10]
.cname $auto$ff.cc:266:slice$3660
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc1_out[11]
.cname $auto$ff.cc:266:slice$3661
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc1_out[12]
.cname $auto$ff.cc:266:slice$3662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc1_out[13]
.cname $auto$ff.cc:266:slice$3663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc1_out[14]
.cname $auto$ff.cc:266:slice$3664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc1_out[15]
.cname $auto$ff.cc:266:slice$3665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc1_out[16]
.cname $auto$ff.cc:266:slice$3666
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc1_out[17]
.cname $auto$ff.cc:266:slice$3667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc1_out[18]
.cname $auto$ff.cc:266:slice$3668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc1_out[19]
.cname $auto$ff.cc:266:slice$3669
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1767 CLR=parallel_scheme.computer_reset D=$techmap10983$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc1_out[20]
.cname $auto$ff.cc:266:slice$3670
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc2_out[0]
.cname $auto$ff.cc:266:slice$3671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc2_out[1]
.cname $auto$ff.cc:266:slice$3672
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc2_out[2]
.cname $auto$ff.cc:266:slice$3673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc2_out[3]
.cname $auto$ff.cc:266:slice$3674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc2_out[4]
.cname $auto$ff.cc:266:slice$3675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc2_out[5]
.cname $auto$ff.cc:266:slice$3676
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc2_out[6]
.cname $auto$ff.cc:266:slice$3677
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc2_out[7]
.cname $auto$ff.cc:266:slice$3678
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc2_out[8]
.cname $auto$ff.cc:266:slice$3679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc2_out[9]
.cname $auto$ff.cc:266:slice$3680
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc2_out[10]
.cname $auto$ff.cc:266:slice$3681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc2_out[11]
.cname $auto$ff.cc:266:slice$3682
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc2_out[12]
.cname $auto$ff.cc:266:slice$3683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc2_out[13]
.cname $auto$ff.cc:266:slice$3684
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc2_out[14]
.cname $auto$ff.cc:266:slice$3685
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc2_out[15]
.cname $auto$ff.cc:266:slice$3686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc2_out[16]
.cname $auto$ff.cc:266:slice$3687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block1.pmc2_out[17]
.cname $auto$ff.cc:266:slice$3688
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block1.pmc2_out[18]
.cname $auto$ff.cc:266:slice$3689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block1.pmc2_out[19]
.cname $auto$ff.cc:266:slice$3690
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1760 CLR=parallel_scheme.computer_reset D=$techmap10966$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block1.pmc2_out[20]
.cname $auto$ff.cc:266:slice$3691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=parallel_scheme.block0.pmc2_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block0.pmc2.finished
.cname $auto$ff.cc:266:slice$3725
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block1.pmc1.clk CE=parallel_scheme.block1.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block1.pmc1.finished
.cname $auto$ff.cc:266:slice$3770
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc1_out[0]
.cname $auto$ff.cc:266:slice$3881
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc1_out[1]
.cname $auto$ff.cc:266:slice$3882
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc1_out[2]
.cname $auto$ff.cc:266:slice$3883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc1_out[3]
.cname $auto$ff.cc:266:slice$3884
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc1_out[4]
.cname $auto$ff.cc:266:slice$3885
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc1_out[5]
.cname $auto$ff.cc:266:slice$3886
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc1_out[6]
.cname $auto$ff.cc:266:slice$3887
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc1_out[7]
.cname $auto$ff.cc:266:slice$3888
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc1_out[8]
.cname $auto$ff.cc:266:slice$3889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc1_out[9]
.cname $auto$ff.cc:266:slice$3890
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc1_out[10]
.cname $auto$ff.cc:266:slice$3891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc1_out[11]
.cname $auto$ff.cc:266:slice$3892
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc1_out[12]
.cname $auto$ff.cc:266:slice$3893
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc1_out[13]
.cname $auto$ff.cc:266:slice$3894
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc1_out[14]
.cname $auto$ff.cc:266:slice$3895
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc1_out[15]
.cname $auto$ff.cc:266:slice$3896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc1_out[16]
.cname $auto$ff.cc:266:slice$3897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc1_out[17]
.cname $auto$ff.cc:266:slice$3898
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc1_out[18]
.cname $auto$ff.cc:266:slice$3899
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc1_out[19]
.cname $auto$ff.cc:266:slice$3900
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1781 CLR=parallel_scheme.computer_reset D=$techmap10903$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc1_out[20]
.cname $auto$ff.cc:266:slice$3901
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc2_out[0]
.cname $auto$ff.cc:266:slice$3902
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc2_out[1]
.cname $auto$ff.cc:266:slice$3903
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc2_out[2]
.cname $auto$ff.cc:266:slice$3904
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc2_out[3]
.cname $auto$ff.cc:266:slice$3905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc2_out[4]
.cname $auto$ff.cc:266:slice$3906
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc2_out[5]
.cname $auto$ff.cc:266:slice$3907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc2_out[6]
.cname $auto$ff.cc:266:slice$3908
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc2_out[7]
.cname $auto$ff.cc:266:slice$3909
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc2_out[8]
.cname $auto$ff.cc:266:slice$3910
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc2_out[9]
.cname $auto$ff.cc:266:slice$3911
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc2_out[10]
.cname $auto$ff.cc:266:slice$3912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc2_out[11]
.cname $auto$ff.cc:266:slice$3913
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc2_out[12]
.cname $auto$ff.cc:266:slice$3914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc2_out[13]
.cname $auto$ff.cc:266:slice$3915
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc2_out[14]
.cname $auto$ff.cc:266:slice$3916
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc2_out[15]
.cname $auto$ff.cc:266:slice$3917
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc2_out[16]
.cname $auto$ff.cc:266:slice$3918
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O1 Q=parallel_scheme.block0.pmc2_out[17]
.cname $auto$ff.cc:266:slice$3919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O2 Q=parallel_scheme.block0.pmc2_out[18]
.cname $auto$ff.cc:266:slice$3920
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.O3 Q=parallel_scheme.block0.pmc2_out[19]
.cname $auto$ff.cc:266:slice$3921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.second_mux_out CE=$abc$10747$abc$6701$auto$opt_dff.cc:219:make_patterns_logic$1774 CLR=parallel_scheme.computer_reset D=$techmap10920$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.O0 Q=parallel_scheme.block0.pmc2_out[20]
.cname $auto$ff.cc:266:slice$3922
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt FDCE_ZINI C=parallel_scheme.block0.pmc1.clk CE=parallel_scheme.block0.pmc1_out[21] CLR=parallel_scheme.computer_reset D=$true Q=parallel_scheme.block0.pmc1.finished
.cname $auto$ff.cc:266:slice$4420
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:104.3-104.69"
.param IS_C_INVERTED 0
.param ZINI 0
.subckt IBUF_VPR I=challenge[0] O=parallel_scheme.challenge[0]
.cname $iopadmap$PUF.challenge
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[0]:G13"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[1] O=parallel_scheme.challenge[1]
.cname $iopadmap$PUF.challenge_1
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[1]:B11"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[2] O=parallel_scheme.challenge[2]
.cname $iopadmap$PUF.challenge_2
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[2]:A11"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[3] O=parallel_scheme.challenge[3]
.cname $iopadmap$PUF.challenge_3
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[3]:D12"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[4] O=parallel_scheme.challenge[4]
.cname $iopadmap$PUF.challenge_4
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[4]:D13"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[5] O=parallel_scheme.challenge[5]
.cname $iopadmap$PUF.challenge_5
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[5]:B18"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[6] O=parallel_scheme.challenge[6]
.cname $iopadmap$PUF.challenge_6
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[6]:A18"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=challenge[7] O=parallel_scheme.challenge[7]
.cname $iopadmap$PUF.challenge_7
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "challenge[7]:K16"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.done_sig.t
.cname $iopadmap$PUF.done_sig.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=$abc$10747$abc$6701$iopadmap$done_sig O=done_sig T=$iopadmap$PUF.done_sig.t
.cname $iopadmap$PUF.done_sig.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "done_sig:V11"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt IBUF_VPR I=enable O=parallel_scheme.enable
.cname $iopadmap$PUF.enable
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "enable:U12"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=orred O=$techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[2]
.cname $iopadmap$PUF.orred
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "orred:V12"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt IBUF_VPR I=reset O=parallel_scheme.computer_reset
.cname $iopadmap$PUF.reset
.attr keep 00000000000000000000000000000001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1931.5-1934.4"
.param IBUF_LOW_PWR 00000000000000000000000000000000
.param IN_TERM_UNTUNED_SPLIT_40 0
.param IN_TERM_UNTUNED_SPLIT_50 0
.param IN_TERM_UNTUNED_SPLIT_60 0
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "reset:V10"
.param LVCMOS12_LVCMOS15_LVCMOS18_IN 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVDS_25_LVTTL_SSTL135_SSTL15_TMDS_33_IN_ONLY 1
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS25_LVCMOS33_LVTTL_IN 1
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SSTL135_SSTL15_IN 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response.t
.cname $iopadmap$PUF.response.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block0.arb.out O=response[0] T=$iopadmap$PUF.response.t
.cname $iopadmap$PUF.response.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[0]:E15"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_1.t
.cname $iopadmap$PUF.response_1.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block1.arb.out O=response[1] T=$iopadmap$PUF.response_1.t
.cname $iopadmap$PUF.response_1.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[1]:E16"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_2.t
.cname $iopadmap$PUF.response_2.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block2.arb.out O=response[2] T=$iopadmap$PUF.response_2.t
.cname $iopadmap$PUF.response_2.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[2]:D15"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_3.t
.cname $iopadmap$PUF.response_3.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block3.arb.out O=response[3] T=$iopadmap$PUF.response_3.t
.cname $iopadmap$PUF.response_3.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[3]:C15"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_4.t
.cname $iopadmap$PUF.response_4.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block4.arb.out O=response[4] T=$iopadmap$PUF.response_4.t
.cname $iopadmap$PUF.response_4.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[4]:J17"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_5.t
.cname $iopadmap$PUF.response_5.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block5.arb.out O=response[5] T=$iopadmap$PUF.response_5.t
.cname $iopadmap$PUF.response_5.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[5]:J18"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_6.t
.cname $iopadmap$PUF.response_6.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block6.arb.out O=response[6] T=$iopadmap$PUF.response_6.t
.cname $iopadmap$PUF.response_6.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[6]:K15"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt T_INV TI=$true TO=$iopadmap$PUF.response_7.t
.cname $iopadmap$PUF.response_7.genblk1.t_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1984.11-1987.6"
.subckt OBUFT_VPR I=parallel_scheme.block7.arb.out O=response[7] T=$iopadmap$PUF.response_7.t
.cname $iopadmap$PUF.response_7.obuft
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:1955.5-1959.4|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:2098.5-2102.4"
.param DRIVE 00000000000000000000000000001100
.param IOSTANDARD "LVCMOS33"
.param IO_LOC_PAIRS "response[7]:J15"
.param LVCMOS12_DRIVE_I12 0
.param LVCMOS12_DRIVE_I4 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST 0
.param LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW 1
.param LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN 0
.param LVCMOS12_LVCMOS25_DRIVE_I8 0
.param LVCMOS15_DRIVE_I12 0
.param LVCMOS15_DRIVE_I8 0
.param LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4 0
.param LVCMOS15_SSTL15_DRIVE_I16_I_FIXED 0
.param LVCMOS18_DRIVE_I12_I8 0
.param LVCMOS18_DRIVE_I16 0
.param LVCMOS18_DRIVE_I24 0
.param LVCMOS25_DRIVE_I12 0
.param LVCMOS25_DRIVE_I16 0
.param LVCMOS33_DRIVE_I16 0
.param LVCMOS33_LVTTL_DRIVE_I12_I16 1
.param LVCMOS33_LVTTL_DRIVE_I12_I8 0
.param LVCMOS33_LVTTL_DRIVE_I4 0
.param LVTTL_DRIVE_I24 0
.param PULLTYPE "NONE"
.param PULLTYPE_KEEPER 0
.param PULLTYPE_NONE 1
.param PULLTYPE_PULLDOWN 0
.param PULLTYPE_PULLUP 0
.param SLEW "SLOW"
.param SSTL135_DRIVE_I_FIXED 0
.param SSTL135_SSTL15_SLEW_FAST 0
.subckt CE_VCC VCC=$techmap11988$auto$ff.cc:266:slice$2331.CE_SIG
.cname $techmap11988$auto$ff.cc:266:slice$2331.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12025$auto$ff.cc:266:slice$2268.CE_SIG
.cname $techmap12025$auto$ff.cc:266:slice$2268.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12054$auto$ff.cc:266:slice$2287.CE_SIG
.cname $techmap12054$auto$ff.cc:266:slice$2287.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12084$auto$ff.cc:266:slice$2291.CE_SIG
.cname $techmap12084$auto$ff.cc:266:slice$2291.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12100$auto$ff.cc:266:slice$2327.CE_SIG
.cname $techmap12100$auto$ff.cc:266:slice$2327.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12129$auto$ff.cc:266:slice$2319.CE_SIG
.cname $techmap12129$auto$ff.cc:266:slice$2319.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12165$auto$ff.cc:266:slice$2311.CE_SIG
.cname $techmap12165$auto$ff.cc:266:slice$2311.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12197$auto$ff.cc:266:slice$2323.CE_SIG
.cname $techmap12197$auto$ff.cc:266:slice$2323.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12255$auto$ff.cc:266:slice$2315.CE_SIG
.cname $techmap12255$auto$ff.cc:266:slice$2315.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12381$auto$ff.cc:266:slice$2283.CE_SIG
.cname $techmap12381$auto$ff.cc:266:slice$2283.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12414$auto$ff.cc:266:slice$2279.CE_SIG
.cname $techmap12414$auto$ff.cc:266:slice$2279.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12477$auto$ff.cc:266:slice$2276.CE_SIG
.cname $techmap12477$auto$ff.cc:266:slice$2276.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12517$auto$ff.cc:266:slice$2297.CE_SIG
.cname $techmap12517$auto$ff.cc:266:slice$2297.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12576$auto$ff.cc:266:slice$2301.CE_SIG
.cname $techmap12576$auto$ff.cc:266:slice$2301.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12599$auto$ff.cc:266:slice$2272.CE_SIG
.cname $techmap12599$auto$ff.cc:266:slice$2272.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CE_VCC VCC=$techmap12641$auto$ff.cc:266:slice$2293.CE_SIG
.cname $techmap12641$auto$ff.cc:266:slice$2293.cesr_mux.genblk1.ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:226.3-237.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:96.10-101.2|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:17.12-19.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11339$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8407$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11634$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8408$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11572$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8409$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11577$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8410$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11582$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8411$auto$alumacc.cc:485:replace_alu$1808.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11557$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8413$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11454$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8414$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11464$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8415$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11409$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8416$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11429$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8417$auto$alumacc.cc:485:replace_alu$1805.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11349$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8419$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11674$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8420$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11679$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8421$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11669$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8422$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11619$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8423$auto$alumacc.cc:485:replace_alu$1814.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11597$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8425$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11587$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8426$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11592$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8427$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11543$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8428$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11548$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8429$auto$alumacc.cc:485:replace_alu$1811.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:41.25-47.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11508$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8431$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11684$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8432$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11689$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8433$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11649$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8434$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11639$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8435$auto$alumacc.cc:485:replace_alu$1820.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11344$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8437$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11624$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8438$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11609$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8439$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11614$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8440$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11644$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8441$auto$alumacc.cc:485:replace_alu$1817.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:48.25-54.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11404$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8443$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11300$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8444$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11295$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8445$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11305$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8446$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11603$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8447$auto$alumacc.cc:485:replace_alu$1826.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11523$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8449$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11659$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8450$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11629$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8451$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11664$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8452$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11654$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8453$auto$alumacc.cc:485:replace_alu$1823.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:55.25-61.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11363$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8455$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11479$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8456$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11484$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8457$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11518$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8458$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11469$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8459$auto$alumacc.cc:485:replace_alu$1832.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11419$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8461$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11310$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8462$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11498$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8463$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11503$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8464$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11493$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8465$auto$alumacc.cc:485:replace_alu$1829.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:62.25-68.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11353$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8467$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11528$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8468$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11533$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8469$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11513$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8470$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11315$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8471$auto$alumacc.cc:485:replace_alu$1838.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11358$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8473$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11444$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11474$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8475$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11368$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8476$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11324$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8477$auto$alumacc.cc:485:replace_alu$1835.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:69.25-75.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11488$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8479$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11389$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8480$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11414$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8481$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11459$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8482$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11394$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8483$auto$alumacc.cc:485:replace_alu$1844.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11334$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8485$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11399$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8486$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11424$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8487$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11439$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8488$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11449$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8489$auto$alumacc.cc:485:replace_alu$1841.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:76.25-82.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11379$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8491$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11374$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8492$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11330$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8493$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11384$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8494$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11435$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8495$auto$alumacc.cc:485:replace_alu$1847.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:147.22-153.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:83.25-89.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11320$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[0].genblk1.carry4.CO3 COUT=$abc$10747$techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8497$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11538$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[1].genblk1.carry4.CO3 COUT=$abc$10747$techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8498$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11562$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[2].genblk1.carry4.CO3 COUT=$abc$10747$techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8499$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11567$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[3].genblk1.carry4.CO3 COUT=$abc$10747$techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8500$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.subckt CARRY_COUT_PLUG CIN=$techmap11553$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[4].genblk1.carry4.CO3 COUT=$abc$10747$techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_from_below
.cname $techmap8501$auto$alumacc.cc:485:replace_alu$1802.genblk1.slice[5].genblk1.carry4.genblk2.genblk1.cin_plug
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:13.16-19.4|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:139.22-145.6|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:235.14-235.21|/home/yatharth/gf180_project/Verilog/PUF/PUF_combine.v:34.25-40.4|/home/yatharth/opt/f4pga/xc7/conda/envs/xc7/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8|/home/yatharth/opt/f4pga/xc7/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v:104.21-107.6"
.names parallel_scheme.block0.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1802.X[1]
1 1
.names parallel_scheme.block0.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1802.X[2]
1 1
.names parallel_scheme.block0.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1802.X[3]
1 1
.names parallel_scheme.block0.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1802.X[4]
1 1
.names parallel_scheme.block0.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1802.X[5]
1 1
.names parallel_scheme.block0.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1802.X[6]
1 1
.names parallel_scheme.block0.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1802.X[7]
1 1
.names parallel_scheme.block0.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1802.X[8]
1 1
.names parallel_scheme.block0.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1802.X[9]
1 1
.names parallel_scheme.block0.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1802.X[10]
1 1
.names parallel_scheme.block0.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1802.X[11]
1 1
.names parallel_scheme.block0.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1802.X[12]
1 1
.names parallel_scheme.block0.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1802.X[13]
1 1
.names parallel_scheme.block0.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1802.X[14]
1 1
.names parallel_scheme.block0.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1802.X[15]
1 1
.names parallel_scheme.block0.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1802.X[16]
1 1
.names parallel_scheme.block0.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1802.X[17]
1 1
.names parallel_scheme.block0.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1802.X[18]
1 1
.names parallel_scheme.block0.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1802.X[19]
1 1
.names parallel_scheme.block0.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1802.X[20]
1 1
.names parallel_scheme.block0.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1802.X[21]
1 1
.names parallel_scheme.block0.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1805.X[1]
1 1
.names parallel_scheme.block0.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1805.X[2]
1 1
.names parallel_scheme.block0.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1805.X[3]
1 1
.names parallel_scheme.block0.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1805.X[4]
1 1
.names parallel_scheme.block0.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1805.X[5]
1 1
.names parallel_scheme.block0.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1805.X[6]
1 1
.names parallel_scheme.block0.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1805.X[7]
1 1
.names parallel_scheme.block0.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1805.X[8]
1 1
.names parallel_scheme.block0.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1805.X[9]
1 1
.names parallel_scheme.block0.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1805.X[10]
1 1
.names parallel_scheme.block0.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1805.X[11]
1 1
.names parallel_scheme.block0.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1805.X[12]
1 1
.names parallel_scheme.block0.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1805.X[13]
1 1
.names parallel_scheme.block0.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1805.X[14]
1 1
.names parallel_scheme.block0.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1805.X[15]
1 1
.names parallel_scheme.block0.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1805.X[16]
1 1
.names parallel_scheme.block0.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1805.X[17]
1 1
.names parallel_scheme.block0.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1805.X[18]
1 1
.names parallel_scheme.block0.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1805.X[19]
1 1
.names parallel_scheme.block0.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1805.X[20]
1 1
.names parallel_scheme.block0.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1805.X[21]
1 1
.names parallel_scheme.block1.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1808.X[1]
1 1
.names parallel_scheme.block1.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1808.X[2]
1 1
.names parallel_scheme.block1.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1808.X[3]
1 1
.names parallel_scheme.block1.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1808.X[4]
1 1
.names parallel_scheme.block1.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1808.X[5]
1 1
.names parallel_scheme.block1.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1808.X[6]
1 1
.names parallel_scheme.block1.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1808.X[7]
1 1
.names parallel_scheme.block1.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1808.X[8]
1 1
.names parallel_scheme.block1.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1808.X[9]
1 1
.names parallel_scheme.block1.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1808.X[10]
1 1
.names parallel_scheme.block1.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1808.X[11]
1 1
.names parallel_scheme.block1.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1808.X[12]
1 1
.names parallel_scheme.block1.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1808.X[13]
1 1
.names parallel_scheme.block1.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1808.X[14]
1 1
.names parallel_scheme.block1.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1808.X[15]
1 1
.names parallel_scheme.block1.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1808.X[16]
1 1
.names parallel_scheme.block1.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1808.X[17]
1 1
.names parallel_scheme.block1.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1808.X[18]
1 1
.names parallel_scheme.block1.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1808.X[19]
1 1
.names parallel_scheme.block1.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1808.X[20]
1 1
.names parallel_scheme.block1.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1808.X[21]
1 1
.names parallel_scheme.block1.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1811.X[1]
1 1
.names parallel_scheme.block1.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1811.X[2]
1 1
.names parallel_scheme.block1.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1811.X[3]
1 1
.names parallel_scheme.block1.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1811.X[4]
1 1
.names parallel_scheme.block1.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1811.X[5]
1 1
.names parallel_scheme.block1.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1811.X[6]
1 1
.names parallel_scheme.block1.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1811.X[7]
1 1
.names parallel_scheme.block1.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1811.X[8]
1 1
.names parallel_scheme.block1.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1811.X[9]
1 1
.names parallel_scheme.block1.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1811.X[10]
1 1
.names parallel_scheme.block1.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1811.X[11]
1 1
.names parallel_scheme.block1.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1811.X[12]
1 1
.names parallel_scheme.block1.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1811.X[13]
1 1
.names parallel_scheme.block1.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1811.X[14]
1 1
.names parallel_scheme.block1.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1811.X[15]
1 1
.names parallel_scheme.block1.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1811.X[16]
1 1
.names parallel_scheme.block1.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1811.X[17]
1 1
.names parallel_scheme.block1.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1811.X[18]
1 1
.names parallel_scheme.block1.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1811.X[19]
1 1
.names parallel_scheme.block1.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1811.X[20]
1 1
.names parallel_scheme.block1.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1811.X[21]
1 1
.names parallel_scheme.block2.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1814.X[1]
1 1
.names parallel_scheme.block2.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1814.X[2]
1 1
.names parallel_scheme.block2.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1814.X[3]
1 1
.names parallel_scheme.block2.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1814.X[4]
1 1
.names parallel_scheme.block2.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1814.X[5]
1 1
.names parallel_scheme.block2.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1814.X[6]
1 1
.names parallel_scheme.block2.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1814.X[7]
1 1
.names parallel_scheme.block2.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1814.X[8]
1 1
.names parallel_scheme.block2.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1814.X[9]
1 1
.names parallel_scheme.block2.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1814.X[10]
1 1
.names parallel_scheme.block2.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1814.X[11]
1 1
.names parallel_scheme.block2.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1814.X[12]
1 1
.names parallel_scheme.block2.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1814.X[13]
1 1
.names parallel_scheme.block2.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1814.X[14]
1 1
.names parallel_scheme.block2.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1814.X[15]
1 1
.names parallel_scheme.block2.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1814.X[16]
1 1
.names parallel_scheme.block2.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1814.X[17]
1 1
.names parallel_scheme.block2.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1814.X[18]
1 1
.names parallel_scheme.block2.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1814.X[19]
1 1
.names parallel_scheme.block2.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1814.X[20]
1 1
.names parallel_scheme.block2.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1814.X[21]
1 1
.names parallel_scheme.block2.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1817.X[1]
1 1
.names parallel_scheme.block2.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1817.X[2]
1 1
.names parallel_scheme.block2.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1817.X[3]
1 1
.names parallel_scheme.block2.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1817.X[4]
1 1
.names parallel_scheme.block2.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1817.X[5]
1 1
.names parallel_scheme.block2.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1817.X[6]
1 1
.names parallel_scheme.block2.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1817.X[7]
1 1
.names parallel_scheme.block2.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1817.X[8]
1 1
.names parallel_scheme.block2.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1817.X[9]
1 1
.names parallel_scheme.block2.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1817.X[10]
1 1
.names parallel_scheme.block2.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1817.X[11]
1 1
.names parallel_scheme.block2.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1817.X[12]
1 1
.names parallel_scheme.block2.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1817.X[13]
1 1
.names parallel_scheme.block2.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1817.X[14]
1 1
.names parallel_scheme.block2.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1817.X[15]
1 1
.names parallel_scheme.block2.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1817.X[16]
1 1
.names parallel_scheme.block2.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1817.X[17]
1 1
.names parallel_scheme.block2.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1817.X[18]
1 1
.names parallel_scheme.block2.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1817.X[19]
1 1
.names parallel_scheme.block2.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1817.X[20]
1 1
.names parallel_scheme.block2.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1817.X[21]
1 1
.names parallel_scheme.block3.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1820.X[1]
1 1
.names parallel_scheme.block3.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1820.X[2]
1 1
.names parallel_scheme.block3.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1820.X[3]
1 1
.names parallel_scheme.block3.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1820.X[4]
1 1
.names parallel_scheme.block3.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1820.X[5]
1 1
.names parallel_scheme.block3.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1820.X[6]
1 1
.names parallel_scheme.block3.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1820.X[7]
1 1
.names parallel_scheme.block3.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1820.X[8]
1 1
.names parallel_scheme.block3.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1820.X[9]
1 1
.names parallel_scheme.block3.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1820.X[10]
1 1
.names parallel_scheme.block3.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1820.X[11]
1 1
.names parallel_scheme.block3.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1820.X[12]
1 1
.names parallel_scheme.block3.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1820.X[13]
1 1
.names parallel_scheme.block3.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1820.X[14]
1 1
.names parallel_scheme.block3.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1820.X[15]
1 1
.names parallel_scheme.block3.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1820.X[16]
1 1
.names parallel_scheme.block3.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1820.X[17]
1 1
.names parallel_scheme.block3.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1820.X[18]
1 1
.names parallel_scheme.block3.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1820.X[19]
1 1
.names parallel_scheme.block3.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1820.X[20]
1 1
.names parallel_scheme.block3.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1820.X[21]
1 1
.names parallel_scheme.block3.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1823.X[1]
1 1
.names parallel_scheme.block3.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1823.X[2]
1 1
.names parallel_scheme.block3.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1823.X[3]
1 1
.names parallel_scheme.block3.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1823.X[4]
1 1
.names parallel_scheme.block3.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1823.X[5]
1 1
.names parallel_scheme.block3.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1823.X[6]
1 1
.names parallel_scheme.block3.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1823.X[7]
1 1
.names parallel_scheme.block3.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1823.X[8]
1 1
.names parallel_scheme.block3.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1823.X[9]
1 1
.names parallel_scheme.block3.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1823.X[10]
1 1
.names parallel_scheme.block3.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1823.X[11]
1 1
.names parallel_scheme.block3.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1823.X[12]
1 1
.names parallel_scheme.block3.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1823.X[13]
1 1
.names parallel_scheme.block3.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1823.X[14]
1 1
.names parallel_scheme.block3.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1823.X[15]
1 1
.names parallel_scheme.block3.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1823.X[16]
1 1
.names parallel_scheme.block3.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1823.X[17]
1 1
.names parallel_scheme.block3.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1823.X[18]
1 1
.names parallel_scheme.block3.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1823.X[19]
1 1
.names parallel_scheme.block3.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1823.X[20]
1 1
.names parallel_scheme.block3.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1823.X[21]
1 1
.names parallel_scheme.block4.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1826.X[1]
1 1
.names parallel_scheme.block4.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1826.X[2]
1 1
.names parallel_scheme.block4.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1826.X[3]
1 1
.names parallel_scheme.block4.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1826.X[4]
1 1
.names parallel_scheme.block4.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1826.X[5]
1 1
.names parallel_scheme.block4.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1826.X[6]
1 1
.names parallel_scheme.block4.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1826.X[7]
1 1
.names parallel_scheme.block4.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1826.X[8]
1 1
.names parallel_scheme.block4.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1826.X[9]
1 1
.names parallel_scheme.block4.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1826.X[10]
1 1
.names parallel_scheme.block4.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1826.X[11]
1 1
.names parallel_scheme.block4.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1826.X[12]
1 1
.names parallel_scheme.block4.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1826.X[13]
1 1
.names parallel_scheme.block4.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1826.X[14]
1 1
.names parallel_scheme.block4.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1826.X[15]
1 1
.names parallel_scheme.block4.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1826.X[16]
1 1
.names parallel_scheme.block4.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1826.X[17]
1 1
.names parallel_scheme.block4.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1826.X[18]
1 1
.names parallel_scheme.block4.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1826.X[19]
1 1
.names parallel_scheme.block4.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1826.X[20]
1 1
.names parallel_scheme.block4.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1826.X[21]
1 1
.names parallel_scheme.block4.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1829.X[1]
1 1
.names parallel_scheme.block4.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1829.X[2]
1 1
.names parallel_scheme.block4.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1829.X[3]
1 1
.names parallel_scheme.block4.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1829.X[4]
1 1
.names parallel_scheme.block4.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1829.X[5]
1 1
.names parallel_scheme.block4.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1829.X[6]
1 1
.names parallel_scheme.block4.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1829.X[7]
1 1
.names parallel_scheme.block4.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1829.X[8]
1 1
.names parallel_scheme.block4.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1829.X[9]
1 1
.names parallel_scheme.block4.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1829.X[10]
1 1
.names parallel_scheme.block4.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1829.X[11]
1 1
.names parallel_scheme.block4.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1829.X[12]
1 1
.names parallel_scheme.block4.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1829.X[13]
1 1
.names parallel_scheme.block4.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1829.X[14]
1 1
.names parallel_scheme.block4.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1829.X[15]
1 1
.names parallel_scheme.block4.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1829.X[16]
1 1
.names parallel_scheme.block4.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1829.X[17]
1 1
.names parallel_scheme.block4.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1829.X[18]
1 1
.names parallel_scheme.block4.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1829.X[19]
1 1
.names parallel_scheme.block4.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1829.X[20]
1 1
.names parallel_scheme.block4.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1829.X[21]
1 1
.names parallel_scheme.block5.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1832.X[1]
1 1
.names parallel_scheme.block5.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1832.X[2]
1 1
.names parallel_scheme.block5.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1832.X[3]
1 1
.names parallel_scheme.block5.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1832.X[4]
1 1
.names parallel_scheme.block5.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1832.X[5]
1 1
.names parallel_scheme.block5.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1832.X[6]
1 1
.names parallel_scheme.block5.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1832.X[7]
1 1
.names parallel_scheme.block5.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1832.X[8]
1 1
.names parallel_scheme.block5.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1832.X[9]
1 1
.names parallel_scheme.block5.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1832.X[10]
1 1
.names parallel_scheme.block5.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1832.X[11]
1 1
.names parallel_scheme.block5.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1832.X[12]
1 1
.names parallel_scheme.block5.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1832.X[13]
1 1
.names parallel_scheme.block5.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1832.X[14]
1 1
.names parallel_scheme.block5.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1832.X[15]
1 1
.names parallel_scheme.block5.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1832.X[16]
1 1
.names parallel_scheme.block5.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1832.X[17]
1 1
.names parallel_scheme.block5.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1832.X[18]
1 1
.names parallel_scheme.block5.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1832.X[19]
1 1
.names parallel_scheme.block5.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1832.X[20]
1 1
.names parallel_scheme.block5.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1832.X[21]
1 1
.names parallel_scheme.block5.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1835.X[1]
1 1
.names parallel_scheme.block5.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1835.X[2]
1 1
.names parallel_scheme.block5.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1835.X[3]
1 1
.names parallel_scheme.block5.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1835.X[4]
1 1
.names parallel_scheme.block5.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1835.X[5]
1 1
.names parallel_scheme.block5.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1835.X[6]
1 1
.names parallel_scheme.block5.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1835.X[7]
1 1
.names parallel_scheme.block5.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1835.X[8]
1 1
.names parallel_scheme.block5.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1835.X[9]
1 1
.names parallel_scheme.block5.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1835.X[10]
1 1
.names parallel_scheme.block5.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1835.X[11]
1 1
.names parallel_scheme.block5.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1835.X[12]
1 1
.names parallel_scheme.block5.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1835.X[13]
1 1
.names parallel_scheme.block5.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1835.X[14]
1 1
.names parallel_scheme.block5.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1835.X[15]
1 1
.names parallel_scheme.block5.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1835.X[16]
1 1
.names parallel_scheme.block5.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1835.X[17]
1 1
.names parallel_scheme.block5.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1835.X[18]
1 1
.names parallel_scheme.block5.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1835.X[19]
1 1
.names parallel_scheme.block5.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1835.X[20]
1 1
.names parallel_scheme.block5.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1835.X[21]
1 1
.names parallel_scheme.block6.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1838.X[1]
1 1
.names parallel_scheme.block6.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1838.X[2]
1 1
.names parallel_scheme.block6.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1838.X[3]
1 1
.names parallel_scheme.block6.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1838.X[4]
1 1
.names parallel_scheme.block6.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1838.X[5]
1 1
.names parallel_scheme.block6.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1838.X[6]
1 1
.names parallel_scheme.block6.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1838.X[7]
1 1
.names parallel_scheme.block6.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1838.X[8]
1 1
.names parallel_scheme.block6.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1838.X[9]
1 1
.names parallel_scheme.block6.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1838.X[10]
1 1
.names parallel_scheme.block6.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1838.X[11]
1 1
.names parallel_scheme.block6.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1838.X[12]
1 1
.names parallel_scheme.block6.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1838.X[13]
1 1
.names parallel_scheme.block6.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1838.X[14]
1 1
.names parallel_scheme.block6.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1838.X[15]
1 1
.names parallel_scheme.block6.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1838.X[16]
1 1
.names parallel_scheme.block6.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1838.X[17]
1 1
.names parallel_scheme.block6.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1838.X[18]
1 1
.names parallel_scheme.block6.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1838.X[19]
1 1
.names parallel_scheme.block6.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1838.X[20]
1 1
.names parallel_scheme.block6.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1838.X[21]
1 1
.names parallel_scheme.block6.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1841.X[1]
1 1
.names parallel_scheme.block6.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1841.X[2]
1 1
.names parallel_scheme.block6.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1841.X[3]
1 1
.names parallel_scheme.block6.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1841.X[4]
1 1
.names parallel_scheme.block6.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1841.X[5]
1 1
.names parallel_scheme.block6.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1841.X[6]
1 1
.names parallel_scheme.block6.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1841.X[7]
1 1
.names parallel_scheme.block6.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1841.X[8]
1 1
.names parallel_scheme.block6.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1841.X[9]
1 1
.names parallel_scheme.block6.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1841.X[10]
1 1
.names parallel_scheme.block6.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1841.X[11]
1 1
.names parallel_scheme.block6.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1841.X[12]
1 1
.names parallel_scheme.block6.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1841.X[13]
1 1
.names parallel_scheme.block6.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1841.X[14]
1 1
.names parallel_scheme.block6.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1841.X[15]
1 1
.names parallel_scheme.block6.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1841.X[16]
1 1
.names parallel_scheme.block6.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1841.X[17]
1 1
.names parallel_scheme.block6.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1841.X[18]
1 1
.names parallel_scheme.block6.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1841.X[19]
1 1
.names parallel_scheme.block6.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1841.X[20]
1 1
.names parallel_scheme.block6.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1841.X[21]
1 1
.names parallel_scheme.block7.pmc1_out[1] $auto$alumacc.cc:485:replace_alu$1844.X[1]
1 1
.names parallel_scheme.block7.pmc1_out[2] $auto$alumacc.cc:485:replace_alu$1844.X[2]
1 1
.names parallel_scheme.block7.pmc1_out[3] $auto$alumacc.cc:485:replace_alu$1844.X[3]
1 1
.names parallel_scheme.block7.pmc1_out[4] $auto$alumacc.cc:485:replace_alu$1844.X[4]
1 1
.names parallel_scheme.block7.pmc1_out[5] $auto$alumacc.cc:485:replace_alu$1844.X[5]
1 1
.names parallel_scheme.block7.pmc1_out[6] $auto$alumacc.cc:485:replace_alu$1844.X[6]
1 1
.names parallel_scheme.block7.pmc1_out[7] $auto$alumacc.cc:485:replace_alu$1844.X[7]
1 1
.names parallel_scheme.block7.pmc1_out[8] $auto$alumacc.cc:485:replace_alu$1844.X[8]
1 1
.names parallel_scheme.block7.pmc1_out[9] $auto$alumacc.cc:485:replace_alu$1844.X[9]
1 1
.names parallel_scheme.block7.pmc1_out[10] $auto$alumacc.cc:485:replace_alu$1844.X[10]
1 1
.names parallel_scheme.block7.pmc1_out[11] $auto$alumacc.cc:485:replace_alu$1844.X[11]
1 1
.names parallel_scheme.block7.pmc1_out[12] $auto$alumacc.cc:485:replace_alu$1844.X[12]
1 1
.names parallel_scheme.block7.pmc1_out[13] $auto$alumacc.cc:485:replace_alu$1844.X[13]
1 1
.names parallel_scheme.block7.pmc1_out[14] $auto$alumacc.cc:485:replace_alu$1844.X[14]
1 1
.names parallel_scheme.block7.pmc1_out[15] $auto$alumacc.cc:485:replace_alu$1844.X[15]
1 1
.names parallel_scheme.block7.pmc1_out[16] $auto$alumacc.cc:485:replace_alu$1844.X[16]
1 1
.names parallel_scheme.block7.pmc1_out[17] $auto$alumacc.cc:485:replace_alu$1844.X[17]
1 1
.names parallel_scheme.block7.pmc1_out[18] $auto$alumacc.cc:485:replace_alu$1844.X[18]
1 1
.names parallel_scheme.block7.pmc1_out[19] $auto$alumacc.cc:485:replace_alu$1844.X[19]
1 1
.names parallel_scheme.block7.pmc1_out[20] $auto$alumacc.cc:485:replace_alu$1844.X[20]
1 1
.names parallel_scheme.block7.pmc1_out[21] $auto$alumacc.cc:485:replace_alu$1844.X[21]
1 1
.names parallel_scheme.block7.pmc2_out[1] $auto$alumacc.cc:485:replace_alu$1847.X[1]
1 1
.names parallel_scheme.block7.pmc2_out[2] $auto$alumacc.cc:485:replace_alu$1847.X[2]
1 1
.names parallel_scheme.block7.pmc2_out[3] $auto$alumacc.cc:485:replace_alu$1847.X[3]
1 1
.names parallel_scheme.block7.pmc2_out[4] $auto$alumacc.cc:485:replace_alu$1847.X[4]
1 1
.names parallel_scheme.block7.pmc2_out[5] $auto$alumacc.cc:485:replace_alu$1847.X[5]
1 1
.names parallel_scheme.block7.pmc2_out[6] $auto$alumacc.cc:485:replace_alu$1847.X[6]
1 1
.names parallel_scheme.block7.pmc2_out[7] $auto$alumacc.cc:485:replace_alu$1847.X[7]
1 1
.names parallel_scheme.block7.pmc2_out[8] $auto$alumacc.cc:485:replace_alu$1847.X[8]
1 1
.names parallel_scheme.block7.pmc2_out[9] $auto$alumacc.cc:485:replace_alu$1847.X[9]
1 1
.names parallel_scheme.block7.pmc2_out[10] $auto$alumacc.cc:485:replace_alu$1847.X[10]
1 1
.names parallel_scheme.block7.pmc2_out[11] $auto$alumacc.cc:485:replace_alu$1847.X[11]
1 1
.names parallel_scheme.block7.pmc2_out[12] $auto$alumacc.cc:485:replace_alu$1847.X[12]
1 1
.names parallel_scheme.block7.pmc2_out[13] $auto$alumacc.cc:485:replace_alu$1847.X[13]
1 1
.names parallel_scheme.block7.pmc2_out[14] $auto$alumacc.cc:485:replace_alu$1847.X[14]
1 1
.names parallel_scheme.block7.pmc2_out[15] $auto$alumacc.cc:485:replace_alu$1847.X[15]
1 1
.names parallel_scheme.block7.pmc2_out[16] $auto$alumacc.cc:485:replace_alu$1847.X[16]
1 1
.names parallel_scheme.block7.pmc2_out[17] $auto$alumacc.cc:485:replace_alu$1847.X[17]
1 1
.names parallel_scheme.block7.pmc2_out[18] $auto$alumacc.cc:485:replace_alu$1847.X[18]
1 1
.names parallel_scheme.block7.pmc2_out[19] $auto$alumacc.cc:485:replace_alu$1847.X[19]
1 1
.names parallel_scheme.block7.pmc2_out[20] $auto$alumacc.cc:485:replace_alu$1847.X[20]
1 1
.names parallel_scheme.block7.pmc2_out[21] $auto$alumacc.cc:485:replace_alu$1847.X[21]
1 1
.names parallel_scheme.block6.pmc1.finished $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[0]
1 1
.names parallel_scheme.block3.pmc1.finished $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[1]
1 1
.names parallel_scheme.block3.pmc2.finished $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[2]
1 1
.names parallel_scheme.block6.pmc2.finished $techmap8320$abc$6701$auto$blifparse.cc:525:parse_blif$7447.A[3]
1 1
.names parallel_scheme.block1.pmc2.finished $techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[0]
1 1
.names parallel_scheme.block1.pmc1.finished $techmap8322$abc$6701$auto$blifparse.cc:525:parse_blif$7446.A[1]
1 1
.names parallel_scheme.block0.pmc1.finished parallel_scheme.block0.arb.finished1
1 1
.names parallel_scheme.block0.pmc2.finished parallel_scheme.block0.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block0.arb.reset
1 1
.names parallel_scheme.block0.arb.out parallel_scheme.block0.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block0.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block0.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block0.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block0.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block0.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block0.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block0.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block0.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block0.enable
1 1
.names parallel_scheme.block0.pmc1.finished parallel_scheme.block0.fin1
1 1
.names parallel_scheme.block0.pmc2.finished parallel_scheme.block0.fin2
1 1
.names parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out parallel_scheme.block0.first_mux.in[0]
1 1
.names parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out parallel_scheme.block0.first_mux.in[1]
1 1
.names parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out parallel_scheme.block0.first_mux.in[2]
1 1
.names parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out parallel_scheme.block0.first_mux.in[3]
1 1
.names parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out parallel_scheme.block0.first_mux.in[4]
1 1
.names parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out parallel_scheme.block0.first_mux.in[5]
1 1
.names parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out parallel_scheme.block0.first_mux.in[6]
1 1
.names parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out parallel_scheme.block0.first_mux.in[7]
1 1
.names parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out parallel_scheme.block0.first_mux.in[8]
1 1
.names parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out parallel_scheme.block0.first_mux.in[9]
1 1
.names parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out parallel_scheme.block0.first_mux.in[10]
1 1
.names parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out parallel_scheme.block0.first_mux.in[11]
1 1
.names parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out parallel_scheme.block0.first_mux.in[12]
1 1
.names parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out parallel_scheme.block0.first_mux.in[13]
1 1
.names parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out parallel_scheme.block0.first_mux.in[14]
1 1
.names parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out parallel_scheme.block0.first_mux.in[15]
1 1
.names parallel_scheme.block0.pmc1.clk parallel_scheme.block0.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block0.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block0.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block0.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block0.first_mux.sel[3]
1 1
.names parallel_scheme.block0.pmc1.clk parallel_scheme.block0.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out parallel_scheme.block0.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out parallel_scheme.block0.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out parallel_scheme.block0.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out parallel_scheme.block0.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out parallel_scheme.block0.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out parallel_scheme.block0.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out parallel_scheme.block0.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out parallel_scheme.block0.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out parallel_scheme.block0.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out parallel_scheme.block0.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out parallel_scheme.block0.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out parallel_scheme.block0.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out parallel_scheme.block0.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out parallel_scheme.block0.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out parallel_scheme.block0.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block0.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out parallel_scheme.block0.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block0.arb.out parallel_scheme.block0.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.pmc1.enable
1 1
.names parallel_scheme.block0.pmc1_out[0] parallel_scheme.block0.pmc1.out[0]
1 1
.names parallel_scheme.block0.pmc1_out[1] parallel_scheme.block0.pmc1.out[1]
1 1
.names parallel_scheme.block0.pmc1_out[2] parallel_scheme.block0.pmc1.out[2]
1 1
.names parallel_scheme.block0.pmc1_out[3] parallel_scheme.block0.pmc1.out[3]
1 1
.names parallel_scheme.block0.pmc1_out[4] parallel_scheme.block0.pmc1.out[4]
1 1
.names parallel_scheme.block0.pmc1_out[5] parallel_scheme.block0.pmc1.out[5]
1 1
.names parallel_scheme.block0.pmc1_out[6] parallel_scheme.block0.pmc1.out[6]
1 1
.names parallel_scheme.block0.pmc1_out[7] parallel_scheme.block0.pmc1.out[7]
1 1
.names parallel_scheme.block0.pmc1_out[8] parallel_scheme.block0.pmc1.out[8]
1 1
.names parallel_scheme.block0.pmc1_out[9] parallel_scheme.block0.pmc1.out[9]
1 1
.names parallel_scheme.block0.pmc1_out[10] parallel_scheme.block0.pmc1.out[10]
1 1
.names parallel_scheme.block0.pmc1_out[11] parallel_scheme.block0.pmc1.out[11]
1 1
.names parallel_scheme.block0.pmc1_out[12] parallel_scheme.block0.pmc1.out[12]
1 1
.names parallel_scheme.block0.pmc1_out[13] parallel_scheme.block0.pmc1.out[13]
1 1
.names parallel_scheme.block0.pmc1_out[14] parallel_scheme.block0.pmc1.out[14]
1 1
.names parallel_scheme.block0.pmc1_out[15] parallel_scheme.block0.pmc1.out[15]
1 1
.names parallel_scheme.block0.pmc1_out[16] parallel_scheme.block0.pmc1.out[16]
1 1
.names parallel_scheme.block0.pmc1_out[17] parallel_scheme.block0.pmc1.out[17]
1 1
.names parallel_scheme.block0.pmc1_out[18] parallel_scheme.block0.pmc1.out[18]
1 1
.names parallel_scheme.block0.pmc1_out[19] parallel_scheme.block0.pmc1.out[19]
1 1
.names parallel_scheme.block0.pmc1_out[20] parallel_scheme.block0.pmc1.out[20]
1 1
.names parallel_scheme.block0.pmc1_out[21] parallel_scheme.block0.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block0.pmc1.reset
1 1
.names parallel_scheme.block0.second_mux_out parallel_scheme.block0.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block0.pmc2.enable
1 1
.names parallel_scheme.block0.pmc2_out[0] parallel_scheme.block0.pmc2.out[0]
1 1
.names parallel_scheme.block0.pmc2_out[1] parallel_scheme.block0.pmc2.out[1]
1 1
.names parallel_scheme.block0.pmc2_out[2] parallel_scheme.block0.pmc2.out[2]
1 1
.names parallel_scheme.block0.pmc2_out[3] parallel_scheme.block0.pmc2.out[3]
1 1
.names parallel_scheme.block0.pmc2_out[4] parallel_scheme.block0.pmc2.out[4]
1 1
.names parallel_scheme.block0.pmc2_out[5] parallel_scheme.block0.pmc2.out[5]
1 1
.names parallel_scheme.block0.pmc2_out[6] parallel_scheme.block0.pmc2.out[6]
1 1
.names parallel_scheme.block0.pmc2_out[7] parallel_scheme.block0.pmc2.out[7]
1 1
.names parallel_scheme.block0.pmc2_out[8] parallel_scheme.block0.pmc2.out[8]
1 1
.names parallel_scheme.block0.pmc2_out[9] parallel_scheme.block0.pmc2.out[9]
1 1
.names parallel_scheme.block0.pmc2_out[10] parallel_scheme.block0.pmc2.out[10]
1 1
.names parallel_scheme.block0.pmc2_out[11] parallel_scheme.block0.pmc2.out[11]
1 1
.names parallel_scheme.block0.pmc2_out[12] parallel_scheme.block0.pmc2.out[12]
1 1
.names parallel_scheme.block0.pmc2_out[13] parallel_scheme.block0.pmc2.out[13]
1 1
.names parallel_scheme.block0.pmc2_out[14] parallel_scheme.block0.pmc2.out[14]
1 1
.names parallel_scheme.block0.pmc2_out[15] parallel_scheme.block0.pmc2.out[15]
1 1
.names parallel_scheme.block0.pmc2_out[16] parallel_scheme.block0.pmc2.out[16]
1 1
.names parallel_scheme.block0.pmc2_out[17] parallel_scheme.block0.pmc2.out[17]
1 1
.names parallel_scheme.block0.pmc2_out[18] parallel_scheme.block0.pmc2.out[18]
1 1
.names parallel_scheme.block0.pmc2_out[19] parallel_scheme.block0.pmc2.out[19]
1 1
.names parallel_scheme.block0.pmc2_out[20] parallel_scheme.block0.pmc2.out[20]
1 1
.names parallel_scheme.block0.pmc2_out[21] parallel_scheme.block0.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block0.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block0.reset
1 1
.names parallel_scheme.block0.first_ro_inst[0].first_ro_inst.out parallel_scheme.block0.ro_out[0]
1 1
.names parallel_scheme.block0.first_ro_inst[1].first_ro_inst.out parallel_scheme.block0.ro_out[1]
1 1
.names parallel_scheme.block0.first_ro_inst[2].first_ro_inst.out parallel_scheme.block0.ro_out[2]
1 1
.names parallel_scheme.block0.first_ro_inst[3].first_ro_inst.out parallel_scheme.block0.ro_out[3]
1 1
.names parallel_scheme.block0.first_ro_inst[4].first_ro_inst.out parallel_scheme.block0.ro_out[4]
1 1
.names parallel_scheme.block0.first_ro_inst[5].first_ro_inst.out parallel_scheme.block0.ro_out[5]
1 1
.names parallel_scheme.block0.first_ro_inst[6].first_ro_inst.out parallel_scheme.block0.ro_out[6]
1 1
.names parallel_scheme.block0.first_ro_inst[7].first_ro_inst.out parallel_scheme.block0.ro_out[7]
1 1
.names parallel_scheme.block0.first_ro_inst[8].first_ro_inst.out parallel_scheme.block0.ro_out[8]
1 1
.names parallel_scheme.block0.first_ro_inst[9].first_ro_inst.out parallel_scheme.block0.ro_out[9]
1 1
.names parallel_scheme.block0.first_ro_inst[10].first_ro_inst.out parallel_scheme.block0.ro_out[10]
1 1
.names parallel_scheme.block0.first_ro_inst[11].first_ro_inst.out parallel_scheme.block0.ro_out[11]
1 1
.names parallel_scheme.block0.first_ro_inst[12].first_ro_inst.out parallel_scheme.block0.ro_out[12]
1 1
.names parallel_scheme.block0.first_ro_inst[13].first_ro_inst.out parallel_scheme.block0.ro_out[13]
1 1
.names parallel_scheme.block0.first_ro_inst[14].first_ro_inst.out parallel_scheme.block0.ro_out[14]
1 1
.names parallel_scheme.block0.first_ro_inst[15].first_ro_inst.out parallel_scheme.block0.ro_out[15]
1 1
.names parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block0.ro_out[16]
1 1
.names parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block0.ro_out[17]
1 1
.names parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block0.ro_out[18]
1 1
.names parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block0.ro_out[19]
1 1
.names parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block0.ro_out[20]
1 1
.names parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block0.ro_out[21]
1 1
.names parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block0.ro_out[22]
1 1
.names parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block0.ro_out[23]
1 1
.names parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block0.ro_out[24]
1 1
.names parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block0.ro_out[25]
1 1
.names parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block0.ro_out[26]
1 1
.names parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block0.ro_out[27]
1 1
.names parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block0.ro_out[28]
1 1
.names parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block0.ro_out[29]
1 1
.names parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block0.ro_out[30]
1 1
.names parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block0.ro_out[31]
1 1
.names parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[0]
1 1
.names parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[1]
1 1
.names parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[2]
1 1
.names parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[3]
1 1
.names parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[4]
1 1
.names parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[5]
1 1
.names parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[6]
1 1
.names parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[7]
1 1
.names parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[8]
1 1
.names parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[9]
1 1
.names parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[10]
1 1
.names parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[11]
1 1
.names parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[12]
1 1
.names parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[13]
1 1
.names parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[14]
1 1
.names parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block0.second_mux.in[15]
1 1
.names parallel_scheme.block0.second_mux_out parallel_scheme.block0.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block0.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block0.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block0.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block0.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block0.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block0.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block0.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block1.pmc1.finished parallel_scheme.block1.arb.finished1
1 1
.names parallel_scheme.block1.pmc2.finished parallel_scheme.block1.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block1.arb.reset
1 1
.names parallel_scheme.block1.arb.out parallel_scheme.block1.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block1.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block1.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block1.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block1.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block1.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block1.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block1.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block1.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block1.enable
1 1
.names parallel_scheme.block1.pmc1.finished parallel_scheme.block1.fin1
1 1
.names parallel_scheme.block1.pmc2.finished parallel_scheme.block1.fin2
1 1
.names parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out parallel_scheme.block1.first_mux.in[0]
1 1
.names parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out parallel_scheme.block1.first_mux.in[1]
1 1
.names parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out parallel_scheme.block1.first_mux.in[2]
1 1
.names parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out parallel_scheme.block1.first_mux.in[3]
1 1
.names parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out parallel_scheme.block1.first_mux.in[4]
1 1
.names parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out parallel_scheme.block1.first_mux.in[5]
1 1
.names parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out parallel_scheme.block1.first_mux.in[6]
1 1
.names parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out parallel_scheme.block1.first_mux.in[7]
1 1
.names parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out parallel_scheme.block1.first_mux.in[8]
1 1
.names parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out parallel_scheme.block1.first_mux.in[9]
1 1
.names parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out parallel_scheme.block1.first_mux.in[10]
1 1
.names parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out parallel_scheme.block1.first_mux.in[11]
1 1
.names parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out parallel_scheme.block1.first_mux.in[12]
1 1
.names parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out parallel_scheme.block1.first_mux.in[13]
1 1
.names parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out parallel_scheme.block1.first_mux.in[14]
1 1
.names parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out parallel_scheme.block1.first_mux.in[15]
1 1
.names parallel_scheme.block1.pmc1.clk parallel_scheme.block1.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block1.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block1.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block1.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block1.first_mux.sel[3]
1 1
.names parallel_scheme.block1.pmc1.clk parallel_scheme.block1.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out parallel_scheme.block1.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out parallel_scheme.block1.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out parallel_scheme.block1.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out parallel_scheme.block1.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out parallel_scheme.block1.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out parallel_scheme.block1.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out parallel_scheme.block1.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out parallel_scheme.block1.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out parallel_scheme.block1.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out parallel_scheme.block1.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out parallel_scheme.block1.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out parallel_scheme.block1.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out parallel_scheme.block1.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out parallel_scheme.block1.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out parallel_scheme.block1.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block1.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out parallel_scheme.block1.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block1.arb.out parallel_scheme.block1.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.pmc1.enable
1 1
.names parallel_scheme.block1.pmc1_out[0] parallel_scheme.block1.pmc1.out[0]
1 1
.names parallel_scheme.block1.pmc1_out[1] parallel_scheme.block1.pmc1.out[1]
1 1
.names parallel_scheme.block1.pmc1_out[2] parallel_scheme.block1.pmc1.out[2]
1 1
.names parallel_scheme.block1.pmc1_out[3] parallel_scheme.block1.pmc1.out[3]
1 1
.names parallel_scheme.block1.pmc1_out[4] parallel_scheme.block1.pmc1.out[4]
1 1
.names parallel_scheme.block1.pmc1_out[5] parallel_scheme.block1.pmc1.out[5]
1 1
.names parallel_scheme.block1.pmc1_out[6] parallel_scheme.block1.pmc1.out[6]
1 1
.names parallel_scheme.block1.pmc1_out[7] parallel_scheme.block1.pmc1.out[7]
1 1
.names parallel_scheme.block1.pmc1_out[8] parallel_scheme.block1.pmc1.out[8]
1 1
.names parallel_scheme.block1.pmc1_out[9] parallel_scheme.block1.pmc1.out[9]
1 1
.names parallel_scheme.block1.pmc1_out[10] parallel_scheme.block1.pmc1.out[10]
1 1
.names parallel_scheme.block1.pmc1_out[11] parallel_scheme.block1.pmc1.out[11]
1 1
.names parallel_scheme.block1.pmc1_out[12] parallel_scheme.block1.pmc1.out[12]
1 1
.names parallel_scheme.block1.pmc1_out[13] parallel_scheme.block1.pmc1.out[13]
1 1
.names parallel_scheme.block1.pmc1_out[14] parallel_scheme.block1.pmc1.out[14]
1 1
.names parallel_scheme.block1.pmc1_out[15] parallel_scheme.block1.pmc1.out[15]
1 1
.names parallel_scheme.block1.pmc1_out[16] parallel_scheme.block1.pmc1.out[16]
1 1
.names parallel_scheme.block1.pmc1_out[17] parallel_scheme.block1.pmc1.out[17]
1 1
.names parallel_scheme.block1.pmc1_out[18] parallel_scheme.block1.pmc1.out[18]
1 1
.names parallel_scheme.block1.pmc1_out[19] parallel_scheme.block1.pmc1.out[19]
1 1
.names parallel_scheme.block1.pmc1_out[20] parallel_scheme.block1.pmc1.out[20]
1 1
.names parallel_scheme.block1.pmc1_out[21] parallel_scheme.block1.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block1.pmc1.reset
1 1
.names parallel_scheme.block1.second_mux_out parallel_scheme.block1.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block1.pmc2.enable
1 1
.names parallel_scheme.block1.pmc2_out[0] parallel_scheme.block1.pmc2.out[0]
1 1
.names parallel_scheme.block1.pmc2_out[1] parallel_scheme.block1.pmc2.out[1]
1 1
.names parallel_scheme.block1.pmc2_out[2] parallel_scheme.block1.pmc2.out[2]
1 1
.names parallel_scheme.block1.pmc2_out[3] parallel_scheme.block1.pmc2.out[3]
1 1
.names parallel_scheme.block1.pmc2_out[4] parallel_scheme.block1.pmc2.out[4]
1 1
.names parallel_scheme.block1.pmc2_out[5] parallel_scheme.block1.pmc2.out[5]
1 1
.names parallel_scheme.block1.pmc2_out[6] parallel_scheme.block1.pmc2.out[6]
1 1
.names parallel_scheme.block1.pmc2_out[7] parallel_scheme.block1.pmc2.out[7]
1 1
.names parallel_scheme.block1.pmc2_out[8] parallel_scheme.block1.pmc2.out[8]
1 1
.names parallel_scheme.block1.pmc2_out[9] parallel_scheme.block1.pmc2.out[9]
1 1
.names parallel_scheme.block1.pmc2_out[10] parallel_scheme.block1.pmc2.out[10]
1 1
.names parallel_scheme.block1.pmc2_out[11] parallel_scheme.block1.pmc2.out[11]
1 1
.names parallel_scheme.block1.pmc2_out[12] parallel_scheme.block1.pmc2.out[12]
1 1
.names parallel_scheme.block1.pmc2_out[13] parallel_scheme.block1.pmc2.out[13]
1 1
.names parallel_scheme.block1.pmc2_out[14] parallel_scheme.block1.pmc2.out[14]
1 1
.names parallel_scheme.block1.pmc2_out[15] parallel_scheme.block1.pmc2.out[15]
1 1
.names parallel_scheme.block1.pmc2_out[16] parallel_scheme.block1.pmc2.out[16]
1 1
.names parallel_scheme.block1.pmc2_out[17] parallel_scheme.block1.pmc2.out[17]
1 1
.names parallel_scheme.block1.pmc2_out[18] parallel_scheme.block1.pmc2.out[18]
1 1
.names parallel_scheme.block1.pmc2_out[19] parallel_scheme.block1.pmc2.out[19]
1 1
.names parallel_scheme.block1.pmc2_out[20] parallel_scheme.block1.pmc2.out[20]
1 1
.names parallel_scheme.block1.pmc2_out[21] parallel_scheme.block1.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block1.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block1.reset
1 1
.names parallel_scheme.block1.first_ro_inst[0].first_ro_inst.out parallel_scheme.block1.ro_out[0]
1 1
.names parallel_scheme.block1.first_ro_inst[1].first_ro_inst.out parallel_scheme.block1.ro_out[1]
1 1
.names parallel_scheme.block1.first_ro_inst[2].first_ro_inst.out parallel_scheme.block1.ro_out[2]
1 1
.names parallel_scheme.block1.first_ro_inst[3].first_ro_inst.out parallel_scheme.block1.ro_out[3]
1 1
.names parallel_scheme.block1.first_ro_inst[4].first_ro_inst.out parallel_scheme.block1.ro_out[4]
1 1
.names parallel_scheme.block1.first_ro_inst[5].first_ro_inst.out parallel_scheme.block1.ro_out[5]
1 1
.names parallel_scheme.block1.first_ro_inst[6].first_ro_inst.out parallel_scheme.block1.ro_out[6]
1 1
.names parallel_scheme.block1.first_ro_inst[7].first_ro_inst.out parallel_scheme.block1.ro_out[7]
1 1
.names parallel_scheme.block1.first_ro_inst[8].first_ro_inst.out parallel_scheme.block1.ro_out[8]
1 1
.names parallel_scheme.block1.first_ro_inst[9].first_ro_inst.out parallel_scheme.block1.ro_out[9]
1 1
.names parallel_scheme.block1.first_ro_inst[10].first_ro_inst.out parallel_scheme.block1.ro_out[10]
1 1
.names parallel_scheme.block1.first_ro_inst[11].first_ro_inst.out parallel_scheme.block1.ro_out[11]
1 1
.names parallel_scheme.block1.first_ro_inst[12].first_ro_inst.out parallel_scheme.block1.ro_out[12]
1 1
.names parallel_scheme.block1.first_ro_inst[13].first_ro_inst.out parallel_scheme.block1.ro_out[13]
1 1
.names parallel_scheme.block1.first_ro_inst[14].first_ro_inst.out parallel_scheme.block1.ro_out[14]
1 1
.names parallel_scheme.block1.first_ro_inst[15].first_ro_inst.out parallel_scheme.block1.ro_out[15]
1 1
.names parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block1.ro_out[16]
1 1
.names parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block1.ro_out[17]
1 1
.names parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block1.ro_out[18]
1 1
.names parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block1.ro_out[19]
1 1
.names parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block1.ro_out[20]
1 1
.names parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block1.ro_out[21]
1 1
.names parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block1.ro_out[22]
1 1
.names parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block1.ro_out[23]
1 1
.names parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block1.ro_out[24]
1 1
.names parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block1.ro_out[25]
1 1
.names parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block1.ro_out[26]
1 1
.names parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block1.ro_out[27]
1 1
.names parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block1.ro_out[28]
1 1
.names parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block1.ro_out[29]
1 1
.names parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block1.ro_out[30]
1 1
.names parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block1.ro_out[31]
1 1
.names parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[0]
1 1
.names parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[1]
1 1
.names parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[2]
1 1
.names parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[3]
1 1
.names parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[4]
1 1
.names parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[5]
1 1
.names parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[6]
1 1
.names parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[7]
1 1
.names parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[8]
1 1
.names parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[9]
1 1
.names parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[10]
1 1
.names parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[11]
1 1
.names parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[12]
1 1
.names parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[13]
1 1
.names parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[14]
1 1
.names parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block1.second_mux.in[15]
1 1
.names parallel_scheme.block1.second_mux_out parallel_scheme.block1.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block1.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block1.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block1.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block1.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block1.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block1.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block1.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block2.pmc1.finished parallel_scheme.block2.arb.finished1
1 1
.names parallel_scheme.block2.pmc2.finished parallel_scheme.block2.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block2.arb.reset
1 1
.names parallel_scheme.block2.arb.out parallel_scheme.block2.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block2.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block2.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block2.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block2.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block2.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block2.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block2.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block2.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block2.enable
1 1
.names parallel_scheme.block2.pmc1.finished parallel_scheme.block2.fin1
1 1
.names parallel_scheme.block2.pmc2.finished parallel_scheme.block2.fin2
1 1
.names parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out parallel_scheme.block2.first_mux.in[0]
1 1
.names parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out parallel_scheme.block2.first_mux.in[1]
1 1
.names parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out parallel_scheme.block2.first_mux.in[2]
1 1
.names parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out parallel_scheme.block2.first_mux.in[3]
1 1
.names parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out parallel_scheme.block2.first_mux.in[4]
1 1
.names parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out parallel_scheme.block2.first_mux.in[5]
1 1
.names parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out parallel_scheme.block2.first_mux.in[6]
1 1
.names parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out parallel_scheme.block2.first_mux.in[7]
1 1
.names parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out parallel_scheme.block2.first_mux.in[8]
1 1
.names parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out parallel_scheme.block2.first_mux.in[9]
1 1
.names parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out parallel_scheme.block2.first_mux.in[10]
1 1
.names parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out parallel_scheme.block2.first_mux.in[11]
1 1
.names parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out parallel_scheme.block2.first_mux.in[12]
1 1
.names parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out parallel_scheme.block2.first_mux.in[13]
1 1
.names parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out parallel_scheme.block2.first_mux.in[14]
1 1
.names parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out parallel_scheme.block2.first_mux.in[15]
1 1
.names parallel_scheme.block2.pmc1.clk parallel_scheme.block2.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block2.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block2.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block2.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block2.first_mux.sel[3]
1 1
.names parallel_scheme.block2.pmc1.clk parallel_scheme.block2.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out parallel_scheme.block2.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out parallel_scheme.block2.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out parallel_scheme.block2.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out parallel_scheme.block2.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out parallel_scheme.block2.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out parallel_scheme.block2.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out parallel_scheme.block2.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out parallel_scheme.block2.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out parallel_scheme.block2.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out parallel_scheme.block2.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out parallel_scheme.block2.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out parallel_scheme.block2.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out parallel_scheme.block2.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out parallel_scheme.block2.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out parallel_scheme.block2.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block2.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out parallel_scheme.block2.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block2.arb.out parallel_scheme.block2.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.pmc1.enable
1 1
.names parallel_scheme.block2.pmc1_out[0] parallel_scheme.block2.pmc1.out[0]
1 1
.names parallel_scheme.block2.pmc1_out[1] parallel_scheme.block2.pmc1.out[1]
1 1
.names parallel_scheme.block2.pmc1_out[2] parallel_scheme.block2.pmc1.out[2]
1 1
.names parallel_scheme.block2.pmc1_out[3] parallel_scheme.block2.pmc1.out[3]
1 1
.names parallel_scheme.block2.pmc1_out[4] parallel_scheme.block2.pmc1.out[4]
1 1
.names parallel_scheme.block2.pmc1_out[5] parallel_scheme.block2.pmc1.out[5]
1 1
.names parallel_scheme.block2.pmc1_out[6] parallel_scheme.block2.pmc1.out[6]
1 1
.names parallel_scheme.block2.pmc1_out[7] parallel_scheme.block2.pmc1.out[7]
1 1
.names parallel_scheme.block2.pmc1_out[8] parallel_scheme.block2.pmc1.out[8]
1 1
.names parallel_scheme.block2.pmc1_out[9] parallel_scheme.block2.pmc1.out[9]
1 1
.names parallel_scheme.block2.pmc1_out[10] parallel_scheme.block2.pmc1.out[10]
1 1
.names parallel_scheme.block2.pmc1_out[11] parallel_scheme.block2.pmc1.out[11]
1 1
.names parallel_scheme.block2.pmc1_out[12] parallel_scheme.block2.pmc1.out[12]
1 1
.names parallel_scheme.block2.pmc1_out[13] parallel_scheme.block2.pmc1.out[13]
1 1
.names parallel_scheme.block2.pmc1_out[14] parallel_scheme.block2.pmc1.out[14]
1 1
.names parallel_scheme.block2.pmc1_out[15] parallel_scheme.block2.pmc1.out[15]
1 1
.names parallel_scheme.block2.pmc1_out[16] parallel_scheme.block2.pmc1.out[16]
1 1
.names parallel_scheme.block2.pmc1_out[17] parallel_scheme.block2.pmc1.out[17]
1 1
.names parallel_scheme.block2.pmc1_out[18] parallel_scheme.block2.pmc1.out[18]
1 1
.names parallel_scheme.block2.pmc1_out[19] parallel_scheme.block2.pmc1.out[19]
1 1
.names parallel_scheme.block2.pmc1_out[20] parallel_scheme.block2.pmc1.out[20]
1 1
.names parallel_scheme.block2.pmc1_out[21] parallel_scheme.block2.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block2.pmc1.reset
1 1
.names parallel_scheme.block2.second_mux_out parallel_scheme.block2.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block2.pmc2.enable
1 1
.names parallel_scheme.block2.pmc2_out[0] parallel_scheme.block2.pmc2.out[0]
1 1
.names parallel_scheme.block2.pmc2_out[1] parallel_scheme.block2.pmc2.out[1]
1 1
.names parallel_scheme.block2.pmc2_out[2] parallel_scheme.block2.pmc2.out[2]
1 1
.names parallel_scheme.block2.pmc2_out[3] parallel_scheme.block2.pmc2.out[3]
1 1
.names parallel_scheme.block2.pmc2_out[4] parallel_scheme.block2.pmc2.out[4]
1 1
.names parallel_scheme.block2.pmc2_out[5] parallel_scheme.block2.pmc2.out[5]
1 1
.names parallel_scheme.block2.pmc2_out[6] parallel_scheme.block2.pmc2.out[6]
1 1
.names parallel_scheme.block2.pmc2_out[7] parallel_scheme.block2.pmc2.out[7]
1 1
.names parallel_scheme.block2.pmc2_out[8] parallel_scheme.block2.pmc2.out[8]
1 1
.names parallel_scheme.block2.pmc2_out[9] parallel_scheme.block2.pmc2.out[9]
1 1
.names parallel_scheme.block2.pmc2_out[10] parallel_scheme.block2.pmc2.out[10]
1 1
.names parallel_scheme.block2.pmc2_out[11] parallel_scheme.block2.pmc2.out[11]
1 1
.names parallel_scheme.block2.pmc2_out[12] parallel_scheme.block2.pmc2.out[12]
1 1
.names parallel_scheme.block2.pmc2_out[13] parallel_scheme.block2.pmc2.out[13]
1 1
.names parallel_scheme.block2.pmc2_out[14] parallel_scheme.block2.pmc2.out[14]
1 1
.names parallel_scheme.block2.pmc2_out[15] parallel_scheme.block2.pmc2.out[15]
1 1
.names parallel_scheme.block2.pmc2_out[16] parallel_scheme.block2.pmc2.out[16]
1 1
.names parallel_scheme.block2.pmc2_out[17] parallel_scheme.block2.pmc2.out[17]
1 1
.names parallel_scheme.block2.pmc2_out[18] parallel_scheme.block2.pmc2.out[18]
1 1
.names parallel_scheme.block2.pmc2_out[19] parallel_scheme.block2.pmc2.out[19]
1 1
.names parallel_scheme.block2.pmc2_out[20] parallel_scheme.block2.pmc2.out[20]
1 1
.names parallel_scheme.block2.pmc2_out[21] parallel_scheme.block2.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block2.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block2.reset
1 1
.names parallel_scheme.block2.first_ro_inst[0].first_ro_inst.out parallel_scheme.block2.ro_out[0]
1 1
.names parallel_scheme.block2.first_ro_inst[1].first_ro_inst.out parallel_scheme.block2.ro_out[1]
1 1
.names parallel_scheme.block2.first_ro_inst[2].first_ro_inst.out parallel_scheme.block2.ro_out[2]
1 1
.names parallel_scheme.block2.first_ro_inst[3].first_ro_inst.out parallel_scheme.block2.ro_out[3]
1 1
.names parallel_scheme.block2.first_ro_inst[4].first_ro_inst.out parallel_scheme.block2.ro_out[4]
1 1
.names parallel_scheme.block2.first_ro_inst[5].first_ro_inst.out parallel_scheme.block2.ro_out[5]
1 1
.names parallel_scheme.block2.first_ro_inst[6].first_ro_inst.out parallel_scheme.block2.ro_out[6]
1 1
.names parallel_scheme.block2.first_ro_inst[7].first_ro_inst.out parallel_scheme.block2.ro_out[7]
1 1
.names parallel_scheme.block2.first_ro_inst[8].first_ro_inst.out parallel_scheme.block2.ro_out[8]
1 1
.names parallel_scheme.block2.first_ro_inst[9].first_ro_inst.out parallel_scheme.block2.ro_out[9]
1 1
.names parallel_scheme.block2.first_ro_inst[10].first_ro_inst.out parallel_scheme.block2.ro_out[10]
1 1
.names parallel_scheme.block2.first_ro_inst[11].first_ro_inst.out parallel_scheme.block2.ro_out[11]
1 1
.names parallel_scheme.block2.first_ro_inst[12].first_ro_inst.out parallel_scheme.block2.ro_out[12]
1 1
.names parallel_scheme.block2.first_ro_inst[13].first_ro_inst.out parallel_scheme.block2.ro_out[13]
1 1
.names parallel_scheme.block2.first_ro_inst[14].first_ro_inst.out parallel_scheme.block2.ro_out[14]
1 1
.names parallel_scheme.block2.first_ro_inst[15].first_ro_inst.out parallel_scheme.block2.ro_out[15]
1 1
.names parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block2.ro_out[16]
1 1
.names parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block2.ro_out[17]
1 1
.names parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block2.ro_out[18]
1 1
.names parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block2.ro_out[19]
1 1
.names parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block2.ro_out[20]
1 1
.names parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block2.ro_out[21]
1 1
.names parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block2.ro_out[22]
1 1
.names parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block2.ro_out[23]
1 1
.names parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block2.ro_out[24]
1 1
.names parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block2.ro_out[25]
1 1
.names parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block2.ro_out[26]
1 1
.names parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block2.ro_out[27]
1 1
.names parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block2.ro_out[28]
1 1
.names parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block2.ro_out[29]
1 1
.names parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block2.ro_out[30]
1 1
.names parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block2.ro_out[31]
1 1
.names parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[0]
1 1
.names parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[1]
1 1
.names parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[2]
1 1
.names parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[3]
1 1
.names parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[4]
1 1
.names parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[5]
1 1
.names parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[6]
1 1
.names parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[7]
1 1
.names parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[8]
1 1
.names parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[9]
1 1
.names parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[10]
1 1
.names parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[11]
1 1
.names parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[12]
1 1
.names parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[13]
1 1
.names parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[14]
1 1
.names parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block2.second_mux.in[15]
1 1
.names parallel_scheme.block2.second_mux_out parallel_scheme.block2.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block2.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block2.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block2.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block2.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block2.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block2.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block2.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block3.pmc1.finished parallel_scheme.block3.arb.finished1
1 1
.names parallel_scheme.block3.pmc2.finished parallel_scheme.block3.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block3.arb.reset
1 1
.names parallel_scheme.block3.arb.out parallel_scheme.block3.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block3.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block3.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block3.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block3.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block3.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block3.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block3.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block3.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block3.enable
1 1
.names parallel_scheme.block3.pmc1.finished parallel_scheme.block3.fin1
1 1
.names parallel_scheme.block3.pmc2.finished parallel_scheme.block3.fin2
1 1
.names parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out parallel_scheme.block3.first_mux.in[0]
1 1
.names parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out parallel_scheme.block3.first_mux.in[1]
1 1
.names parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out parallel_scheme.block3.first_mux.in[2]
1 1
.names parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out parallel_scheme.block3.first_mux.in[3]
1 1
.names parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out parallel_scheme.block3.first_mux.in[4]
1 1
.names parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out parallel_scheme.block3.first_mux.in[5]
1 1
.names parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out parallel_scheme.block3.first_mux.in[6]
1 1
.names parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out parallel_scheme.block3.first_mux.in[7]
1 1
.names parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out parallel_scheme.block3.first_mux.in[8]
1 1
.names parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out parallel_scheme.block3.first_mux.in[9]
1 1
.names parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out parallel_scheme.block3.first_mux.in[10]
1 1
.names parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out parallel_scheme.block3.first_mux.in[11]
1 1
.names parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out parallel_scheme.block3.first_mux.in[12]
1 1
.names parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out parallel_scheme.block3.first_mux.in[13]
1 1
.names parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out parallel_scheme.block3.first_mux.in[14]
1 1
.names parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out parallel_scheme.block3.first_mux.in[15]
1 1
.names parallel_scheme.block3.pmc1.clk parallel_scheme.block3.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block3.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block3.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block3.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block3.first_mux.sel[3]
1 1
.names parallel_scheme.block3.pmc1.clk parallel_scheme.block3.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out parallel_scheme.block3.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out parallel_scheme.block3.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out parallel_scheme.block3.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out parallel_scheme.block3.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out parallel_scheme.block3.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out parallel_scheme.block3.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out parallel_scheme.block3.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out parallel_scheme.block3.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out parallel_scheme.block3.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out parallel_scheme.block3.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out parallel_scheme.block3.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out parallel_scheme.block3.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out parallel_scheme.block3.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out parallel_scheme.block3.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out parallel_scheme.block3.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block3.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out parallel_scheme.block3.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block3.arb.out parallel_scheme.block3.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.pmc1.enable
1 1
.names parallel_scheme.block3.pmc1_out[0] parallel_scheme.block3.pmc1.out[0]
1 1
.names parallel_scheme.block3.pmc1_out[1] parallel_scheme.block3.pmc1.out[1]
1 1
.names parallel_scheme.block3.pmc1_out[2] parallel_scheme.block3.pmc1.out[2]
1 1
.names parallel_scheme.block3.pmc1_out[3] parallel_scheme.block3.pmc1.out[3]
1 1
.names parallel_scheme.block3.pmc1_out[4] parallel_scheme.block3.pmc1.out[4]
1 1
.names parallel_scheme.block3.pmc1_out[5] parallel_scheme.block3.pmc1.out[5]
1 1
.names parallel_scheme.block3.pmc1_out[6] parallel_scheme.block3.pmc1.out[6]
1 1
.names parallel_scheme.block3.pmc1_out[7] parallel_scheme.block3.pmc1.out[7]
1 1
.names parallel_scheme.block3.pmc1_out[8] parallel_scheme.block3.pmc1.out[8]
1 1
.names parallel_scheme.block3.pmc1_out[9] parallel_scheme.block3.pmc1.out[9]
1 1
.names parallel_scheme.block3.pmc1_out[10] parallel_scheme.block3.pmc1.out[10]
1 1
.names parallel_scheme.block3.pmc1_out[11] parallel_scheme.block3.pmc1.out[11]
1 1
.names parallel_scheme.block3.pmc1_out[12] parallel_scheme.block3.pmc1.out[12]
1 1
.names parallel_scheme.block3.pmc1_out[13] parallel_scheme.block3.pmc1.out[13]
1 1
.names parallel_scheme.block3.pmc1_out[14] parallel_scheme.block3.pmc1.out[14]
1 1
.names parallel_scheme.block3.pmc1_out[15] parallel_scheme.block3.pmc1.out[15]
1 1
.names parallel_scheme.block3.pmc1_out[16] parallel_scheme.block3.pmc1.out[16]
1 1
.names parallel_scheme.block3.pmc1_out[17] parallel_scheme.block3.pmc1.out[17]
1 1
.names parallel_scheme.block3.pmc1_out[18] parallel_scheme.block3.pmc1.out[18]
1 1
.names parallel_scheme.block3.pmc1_out[19] parallel_scheme.block3.pmc1.out[19]
1 1
.names parallel_scheme.block3.pmc1_out[20] parallel_scheme.block3.pmc1.out[20]
1 1
.names parallel_scheme.block3.pmc1_out[21] parallel_scheme.block3.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block3.pmc1.reset
1 1
.names parallel_scheme.block3.second_mux_out parallel_scheme.block3.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block3.pmc2.enable
1 1
.names parallel_scheme.block3.pmc2_out[0] parallel_scheme.block3.pmc2.out[0]
1 1
.names parallel_scheme.block3.pmc2_out[1] parallel_scheme.block3.pmc2.out[1]
1 1
.names parallel_scheme.block3.pmc2_out[2] parallel_scheme.block3.pmc2.out[2]
1 1
.names parallel_scheme.block3.pmc2_out[3] parallel_scheme.block3.pmc2.out[3]
1 1
.names parallel_scheme.block3.pmc2_out[4] parallel_scheme.block3.pmc2.out[4]
1 1
.names parallel_scheme.block3.pmc2_out[5] parallel_scheme.block3.pmc2.out[5]
1 1
.names parallel_scheme.block3.pmc2_out[6] parallel_scheme.block3.pmc2.out[6]
1 1
.names parallel_scheme.block3.pmc2_out[7] parallel_scheme.block3.pmc2.out[7]
1 1
.names parallel_scheme.block3.pmc2_out[8] parallel_scheme.block3.pmc2.out[8]
1 1
.names parallel_scheme.block3.pmc2_out[9] parallel_scheme.block3.pmc2.out[9]
1 1
.names parallel_scheme.block3.pmc2_out[10] parallel_scheme.block3.pmc2.out[10]
1 1
.names parallel_scheme.block3.pmc2_out[11] parallel_scheme.block3.pmc2.out[11]
1 1
.names parallel_scheme.block3.pmc2_out[12] parallel_scheme.block3.pmc2.out[12]
1 1
.names parallel_scheme.block3.pmc2_out[13] parallel_scheme.block3.pmc2.out[13]
1 1
.names parallel_scheme.block3.pmc2_out[14] parallel_scheme.block3.pmc2.out[14]
1 1
.names parallel_scheme.block3.pmc2_out[15] parallel_scheme.block3.pmc2.out[15]
1 1
.names parallel_scheme.block3.pmc2_out[16] parallel_scheme.block3.pmc2.out[16]
1 1
.names parallel_scheme.block3.pmc2_out[17] parallel_scheme.block3.pmc2.out[17]
1 1
.names parallel_scheme.block3.pmc2_out[18] parallel_scheme.block3.pmc2.out[18]
1 1
.names parallel_scheme.block3.pmc2_out[19] parallel_scheme.block3.pmc2.out[19]
1 1
.names parallel_scheme.block3.pmc2_out[20] parallel_scheme.block3.pmc2.out[20]
1 1
.names parallel_scheme.block3.pmc2_out[21] parallel_scheme.block3.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block3.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block3.reset
1 1
.names parallel_scheme.block3.first_ro_inst[0].first_ro_inst.out parallel_scheme.block3.ro_out[0]
1 1
.names parallel_scheme.block3.first_ro_inst[1].first_ro_inst.out parallel_scheme.block3.ro_out[1]
1 1
.names parallel_scheme.block3.first_ro_inst[2].first_ro_inst.out parallel_scheme.block3.ro_out[2]
1 1
.names parallel_scheme.block3.first_ro_inst[3].first_ro_inst.out parallel_scheme.block3.ro_out[3]
1 1
.names parallel_scheme.block3.first_ro_inst[4].first_ro_inst.out parallel_scheme.block3.ro_out[4]
1 1
.names parallel_scheme.block3.first_ro_inst[5].first_ro_inst.out parallel_scheme.block3.ro_out[5]
1 1
.names parallel_scheme.block3.first_ro_inst[6].first_ro_inst.out parallel_scheme.block3.ro_out[6]
1 1
.names parallel_scheme.block3.first_ro_inst[7].first_ro_inst.out parallel_scheme.block3.ro_out[7]
1 1
.names parallel_scheme.block3.first_ro_inst[8].first_ro_inst.out parallel_scheme.block3.ro_out[8]
1 1
.names parallel_scheme.block3.first_ro_inst[9].first_ro_inst.out parallel_scheme.block3.ro_out[9]
1 1
.names parallel_scheme.block3.first_ro_inst[10].first_ro_inst.out parallel_scheme.block3.ro_out[10]
1 1
.names parallel_scheme.block3.first_ro_inst[11].first_ro_inst.out parallel_scheme.block3.ro_out[11]
1 1
.names parallel_scheme.block3.first_ro_inst[12].first_ro_inst.out parallel_scheme.block3.ro_out[12]
1 1
.names parallel_scheme.block3.first_ro_inst[13].first_ro_inst.out parallel_scheme.block3.ro_out[13]
1 1
.names parallel_scheme.block3.first_ro_inst[14].first_ro_inst.out parallel_scheme.block3.ro_out[14]
1 1
.names parallel_scheme.block3.first_ro_inst[15].first_ro_inst.out parallel_scheme.block3.ro_out[15]
1 1
.names parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block3.ro_out[16]
1 1
.names parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block3.ro_out[17]
1 1
.names parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block3.ro_out[18]
1 1
.names parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block3.ro_out[19]
1 1
.names parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block3.ro_out[20]
1 1
.names parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block3.ro_out[21]
1 1
.names parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block3.ro_out[22]
1 1
.names parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block3.ro_out[23]
1 1
.names parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block3.ro_out[24]
1 1
.names parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block3.ro_out[25]
1 1
.names parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block3.ro_out[26]
1 1
.names parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block3.ro_out[27]
1 1
.names parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block3.ro_out[28]
1 1
.names parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block3.ro_out[29]
1 1
.names parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block3.ro_out[30]
1 1
.names parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block3.ro_out[31]
1 1
.names parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[0]
1 1
.names parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[1]
1 1
.names parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[2]
1 1
.names parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[3]
1 1
.names parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[4]
1 1
.names parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[5]
1 1
.names parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[6]
1 1
.names parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[7]
1 1
.names parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[8]
1 1
.names parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[9]
1 1
.names parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[10]
1 1
.names parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[11]
1 1
.names parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[12]
1 1
.names parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[13]
1 1
.names parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[14]
1 1
.names parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block3.second_mux.in[15]
1 1
.names parallel_scheme.block3.second_mux_out parallel_scheme.block3.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block3.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block3.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block3.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block3.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block3.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block3.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block3.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block4.pmc1.finished parallel_scheme.block4.arb.finished1
1 1
.names parallel_scheme.block4.pmc2.finished parallel_scheme.block4.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block4.arb.reset
1 1
.names parallel_scheme.block4.arb.out parallel_scheme.block4.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block4.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block4.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block4.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block4.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block4.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block4.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block4.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block4.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block4.enable
1 1
.names parallel_scheme.block4.pmc1.finished parallel_scheme.block4.fin1
1 1
.names parallel_scheme.block4.pmc2.finished parallel_scheme.block4.fin2
1 1
.names parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out parallel_scheme.block4.first_mux.in[0]
1 1
.names parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out parallel_scheme.block4.first_mux.in[1]
1 1
.names parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out parallel_scheme.block4.first_mux.in[2]
1 1
.names parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out parallel_scheme.block4.first_mux.in[3]
1 1
.names parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out parallel_scheme.block4.first_mux.in[4]
1 1
.names parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out parallel_scheme.block4.first_mux.in[5]
1 1
.names parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out parallel_scheme.block4.first_mux.in[6]
1 1
.names parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out parallel_scheme.block4.first_mux.in[7]
1 1
.names parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out parallel_scheme.block4.first_mux.in[8]
1 1
.names parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out parallel_scheme.block4.first_mux.in[9]
1 1
.names parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out parallel_scheme.block4.first_mux.in[10]
1 1
.names parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out parallel_scheme.block4.first_mux.in[11]
1 1
.names parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out parallel_scheme.block4.first_mux.in[12]
1 1
.names parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out parallel_scheme.block4.first_mux.in[13]
1 1
.names parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out parallel_scheme.block4.first_mux.in[14]
1 1
.names parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out parallel_scheme.block4.first_mux.in[15]
1 1
.names parallel_scheme.block4.pmc1.clk parallel_scheme.block4.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block4.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block4.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block4.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block4.first_mux.sel[3]
1 1
.names parallel_scheme.block4.pmc1.clk parallel_scheme.block4.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out parallel_scheme.block4.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out parallel_scheme.block4.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out parallel_scheme.block4.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out parallel_scheme.block4.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out parallel_scheme.block4.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out parallel_scheme.block4.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out parallel_scheme.block4.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out parallel_scheme.block4.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out parallel_scheme.block4.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out parallel_scheme.block4.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out parallel_scheme.block4.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out parallel_scheme.block4.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out parallel_scheme.block4.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out parallel_scheme.block4.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out parallel_scheme.block4.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block4.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out parallel_scheme.block4.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block4.arb.out parallel_scheme.block4.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.pmc1.enable
1 1
.names parallel_scheme.block4.pmc1_out[0] parallel_scheme.block4.pmc1.out[0]
1 1
.names parallel_scheme.block4.pmc1_out[1] parallel_scheme.block4.pmc1.out[1]
1 1
.names parallel_scheme.block4.pmc1_out[2] parallel_scheme.block4.pmc1.out[2]
1 1
.names parallel_scheme.block4.pmc1_out[3] parallel_scheme.block4.pmc1.out[3]
1 1
.names parallel_scheme.block4.pmc1_out[4] parallel_scheme.block4.pmc1.out[4]
1 1
.names parallel_scheme.block4.pmc1_out[5] parallel_scheme.block4.pmc1.out[5]
1 1
.names parallel_scheme.block4.pmc1_out[6] parallel_scheme.block4.pmc1.out[6]
1 1
.names parallel_scheme.block4.pmc1_out[7] parallel_scheme.block4.pmc1.out[7]
1 1
.names parallel_scheme.block4.pmc1_out[8] parallel_scheme.block4.pmc1.out[8]
1 1
.names parallel_scheme.block4.pmc1_out[9] parallel_scheme.block4.pmc1.out[9]
1 1
.names parallel_scheme.block4.pmc1_out[10] parallel_scheme.block4.pmc1.out[10]
1 1
.names parallel_scheme.block4.pmc1_out[11] parallel_scheme.block4.pmc1.out[11]
1 1
.names parallel_scheme.block4.pmc1_out[12] parallel_scheme.block4.pmc1.out[12]
1 1
.names parallel_scheme.block4.pmc1_out[13] parallel_scheme.block4.pmc1.out[13]
1 1
.names parallel_scheme.block4.pmc1_out[14] parallel_scheme.block4.pmc1.out[14]
1 1
.names parallel_scheme.block4.pmc1_out[15] parallel_scheme.block4.pmc1.out[15]
1 1
.names parallel_scheme.block4.pmc1_out[16] parallel_scheme.block4.pmc1.out[16]
1 1
.names parallel_scheme.block4.pmc1_out[17] parallel_scheme.block4.pmc1.out[17]
1 1
.names parallel_scheme.block4.pmc1_out[18] parallel_scheme.block4.pmc1.out[18]
1 1
.names parallel_scheme.block4.pmc1_out[19] parallel_scheme.block4.pmc1.out[19]
1 1
.names parallel_scheme.block4.pmc1_out[20] parallel_scheme.block4.pmc1.out[20]
1 1
.names parallel_scheme.block4.pmc1_out[21] parallel_scheme.block4.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block4.pmc1.reset
1 1
.names parallel_scheme.block4.second_mux_out parallel_scheme.block4.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block4.pmc2.enable
1 1
.names parallel_scheme.block4.pmc2_out[0] parallel_scheme.block4.pmc2.out[0]
1 1
.names parallel_scheme.block4.pmc2_out[1] parallel_scheme.block4.pmc2.out[1]
1 1
.names parallel_scheme.block4.pmc2_out[2] parallel_scheme.block4.pmc2.out[2]
1 1
.names parallel_scheme.block4.pmc2_out[3] parallel_scheme.block4.pmc2.out[3]
1 1
.names parallel_scheme.block4.pmc2_out[4] parallel_scheme.block4.pmc2.out[4]
1 1
.names parallel_scheme.block4.pmc2_out[5] parallel_scheme.block4.pmc2.out[5]
1 1
.names parallel_scheme.block4.pmc2_out[6] parallel_scheme.block4.pmc2.out[6]
1 1
.names parallel_scheme.block4.pmc2_out[7] parallel_scheme.block4.pmc2.out[7]
1 1
.names parallel_scheme.block4.pmc2_out[8] parallel_scheme.block4.pmc2.out[8]
1 1
.names parallel_scheme.block4.pmc2_out[9] parallel_scheme.block4.pmc2.out[9]
1 1
.names parallel_scheme.block4.pmc2_out[10] parallel_scheme.block4.pmc2.out[10]
1 1
.names parallel_scheme.block4.pmc2_out[11] parallel_scheme.block4.pmc2.out[11]
1 1
.names parallel_scheme.block4.pmc2_out[12] parallel_scheme.block4.pmc2.out[12]
1 1
.names parallel_scheme.block4.pmc2_out[13] parallel_scheme.block4.pmc2.out[13]
1 1
.names parallel_scheme.block4.pmc2_out[14] parallel_scheme.block4.pmc2.out[14]
1 1
.names parallel_scheme.block4.pmc2_out[15] parallel_scheme.block4.pmc2.out[15]
1 1
.names parallel_scheme.block4.pmc2_out[16] parallel_scheme.block4.pmc2.out[16]
1 1
.names parallel_scheme.block4.pmc2_out[17] parallel_scheme.block4.pmc2.out[17]
1 1
.names parallel_scheme.block4.pmc2_out[18] parallel_scheme.block4.pmc2.out[18]
1 1
.names parallel_scheme.block4.pmc2_out[19] parallel_scheme.block4.pmc2.out[19]
1 1
.names parallel_scheme.block4.pmc2_out[20] parallel_scheme.block4.pmc2.out[20]
1 1
.names parallel_scheme.block4.pmc2_out[21] parallel_scheme.block4.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block4.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block4.reset
1 1
.names parallel_scheme.block4.first_ro_inst[0].first_ro_inst.out parallel_scheme.block4.ro_out[0]
1 1
.names parallel_scheme.block4.first_ro_inst[1].first_ro_inst.out parallel_scheme.block4.ro_out[1]
1 1
.names parallel_scheme.block4.first_ro_inst[2].first_ro_inst.out parallel_scheme.block4.ro_out[2]
1 1
.names parallel_scheme.block4.first_ro_inst[3].first_ro_inst.out parallel_scheme.block4.ro_out[3]
1 1
.names parallel_scheme.block4.first_ro_inst[4].first_ro_inst.out parallel_scheme.block4.ro_out[4]
1 1
.names parallel_scheme.block4.first_ro_inst[5].first_ro_inst.out parallel_scheme.block4.ro_out[5]
1 1
.names parallel_scheme.block4.first_ro_inst[6].first_ro_inst.out parallel_scheme.block4.ro_out[6]
1 1
.names parallel_scheme.block4.first_ro_inst[7].first_ro_inst.out parallel_scheme.block4.ro_out[7]
1 1
.names parallel_scheme.block4.first_ro_inst[8].first_ro_inst.out parallel_scheme.block4.ro_out[8]
1 1
.names parallel_scheme.block4.first_ro_inst[9].first_ro_inst.out parallel_scheme.block4.ro_out[9]
1 1
.names parallel_scheme.block4.first_ro_inst[10].first_ro_inst.out parallel_scheme.block4.ro_out[10]
1 1
.names parallel_scheme.block4.first_ro_inst[11].first_ro_inst.out parallel_scheme.block4.ro_out[11]
1 1
.names parallel_scheme.block4.first_ro_inst[12].first_ro_inst.out parallel_scheme.block4.ro_out[12]
1 1
.names parallel_scheme.block4.first_ro_inst[13].first_ro_inst.out parallel_scheme.block4.ro_out[13]
1 1
.names parallel_scheme.block4.first_ro_inst[14].first_ro_inst.out parallel_scheme.block4.ro_out[14]
1 1
.names parallel_scheme.block4.first_ro_inst[15].first_ro_inst.out parallel_scheme.block4.ro_out[15]
1 1
.names parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block4.ro_out[16]
1 1
.names parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block4.ro_out[17]
1 1
.names parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block4.ro_out[18]
1 1
.names parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block4.ro_out[19]
1 1
.names parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block4.ro_out[20]
1 1
.names parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block4.ro_out[21]
1 1
.names parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block4.ro_out[22]
1 1
.names parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block4.ro_out[23]
1 1
.names parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block4.ro_out[24]
1 1
.names parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block4.ro_out[25]
1 1
.names parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block4.ro_out[26]
1 1
.names parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block4.ro_out[27]
1 1
.names parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block4.ro_out[28]
1 1
.names parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block4.ro_out[29]
1 1
.names parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block4.ro_out[30]
1 1
.names parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block4.ro_out[31]
1 1
.names parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[0]
1 1
.names parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[1]
1 1
.names parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[2]
1 1
.names parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[3]
1 1
.names parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[4]
1 1
.names parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[5]
1 1
.names parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[6]
1 1
.names parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[7]
1 1
.names parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[8]
1 1
.names parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[9]
1 1
.names parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[10]
1 1
.names parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[11]
1 1
.names parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[12]
1 1
.names parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[13]
1 1
.names parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[14]
1 1
.names parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block4.second_mux.in[15]
1 1
.names parallel_scheme.block4.second_mux_out parallel_scheme.block4.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block4.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block4.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block4.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block4.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block4.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block4.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block4.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block5.pmc1.finished parallel_scheme.block5.arb.finished1
1 1
.names parallel_scheme.block5.pmc2.finished parallel_scheme.block5.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block5.arb.reset
1 1
.names parallel_scheme.block5.arb.out parallel_scheme.block5.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block5.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block5.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block5.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block5.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block5.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block5.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block5.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block5.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block5.enable
1 1
.names parallel_scheme.block5.pmc1.finished parallel_scheme.block5.fin1
1 1
.names parallel_scheme.block5.pmc2.finished parallel_scheme.block5.fin2
1 1
.names parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out parallel_scheme.block5.first_mux.in[0]
1 1
.names parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out parallel_scheme.block5.first_mux.in[1]
1 1
.names parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out parallel_scheme.block5.first_mux.in[2]
1 1
.names parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out parallel_scheme.block5.first_mux.in[3]
1 1
.names parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out parallel_scheme.block5.first_mux.in[4]
1 1
.names parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out parallel_scheme.block5.first_mux.in[5]
1 1
.names parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out parallel_scheme.block5.first_mux.in[6]
1 1
.names parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out parallel_scheme.block5.first_mux.in[7]
1 1
.names parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out parallel_scheme.block5.first_mux.in[8]
1 1
.names parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out parallel_scheme.block5.first_mux.in[9]
1 1
.names parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out parallel_scheme.block5.first_mux.in[10]
1 1
.names parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out parallel_scheme.block5.first_mux.in[11]
1 1
.names parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out parallel_scheme.block5.first_mux.in[12]
1 1
.names parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out parallel_scheme.block5.first_mux.in[13]
1 1
.names parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out parallel_scheme.block5.first_mux.in[14]
1 1
.names parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out parallel_scheme.block5.first_mux.in[15]
1 1
.names parallel_scheme.block5.pmc1.clk parallel_scheme.block5.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block5.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block5.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block5.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block5.first_mux.sel[3]
1 1
.names parallel_scheme.block5.pmc1.clk parallel_scheme.block5.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out parallel_scheme.block5.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out parallel_scheme.block5.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out parallel_scheme.block5.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out parallel_scheme.block5.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out parallel_scheme.block5.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out parallel_scheme.block5.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out parallel_scheme.block5.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out parallel_scheme.block5.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out parallel_scheme.block5.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out parallel_scheme.block5.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out parallel_scheme.block5.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out parallel_scheme.block5.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out parallel_scheme.block5.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out parallel_scheme.block5.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out parallel_scheme.block5.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block5.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out parallel_scheme.block5.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block5.arb.out parallel_scheme.block5.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.pmc1.enable
1 1
.names parallel_scheme.block5.pmc1_out[0] parallel_scheme.block5.pmc1.out[0]
1 1
.names parallel_scheme.block5.pmc1_out[1] parallel_scheme.block5.pmc1.out[1]
1 1
.names parallel_scheme.block5.pmc1_out[2] parallel_scheme.block5.pmc1.out[2]
1 1
.names parallel_scheme.block5.pmc1_out[3] parallel_scheme.block5.pmc1.out[3]
1 1
.names parallel_scheme.block5.pmc1_out[4] parallel_scheme.block5.pmc1.out[4]
1 1
.names parallel_scheme.block5.pmc1_out[5] parallel_scheme.block5.pmc1.out[5]
1 1
.names parallel_scheme.block5.pmc1_out[6] parallel_scheme.block5.pmc1.out[6]
1 1
.names parallel_scheme.block5.pmc1_out[7] parallel_scheme.block5.pmc1.out[7]
1 1
.names parallel_scheme.block5.pmc1_out[8] parallel_scheme.block5.pmc1.out[8]
1 1
.names parallel_scheme.block5.pmc1_out[9] parallel_scheme.block5.pmc1.out[9]
1 1
.names parallel_scheme.block5.pmc1_out[10] parallel_scheme.block5.pmc1.out[10]
1 1
.names parallel_scheme.block5.pmc1_out[11] parallel_scheme.block5.pmc1.out[11]
1 1
.names parallel_scheme.block5.pmc1_out[12] parallel_scheme.block5.pmc1.out[12]
1 1
.names parallel_scheme.block5.pmc1_out[13] parallel_scheme.block5.pmc1.out[13]
1 1
.names parallel_scheme.block5.pmc1_out[14] parallel_scheme.block5.pmc1.out[14]
1 1
.names parallel_scheme.block5.pmc1_out[15] parallel_scheme.block5.pmc1.out[15]
1 1
.names parallel_scheme.block5.pmc1_out[16] parallel_scheme.block5.pmc1.out[16]
1 1
.names parallel_scheme.block5.pmc1_out[17] parallel_scheme.block5.pmc1.out[17]
1 1
.names parallel_scheme.block5.pmc1_out[18] parallel_scheme.block5.pmc1.out[18]
1 1
.names parallel_scheme.block5.pmc1_out[19] parallel_scheme.block5.pmc1.out[19]
1 1
.names parallel_scheme.block5.pmc1_out[20] parallel_scheme.block5.pmc1.out[20]
1 1
.names parallel_scheme.block5.pmc1_out[21] parallel_scheme.block5.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block5.pmc1.reset
1 1
.names parallel_scheme.block5.second_mux_out parallel_scheme.block5.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block5.pmc2.enable
1 1
.names parallel_scheme.block5.pmc2_out[0] parallel_scheme.block5.pmc2.out[0]
1 1
.names parallel_scheme.block5.pmc2_out[1] parallel_scheme.block5.pmc2.out[1]
1 1
.names parallel_scheme.block5.pmc2_out[2] parallel_scheme.block5.pmc2.out[2]
1 1
.names parallel_scheme.block5.pmc2_out[3] parallel_scheme.block5.pmc2.out[3]
1 1
.names parallel_scheme.block5.pmc2_out[4] parallel_scheme.block5.pmc2.out[4]
1 1
.names parallel_scheme.block5.pmc2_out[5] parallel_scheme.block5.pmc2.out[5]
1 1
.names parallel_scheme.block5.pmc2_out[6] parallel_scheme.block5.pmc2.out[6]
1 1
.names parallel_scheme.block5.pmc2_out[7] parallel_scheme.block5.pmc2.out[7]
1 1
.names parallel_scheme.block5.pmc2_out[8] parallel_scheme.block5.pmc2.out[8]
1 1
.names parallel_scheme.block5.pmc2_out[9] parallel_scheme.block5.pmc2.out[9]
1 1
.names parallel_scheme.block5.pmc2_out[10] parallel_scheme.block5.pmc2.out[10]
1 1
.names parallel_scheme.block5.pmc2_out[11] parallel_scheme.block5.pmc2.out[11]
1 1
.names parallel_scheme.block5.pmc2_out[12] parallel_scheme.block5.pmc2.out[12]
1 1
.names parallel_scheme.block5.pmc2_out[13] parallel_scheme.block5.pmc2.out[13]
1 1
.names parallel_scheme.block5.pmc2_out[14] parallel_scheme.block5.pmc2.out[14]
1 1
.names parallel_scheme.block5.pmc2_out[15] parallel_scheme.block5.pmc2.out[15]
1 1
.names parallel_scheme.block5.pmc2_out[16] parallel_scheme.block5.pmc2.out[16]
1 1
.names parallel_scheme.block5.pmc2_out[17] parallel_scheme.block5.pmc2.out[17]
1 1
.names parallel_scheme.block5.pmc2_out[18] parallel_scheme.block5.pmc2.out[18]
1 1
.names parallel_scheme.block5.pmc2_out[19] parallel_scheme.block5.pmc2.out[19]
1 1
.names parallel_scheme.block5.pmc2_out[20] parallel_scheme.block5.pmc2.out[20]
1 1
.names parallel_scheme.block5.pmc2_out[21] parallel_scheme.block5.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block5.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block5.reset
1 1
.names parallel_scheme.block5.first_ro_inst[0].first_ro_inst.out parallel_scheme.block5.ro_out[0]
1 1
.names parallel_scheme.block5.first_ro_inst[1].first_ro_inst.out parallel_scheme.block5.ro_out[1]
1 1
.names parallel_scheme.block5.first_ro_inst[2].first_ro_inst.out parallel_scheme.block5.ro_out[2]
1 1
.names parallel_scheme.block5.first_ro_inst[3].first_ro_inst.out parallel_scheme.block5.ro_out[3]
1 1
.names parallel_scheme.block5.first_ro_inst[4].first_ro_inst.out parallel_scheme.block5.ro_out[4]
1 1
.names parallel_scheme.block5.first_ro_inst[5].first_ro_inst.out parallel_scheme.block5.ro_out[5]
1 1
.names parallel_scheme.block5.first_ro_inst[6].first_ro_inst.out parallel_scheme.block5.ro_out[6]
1 1
.names parallel_scheme.block5.first_ro_inst[7].first_ro_inst.out parallel_scheme.block5.ro_out[7]
1 1
.names parallel_scheme.block5.first_ro_inst[8].first_ro_inst.out parallel_scheme.block5.ro_out[8]
1 1
.names parallel_scheme.block5.first_ro_inst[9].first_ro_inst.out parallel_scheme.block5.ro_out[9]
1 1
.names parallel_scheme.block5.first_ro_inst[10].first_ro_inst.out parallel_scheme.block5.ro_out[10]
1 1
.names parallel_scheme.block5.first_ro_inst[11].first_ro_inst.out parallel_scheme.block5.ro_out[11]
1 1
.names parallel_scheme.block5.first_ro_inst[12].first_ro_inst.out parallel_scheme.block5.ro_out[12]
1 1
.names parallel_scheme.block5.first_ro_inst[13].first_ro_inst.out parallel_scheme.block5.ro_out[13]
1 1
.names parallel_scheme.block5.first_ro_inst[14].first_ro_inst.out parallel_scheme.block5.ro_out[14]
1 1
.names parallel_scheme.block5.first_ro_inst[15].first_ro_inst.out parallel_scheme.block5.ro_out[15]
1 1
.names parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block5.ro_out[16]
1 1
.names parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block5.ro_out[17]
1 1
.names parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block5.ro_out[18]
1 1
.names parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block5.ro_out[19]
1 1
.names parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block5.ro_out[20]
1 1
.names parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block5.ro_out[21]
1 1
.names parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block5.ro_out[22]
1 1
.names parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block5.ro_out[23]
1 1
.names parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block5.ro_out[24]
1 1
.names parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block5.ro_out[25]
1 1
.names parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block5.ro_out[26]
1 1
.names parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block5.ro_out[27]
1 1
.names parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block5.ro_out[28]
1 1
.names parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block5.ro_out[29]
1 1
.names parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block5.ro_out[30]
1 1
.names parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block5.ro_out[31]
1 1
.names parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[0]
1 1
.names parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[1]
1 1
.names parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[2]
1 1
.names parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[3]
1 1
.names parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[4]
1 1
.names parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[5]
1 1
.names parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[6]
1 1
.names parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[7]
1 1
.names parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[8]
1 1
.names parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[9]
1 1
.names parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[10]
1 1
.names parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[11]
1 1
.names parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[12]
1 1
.names parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[13]
1 1
.names parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[14]
1 1
.names parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block5.second_mux.in[15]
1 1
.names parallel_scheme.block5.second_mux_out parallel_scheme.block5.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block5.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block5.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block5.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block5.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block5.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block5.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block5.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block6.pmc1.finished parallel_scheme.block6.arb.finished1
1 1
.names parallel_scheme.block6.pmc2.finished parallel_scheme.block6.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block6.arb.reset
1 1
.names parallel_scheme.block6.arb.out parallel_scheme.block6.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block6.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block6.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block6.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block6.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block6.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block6.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block6.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block6.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block6.enable
1 1
.names parallel_scheme.block6.pmc1.finished parallel_scheme.block6.fin1
1 1
.names parallel_scheme.block6.pmc2.finished parallel_scheme.block6.fin2
1 1
.names parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out parallel_scheme.block6.first_mux.in[0]
1 1
.names parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out parallel_scheme.block6.first_mux.in[1]
1 1
.names parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out parallel_scheme.block6.first_mux.in[2]
1 1
.names parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out parallel_scheme.block6.first_mux.in[3]
1 1
.names parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out parallel_scheme.block6.first_mux.in[4]
1 1
.names parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out parallel_scheme.block6.first_mux.in[5]
1 1
.names parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out parallel_scheme.block6.first_mux.in[6]
1 1
.names parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out parallel_scheme.block6.first_mux.in[7]
1 1
.names parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out parallel_scheme.block6.first_mux.in[8]
1 1
.names parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out parallel_scheme.block6.first_mux.in[9]
1 1
.names parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out parallel_scheme.block6.first_mux.in[10]
1 1
.names parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out parallel_scheme.block6.first_mux.in[11]
1 1
.names parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out parallel_scheme.block6.first_mux.in[12]
1 1
.names parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out parallel_scheme.block6.first_mux.in[13]
1 1
.names parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out parallel_scheme.block6.first_mux.in[14]
1 1
.names parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out parallel_scheme.block6.first_mux.in[15]
1 1
.names parallel_scheme.block6.pmc1.clk parallel_scheme.block6.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block6.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block6.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block6.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block6.first_mux.sel[3]
1 1
.names parallel_scheme.block6.pmc1.clk parallel_scheme.block6.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out parallel_scheme.block6.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out parallel_scheme.block6.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out parallel_scheme.block6.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out parallel_scheme.block6.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out parallel_scheme.block6.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out parallel_scheme.block6.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out parallel_scheme.block6.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out parallel_scheme.block6.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out parallel_scheme.block6.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out parallel_scheme.block6.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out parallel_scheme.block6.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out parallel_scheme.block6.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out parallel_scheme.block6.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out parallel_scheme.block6.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out parallel_scheme.block6.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block6.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out parallel_scheme.block6.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block6.arb.out parallel_scheme.block6.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.pmc1.enable
1 1
.names parallel_scheme.block6.pmc1_out[0] parallel_scheme.block6.pmc1.out[0]
1 1
.names parallel_scheme.block6.pmc1_out[1] parallel_scheme.block6.pmc1.out[1]
1 1
.names parallel_scheme.block6.pmc1_out[2] parallel_scheme.block6.pmc1.out[2]
1 1
.names parallel_scheme.block6.pmc1_out[3] parallel_scheme.block6.pmc1.out[3]
1 1
.names parallel_scheme.block6.pmc1_out[4] parallel_scheme.block6.pmc1.out[4]
1 1
.names parallel_scheme.block6.pmc1_out[5] parallel_scheme.block6.pmc1.out[5]
1 1
.names parallel_scheme.block6.pmc1_out[6] parallel_scheme.block6.pmc1.out[6]
1 1
.names parallel_scheme.block6.pmc1_out[7] parallel_scheme.block6.pmc1.out[7]
1 1
.names parallel_scheme.block6.pmc1_out[8] parallel_scheme.block6.pmc1.out[8]
1 1
.names parallel_scheme.block6.pmc1_out[9] parallel_scheme.block6.pmc1.out[9]
1 1
.names parallel_scheme.block6.pmc1_out[10] parallel_scheme.block6.pmc1.out[10]
1 1
.names parallel_scheme.block6.pmc1_out[11] parallel_scheme.block6.pmc1.out[11]
1 1
.names parallel_scheme.block6.pmc1_out[12] parallel_scheme.block6.pmc1.out[12]
1 1
.names parallel_scheme.block6.pmc1_out[13] parallel_scheme.block6.pmc1.out[13]
1 1
.names parallel_scheme.block6.pmc1_out[14] parallel_scheme.block6.pmc1.out[14]
1 1
.names parallel_scheme.block6.pmc1_out[15] parallel_scheme.block6.pmc1.out[15]
1 1
.names parallel_scheme.block6.pmc1_out[16] parallel_scheme.block6.pmc1.out[16]
1 1
.names parallel_scheme.block6.pmc1_out[17] parallel_scheme.block6.pmc1.out[17]
1 1
.names parallel_scheme.block6.pmc1_out[18] parallel_scheme.block6.pmc1.out[18]
1 1
.names parallel_scheme.block6.pmc1_out[19] parallel_scheme.block6.pmc1.out[19]
1 1
.names parallel_scheme.block6.pmc1_out[20] parallel_scheme.block6.pmc1.out[20]
1 1
.names parallel_scheme.block6.pmc1_out[21] parallel_scheme.block6.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block6.pmc1.reset
1 1
.names parallel_scheme.block6.second_mux_out parallel_scheme.block6.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block6.pmc2.enable
1 1
.names parallel_scheme.block6.pmc2_out[0] parallel_scheme.block6.pmc2.out[0]
1 1
.names parallel_scheme.block6.pmc2_out[1] parallel_scheme.block6.pmc2.out[1]
1 1
.names parallel_scheme.block6.pmc2_out[2] parallel_scheme.block6.pmc2.out[2]
1 1
.names parallel_scheme.block6.pmc2_out[3] parallel_scheme.block6.pmc2.out[3]
1 1
.names parallel_scheme.block6.pmc2_out[4] parallel_scheme.block6.pmc2.out[4]
1 1
.names parallel_scheme.block6.pmc2_out[5] parallel_scheme.block6.pmc2.out[5]
1 1
.names parallel_scheme.block6.pmc2_out[6] parallel_scheme.block6.pmc2.out[6]
1 1
.names parallel_scheme.block6.pmc2_out[7] parallel_scheme.block6.pmc2.out[7]
1 1
.names parallel_scheme.block6.pmc2_out[8] parallel_scheme.block6.pmc2.out[8]
1 1
.names parallel_scheme.block6.pmc2_out[9] parallel_scheme.block6.pmc2.out[9]
1 1
.names parallel_scheme.block6.pmc2_out[10] parallel_scheme.block6.pmc2.out[10]
1 1
.names parallel_scheme.block6.pmc2_out[11] parallel_scheme.block6.pmc2.out[11]
1 1
.names parallel_scheme.block6.pmc2_out[12] parallel_scheme.block6.pmc2.out[12]
1 1
.names parallel_scheme.block6.pmc2_out[13] parallel_scheme.block6.pmc2.out[13]
1 1
.names parallel_scheme.block6.pmc2_out[14] parallel_scheme.block6.pmc2.out[14]
1 1
.names parallel_scheme.block6.pmc2_out[15] parallel_scheme.block6.pmc2.out[15]
1 1
.names parallel_scheme.block6.pmc2_out[16] parallel_scheme.block6.pmc2.out[16]
1 1
.names parallel_scheme.block6.pmc2_out[17] parallel_scheme.block6.pmc2.out[17]
1 1
.names parallel_scheme.block6.pmc2_out[18] parallel_scheme.block6.pmc2.out[18]
1 1
.names parallel_scheme.block6.pmc2_out[19] parallel_scheme.block6.pmc2.out[19]
1 1
.names parallel_scheme.block6.pmc2_out[20] parallel_scheme.block6.pmc2.out[20]
1 1
.names parallel_scheme.block6.pmc2_out[21] parallel_scheme.block6.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block6.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block6.reset
1 1
.names parallel_scheme.block6.first_ro_inst[0].first_ro_inst.out parallel_scheme.block6.ro_out[0]
1 1
.names parallel_scheme.block6.first_ro_inst[1].first_ro_inst.out parallel_scheme.block6.ro_out[1]
1 1
.names parallel_scheme.block6.first_ro_inst[2].first_ro_inst.out parallel_scheme.block6.ro_out[2]
1 1
.names parallel_scheme.block6.first_ro_inst[3].first_ro_inst.out parallel_scheme.block6.ro_out[3]
1 1
.names parallel_scheme.block6.first_ro_inst[4].first_ro_inst.out parallel_scheme.block6.ro_out[4]
1 1
.names parallel_scheme.block6.first_ro_inst[5].first_ro_inst.out parallel_scheme.block6.ro_out[5]
1 1
.names parallel_scheme.block6.first_ro_inst[6].first_ro_inst.out parallel_scheme.block6.ro_out[6]
1 1
.names parallel_scheme.block6.first_ro_inst[7].first_ro_inst.out parallel_scheme.block6.ro_out[7]
1 1
.names parallel_scheme.block6.first_ro_inst[8].first_ro_inst.out parallel_scheme.block6.ro_out[8]
1 1
.names parallel_scheme.block6.first_ro_inst[9].first_ro_inst.out parallel_scheme.block6.ro_out[9]
1 1
.names parallel_scheme.block6.first_ro_inst[10].first_ro_inst.out parallel_scheme.block6.ro_out[10]
1 1
.names parallel_scheme.block6.first_ro_inst[11].first_ro_inst.out parallel_scheme.block6.ro_out[11]
1 1
.names parallel_scheme.block6.first_ro_inst[12].first_ro_inst.out parallel_scheme.block6.ro_out[12]
1 1
.names parallel_scheme.block6.first_ro_inst[13].first_ro_inst.out parallel_scheme.block6.ro_out[13]
1 1
.names parallel_scheme.block6.first_ro_inst[14].first_ro_inst.out parallel_scheme.block6.ro_out[14]
1 1
.names parallel_scheme.block6.first_ro_inst[15].first_ro_inst.out parallel_scheme.block6.ro_out[15]
1 1
.names parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block6.ro_out[16]
1 1
.names parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block6.ro_out[17]
1 1
.names parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block6.ro_out[18]
1 1
.names parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block6.ro_out[19]
1 1
.names parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block6.ro_out[20]
1 1
.names parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block6.ro_out[21]
1 1
.names parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block6.ro_out[22]
1 1
.names parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block6.ro_out[23]
1 1
.names parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block6.ro_out[24]
1 1
.names parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block6.ro_out[25]
1 1
.names parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block6.ro_out[26]
1 1
.names parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block6.ro_out[27]
1 1
.names parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block6.ro_out[28]
1 1
.names parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block6.ro_out[29]
1 1
.names parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block6.ro_out[30]
1 1
.names parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block6.ro_out[31]
1 1
.names parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[0]
1 1
.names parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[1]
1 1
.names parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[2]
1 1
.names parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[3]
1 1
.names parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[4]
1 1
.names parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[5]
1 1
.names parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[6]
1 1
.names parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[7]
1 1
.names parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[8]
1 1
.names parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[9]
1 1
.names parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[10]
1 1
.names parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[11]
1 1
.names parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[12]
1 1
.names parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[13]
1 1
.names parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[14]
1 1
.names parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block6.second_mux.in[15]
1 1
.names parallel_scheme.block6.second_mux_out parallel_scheme.block6.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block6.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block6.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block6.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block6.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block6.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block6.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block6.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block7.pmc1.finished parallel_scheme.block7.arb.finished1
1 1
.names parallel_scheme.block7.pmc2.finished parallel_scheme.block7.arb.finished2
1 1
.names parallel_scheme.computer_reset parallel_scheme.block7.arb.reset
1 1
.names parallel_scheme.block7.arb.out parallel_scheme.block7.arb.winner
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block7.challenge[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block7.challenge[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block7.challenge[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block7.challenge[3]
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block7.challenge[4]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block7.challenge[5]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block7.challenge[6]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block7.challenge[7]
1 1
.names parallel_scheme.enable parallel_scheme.block7.enable
1 1
.names parallel_scheme.block7.pmc1.finished parallel_scheme.block7.fin1
1 1
.names parallel_scheme.block7.pmc2.finished parallel_scheme.block7.fin2
1 1
.names parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out parallel_scheme.block7.first_mux.in[0]
1 1
.names parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out parallel_scheme.block7.first_mux.in[1]
1 1
.names parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out parallel_scheme.block7.first_mux.in[2]
1 1
.names parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out parallel_scheme.block7.first_mux.in[3]
1 1
.names parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out parallel_scheme.block7.first_mux.in[4]
1 1
.names parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out parallel_scheme.block7.first_mux.in[5]
1 1
.names parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out parallel_scheme.block7.first_mux.in[6]
1 1
.names parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out parallel_scheme.block7.first_mux.in[7]
1 1
.names parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out parallel_scheme.block7.first_mux.in[8]
1 1
.names parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out parallel_scheme.block7.first_mux.in[9]
1 1
.names parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out parallel_scheme.block7.first_mux.in[10]
1 1
.names parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out parallel_scheme.block7.first_mux.in[11]
1 1
.names parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out parallel_scheme.block7.first_mux.in[12]
1 1
.names parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out parallel_scheme.block7.first_mux.in[13]
1 1
.names parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out parallel_scheme.block7.first_mux.in[14]
1 1
.names parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out parallel_scheme.block7.first_mux.in[15]
1 1
.names parallel_scheme.block7.pmc1.clk parallel_scheme.block7.first_mux.out
1 1
.names parallel_scheme.challenge[0] parallel_scheme.block7.first_mux.sel[0]
1 1
.names parallel_scheme.challenge[1] parallel_scheme.block7.first_mux.sel[1]
1 1
.names parallel_scheme.challenge[2] parallel_scheme.block7.first_mux.sel[2]
1 1
.names parallel_scheme.challenge[3] parallel_scheme.block7.first_mux.sel[3]
1 1
.names parallel_scheme.block7.pmc1.clk parallel_scheme.block7.first_mux_out
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[0].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out parallel_scheme.block7.first_ro_inst[0].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[10].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out parallel_scheme.block7.first_ro_inst[10].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[11].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out parallel_scheme.block7.first_ro_inst[11].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[12].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out parallel_scheme.block7.first_ro_inst[12].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[13].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out parallel_scheme.block7.first_ro_inst[13].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[14].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out parallel_scheme.block7.first_ro_inst[14].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[15].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out parallel_scheme.block7.first_ro_inst[15].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[1].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out parallel_scheme.block7.first_ro_inst[1].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[2].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out parallel_scheme.block7.first_ro_inst[2].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[3].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out parallel_scheme.block7.first_ro_inst[3].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[4].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out parallel_scheme.block7.first_ro_inst[4].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[5].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out parallel_scheme.block7.first_ro_inst[5].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[6].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out parallel_scheme.block7.first_ro_inst[6].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[7].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out parallel_scheme.block7.first_ro_inst[7].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[8].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out parallel_scheme.block7.first_ro_inst[8].first_ro_inst.w14
1 1
.names parallel_scheme.enable parallel_scheme.block7.first_ro_inst[9].first_ro_inst.enable
1 1
.names parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out parallel_scheme.block7.first_ro_inst[9].first_ro_inst.w14
1 1
.names parallel_scheme.block7.arb.out parallel_scheme.block7.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.pmc1.enable
1 1
.names parallel_scheme.block7.pmc1_out[0] parallel_scheme.block7.pmc1.out[0]
1 1
.names parallel_scheme.block7.pmc1_out[1] parallel_scheme.block7.pmc1.out[1]
1 1
.names parallel_scheme.block7.pmc1_out[2] parallel_scheme.block7.pmc1.out[2]
1 1
.names parallel_scheme.block7.pmc1_out[3] parallel_scheme.block7.pmc1.out[3]
1 1
.names parallel_scheme.block7.pmc1_out[4] parallel_scheme.block7.pmc1.out[4]
1 1
.names parallel_scheme.block7.pmc1_out[5] parallel_scheme.block7.pmc1.out[5]
1 1
.names parallel_scheme.block7.pmc1_out[6] parallel_scheme.block7.pmc1.out[6]
1 1
.names parallel_scheme.block7.pmc1_out[7] parallel_scheme.block7.pmc1.out[7]
1 1
.names parallel_scheme.block7.pmc1_out[8] parallel_scheme.block7.pmc1.out[8]
1 1
.names parallel_scheme.block7.pmc1_out[9] parallel_scheme.block7.pmc1.out[9]
1 1
.names parallel_scheme.block7.pmc1_out[10] parallel_scheme.block7.pmc1.out[10]
1 1
.names parallel_scheme.block7.pmc1_out[11] parallel_scheme.block7.pmc1.out[11]
1 1
.names parallel_scheme.block7.pmc1_out[12] parallel_scheme.block7.pmc1.out[12]
1 1
.names parallel_scheme.block7.pmc1_out[13] parallel_scheme.block7.pmc1.out[13]
1 1
.names parallel_scheme.block7.pmc1_out[14] parallel_scheme.block7.pmc1.out[14]
1 1
.names parallel_scheme.block7.pmc1_out[15] parallel_scheme.block7.pmc1.out[15]
1 1
.names parallel_scheme.block7.pmc1_out[16] parallel_scheme.block7.pmc1.out[16]
1 1
.names parallel_scheme.block7.pmc1_out[17] parallel_scheme.block7.pmc1.out[17]
1 1
.names parallel_scheme.block7.pmc1_out[18] parallel_scheme.block7.pmc1.out[18]
1 1
.names parallel_scheme.block7.pmc1_out[19] parallel_scheme.block7.pmc1.out[19]
1 1
.names parallel_scheme.block7.pmc1_out[20] parallel_scheme.block7.pmc1.out[20]
1 1
.names parallel_scheme.block7.pmc1_out[21] parallel_scheme.block7.pmc1.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block7.pmc1.reset
1 1
.names parallel_scheme.block7.second_mux_out parallel_scheme.block7.pmc2.clk
1 1
.names parallel_scheme.enable parallel_scheme.block7.pmc2.enable
1 1
.names parallel_scheme.block7.pmc2_out[0] parallel_scheme.block7.pmc2.out[0]
1 1
.names parallel_scheme.block7.pmc2_out[1] parallel_scheme.block7.pmc2.out[1]
1 1
.names parallel_scheme.block7.pmc2_out[2] parallel_scheme.block7.pmc2.out[2]
1 1
.names parallel_scheme.block7.pmc2_out[3] parallel_scheme.block7.pmc2.out[3]
1 1
.names parallel_scheme.block7.pmc2_out[4] parallel_scheme.block7.pmc2.out[4]
1 1
.names parallel_scheme.block7.pmc2_out[5] parallel_scheme.block7.pmc2.out[5]
1 1
.names parallel_scheme.block7.pmc2_out[6] parallel_scheme.block7.pmc2.out[6]
1 1
.names parallel_scheme.block7.pmc2_out[7] parallel_scheme.block7.pmc2.out[7]
1 1
.names parallel_scheme.block7.pmc2_out[8] parallel_scheme.block7.pmc2.out[8]
1 1
.names parallel_scheme.block7.pmc2_out[9] parallel_scheme.block7.pmc2.out[9]
1 1
.names parallel_scheme.block7.pmc2_out[10] parallel_scheme.block7.pmc2.out[10]
1 1
.names parallel_scheme.block7.pmc2_out[11] parallel_scheme.block7.pmc2.out[11]
1 1
.names parallel_scheme.block7.pmc2_out[12] parallel_scheme.block7.pmc2.out[12]
1 1
.names parallel_scheme.block7.pmc2_out[13] parallel_scheme.block7.pmc2.out[13]
1 1
.names parallel_scheme.block7.pmc2_out[14] parallel_scheme.block7.pmc2.out[14]
1 1
.names parallel_scheme.block7.pmc2_out[15] parallel_scheme.block7.pmc2.out[15]
1 1
.names parallel_scheme.block7.pmc2_out[16] parallel_scheme.block7.pmc2.out[16]
1 1
.names parallel_scheme.block7.pmc2_out[17] parallel_scheme.block7.pmc2.out[17]
1 1
.names parallel_scheme.block7.pmc2_out[18] parallel_scheme.block7.pmc2.out[18]
1 1
.names parallel_scheme.block7.pmc2_out[19] parallel_scheme.block7.pmc2.out[19]
1 1
.names parallel_scheme.block7.pmc2_out[20] parallel_scheme.block7.pmc2.out[20]
1 1
.names parallel_scheme.block7.pmc2_out[21] parallel_scheme.block7.pmc2.out[21]
1 1
.names parallel_scheme.computer_reset parallel_scheme.block7.pmc2.reset
1 1
.names parallel_scheme.computer_reset parallel_scheme.block7.reset
1 1
.names parallel_scheme.block7.first_ro_inst[0].first_ro_inst.out parallel_scheme.block7.ro_out[0]
1 1
.names parallel_scheme.block7.first_ro_inst[1].first_ro_inst.out parallel_scheme.block7.ro_out[1]
1 1
.names parallel_scheme.block7.first_ro_inst[2].first_ro_inst.out parallel_scheme.block7.ro_out[2]
1 1
.names parallel_scheme.block7.first_ro_inst[3].first_ro_inst.out parallel_scheme.block7.ro_out[3]
1 1
.names parallel_scheme.block7.first_ro_inst[4].first_ro_inst.out parallel_scheme.block7.ro_out[4]
1 1
.names parallel_scheme.block7.first_ro_inst[5].first_ro_inst.out parallel_scheme.block7.ro_out[5]
1 1
.names parallel_scheme.block7.first_ro_inst[6].first_ro_inst.out parallel_scheme.block7.ro_out[6]
1 1
.names parallel_scheme.block7.first_ro_inst[7].first_ro_inst.out parallel_scheme.block7.ro_out[7]
1 1
.names parallel_scheme.block7.first_ro_inst[8].first_ro_inst.out parallel_scheme.block7.ro_out[8]
1 1
.names parallel_scheme.block7.first_ro_inst[9].first_ro_inst.out parallel_scheme.block7.ro_out[9]
1 1
.names parallel_scheme.block7.first_ro_inst[10].first_ro_inst.out parallel_scheme.block7.ro_out[10]
1 1
.names parallel_scheme.block7.first_ro_inst[11].first_ro_inst.out parallel_scheme.block7.ro_out[11]
1 1
.names parallel_scheme.block7.first_ro_inst[12].first_ro_inst.out parallel_scheme.block7.ro_out[12]
1 1
.names parallel_scheme.block7.first_ro_inst[13].first_ro_inst.out parallel_scheme.block7.ro_out[13]
1 1
.names parallel_scheme.block7.first_ro_inst[14].first_ro_inst.out parallel_scheme.block7.ro_out[14]
1 1
.names parallel_scheme.block7.first_ro_inst[15].first_ro_inst.out parallel_scheme.block7.ro_out[15]
1 1
.names parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block7.ro_out[16]
1 1
.names parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block7.ro_out[17]
1 1
.names parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block7.ro_out[18]
1 1
.names parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block7.ro_out[19]
1 1
.names parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block7.ro_out[20]
1 1
.names parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block7.ro_out[21]
1 1
.names parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block7.ro_out[22]
1 1
.names parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block7.ro_out[23]
1 1
.names parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block7.ro_out[24]
1 1
.names parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block7.ro_out[25]
1 1
.names parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block7.ro_out[26]
1 1
.names parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block7.ro_out[27]
1 1
.names parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block7.ro_out[28]
1 1
.names parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block7.ro_out[29]
1 1
.names parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block7.ro_out[30]
1 1
.names parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block7.ro_out[31]
1 1
.names parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[0]
1 1
.names parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[1]
1 1
.names parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[2]
1 1
.names parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[3]
1 1
.names parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[4]
1 1
.names parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[5]
1 1
.names parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[6]
1 1
.names parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[7]
1 1
.names parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[8]
1 1
.names parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[9]
1 1
.names parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[10]
1 1
.names parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[11]
1 1
.names parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[12]
1 1
.names parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[13]
1 1
.names parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[14]
1 1
.names parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block7.second_mux.in[15]
1 1
.names parallel_scheme.block7.second_mux_out parallel_scheme.block7.second_mux.out
1 1
.names parallel_scheme.challenge[4] parallel_scheme.block7.second_mux.sel[0]
1 1
.names parallel_scheme.challenge[5] parallel_scheme.block7.second_mux.sel[1]
1 1
.names parallel_scheme.challenge[6] parallel_scheme.block7.second_mux.sel[2]
1 1
.names parallel_scheme.challenge[7] parallel_scheme.block7.second_mux.sel[3]
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[0].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[0].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[0].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[10].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[10].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[10].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[11].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[11].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[11].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[12].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[12].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[12].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[13].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[13].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[13].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[14].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[14].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[14].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[15].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[15].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[15].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[1].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[1].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[1].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[2].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[2].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[2].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[3].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[3].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[3].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[4].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[4].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[4].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[5].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[5].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[5].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[6].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[6].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[6].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[7].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[7].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[7].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[8].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[8].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[8].second_ro_inst.out
1 1
.names parallel_scheme.enable parallel_scheme.block7.second_ro_inst[9].second_ro_inst.enable
1 1
.names parallel_scheme.block7.second_ro_inst[9].second_ro_inst.w14 parallel_scheme.block7.second_ro_inst[9].second_ro_inst.out
1 1
.names parallel_scheme.block0.arb.out parallel_scheme.out[0]
1 1
.names parallel_scheme.block1.arb.out parallel_scheme.out[1]
1 1
.names parallel_scheme.block2.arb.out parallel_scheme.out[2]
1 1
.names parallel_scheme.block3.arb.out parallel_scheme.out[3]
1 1
.names parallel_scheme.block4.arb.out parallel_scheme.out[4]
1 1
.names parallel_scheme.block5.arb.out parallel_scheme.out[5]
1 1
.names parallel_scheme.block6.arb.out parallel_scheme.out[6]
1 1
.names parallel_scheme.block7.arb.out parallel_scheme.out[7]
1 1
.end
