# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do example_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/eejdo_000/Documents/Git/FPGA\ Intro/example_project/my_verilog_files {C:/Users/eejdo_000/Documents/Git/FPGA Intro/example_project/my_verilog_files/example.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module example
# -- Compiling module inverter
# 
# Top level modules:
# 	example
# vlog -vlog01compat -work work +incdir+C:/Users/eejdo_000/Documents/Git/FPGA\ Intro/example_project/my_verilog_files {C:/Users/eejdo_000/Documents/Git/FPGA Intro/example_project/my_verilog_files/more_stuff.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module my_and
# -- Compiling module my_xor
# 
# Top level modules:
# 	my_and
# 	my_xor
# 
# vlog -vlog01compat -work work +incdir+C:/Users/eejdo_000/Documents/Git/FPGA\ Intro/example_project {C:/Users/eejdo_000/Documents/Git/FPGA Intro/example_project/xor_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module xor_testbench
# 
# Top level modules:
# 	xor_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  xor_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps xor_testbench 
# Loading work.xor_testbench
# Loading work.my_xor
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/eejdo_000/Documents/Git/FPGA Intro/example_project/xor_testbench.v(53)
#    Time: 400 ns  Iteration: 0  Instance: /xor_testbench
# 1
# Break in Module xor_testbench at C:/Users/eejdo_000/Documents/Git/FPGA Intro/example_project/xor_testbench.v line 53
# Simulation Breakpoint: 1
# Break in Module xor_testbench at C:/Users/eejdo_000/Documents/Git/FPGA Intro/example_project/xor_testbench.v line 53
# MACRO ./example_run_msim_rtl_verilog.do PAUSED at line 18
