{
  "design": {
    "design_info": {
      "boundary_crc": "0x2C6796B027883CA1",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Impl_PID.gen/sources_1/bd/impl",
      "name": "impl",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "Inter_0": "",
      "Propor_0": "",
      "Deri_0": "",
      "Errorcalc_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "sim_clk_gen_0": "",
      "PWM_0": ""
    },
    "ports": {
      "PWM": {
        "direction": "O"
      },
      "Kp_den": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Kp_num": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Ki_den": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "enablePID": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ADC": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "setPoint": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "Ki_num": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Kd_den": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "Kd_num": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clock_rtl": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "impl_clock_rtl",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "pwm_test": {
        "direction": "I",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "Inter_0": {
        "vlnv": "xilinx.com:module_ref:Inter:1.0",
        "xci_name": "impl_Inter_0_0",
        "xci_path": "ip\\impl_Inter_0_0\\impl_Inter_0_0.xci",
        "inst_hier_path": "Inter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Inter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I_en": {
            "direction": "I"
          },
          "Ki_num": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Ki_den": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "I_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "impl_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "I_error_sum": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "sumAmm": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Propor_0": {
        "vlnv": "xilinx.com:module_ref:Propor:1.0",
        "xci_name": "impl_Propor_0_0",
        "xci_path": "ip\\impl_Propor_0_0\\impl_Propor_0_0.xci",
        "inst_hier_path": "Propor_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Propor",
          "boundary_crc": "0x0"
        },
        "ports": {
          "P_en": {
            "direction": "I"
          },
          "Kp_num": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Kp_den": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "P_Error": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "P_Out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "impl_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "Deri_0": {
        "vlnv": "xilinx.com:module_ref:Deri:1.0",
        "xci_name": "impl_Deri_0_0",
        "xci_path": "ip\\impl_Deri_0_0\\impl_Deri_0_0.xci",
        "inst_hier_path": "Deri_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Deri",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D_en": {
            "direction": "I"
          },
          "Kd_num": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Kd_den": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "impl_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "D_error_diff": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "diffAmm": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Errorcalc_0": {
        "vlnv": "xilinx.com:module_ref:Errorcalc:1.0",
        "xci_name": "impl_Errorcalc_0_0",
        "xci_path": "ip\\impl_Errorcalc_0_0\\impl_Errorcalc_0_0.xci",
        "inst_hier_path": "Errorcalc_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Errorcalc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "setPoint": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "adcVal": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "error": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "errorsum": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "errordiff": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "amm": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "impl_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "enablePID": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D_en": {
            "direction": "O"
          },
          "I_en": {
            "direction": "O"
          },
          "P_en": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "impl_clk_wiz_8",
        "xci_path": "ip\\impl_clk_wiz_8\\impl_clk_wiz_8.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "impl_rst_clk_wiz_100M_0",
        "xci_path": "ip\\impl_rst_clk_wiz_100M_0\\impl_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "impl_sim_clk_gen_0_0",
        "xci_path": "ip\\impl_sim_clk_gen_0_0\\impl_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "RESET_POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "PWM_0": {
        "vlnv": "xilinx.com:module_ref:PWM:1.0",
        "xci_name": "impl_PWM_0_0",
        "xci_path": "ip\\impl_PWM_0_0\\impl_PWM_0_0.xci",
        "inst_hier_path": "PWM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PWM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "D_err": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "I_err": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "P_err": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "impl_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "PWM_sig": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ADC_1": {
        "ports": [
          "ADC",
          "Errorcalc_0/adcVal"
        ]
      },
      "Deri_0_D_out": {
        "ports": [
          "Deri_0/D_out",
          "PWM_0/D_err"
        ]
      },
      "Errorcalc_0_D_en": {
        "ports": [
          "Errorcalc_0/D_en",
          "Deri_0/D_en"
        ]
      },
      "Errorcalc_0_I_en": {
        "ports": [
          "Errorcalc_0/I_en",
          "Inter_0/I_en"
        ]
      },
      "Errorcalc_0_P_en": {
        "ports": [
          "Errorcalc_0/P_en",
          "Propor_0/P_en"
        ]
      },
      "Errorcalc_0_amm": {
        "ports": [
          "Errorcalc_0/amm",
          "Inter_0/sumAmm",
          "Deri_0/diffAmm"
        ]
      },
      "Errorcalc_0_error": {
        "ports": [
          "Errorcalc_0/error",
          "Propor_0/P_Error"
        ]
      },
      "Errorcalc_0_errordiff": {
        "ports": [
          "Errorcalc_0/errordiff",
          "Deri_0/D_error_diff"
        ]
      },
      "Errorcalc_0_errorsum": {
        "ports": [
          "Errorcalc_0/errorsum",
          "Inter_0/I_error_sum"
        ]
      },
      "Inter_0_I_out": {
        "ports": [
          "Inter_0/I_out",
          "PWM_0/I_err"
        ]
      },
      "Kd_den_1": {
        "ports": [
          "Kd_den",
          "Deri_0/Kd_den"
        ]
      },
      "Kd_num_1": {
        "ports": [
          "Kd_num",
          "Deri_0/Kd_num"
        ]
      },
      "Ki_den_1": {
        "ports": [
          "Ki_den",
          "Inter_0/Ki_den"
        ]
      },
      "Ki_num_1": {
        "ports": [
          "Ki_num",
          "Inter_0/Ki_num"
        ]
      },
      "Kp_den_1": {
        "ports": [
          "Kp_den",
          "Propor_0/Kp_den"
        ]
      },
      "Kp_num_1": {
        "ports": [
          "Kp_num",
          "Propor_0/Kp_num"
        ]
      },
      "PWM_0_PWM_sig": {
        "ports": [
          "PWM_0/PWM_sig",
          "PWM"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "enablePID_1": {
        "ports": [
          "enablePID",
          "Errorcalc_0/enablePID"
        ]
      },
      "pwm_test_1": {
        "ports": [
          "pwm_test",
          "PWM_0/P_err"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "setPoint_1": {
        "ports": [
          "setPoint",
          "Errorcalc_0/setPoint"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "clk_wiz/clk_in1",
          "Inter_0/clk",
          "Deri_0/clk",
          "Propor_0/clk",
          "Errorcalc_0/clk",
          "PWM_0/clk"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "Deri_0/rst",
          "Propor_0/rst",
          "Errorcalc_0/rst",
          "Inter_0/rst",
          "PWM_0/rst"
        ]
      }
    }
  }
}