
*** Running vivado
    with args -log HLS_HelloWorld.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HLS_HelloWorld.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HLS_HelloWorld.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/environment/IDE/vivado/Vivado/2018.3/data/ip'.
Command: synth_design -top HLS_HelloWorld -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 496.246 ; gain = 95.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HLS_HelloWorld' [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/new/HLS_HelloWorld.v:22]
INFO: [Synth 8-6157] synthesizing module 'flash_led_0' [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.runs/synth_1/.Xil/Vivado-25992-ppqppl/realtime/flash_led_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'flash_led_0' (1#1) [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.runs/synth_1/.Xil/Vivado-25992-ppqppl/realtime/flash_led_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/new/HLS_HelloWorld.v:107]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.runs/synth_1/.Xil/Vivado-25992-ppqppl/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (2#1) [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.runs/synth_1/.Xil/Vivado-25992-ppqppl/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_ila'. This will prevent further optimization [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/new/HLS_HelloWorld.v:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_flash_led'. This will prevent further optimization [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/new/HLS_HelloWorld.v:83]
INFO: [Synth 8-6155] done synthesizing module 'HLS_HelloWorld' (3#1) [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/new/HLS_HelloWorld.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 550.559 ; gain = 150.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 550.559 ; gain = 150.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 550.559 ; gain = 150.223
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/ip/flash_led_0/flash_led_0/flash_led_0_in_context.xdc] for cell 'inst_flash_led'
Finished Parsing XDC File [d:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/ip/flash_led_0/flash_led_0/flash_led_0_in_context.xdc] for cell 'inst_flash_led'
Parsing XDC File [d:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'inst_ila'
Finished Parsing XDC File [d:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'inst_ila'
Parsing XDC File [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/top_pin.xdc]
Finished Parsing XDC File [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/top_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.srcs/top_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HLS_HelloWorld_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HLS_HelloWorld_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.723 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.762 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 867.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.762 ; gain = 467.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.762 ; gain = 467.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_flash_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.762 ; gain = 467.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 867.762 ; gain = 467.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HLS_HelloWorld 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 867.762 ; gain = 467.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 892.410 ; gain = 492.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 892.484 ; gain = 492.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |flash_led_0   |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |flash_led_0 |     1|
|2     |ila_0       |     1|
|3     |BUFG        |     1|
|4     |LUT1        |     1|
|5     |LUT2        |     4|
|6     |LUT4        |     1|
|7     |FDRE        |     5|
|8     |IBUF        |     2|
|9     |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 911.574 ; gain = 194.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 911.574 ; gain = 511.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 925.199 ; gain = 526.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/code-file/FPGA/HLS/hls_helloworld/HLS_HelloWorld/HLS_HelloWorld.runs/synth_1/HLS_HelloWorld.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HLS_HelloWorld_utilization_synth.rpt -pb HLS_HelloWorld_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 13 15:01:08 2023...
