<module HW_revision="" XML_version="1" description="Port 7/8" id="Port 7/8">
<register acronym="P7IN" description="Port 7 Input" id="P7IN" offset=" 0x0038" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7OUT" description="Port 7 Output" id="P7OUT" offset=" 0x003A" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7DIR" description="Port 7 Direction" id="P7DIR" offset=" 0x003C" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7SEL" description="Port 7 Selection" id="P7SEL" offset=" 0x003E" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8IN" description="Port 8 Input" id="P8IN" offset=" 0x0039" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8OUT" description="Port 8 Output" id="P8OUT" offset=" 0x003B" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8DIR" description="Port 8 Direction" id="P8DIR" offset=" 0x003D" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8SEL" description="Port 8 Selection" id="P8SEL" offset=" 0x003F" width="8">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAIN" description="Port A Input" id="PAIN" offset=" 0x0038" width="16">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="P8" end="8" id="P8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="P9" end="9" id="P9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="P10" end="10" id="P10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="P11" end="11" id="P11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="P12" end="12" id="P12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="P13" end="13" id="P13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="P14" end="14" id="P14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="P15" end="15" id="P15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PAOUT" description="Port A Output" id="PAOUT" offset=" 0x003A" width="16">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="P8" end="8" id="P8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="P9" end="9" id="P9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="P10" end="10" id="P10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="P11" end="11" id="P11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="P12" end="12" id="P12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="P13" end="13" id="P13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="P14" end="14" id="P14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="P15" end="15" id="P15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PADIR" description="Port A Direction" id="PADIR" offset=" 0x003C" width="16">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="P8" end="8" id="P8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="P9" end="9" id="P9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="P10" end="10" id="P10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="P11" end="11" id="P11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="P12" end="12" id="P12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="P13" end="13" id="P13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="P14" end="14" id="P14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="P15" end="15" id="P15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PASEL" description="Port A Selection" id="PASEL" offset=" 0x003E" width="16">
<bitfield begin="0" description="P0" end="0" id="P0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P1" end="1" id="P1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P2" end="2" id="P2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P3" end="3" id="P3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P4" end="4" id="P4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5" end="5" id="P5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6" end="6" id="P6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7" end="7" id="P7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="P8" end="8" id="P8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="P9" end="9" id="P9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="P10" end="10" id="P10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="P11" end="11" id="P11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="P12" end="12" id="P12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="P13" end="13" id="P13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="P14" end="14" id="P14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="P15" end="15" id="P15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>