
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -814 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/groups/02/lab1/pa.fromNcd.tcl
# create_project -name lab01 -dir "Z:/groups/02/lab1/planAhead_run_1" -part xc7z020clg484-3
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "Z:/groups/02/lab1/lab1_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/groups/02/lab1} }
# set_property target_constrs_file "Z:/groups/02/lab1/lab1.ucf" [current_fileset -constrset]
Adding file 'Z:/groups/02/lab1/lab1.ucf' to fileset 'constrs_1'
# add_files [list {lab1.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {lab1_interface.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7z020clg484-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab1_top.ngc ...
WARNING:NetListWriters:298 - No output is written to lab1_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus interface/password<62 : 0> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus user_verifier/rom_out<21 : 0> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus user_verifier/hash<31 : 1> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd_lut<13 : 0> on block lab1_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd5_lut<12 : 1> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd4_lut<11 : 3> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd4_lut<10 : 3> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Mmult_PWR_19_o_g[7]_MuLt_3_OUT_Madd2_lut<12 : 6> on block lab1_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<12 : 3> on block lab1_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_cy<14 : 5> on block lab1_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_cy<9 : 2> on block lab1_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut<9 : 5> on block lab1_top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus interface/Result<26 : 0> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus interface/pass_box/value<62 : 0> on
   block lab1_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus interface/crblah_q<20 : 10> on block
   lab1_top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus user_verifier/camy/entry_matches<7 : 0>
   on block lab1_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus user_verifier/hashy/final_state<31 : 0>
   on block lab1_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus user_verifier/hashy/hash_state5<14 : 8>
   on block lab1_top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus user_verifier/hashy/hash_state4<15 : 8>
   on block lab1_top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file lab1_top.edif ...
ngc2edif: Total memory usage is 63308 kilobytes

Parsing EDIF File [./planAhead_run_1/lab01.data/cache/lab1_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab01.data/cache/lab1_top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'lab1_top' is not ideal for floorplanning, since the cellview 'lab1_top' defined in file 'lab1_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [Z:/groups/02/lab1/lab1.ucf]
Finished Parsing UCF File [Z:/groups/02/lab1/lab1.ucf]
Parsing UCF File [Z:/groups/02/lab1/lab1_interface.ucf]
Finished Parsing UCF File [Z:/groups/02/lab1/lab1_interface.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 455 instances were transformed.
  FD => FDCE: 73 instances
  FDE => FDCE: 220 instances
  FDR => FDRE: 146 instances
  FDS => FDSE: 16 instances

Phase 0 | Netlist Checksum: c2cbb9bd
link_design: Time (s): elapsed = 00:00:35 . Memory (MB): peak = 687.078 ; gain = 284.234
# read_xdl -file "Z:/groups/02/lab1/lab1_top.ncd"
Release 14.7 - xdl P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "lab1_top" is an NCD, version 3.2, device xc7z020, package clg484, speed -3
Successfully converted design '\\afs\ir\class\ee108\groups\02\lab1\lab1_top.ncd' to '\\afs\ir\class\ee108\groups\02\lab1\lab1_top.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : Z:/groups/02/lab1/lab1_top.ncd
WARNING: [Designutils 20-665] Net Name: hdmi_int. Found in file: Z:/groups/02/lab1/lab1_top.ncd. Not Recognizable in the Context
INFO: [Designutils 20-658] Finished Parsing Placement File : Z:/groups/02/lab1/lab1_top.ncd
INFO: [Designutils 20-671] Placed 3317 instances
read_xdl: Time (s): elapsed = 00:00:30 . Memory (MB): peak = 709.379 ; gain = 21.527
# if {[catch {read_twx -name results_1 -file "Z:/groups/02/lab1/lab1_top.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"Z:/groups/02/lab1/lab1_top.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
INFO: [Timing 38-71] No path element with name interface/Mmult_PWR_19_o_g[7]_MuLt_9_OUT_Madd2_lut<3>_rt found. It will be ignored.
exit
