cocci_test_suite() {
	const u32 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 849 */[];
	unsigned long cocci_id/* drivers/gpu/drm/radeon/evergreen.c 51 */;
	const char *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 4716 */;
	void **cocci_id/* drivers/gpu/drm/radeon/evergreen.c 4196 */;
	const struct cs_section_def *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 4160 */;
	volatile u32 *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 4156 */;
	const u32 *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 4155 */;
	struct evergreen_mc_save cocci_id/* drivers/gpu/drm/radeon/evergreen.c 4011 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 3800 */[6];
	struct radeon_ring *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 3065 */;
	uint32_t cocci_id/* drivers/gpu/drm/radeon/evergreen.c 3001 */;
	const __be32 *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2967 */;
	struct radeon_ib *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2930 */;
	struct evergreen_mc_save *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2762 */;
	unsigned *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2565 */;
	const unsigned cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2544 */[];
	unsigned long long cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2450 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2323 */;
	void cocci_id/* drivers/gpu/drm/radeon/evergreen.c 225 */(struct radeon_device *rdev,
								  volatile u32 *buffer);
	u32 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 224 */(struct radeon_device *rdev);
	void cocci_id/* drivers/gpu/drm/radeon/evergreen.c 220 */(struct radeon_device *rdev);
	void cocci_id/* drivers/gpu/drm/radeon/evergreen.c 218 */(struct radeon_device *rdev,
								  u32 status,
								  u32 addr);
	void cocci_id/* drivers/gpu/drm/radeon/evergreen.c 216 */(struct radeon_device *rdev,
								  int ring,
								  u32 cp_int_cntl);
	struct evergreen_wm_params cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2157 */;
	fixed20_12 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2043 */;
	struct evergreen_wm_params *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 2027 */;
	struct evergreen_wm_params {
		u32 dram_channels;
		u32 yclk;
		u32 sclk;
		u32 disp_clk;
		u32 src_width;
		u32 active_time;
		u32 blank_time;
		bool interlaced;
		fixed20_12 vsc;
		u32 num_heads;
		u32 bytes_per_pixel;
		u32 lb_size;
		u32 vtaps;
	} cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1931 */;
	enum radeon_hpd_id cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1809 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1699 */;
	struct radeon_voltage *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1629 */;
	struct radeon_power_state *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1628 */;
	int cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1569 */;
	struct radeon_device *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1567 */;
	void cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1567 */;
	u64 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1418 */;
	unsigned cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1382 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1361 */;
	bool cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1359 */;
	struct radeon_connector *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1307 */;
	enum radeon_connector_dither cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1304 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1301 */;
	struct radeon_crtc *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1300 */;
	struct radeon_encoder *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1299 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1297 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1295 */;
	u16 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1284 */;
	const u32 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 115 */[6];
	struct atom_clock_dividers cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1149 */;
	u32 *cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1097 */;
	const u32 cocci_id/* drivers/gpu/drm/radeon/evergreen.c 1007 */;
}
