// Seed: 2167062352
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wand  id_3,
    output tri1  id_4,
    output wire  id_5,
    input  tri1  id_6,
    input  wand  id_7
    , id_9
);
  wire id_10;
  assign id_9 = id_1;
  id_11(
      .id_0(1 - 1'b0), .id_1(1), .id_2(1), .id_3(id_10)
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    inout wire id_3
    , id_7,
    input wand id_4,
    input tri id_5
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_3, id_3, id_5, id_5
  );
endmodule
