"""gem5 integration — Ramulator2 as a gem5 stdlib memory system.

This module provides :class:`Memory`, a gem5 ``AbstractMemorySystem`` subclass
that wraps a Ramulator2 memory configuration built with the Python DSL.

Usage in a gem5 config script::

    import sys
    sys.path.insert(0, "/path/to/ramulator2/python")

    import ramulator
    from gem5.components.boards.simple_board import SimpleBoard
    from gem5.components.cachehierarchies.classic.no_cache import NoCache
    from gem5.components.processors.cpu_types import CPUTypes
    from gem5.components.processors.simple_processor import SimpleProcessor
    from gem5.isas import ISA
    from gem5.simulate.simulator import Simulator

    ddr4 = ramulator.dram.DDR4(org_preset="DDR4_8Gb_x8", timing_preset="DDR4_2400R", rank=1)
    ctrl = ramulator.controller.GenericDDR(
        dram=ddr4,
        scheduler=ramulator.scheduler.FRFCFS(),
        refresh_manager=ramulator.refresh_manager.AllBank(),
        row_policy=ramulator.row_policy.Open(),
        addr_mapper=ramulator.addr_mapper.RoBaRaCoCh(),
    )
    mem_sys = ramulator.memory_system.GenericDRAM(
        clock_ratio=3,
        controllers=[ctrl],
        channel_mapper=ramulator.channel_mapper.CacheLineInterleave(),
    )

    memory = ramulator.gem5.Memory(mem_sys, size="4GiB")
    board = SimpleBoard(
        clk_freq="3GHz",
        processor=SimpleProcessor(cpu_type=CPUTypes.TIMING, isa=ISA.X86, num_cores=1),
        memory=memory,
        cache_hierarchy=NoCache(),
    )
    ...
"""

import copy
import json
from math import log2
from typing import List, Sequence, Tuple

from ramulator.components import Component


def _build_config(memory_system):
    """Serialize a ramulator memory_system Component (or raw dict) to JSON."""
    ms = memory_system.to_config() if isinstance(memory_system, Component) else copy.deepcopy(memory_system)
    config = {
        "frontend": {"impl": "External", "clock_ratio": 1},
        "memory_system": ms,
    }
    return json.dumps(config)


def _build_vector_port_config(memory_system, channels, interleaving_size):
    ms = memory_system.to_config() if isinstance(memory_system, Component) else copy.deepcopy(memory_system)
    if "channel_mapper" in ms:
        raise ValueError(
            "VectorPortMemory is the single source of truth for channel "
            "mapping; construct the memory system without channel_mapper"
        )

    controllers = ms.get("controllers")
    if not isinstance(controllers, list):
        raise ValueError("VectorPortMemory requires a memory system with a controllers list")
    if len(controllers) != channels:
        raise ValueError(
            "VectorPortMemory channel count must match controller count: "
            f"channels={channels}, controllers={len(controllers)}"
        )

    ms["channel_mapper"] = {
        "impl": "Gem5PortInterleave",
        "interleave_size": interleaving_size,
    }
    config = {
        "frontend": {"impl": "External", "clock_ratio": 1},
        "memory_system": ms,
    }
    return json.dumps(config)


def _is_power_of_two(value):
    return value > 0 and (value & (value - 1)) == 0


class Memory:
    """gem5 stdlib-compatible memory system backed by Ramulator2.

    Implements the ``AbstractMemorySystem`` interface expected by gem5's
    ``SimpleBoard``.  Follows the same pattern as gem5's built-in
    ``DRAMSysMem`` class.

    ``event_driven`` implies ``clock_edge_first``: the current DRAM edge and
    due completions precede admission at an equal timestamp. Set only
    ``clock_edge_first`` for a polling reference with that same convention.
    Both options default to False, retaining legacy polling behavior.
    """

    def __new__(cls, memory_system, size="4GiB", event_driven=False, clock_edge_first=False):
        # We must inherit from gem5's SubSystem at class-definition time,
        # but gem5 modules are only available inside a gem5 run.  Build
        # the real class lazily on first instantiation.
        real_cls = _make_memory_class()
        instance = real_cls.__new__(real_cls)
        instance.__init__(memory_system, size, event_driven, clock_edge_first)
        return instance


class VectorPortMemory:
    """gem5 stdlib-compatible vector-port memory system backed by Ramulator2.

    gem5 owns channel selection with interleaved ``AddrRange`` objects.
    Ramulator2 receives the selected vector-port index and uses
    ``Gem5PortInterleave`` to forward requests to the matching controller.
    """

    def __new__(cls, memory_system, size, channels, interleaving_size,
                event_driven=False, clock_edge_first=False):
        real_cls = _make_vector_port_memory_class()
        instance = real_cls.__new__(real_cls)
        instance.__init__(memory_system, size, channels, interleaving_size,
                          event_driven, clock_edge_first)
        return instance


def _make_memory_class():
    """Construct the real AbstractMemorySystem subclass (lazy import of gem5)."""
    from m5.objects import Ramulator2
    from m5.params import AddrRange, Port
    from m5.util.convert import toMemorySize

    from gem5.components.boards.abstract_board import AbstractBoard
    from gem5.components.memory.abstract_memory_system import AbstractMemorySystem

    class _Ramulator2Memory(AbstractMemorySystem):
        def __init__(self, memory_system, size="4GiB", event_driven=False, clock_edge_first=False):
            super().__init__()
            self._size = toMemorySize(size)
            self.ramulator2 = Ramulator2(
                ramulator_config=_build_config(memory_system),
                event_driven=event_driven,
                clock_edge_first=clock_edge_first,
            )

        def incorporate_memory(self, board: AbstractBoard) -> None:
            pass

        def get_mem_ports(self) -> Sequence[Tuple[AddrRange, Port]]:
            return [(self.ramulator2.range, self.ramulator2.port)]

        def get_memory_controllers(self):
            return [self.ramulator2]

        def get_mem_interfaces(self):
            return [self.ramulator2]

        def get_size(self) -> int:
            return self._size

        def set_memory_range(self, ranges: List[AddrRange]) -> None:
            if len(ranges) != 1 or ranges[0].size() != self._size:
                raise Exception(
                    "Ramulator2 memory requires a single range matching "
                    f"the configured size ({self._size}).\n"
                    f"Got range size: {ranges[0].size()}"
                )
            self.ramulator2.range = ranges[0]

        def get_uninterleaved_range(self) -> List[AddrRange]:
            return [self.ramulator2.range]

    return _Ramulator2Memory


def _make_vector_port_memory_class():
    """Construct the real vector-port AbstractMemorySystem subclass."""
    from m5.objects import Ramulator2VectorPorts
    from m5.params import AddrRange, Port
    from m5.util.convert import toMemorySize

    from gem5.components.boards.abstract_board import AbstractBoard
    from gem5.components.memory.abstract_memory_system import AbstractMemorySystem

    class _Ramulator2VectorPortMemory(AbstractMemorySystem):
        def __init__(self, memory_system, size, channels, interleaving_size,
                     event_driven=False, clock_edge_first=False):
            super().__init__()
            self._size = toMemorySize(size)
            self._channels = int(channels)
            if self._channels <= 0:
                raise ValueError("VectorPortMemory requires a positive channel count")
            if not _is_power_of_two(self._channels):
                raise ValueError("VectorPortMemory requires a power-of-two channel count")

            if interleaving_size is None:
                raise ValueError("VectorPortMemory requires explicit interleaving_size")
            self._interleaving_size = (
                int(interleaving_size)
                if isinstance(interleaving_size, int)
                else toMemorySize(interleaving_size)
            )
            if not _is_power_of_two(self._interleaving_size):
                raise ValueError("VectorPortMemory requires power-of-two interleaving_size")

            self.ramulator2 = Ramulator2VectorPorts(
                event_driven=event_driven,
                clock_edge_first=clock_edge_first,
                ramulator_config=_build_vector_port_config(
                    memory_system,
                    self._channels,
                    self._interleaving_size,
                ),
            )
            self._port_ranges = []

        def incorporate_memory(self, board: AbstractBoard) -> None:
            if self._interleaving_size < int(board.get_cache_line_size()):
                raise ValueError(
                    "VectorPortMemory interleaving_size cannot be smaller "
                    f"than the board cache line size ({board.get_cache_line_size()})"
                )

        def get_mem_ports(self) -> Sequence[Tuple[AddrRange, Port]]:
            return [
                (self._port_ranges[i], self.ramulator2.ports[i])
                for i in range(self._channels)
            ]

        def get_memory_controllers(self):
            return [self.ramulator2]

        def get_mem_interfaces(self):
            return [self.ramulator2]

        def get_size(self) -> int:
            return self._size

        def set_memory_range(self, ranges: List[AddrRange]) -> None:
            if len(ranges) != 1 or ranges[0].size() != self._size:
                raise Exception(
                    "Ramulator2 vector-port memory requires a single range "
                    f"matching the configured size ({self._size}).\n"
                    f"Got range size: {ranges[0].size()}"
                )

            self.ramulator2.range = ranges[0]
            if self._channels == 1:
                self._port_ranges = [ranges[0]]
            else:
                intlv_low_bit = int(log2(self._interleaving_size))
                intlv_bits = int(log2(self._channels))
                self._port_ranges = [
                    AddrRange(
                        start=ranges[0].start,
                        size=ranges[0].size(),
                        intlvHighBit=intlv_low_bit + intlv_bits - 1,
                        xorHighBit=0,
                        intlvBits=intlv_bits,
                        intlvMatch=i,
                    )
                    for i in range(self._channels)
                ]
            self.ramulator2.port_ranges = self._port_ranges

        def get_uninterleaved_range(self) -> List[AddrRange]:
            return [self.ramulator2.range]

    return _Ramulator2VectorPortMemory
