<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p172" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_172{left:413px;top:1124px;}
#t2_172{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_172{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_172{left:103px;top:1124px;letter-spacing:0.1px;}
#t5_172{left:69px;top:101px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t6_172{left:359px;top:514px;}
#t7_172{left:69px;top:649px;}
#t8_172{left:69px;top:672px;letter-spacing:-0.1px;word-spacing:-4.3px;}
#t9_172{left:69px;top:689px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#ta_172{left:69px;top:712px;letter-spacing:-0.1px;word-spacing:-2.3px;}
#tb_172{left:69px;top:729px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tc_172{left:69px;top:746px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#td_172{left:69px;top:762px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#te_172{left:69px;top:785px;letter-spacing:-0.1px;word-spacing:-4.3px;}
#tf_172{left:69px;top:802px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tg_172{left:69px;top:819px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#th_172{left:69px;top:842px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#ti_172{left:69px;top:859px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tj_172{left:69px;top:875px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tk_172{left:69px;top:898px;letter-spacing:-0.1px;word-spacing:-2px;}
#tl_172{left:69px;top:915px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tm_172{left:69px;top:932px;word-spacing:-2px;}
#tn_172{left:78px;top:125px;letter-spacing:-0.2px;}
#to_172{left:78px;top:141px;letter-spacing:-0.1px;}
#tp_172{left:308px;top:125px;word-spacing:-2.7px;}
#tq_172{left:308px;top:141px;letter-spacing:0.2px;}
#tr_172{left:354px;top:125px;}
#ts_172{left:354px;top:141px;word-spacing:-2.1px;}
#tt_172{left:354px;top:156px;}
#tu_172{left:428px;top:125px;}
#tv_172{left:428px;top:141px;letter-spacing:-0.5px;}
#tw_172{left:428px;top:156px;}
#tx_172{left:514px;top:125px;letter-spacing:-0.1px;}
#ty_172{left:78px;top:176px;letter-spacing:-0.1px;}
#tz_172{left:78px;top:193px;letter-spacing:-0.1px;}
#t10_172{left:308px;top:176px;letter-spacing:0.1px;}
#t11_172{left:354px;top:176px;letter-spacing:0.1px;}
#t12_172{left:428px;top:176px;}
#t13_172{left:514px;top:176px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t14_172{left:514px;top:193px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t15_172{left:78px;top:212px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t16_172{left:78px;top:229px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t17_172{left:78px;top:246px;letter-spacing:-0.1px;}
#t18_172{left:308px;top:212px;letter-spacing:-0.7px;}
#t19_172{left:354px;top:212px;letter-spacing:0.1px;}
#t1a_172{left:428px;top:212px;letter-spacing:-1.7px;}
#t1b_172{left:514px;top:212px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1c_172{left:514px;top:229px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1d_172{left:78px;top:266px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1e_172{left:78px;top:283px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t1f_172{left:78px;top:299px;}
#t1g_172{left:308px;top:266px;letter-spacing:-0.7px;}
#t1h_172{left:354px;top:266px;letter-spacing:0.1px;}
#t1i_172{left:428px;top:266px;letter-spacing:-1.7px;}
#t1j_172{left:514px;top:266px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1k_172{left:514px;top:283px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1l_172{left:78px;top:319px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t1m_172{left:78px;top:336px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t1n_172{left:78px;top:353px;letter-spacing:-0.1px;}
#t1o_172{left:308px;top:319px;letter-spacing:0.1px;}
#t1p_172{left:354px;top:319px;}
#t1q_172{left:428px;top:319px;letter-spacing:-0.5px;}
#t1r_172{left:428px;top:336px;letter-spacing:-0.5px;}
#t1s_172{left:514px;top:319px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1t_172{left:514px;top:336px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1u_172{left:514px;top:353px;letter-spacing:-0.1px;}
#t1v_172{left:78px;top:373px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t1w_172{left:78px;top:390px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t1x_172{left:78px;top:406px;letter-spacing:-0.1px;}
#t1y_172{left:308px;top:373px;letter-spacing:0.1px;}
#t1z_172{left:354px;top:373px;}
#t20_172{left:428px;top:373px;letter-spacing:-0.5px;}
#t21_172{left:428px;top:390px;letter-spacing:-0.5px;}
#t22_172{left:514px;top:373px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t23_172{left:514px;top:390px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t24_172{left:514px;top:406px;letter-spacing:-0.1px;}
#t25_172{left:78px;top:426px;letter-spacing:-0.3px;word-spacing:0.2px;}
#t26_172{left:78px;top:443px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t27_172{left:78px;top:460px;letter-spacing:-0.1px;}
#t28_172{left:308px;top:426px;}
#t29_172{left:354px;top:426px;}
#t2a_172{left:428px;top:426px;letter-spacing:-0.5px;}
#t2b_172{left:514px;top:426px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2c_172{left:514px;top:443px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2d_172{left:514px;top:460px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2e_172{left:121px;top:538px;}
#t2f_172{left:255px;top:538px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2g_172{left:434px;top:538px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2h_172{left:615px;top:538px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2i_172{left:757px;top:538px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2j_172{left:130px;top:562px;letter-spacing:-0.2px;}
#t2k_172{left:236px;top:562px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2l_172{left:423px;top:562px;}
#t2m_172{left:636px;top:562px;letter-spacing:-0.2px;}
#t2n_172{left:778px;top:562px;letter-spacing:0.2px;}
#t2o_172{left:126px;top:587px;letter-spacing:-0.7px;}
#t2p_172{left:242px;top:587px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2q_172{left:437px;top:587px;letter-spacing:-0.2px;}
#t2r_172{left:604px;top:587px;}
#t2s_172{left:778px;top:587px;letter-spacing:0.2px;}
#t2t_172{left:131px;top:611px;letter-spacing:-0.1px;}
#t2u_172{left:242px;top:611px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2v_172{left:433px;top:611px;letter-spacing:-0.2px;}
#t2w_172{left:604px;top:611px;letter-spacing:-0.1px;}
#t2x_172{left:778px;top:611px;letter-spacing:0.2px;}

.s1_172{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_172{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_172{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_172{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_172{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_172{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s7_172{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts172" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg172Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg172" style="-webkit-user-select: none;"><object width="935" height="1210" data="172/172.svg" type="image/svg+xml" id="pdf172" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_172" class="t s1_172">ANDNPD—Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values</div>
<div id="t2_172" class="t s2_172">INSTRUCTION SET REFERENCE, A-L</div>
<div id="t3_172" class="t s1_172">3-70</div>
<div id="t4_172" class="t s1_172">Vol. 2A</div>
<div id="t5_172" class="t s3_172">ANDNPD—Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values</div>
<div id="t6_172" class="t s4_172">Instruction Operand Encoding</div>
<div id="t7_172" class="t s4_172">Description</div>
<div id="t8_172" class="t s5_172">Performs a bitwise logical AND NOT of the two, four or eight packed double-precision floating-point values from the </div>
<div id="t9_172" class="t s5_172">first source operand and the second source operand, and stores the result in the destination operand.</div>
<div id="ta_172" class="t s5_172">EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be </div>
<div id="tb_172" class="t s5_172">a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a </div>
<div id="tc_172" class="t s5_172">64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with </div>
<div id="td_172" class="t s5_172">writemask k1.</div>
<div id="te_172" class="t s5_172">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </div>
<div id="tf_172" class="t s5_172">or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAX_VL-1:256) of the </div>
<div id="tg_172" class="t s5_172">corresponding ZMM register destination are zeroed.</div>
<div id="th_172" class="t s5_172">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </div>
<div id="ti_172" class="t s5_172">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAX_VL-1:128) </div>
<div id="tj_172" class="t s5_172">of the corresponding ZMM register destination are zeroed.</div>
<div id="tk_172" class="t s5_172">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-</div>
<div id="tl_172" class="t s5_172">nation is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding </div>
<div id="tm_172" class="t s5_172">register destination are unmodified.</div>
<div id="tn_172" class="t s6_172">Opcode/</div>
<div id="to_172" class="t s6_172">Instruction</div>
<div id="tp_172" class="t s6_172">Op / </div>
<div id="tq_172" class="t s6_172">En</div>
<div id="tr_172" class="t s6_172">64/32 </div>
<div id="ts_172" class="t s6_172">bit Mode </div>
<div id="tt_172" class="t s6_172">Support</div>
<div id="tu_172" class="t s6_172">CPUID </div>
<div id="tv_172" class="t s6_172">Feature </div>
<div id="tw_172" class="t s6_172">Flag</div>
<div id="tx_172" class="t s6_172">Description</div>
<div id="ty_172" class="t s7_172">66 0F 55 /r</div>
<div id="tz_172" class="t s7_172">ANDNPD xmm1, xmm2/m128</div>
<div id="t10_172" class="t s7_172">RM</div>
<div id="t11_172" class="t s7_172">V/V</div>
<div id="t12_172" class="t s7_172">SSE2</div>
<div id="t13_172" class="t s7_172">Return the bitwise logical AND NOT of packed double-</div>
<div id="t14_172" class="t s7_172">precision floating-point values in xmm1 and xmm2/mem. </div>
<div id="t15_172" class="t s7_172">VEX.NDS.128.66.0F 55 /r</div>
<div id="t16_172" class="t s7_172">VANDNPD xmm1, xmm2, </div>
<div id="t17_172" class="t s7_172">xmm3/m128</div>
<div id="t18_172" class="t s7_172">RVM</div>
<div id="t19_172" class="t s7_172">V/V</div>
<div id="t1a_172" class="t s7_172">AVX</div>
<div id="t1b_172" class="t s7_172">Return the bitwise logical AND NOT of packed double-</div>
<div id="t1c_172" class="t s7_172">precision floating-point values in xmm2 and xmm3/mem. </div>
<div id="t1d_172" class="t s7_172">VEX.NDS.256.66.0F 55/r</div>
<div id="t1e_172" class="t s7_172">VANDNPD ymm1, ymm2, </div>
<div id="t1f_172" class="t s7_172">ymm3/m256</div>
<div id="t1g_172" class="t s7_172">RVM</div>
<div id="t1h_172" class="t s7_172">V/V</div>
<div id="t1i_172" class="t s7_172">AVX</div>
<div id="t1j_172" class="t s7_172">Return the bitwise logical AND NOT of packed double-</div>
<div id="t1k_172" class="t s7_172">precision floating-point values in ymm2 and ymm3/mem.</div>
<div id="t1l_172" class="t s7_172">EVEX.NDS.128.66.0F.W1 55 /r</div>
<div id="t1m_172" class="t s7_172">VANDNPD xmm1 {k1}{z}, xmm2, </div>
<div id="t1n_172" class="t s7_172">xmm3/m128/m64bcst</div>
<div id="t1o_172" class="t s7_172">FV</div>
<div id="t1p_172" class="t s7_172">V/V</div>
<div id="t1q_172" class="t s7_172">AVX512VL</div>
<div id="t1r_172" class="t s7_172">AVX512DQ</div>
<div id="t1s_172" class="t s7_172">Return the bitwise logical AND NOT of packed double-</div>
<div id="t1t_172" class="t s7_172">precision floating-point values in xmm2 and </div>
<div id="t1u_172" class="t s7_172">xmm3/m128/m64bcst subject to writemask k1.</div>
<div id="t1v_172" class="t s7_172">EVEX.NDS.256.66.0F.W1 55 /r</div>
<div id="t1w_172" class="t s7_172">VANDNPD ymm1 {k1}{z}, ymm2, </div>
<div id="t1x_172" class="t s7_172">ymm3/m256/m64bcst</div>
<div id="t1y_172" class="t s7_172">FV</div>
<div id="t1z_172" class="t s7_172">V/V</div>
<div id="t20_172" class="t s7_172">AVX512VL</div>
<div id="t21_172" class="t s7_172">AVX512DQ</div>
<div id="t22_172" class="t s7_172">Return the bitwise logical AND NOT of packed double-</div>
<div id="t23_172" class="t s7_172">precision floating-point values in ymm2 and </div>
<div id="t24_172" class="t s7_172">ymm3/m256/m64bcst subject to writemask k1.</div>
<div id="t25_172" class="t s7_172">EVEX.NDS.512.66.0F.W1 55 /r</div>
<div id="t26_172" class="t s7_172">VANDNPD zmm1 {k1}{z}, zmm2, </div>
<div id="t27_172" class="t s7_172">zmm3/m512/m64bcst</div>
<div id="t28_172" class="t s7_172">FV</div>
<div id="t29_172" class="t s7_172">V/V</div>
<div id="t2a_172" class="t s7_172">AVX512DQ</div>
<div id="t2b_172" class="t s7_172">Return the bitwise logical AND NOT of packed double-</div>
<div id="t2c_172" class="t s7_172">precision floating-point values in zmm2 and </div>
<div id="t2d_172" class="t s7_172">zmm3/m512/m64bcst subject to writemask k1.</div>
<div id="t2e_172" class="t s7_172">Op/En</div>
<div id="t2f_172" class="t s7_172">Operand 1</div>
<div id="t2g_172" class="t s7_172">Operand 2</div>
<div id="t2h_172" class="t s7_172">Operand 3</div>
<div id="t2i_172" class="t s7_172">Operand 4</div>
<div id="t2j_172" class="t s7_172">RM</div>
<div id="t2k_172" class="t s7_172">ModRM:reg (r, w)</div>
<div id="t2l_172" class="t s7_172">ModRM:r/m (r)</div>
<div id="t2m_172" class="t s7_172">NA</div>
<div id="t2n_172" class="t s7_172">NA</div>
<div id="t2o_172" class="t s7_172">RVM</div>
<div id="t2p_172" class="t s7_172">ModRM:reg (w)</div>
<div id="t2q_172" class="t s7_172">VEX.vvvv</div>
<div id="t2r_172" class="t s7_172">ModRM:r/m (r)</div>
<div id="t2s_172" class="t s7_172">NA</div>
<div id="t2t_172" class="t s7_172">FV</div>
<div id="t2u_172" class="t s7_172">ModRM:reg (w)</div>
<div id="t2v_172" class="t s7_172">EVEX.vvvv</div>
<div id="t2w_172" class="t s7_172">ModRM:r/m (r)</div>
<div id="t2x_172" class="t s7_172">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
