name: DMAMUX
description: DMAMUX
groupName: DMAMUX
baseAddress: 1073874944
registers:
- name: C0CR
  displayName: C0CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 0
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: C1CR
  displayName: C1CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 4
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: C2CR
  displayName: C2CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 8
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: C3CR
  displayName: C3CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 12
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: C4CR
  displayName: C4CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 16
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: C5CR
  displayName: C5CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 20
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: C6CR
  displayName: C6CR
  description: "DMAMux - DMA request line multiplexer\n          channel x control\
    \ register"
  addressOffset: 24
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DMAREQ_ID
    description: "Input DMA request line\n              selected"
    bitOffset: 0
    bitWidth: 8
  - name: SOIE
    description: "Interrupt enable at synchronization\n              event overrun"
    bitOffset: 8
    bitWidth: 1
  - name: EGE
    description: "Event generation\n              enable/disable"
    bitOffset: 9
    bitWidth: 1
  - name: SE
    description: "Synchronous operating mode\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: SPOL
    description: "Synchronization event type selector\n              Defines the synchronization\
      \ event on the selected\n              synchronization input:"
    bitOffset: 17
    bitWidth: 2
  - name: NBREQ
    description: "Number of DMA requests to forward\n              Defines the number\
      \ of DMA requests forwarded before\n              output event is generated.\
      \ In synchronous mode, it\n              also defines the number of DMA requests\
      \ to forward\n              after a synchronization event, then stop forwarding.\n\
      \              The actual number of DMA requests forwarded is\n            \
      \  NBREQ+1. Note: This field can only be written when\n              both SE\
      \ and EGE bits are reset."
    bitOffset: 19
    bitWidth: 5
  - name: SYNC_ID
    description: "Synchronization input\n              selected"
    bitOffset: 24
    bitWidth: 5
- name: RG0CR
  displayName: RG0CR
  description: "DMAMux - DMA request generator channel x\n          control register"
  addressOffset: 256
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SIG_ID
    description: "DMA request trigger input\n              selected"
    bitOffset: 0
    bitWidth: 5
  - name: OIE
    description: "Interrupt enable at trigger event\n              overrun"
    bitOffset: 8
    bitWidth: 1
  - name: GE
    description: "DMA request generator channel\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: GPOL
    description: "DMA request generator trigger event type\n              selection\
      \ Defines the trigger event on the selected\n              DMA request trigger\
      \ input"
    bitOffset: 17
    bitWidth: 2
  - name: GNBREQ
    description: "Number of DMA requests to generate\n              Defines the number\
      \ of DMA requests generated after a\n              trigger event, then stop\
      \ generating. The actual\n              number of generated DMA requests is\
      \ GNBREQ+1. Note:\n              This field can only be written when GE bit\
      \ is\n              reset."
    bitOffset: 19
    bitWidth: 5
- name: RG1CR
  displayName: RG1CR
  description: "DMAMux - DMA request generator channel x\n          control register"
  addressOffset: 260
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SIG_ID
    description: "DMA request trigger input\n              selected"
    bitOffset: 0
    bitWidth: 5
  - name: OIE
    description: "Interrupt enable at trigger event\n              overrun"
    bitOffset: 8
    bitWidth: 1
  - name: GE
    description: "DMA request generator channel\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: GPOL
    description: "DMA request generator trigger event type\n              selection\
      \ Defines the trigger event on the selected\n              DMA request trigger\
      \ input"
    bitOffset: 17
    bitWidth: 2
  - name: GNBREQ
    description: "Number of DMA requests to generate\n              Defines the number\
      \ of DMA requests generated after a\n              trigger event, then stop\
      \ generating. The actual\n              number of generated DMA requests is\
      \ GNBREQ+1. Note:\n              This field can only be written when GE bit\
      \ is\n              reset."
    bitOffset: 19
    bitWidth: 5
- name: RG2CR
  displayName: RG2CR
  description: "DMAMux - DMA request generator channel x\n          control register"
  addressOffset: 264
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SIG_ID
    description: "DMA request trigger input\n              selected"
    bitOffset: 0
    bitWidth: 5
  - name: OIE
    description: "Interrupt enable at trigger event\n              overrun"
    bitOffset: 8
    bitWidth: 1
  - name: GE
    description: "DMA request generator channel\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: GPOL
    description: "DMA request generator trigger event type\n              selection\
      \ Defines the trigger event on the selected\n              DMA request trigger\
      \ input"
    bitOffset: 17
    bitWidth: 2
  - name: GNBREQ
    description: "Number of DMA requests to generate\n              Defines the number\
      \ of DMA requests generated after a\n              trigger event, then stop\
      \ generating. The actual\n              number of generated DMA requests is\
      \ GNBREQ+1. Note:\n              This field can only be written when GE bit\
      \ is\n              reset."
    bitOffset: 19
    bitWidth: 5
- name: RG3CR
  displayName: RG3CR
  description: "DMAMux - DMA request generator channel x\n          control register"
  addressOffset: 268
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SIG_ID
    description: "DMA request trigger input\n              selected"
    bitOffset: 0
    bitWidth: 5
  - name: OIE
    description: "Interrupt enable at trigger event\n              overrun"
    bitOffset: 8
    bitWidth: 1
  - name: GE
    description: "DMA request generator channel\n              enable/disable"
    bitOffset: 16
    bitWidth: 1
  - name: GPOL
    description: "DMA request generator trigger event type\n              selection\
      \ Defines the trigger event on the selected\n              DMA request trigger\
      \ input"
    bitOffset: 17
    bitWidth: 2
  - name: GNBREQ
    description: "Number of DMA requests to generate\n              Defines the number\
      \ of DMA requests generated after a\n              trigger event, then stop\
      \ generating. The actual\n              number of generated DMA requests is\
      \ GNBREQ+1. Note:\n              This field can only be written when GE bit\
      \ is\n              reset."
    bitOffset: 19
    bitWidth: 5
- name: RGSR
  displayName: RGSR
  description: "DMAMux - DMA request generator status\n          register"
  addressOffset: 320
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: OF
    description: "Trigger event overrun flag The flag is\n              set when a\
      \ trigger event occurs on DMA request\n              generator channel x, while\
      \ the DMA request generator\n              counter value is lower than GNBREQ.\
      \ The flag is\n              cleared by writing 1 to the corresponding COFx\
      \ bit in\n              DMAMUX_RGCFR register."
    bitOffset: 0
    bitWidth: 4
- name: RGCFR
  displayName: RGCFR
  description: "DMAMux - DMA request generator clear flag\n          register"
  addressOffset: 324
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: COF
    description: "Clear trigger event overrun flag Upon\n              setting, this\
      \ bit clears the corresponding overrun\n              flag OFx in the DMAMUX_RGCSR\
      \ register."
    bitOffset: 0
    bitWidth: 4
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
