<module id="EMAC_REGS" HW_revision="" description="EMAC Registers">
	<register id="MAC_Configuration" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="MAC_Ext_Configuration" width="32" page="1" offset="0x4" internal="0" description="">
	</register>
	<register id="MAC_Packet_Filter" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="MAC_Watchdog_Timeout" width="32" page="1" offset="0xc" internal="0" description="">
	</register>
	<register id="MAC_Hash_Table_Reg0" width="32" page="1" offset="0x10" internal="0" description="">
	</register>
	<register id="MAC_Hash_Table_Reg1" width="32" page="1" offset="0x14" internal="0" description="">
	</register>
	<register id="MAC_VLAN_Tag_Ctrl" width="32" page="1" offset="0x50" internal="0" description="">
	</register>
	<register id="MAC_VLAN_Tag_Data" width="32" page="1" offset="0x54" internal="0" description="">
	</register>
	<register id="MAC_VLAN_Hash_Table" width="32" page="1" offset="0x58" internal="0" description="">
	</register>
	<register id="MAC_VLAN_Incl" width="32" page="1" offset="0x60" internal="0" description="">
	</register>
	<register id="MAC_Inner_VLAN_Incl" width="32" page="1" offset="0x64" internal="0" description="">
	</register>
	<register id="MAC_Q0_Tx_Flow_Ctrl" width="32" page="1" offset="0x70" internal="0" description="">
	</register>
	<register id="MAC_Rx_Flow_Ctrl" width="32" page="1" offset="0x90" internal="0" description="">
	</register>
	<register id="MAC_RxQ_Ctrl4" width="32" page="1" offset="0x94" internal="0" description="">
	</register>
	<register id="MAC_RxQ_Ctrl0" width="32" page="1" offset="0xa0" internal="0" description="">
	</register>
	<register id="MAC_RxQ_Ctrl1" width="32" page="1" offset="0xa4" internal="0" description="">
	</register>
	<register id="MAC_RxQ_Ctrl2" width="32" page="1" offset="0xa8" internal="0" description="">
	</register>
	<register id="MAC_Interrupt_Status" width="32" page="1" offset="0xb0" internal="0" description="">
	</register>
	<register id="MAC_Interrupt_Enable" width="32" page="1" offset="0xb4" internal="0" description="">
	</register>
	<register id="MAC_Rx_Tx_Status" width="32" page="1" offset="0xb8" internal="0" description="">
	</register>
	<register id="MAC_PMT_Control_Status" width="32" page="1" offset="0xc0" internal="0" description="">
	</register>
	<register id="MAC_RWK_Packet_Filter" width="32" page="1" offset="0xc4" internal="0" description="">
	</register>
	<register id="MAC_LPI_Control_Status" width="32" page="1" offset="0xd0" internal="0" description="">
	</register>
	<register id="MAC_LPI_Timers_Control" width="32" page="1" offset="0xd4" internal="0" description="">
	</register>
	<register id="MAC_LPI_Entry_Timer" width="32" page="1" offset="0xd8" internal="0" description="">
	</register>
	<register id="MAC_1US_Tic_Counter" width="32" page="1" offset="0xdc" internal="0" description="">
	</register>
	<register id="MAC_Version" width="32" page="1" offset="0x110" internal="0" description="">
	</register>
	<register id="MAC_Debug" width="32" page="1" offset="0x114" internal="0" description="">
	</register>
	<register id="MAC_HW_Feature0" width="32" page="1" offset="0x11c" internal="0" description="">
	</register>
	<register id="MAC_HW_Feature1" width="32" page="1" offset="0x120" internal="0" description="">
	</register>
	<register id="MAC_HW_Feature2" width="32" page="1" offset="0x124" internal="0" description="">
	</register>
	<register id="MAC_HW_Feature3" width="32" page="1" offset="0x128" internal="0" description="">
	</register>
	<register id="MAC_MDIO_Address" width="32" page="1" offset="0x200" internal="0" description="">
	</register>
	<register id="MAC_MDIO_Data" width="32" page="1" offset="0x204" internal="0" description="">
	</register>
	<register id="MAC_ARP_Address" width="32" page="1" offset="0x210" internal="0" description="">
	</register>
	<register id="MAC_CSR_SW_Ctrl" width="32" page="1" offset="0x230" internal="0" description="">
	</register>
	<register id="MAC_Ext_Cfg1" width="32" page="1" offset="0x238" internal="0" description="">
	</register>
	<register id="MAC_Address0_High" width="32" page="1" offset="0x300" internal="0" description="">
	</register>
	<register id="MAC_Address0_Low" width="32" page="1" offset="0x304" internal="0" description="">
	</register>
	<register id="MAC_Address1_High" width="32" page="1" offset="0x308" internal="0" description="">
	</register>
	<register id="MAC_Address1_Low" width="32" page="1" offset="0x30c" internal="0" description="">
	</register>
	<register id="MAC_Address2_High" width="32" page="1" offset="0x310" internal="0" description="">
	</register>
	<register id="MAC_Address2_Low" width="32" page="1" offset="0x314" internal="0" description="">
	</register>
	<register id="MAC_Address3_High" width="32" page="1" offset="0x318" internal="0" description="">
	</register>
	<register id="MAC_Address3_Low" width="32" page="1" offset="0x31c" internal="0" description="">
	</register>
	<register id="MAC_Address4_High" width="32" page="1" offset="0x320" internal="0" description="">
	</register>
	<register id="MAC_Address4_Low" width="32" page="1" offset="0x324" internal="0" description="">
	</register>
	<register id="MAC_Address5_High" width="32" page="1" offset="0x328" internal="0" description="">
	</register>
	<register id="MAC_Address5_Low" width="32" page="1" offset="0x32c" internal="0" description="">
	</register>
	<register id="MAC_Address6_High" width="32" page="1" offset="0x330" internal="0" description="">
	</register>
	<register id="MAC_Address6_Low" width="32" page="1" offset="0x334" internal="0" description="">
	</register>
	<register id="MAC_Address7_High" width="32" page="1" offset="0x338" internal="0" description="">
	</register>
	<register id="MAC_Address7_Low" width="32" page="1" offset="0x33c" internal="0" description="">
	</register>
	<register id="MMC_Control" width="32" page="1" offset="0x700" internal="0" description="">
	</register>
	<register id="MMC_Rx_Interrupt" width="32" page="1" offset="0x704" internal="0" description="">
	</register>
	<register id="MMC_Tx_Interrupt" width="32" page="1" offset="0x708" internal="0" description="">
	</register>
	<register id="MMC_Rx_Interrupt_Mask" width="32" page="1" offset="0x70c" internal="0" description="">
	</register>
	<register id="MMC_Tx_Interrupt_Mask" width="32" page="1" offset="0x710" internal="0" description="">
	</register>
	<register id="Tx_Octet_Count_Good_Bad" width="32" page="1" offset="0x714" internal="0" description="">
	</register>
	<register id="Tx_Packet_Count_Good_Bad" width="32" page="1" offset="0x718" internal="0" description="">
	</register>
	<register id="Tx_Broadcast_Packets_Good" width="32" page="1" offset="0x71c" internal="0" description="">
	</register>
	<register id="Tx_Multicast_Packets_Good" width="32" page="1" offset="0x720" internal="0" description="">
	</register>
	<register id="Tx_64Octets_Packets_Good_Bad" width="32" page="1" offset="0x724" internal="0" description="">
	</register>
	<register id="Tx_65To127Octets_Packets_Good_Bad" width="32" page="1" offset="0x728" internal="0" description="">
	</register>
	<register id="Tx_128To255Octets_Packets_Good_Bad" width="32" page="1" offset="0x72c" internal="0" description="">
	</register>
	<register id="Tx_256To511Octets_Packets_Good_Bad" width="32" page="1" offset="0x730" internal="0" description="">
	</register>
	<register id="Tx_512To1023Octets_Packets_Good_Bad" width="32" page="1" offset="0x734" internal="0" description="">
	</register>
	<register id="Tx_1024ToMaxOctets_Packets_Good_Bad" width="32" page="1" offset="0x738" internal="0" description="">
	</register>
	<register id="Tx_Unicast_Packets_Good_Bad" width="32" page="1" offset="0x73c" internal="0" description="">
	</register>
	<register id="Tx_Multicast_Packets_Good_Bad" width="32" page="1" offset="0x740" internal="0" description="">
	</register>
	<register id="Tx_Broadcast_Packets_Good_Bad" width="32" page="1" offset="0x744" internal="0" description="">
	</register>
	<register id="Tx_Underflow_Error_Packets" width="32" page="1" offset="0x748" internal="0" description="">
	</register>
	<register id="Tx_Single_Collision_Good_Packets" width="32" page="1" offset="0x74c" internal="0" description="">
	</register>
	<register id="Tx_Multiple_Collision_Good_Packets" width="32" page="1" offset="0x750" internal="0" description="">
	</register>
	<register id="Tx_Deferred_Packets" width="32" page="1" offset="0x754" internal="0" description="">
	</register>
	<register id="Tx_Late_Collision_Packets" width="32" page="1" offset="0x758" internal="0" description="">
	</register>
	<register id="Tx_Excessive_Collision_Packets" width="32" page="1" offset="0x75c" internal="0" description="">
	</register>
	<register id="Tx_Carrier_Error_Packets" width="32" page="1" offset="0x760" internal="0" description="">
	</register>
	<register id="Tx_Octet_Count_Good" width="32" page="1" offset="0x764" internal="0" description="">
	</register>
	<register id="Tx_Packet_Count_Good" width="32" page="1" offset="0x768" internal="0" description="">
	</register>
	<register id="Tx_Excessive_Deferral_Error" width="32" page="1" offset="0x76c" internal="0" description="">
	</register>
	<register id="Tx_Pause_Packets" width="32" page="1" offset="0x770" internal="0" description="">
	</register>
	<register id="Tx_VLAN_Packets_Good" width="32" page="1" offset="0x774" internal="0" description="">
	</register>
	<register id="Tx_OSize_Packets_Good" width="32" page="1" offset="0x778" internal="0" description="">
	</register>
	<register id="Rx_Packets_Count_Good_Bad" width="32" page="1" offset="0x780" internal="0" description="">
	</register>
	<register id="Rx_Octet_Count_Good_Bad" width="32" page="1" offset="0x784" internal="0" description="">
	</register>
	<register id="Rx_Octet_Count_Good" width="32" page="1" offset="0x788" internal="0" description="">
	</register>
	<register id="Rx_Broadcast_Packets_Good" width="32" page="1" offset="0x78c" internal="0" description="">
	</register>
	<register id="Rx_Multicast_Packets_Good" width="32" page="1" offset="0x790" internal="0" description="">
	</register>
	<register id="Rx_CRC_Error_Packets" width="32" page="1" offset="0x794" internal="0" description="">
	</register>
	<register id="Rx_Alignment_Error_Packets" width="32" page="1" offset="0x798" internal="0" description="">
	</register>
	<register id="Rx_Runt_Error_Packets" width="32" page="1" offset="0x79c" internal="0" description="">
	</register>
	<register id="Rx_Jabber_Error_Packets" width="32" page="1" offset="0x7a0" internal="0" description="">
	</register>
	<register id="Rx_Undersize_Packets_Good" width="32" page="1" offset="0x7a4" internal="0" description="">
	</register>
	<register id="Rx_Oversize_Packets_Good" width="32" page="1" offset="0x7a8" internal="0" description="">
	</register>
	<register id="Rx_64Octets_Packets_Good_Bad" width="32" page="1" offset="0x7ac" internal="0" description="">
	</register>
	<register id="Rx_65To127Octets_Packets_Good_Bad" width="32" page="1" offset="0x7b0" internal="0" description="">
	</register>
	<register id="Rx_128To255Octets_Packets_Good_Bad" width="32" page="1" offset="0x7b4" internal="0" description="">
	</register>
	<register id="Rx_256To511Octets_Packets_Good_Bad" width="32" page="1" offset="0x7b8" internal="0" description="">
	</register>
	<register id="Rx_512To1023Octets_Packets_Good_Bad" width="32" page="1" offset="0x7bc" internal="0" description="">
	</register>
	<register id="Rx_1024ToMaxOctets_Packets_Good_Bad" width="32" page="1" offset="0x7c0" internal="0" description="">
	</register>
	<register id="Rx_Unicast_Packets_Good" width="32" page="1" offset="0x7c4" internal="0" description="">
	</register>
	<register id="Rx_Length_Error_Packets" width="32" page="1" offset="0x7c8" internal="0" description="">
	</register>
	<register id="Rx_Out_Of_Range_Type_Packets" width="32" page="1" offset="0x7cc" internal="0" description="">
	</register>
	<register id="Rx_Pause_Packets" width="32" page="1" offset="0x7d0" internal="0" description="">
	</register>
	<register id="Rx_FIFO_Overflow_Packets" width="32" page="1" offset="0x7d4" internal="0" description="">
	</register>
	<register id="Rx_VLAN_Packets_Good_Bad" width="32" page="1" offset="0x7d8" internal="0" description="">
	</register>
	<register id="Rx_Watchdog_Error_Packets" width="32" page="1" offset="0x7dc" internal="0" description="">
	</register>
	<register id="Rx_Receive_Error_Packets" width="32" page="1" offset="0x7e0" internal="0" description="">
	</register>
	<register id="Rx_Control_Packets_Good" width="32" page="1" offset="0x7e4" internal="0" description="">
	</register>
	<register id="Tx_LPI_USEC_Cntr" width="32" page="1" offset="0x7ec" internal="0" description="">
	</register>
	<register id="Tx_LPI_Tran_Cntr" width="32" page="1" offset="0x7f0" internal="0" description="">
	</register>
	<register id="Rx_LPI_USEC_Cntr" width="32" page="1" offset="0x7f4" internal="0" description="">
	</register>
	<register id="Rx_LPI_Tran_Cntr" width="32" page="1" offset="0x7f8" internal="0" description="">
	</register>
	<register id="MMC_IPC_Rx_Interrupt_Mask" width="32" page="1" offset="0x800" internal="0" description="">
	</register>
	<register id="MMC_IPC_Rx_Interrupt" width="32" page="1" offset="0x808" internal="0" description="">
	</register>
	<register id="RxIPv4_Good_Packets" width="32" page="1" offset="0x810" internal="0" description="">
	</register>
	<register id="RxIPv4_Header_Error_Packets" width="32" page="1" offset="0x814" internal="0" description="">
	</register>
	<register id="RxIPv4_No_Payload_Packets" width="32" page="1" offset="0x818" internal="0" description="">
	</register>
	<register id="RxIPv4_Fragmented_Packets" width="32" page="1" offset="0x81c" internal="0" description="">
	</register>
	<register id="RxIPv4_UDP_Checksum_Disabled_Packets" width="32" page="1" offset="0x820" internal="0" description="">
	</register>
	<register id="RxIPv6_Good_Packets" width="32" page="1" offset="0x824" internal="0" description="">
	</register>
	<register id="RxIPv6_Header_Error_Packets" width="32" page="1" offset="0x828" internal="0" description="">
	</register>
	<register id="RxIPv6_No_Payload_Packets" width="32" page="1" offset="0x82c" internal="0" description="">
	</register>
	<register id="RxUDP_Good_Packets" width="32" page="1" offset="0x830" internal="0" description="">
	</register>
	<register id="RxUDP_Error_Packets" width="32" page="1" offset="0x834" internal="0" description="">
	</register>
	<register id="RxTCP_Good_Packets" width="32" page="1" offset="0x838" internal="0" description="">
	</register>
	<register id="RxTCP_Error_Packets" width="32" page="1" offset="0x83c" internal="0" description="">
	</register>
	<register id="RxICMP_Good_Packets" width="32" page="1" offset="0x840" internal="0" description="">
	</register>
	<register id="RxICMP_Error_Packets" width="32" page="1" offset="0x844" internal="0" description="">
	</register>
	<register id="RxIPv4_Good_Octets" width="32" page="1" offset="0x850" internal="0" description="">
	</register>
	<register id="RxIPv4_Header_Error_Octets" width="32" page="1" offset="0x854" internal="0" description="">
	</register>
	<register id="RxIPv4_No_Payload_Octets" width="32" page="1" offset="0x858" internal="0" description="">
	</register>
	<register id="RxIPv4_Fragmented_Octets" width="32" page="1" offset="0x85c" internal="0" description="">
	</register>
	<register id="RxIPv4_UDP_Checksum_Disable_Octets" width="32" page="1" offset="0x860" internal="0" description="">
	</register>
	<register id="RxIPv6_Good_Octets" width="32" page="1" offset="0x864" internal="0" description="">
	</register>
	<register id="RxIPv6_Header_Error_Octets" width="32" page="1" offset="0x868" internal="0" description="">
	</register>
	<register id="RxIPv6_No_Payload_Octets" width="32" page="1" offset="0x86c" internal="0" description="">
	</register>
	<register id="RxUDP_Good_Octets" width="32" page="1" offset="0x870" internal="0" description="">
	</register>
	<register id="RxUDP_Error_Octets" width="32" page="1" offset="0x874" internal="0" description="">
	</register>
	<register id="RxTCP_Good_Octets" width="32" page="1" offset="0x878" internal="0" description="">
	</register>
	<register id="RxTCP_Error_Octets" width="32" page="1" offset="0x87c" internal="0" description="">
	</register>
	<register id="RxICMP_Good_Octets" width="32" page="1" offset="0x880" internal="0" description="">
	</register>
	<register id="RxICMP_Error_Octets" width="32" page="1" offset="0x884" internal="0" description="">
	</register>
	<register id="MAC_L3_L4_Control0" width="32" page="1" offset="0x900" internal="0" description="">
	</register>
	<register id="MAC_Layer4_Address0" width="32" page="1" offset="0x904" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr0_Reg0" width="32" page="1" offset="0x910" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr1_Reg0" width="32" page="1" offset="0x914" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr2_Reg0" width="32" page="1" offset="0x918" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr3_Reg0" width="32" page="1" offset="0x91c" internal="0" description="">
	</register>
	<register id="MAC_L3_L4_Control1" width="32" page="1" offset="0x930" internal="0" description="">
	</register>
	<register id="MAC_Layer4_Address1" width="32" page="1" offset="0x934" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr0_Reg1" width="32" page="1" offset="0x940" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr1_Reg1" width="32" page="1" offset="0x944" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr2_Reg1" width="32" page="1" offset="0x948" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr3_Reg1" width="32" page="1" offset="0x94c" internal="0" description="">
	</register>
	<register id="MAC_L3_L4_Control2" width="32" page="1" offset="0x960" internal="0" description="">
	</register>
	<register id="MAC_Layer4_Address2" width="32" page="1" offset="0x964" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr0_Reg2" width="32" page="1" offset="0x970" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr1_Reg2" width="32" page="1" offset="0x974" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr2_Reg2" width="32" page="1" offset="0x978" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr3_Reg2" width="32" page="1" offset="0x97c" internal="0" description="">
	</register>
	<register id="MAC_L3_L4_Control3" width="32" page="1" offset="0x990" internal="0" description="">
	</register>
	<register id="MAC_Layer4_Address3" width="32" page="1" offset="0x994" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr0_Reg3" width="32" page="1" offset="0x9a0" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr1_Reg3" width="32" page="1" offset="0x9a4" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr2_Reg3" width="32" page="1" offset="0x9a8" internal="0" description="">
	</register>
	<register id="MAC_Layer3_Addr3_Reg3" width="32" page="1" offset="0x9ac" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Control" width="32" page="1" offset="0xb00" internal="0" description="">
	</register>
	<register id="MAC_Sub_Second_Increment" width="32" page="1" offset="0xb04" internal="0" description="">
	</register>
	<register id="MAC_System_Time_Seconds" width="32" page="1" offset="0xb08" internal="0" description="">
	</register>
	<register id="MAC_System_Time_Nanoseconds" width="32" page="1" offset="0xb0c" internal="0" description="">
	</register>
	<register id="MAC_System_Time_Seconds_Update" width="32" page="1" offset="0xb10" internal="0" description="">
	</register>
	<register id="MAC_System_Time_Nanoseconds_Update" width="32" page="1" offset="0xb14" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Addend" width="32" page="1" offset="0xb18" internal="0" description="">
	</register>
	<register id="MAC_System_Time_Higher_Word_Seconds" width="32" page="1" offset="0xb1c" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Status" width="32" page="1" offset="0xb20" internal="0" description="">
	</register>
	<register id="MAC_Tx_Timestamp_Status_Nanoseconds" width="32" page="1" offset="0xb30" internal="0" description="">
	</register>
	<register id="MAC_Tx_Timestamp_Status_Seconds" width="32" page="1" offset="0xb34" internal="0" description="">
	</register>
	<register id="MAC_Auxiliary_Control" width="32" page="1" offset="0xb40" internal="0" description="">
	</register>
	<register id="MAC_Auxiliary_Timestamp_Nanoseconds" width="32" page="1" offset="0xb48" internal="0" description="">
	</register>
	<register id="MAC_Auxiliary_Timestamp_Seconds" width="32" page="1" offset="0xb4c" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Ingress_Asym_Corr" width="32" page="1" offset="0xb50" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Egress_Asym_Corr" width="32" page="1" offset="0xb54" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Ingress_Corr_Nanosecond" width="32" page="1" offset="0xb58" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Egress_Corr_Nanosecond" width="32" page="1" offset="0xb5c" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Ingress_Corr_Subnanosec" width="32" page="1" offset="0xb60" internal="0" description="">
	</register>
	<register id="MAC_Timestamp_Egress_Corr_Subnanosec" width="32" page="1" offset="0xb64" internal="0" description="">
	</register>
	<register id="MAC_PPS_Control" width="32" page="1" offset="0xb70" internal="0" description="">
	</register>
	<register id="MAC_PPS0_Target_Time_Seconds" width="32" page="1" offset="0xb80" internal="0" description="">
	</register>
	<register id="MAC_PPS0_Target_Time_Nanoseconds" width="32" page="1" offset="0xb84" internal="0" description="">
	</register>
	<register id="MAC_PPS0_Interval" width="32" page="1" offset="0xb88" internal="0" description="">
	</register>
	<register id="MAC_PPS0_Width" width="32" page="1" offset="0xb8c" internal="0" description="">
	</register>
	<register id="MAC_PPS1_Target_Time_Seconds" width="32" page="1" offset="0xb90" internal="0" description="">
	</register>
	<register id="MAC_PPS1_Target_Time_Nanoseconds" width="32" page="1" offset="0xb94" internal="0" description="">
	</register>
	<register id="MAC_PPS1_Interval" width="32" page="1" offset="0xb98" internal="0" description="">
	</register>
	<register id="MAC_PPS1_Width" width="32" page="1" offset="0xb9c" internal="0" description="">
	</register>
	<register id="MAC_PTO_Control" width="32" page="1" offset="0xbc0" internal="0" description="">
	</register>
	<register id="MAC_Source_Port_Identity0" width="32" page="1" offset="0xbc4" internal="0" description="">
	</register>
	<register id="MAC_Source_Port_Identity1" width="32" page="1" offset="0xbc8" internal="0" description="">
	</register>
	<register id="MAC_Source_Port_Identity2" width="32" page="1" offset="0xbcc" internal="0" description="">
	</register>
	<register id="MAC_Log_Message_Interval" width="32" page="1" offset="0xbd0" internal="0" description="">
	</register>
	<register id="MTL_Operation_Mode" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="MTL_DBG_CTL" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="MTL_DBG_STS" width="32" page="1" offset="0xc" internal="0" description="">
	</register>
	<register id="MTL_FIFO_Debug_Data" width="32" page="1" offset="0x10" internal="0" description="">
	</register>
	<register id="MTL_Interrupt_Status" width="32" page="1" offset="0x20" internal="0" description="">
	</register>
	<register id="MTL_RxQ_DMA_Map0" width="32" page="1" offset="0x30" internal="0" description="">
	</register>
	<register id="MTL_TxQ0_Operation_Mode" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="MTL_TxQ0_Underflow" width="32" page="1" offset="0x4" internal="0" description="">
	</register>
	<register id="MTL_TxQ0_Debug" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="MTL_TxQ0_ETS_Status" width="32" page="1" offset="0x14" internal="0" description="">
	</register>
	<register id="MTL_TxQ0_Quantum_Weight" width="32" page="1" offset="0x18" internal="0" description="">
	</register>
	<register id="MTL_Q0_Interrupt_Control_Status" width="32" page="1" offset="0x2c" internal="0" description="">
	</register>
	<register id="MTL_RxQ0_Operation_Mode" width="32" page="1" offset="0x30" internal="0" description="">
	</register>
	<register id="MTL_RxQ0_Missed_Packet_Overflow_Cnt" width="32" page="1" offset="0x34" internal="0" description="">
	</register>
	<register id="MTL_RxQ0_Debug" width="32" page="1" offset="0x38" internal="0" description="">
	</register>
	<register id="MTL_RxQ0_Control" width="32" page="1" offset="0x3c" internal="0" description="">
	</register>
	<register id="MTL_TxQ1_Operation_Mode" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="MTL_TxQ1_Underflow" width="32" page="1" offset="0x4" internal="0" description="">
	</register>
	<register id="MTL_TxQ1_Debug" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="MTL_TxQ1_ETS_Status" width="32" page="1" offset="0x14" internal="0" description="">
	</register>
	<register id="MTL_TxQ1_Quantum_Weight" width="32" page="1" offset="0x18" internal="0" description="">
	</register>
	<register id="MTL_Q1_Interrupt_Control_Status" width="32" page="1" offset="0x2c" internal="0" description="">
	</register>
	<register id="MTL_RxQ1_Operation_Mode" width="32" page="1" offset="0x30" internal="0" description="">
	</register>
	<register id="MTL_RxQ1_Missed_Packet_Overflow_Cnt" width="32" page="1" offset="0x34" internal="0" description="">
	</register>
	<register id="MTL_RxQ1_Debug" width="32" page="1" offset="0x38" internal="0" description="">
	</register>
	<register id="MTL_RxQ1_Control" width="32" page="1" offset="0x3c" internal="0" description="">
	</register>
	<register id="DMA_Mode" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="DMA_SysBus_Mode" width="32" page="1" offset="0x4" internal="0" description="">
	</register>
	<register id="DMA_Interrupt_Status" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="DMA_Debug_Status0" width="32" page="1" offset="0xc" internal="0" description="">
	</register>
	<register id="DMA_CH0_Control" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="DMA_CH0_Tx_Control" width="32" page="1" offset="0x4" internal="0" description="">
	</register>
	<register id="DMA_CH0_Rx_Control" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="DMA_CH0_TxDesc_List_Address" width="32" page="1" offset="0x14" internal="0" description="">
	</register>
	<register id="DMA_CH0_RxDesc_List_Address" width="32" page="1" offset="0x1c" internal="0" description="">
	</register>
	<register id="DMA_CH0_TxDesc_Tail_Pointer" width="32" page="1" offset="0x20" internal="0" description="">
	</register>
	<register id="DMA_CH0_RxDesc_Tail_Pointer" width="32" page="1" offset="0x28" internal="0" description="">
	</register>
	<register id="DMA_CH0_TxDesc_Ring_Length" width="32" page="1" offset="0x2c" internal="0" description="">
	</register>
	<register id="DMA_CH0_RxDesc_Ring_Length" width="32" page="1" offset="0x30" internal="0" description="">
	</register>
	<register id="DMA_CH0_Interrupt_Enable" width="32" page="1" offset="0x34" internal="0" description="">
	</register>
	<register id="DMA_CH0_Rx_Interrupt_Watchdog_Timer" width="32" page="1" offset="0x38" internal="0" description="">
	</register>
	<register id="DMA_CH0_Current_App_TxDesc" width="32" page="1" offset="0x44" internal="0" description="">
	</register>
	<register id="DMA_CH0_Current_App_RxDesc" width="32" page="1" offset="0x4c" internal="0" description="">
	</register>
	<register id="DMA_CH0_Current_App_TxBuffer" width="32" page="1" offset="0x54" internal="0" description="">
	</register>
	<register id="DMA_CH0_Current_App_RxBuffer" width="32" page="1" offset="0x5c" internal="0" description="">
	</register>
	<register id="DMA_CH0_Status" width="32" page="1" offset="0x60" internal="0" description="">
	</register>
	<register id="DMA_CH0_Miss_Frame_Cnt" width="32" page="1" offset="0x64" internal="0" description="">
	</register>
	<register id="DMA_CH0_RX_ERI_Cnt" width="32" page="1" offset="0x6c" internal="0" description="">
	</register>
	<register id="DMA_CH1_Control" width="32" page="1" offset="0x0" internal="0" description="">
	</register>
	<register id="DMA_CH1_Tx_Control" width="32" page="1" offset="0x4" internal="0" description="">
	</register>
	<register id="DMA_CH1_Rx_Control" width="32" page="1" offset="0x8" internal="0" description="">
	</register>
	<register id="DMA_CH1_TxDesc_List_Address" width="32" page="1" offset="0x14" internal="0" description="">
	</register>
	<register id="DMA_CH1_RxDesc_List_Address" width="32" page="1" offset="0x1c" internal="0" description="">
	</register>
	<register id="DMA_CH1_TxDesc_Tail_Pointer" width="32" page="1" offset="0x20" internal="0" description="">
	</register>
	<register id="DMA_CH1_RxDesc_Tail_Pointer" width="32" page="1" offset="0x28" internal="0" description="">
	</register>
	<register id="DMA_CH1_TxDesc_Ring_Length" width="32" page="1" offset="0x2c" internal="0" description="">
	</register>
	<register id="DMA_CH1_RxDesc_Ring_Length" width="32" page="1" offset="0x30" internal="0" description="">
	</register>
	<register id="DMA_CH1_Interrupt_Enable" width="32" page="1" offset="0x34" internal="0" description="">
	</register>
	<register id="DMA_CH1_Rx_Interrupt_Watchdog_Timer" width="32" page="1" offset="0x38" internal="0" description="">
	</register>
	<register id="DMA_CH1_Current_App_TxDesc" width="32" page="1" offset="0x44" internal="0" description="">
	</register>
	<register id="DMA_CH1_Current_App_RxDesc" width="32" page="1" offset="0x4c" internal="0" description="">
	</register>
	<register id="DMA_CH1_Current_App_TxBuffer" width="32" page="1" offset="0x54" internal="0" description="">
	</register>
	<register id="DMA_CH1_Current_App_RxBuffer" width="32" page="1" offset="0x5c" internal="0" description="">
	</register>
	<register id="DMA_CH1_Status" width="32" page="1" offset="0x60" internal="0" description="">
	</register>
	<register id="DMA_CH1_Miss_Frame_Cnt" width="32" page="1" offset="0x64" internal="0" description="">
	</register>
	<register id="DMA_CH1_RX_ERI_Cnt" width="32" page="1" offset="0x6c" internal="0" description="">
	</register>
</module>
