Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Wed Nov 12 12:46:37 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.603        0.000                      0                27461        0.073        0.000                      0                27461        4.238        0.000                       0                  4078  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.603        0.000                      0                27461        0.073        0.000                      0                27461        4.238        0.000                       0                  4078  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[32]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.333ns (22.361%)  route 4.628ns (77.639%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.974     6.004    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[32]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[32])
                                                     -0.412     9.608    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.333ns (22.521%)  route 4.586ns (77.479%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.932     5.962    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[39]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[35]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.333ns (22.584%)  route 4.569ns (77.416%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.915     5.945    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[35]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[35])
                                                     -0.393     9.627    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST/C[42]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.040ns (17.581%)  route 4.875ns (82.419%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X2Y132         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep/Q
                         net (fo=155, routed)         1.911     2.072    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep_0[3]
    SLICE_X5Y182         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.135     2.207 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_341_reg_i_54/O
                         net (fo=1, routed)           0.052     2.259    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_341_reg_i_54_n_0
    SLICE_X5Y182         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     2.397 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_341_reg_i_49/O
                         net (fo=17, routed)          2.080     4.477    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_1_out[3]
    SLICE_X4Y91          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.664 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_35/O
                         net (fo=1, routed)           0.018     4.682    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_35_n_0
    SLICE_X4Y91          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.918 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_15/CO[7]
                         net (fo=1, routed)           0.030     4.948    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_15_n_0
    SLICE_X4Y92          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.013 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_14/CO[7]
                         net (fo=1, routed)           0.030     5.043    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_14_n_0
    SLICE_X4Y93          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.204 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_13/O[5]
                         net (fo=17, routed)          0.754     5.958    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/C[42]
    DSP48E2_X1Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/CLK
    DSP48E2_X1Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[42])
                                                     -0.360     9.660    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[33]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.333ns (22.748%)  route 4.527ns (77.252%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.872     5.903    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[33]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[33])
                                                     -0.411     9.609    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[37]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.333ns (22.779%)  route 4.519ns (77.221%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.865     5.895    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[37]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[37])
                                                     -0.407     9.613    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[45]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.333ns (22.683%)  route 4.544ns (77.317%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.889     5.920    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[45]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[45])
                                                     -0.370     9.650    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[31]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.333ns (22.808%)  route 4.511ns (77.192%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.857     5.887    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[31]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[31])
                                                     -0.396     9.624    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST/C[36]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.258ns (21.587%)  route 4.570ns (78.413%))
  Logic Levels:           7  (CARRY8=5 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X7Y132         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep/Q
                         net (fo=143, routed)         2.395     2.554    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep_0
    SLICE_X8Y91          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     2.780 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_69/O
                         net (fo=1, routed)           0.021     2.801    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_69_n_0
    SLICE_X8Y91          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     2.976 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_47/CO[7]
                         net (fo=1, routed)           0.030     3.006    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_47_n_0
    SLICE_X8Y92          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.120 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_46/O[3]
                         net (fo=4, routed)           0.950     4.070    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_13_fu_1568_p2[11]
    SLICE_X5Y52          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.296 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_20/O
                         net (fo=1, routed)           0.021     4.317    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_20_n_0
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.492 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_3/CO[7]
                         net (fo=1, routed)           0.030     4.522    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_3_n_0
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.587 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_2/CO[7]
                         net (fo=1, routed)           0.030     4.617    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_2_n_0
    SLICE_X5Y54          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.778 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_1/O[5]
                         net (fo=17, routed)          1.093     5.871    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/C[36]
    DSP48E2_X2Y18        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/CLK
    DSP48E2_X2Y18        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y18        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[36])
                                                     -0.411     9.609    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.250ns (4.382%)  route 5.455ns (95.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y69          FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=148, routed)         1.813     1.970    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X5Y110         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     2.105 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_192_reg_i_1/O
                         net (fo=29, routed)          3.642     5.747    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/A[9]
    DSP48E2_X2Y76        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/CLK
    DSP48E2_X2Y76        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y76        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.530     9.490    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  3.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_92_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_91_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.082ns (65.600%)  route 0.043ns (34.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X5Y124         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_92_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_92_reg[0]/Q
                         net (fo=1, routed)           0.043     0.139    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_92[0]
    SLICE_X5Y124         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_91_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X5Y124         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_91_reg[0]/C
                         clock pessimism              0.000     0.021    
    SLICE_X5Y124         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_91_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_243_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_242_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.083ns (60.145%)  route 0.055ns (39.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y181         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_243_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_243_reg[1]/Q
                         net (fo=1, routed)           0.055     0.152    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_243[1]
    SLICE_X8Y181         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_242_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y181         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_242_reg[1]/C
                         clock pessimism              0.000     0.021    
    SLICE_X8Y181         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     0.065    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_242_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.782%)  route 0.065ns (44.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y57          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[26]/Q
                         net (fo=1, routed)           0.065     0.161    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374[26]
    SLICE_X8Y58          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y58          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[26]/C
                         clock pessimism              0.000     0.021    
    SLICE_X8Y58          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.083ns (56.849%)  route 0.063ns (43.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y55          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[15]/Q
                         net (fo=1, routed)           0.063     0.160    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374[15]
    SLICE_X9Y55          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X9Y55          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[15]/C
                         clock pessimism              0.000     0.020    
    SLICE_X9Y55          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     0.065    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_353_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_352_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.112ns (53.081%)  route 0.099ns (46.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.029     0.029    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X6Y76          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_353_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     0.141 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_353_reg[3]/Q
                         net (fo=1, routed)           0.099     0.240    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_353[3]
    SLICE_X6Y75          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_352_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X6Y75          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_352_reg[3]/C
                         clock pessimism              0.000     0.042    
    SLICE_X6Y75          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     0.144    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_352_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.082ns (55.405%)  route 0.066ns (44.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y54          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[6]/Q
                         net (fo=1, routed)           0.066     0.162    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374[6]
    SLICE_X9Y54          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X9Y54          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[6]/C
                         clock pessimism              0.000     0.020    
    SLICE_X9Y54          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     0.064    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_334_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_332_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.082ns (50.932%)  route 0.079ns (49.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.057ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X10Y88         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_334_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_334_reg[0]__0/Q
                         net (fo=1, routed)           0.079     0.175    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_334_reg[0]__0_n_0
    SLICE_X8Y89          SRL16E                                       r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_332_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.057     0.057    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y89          SRL16E                                       r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_332_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.057    
    SLICE_X8Y89          SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.020     0.077    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_332_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.112ns (53.081%)  route 0.099ns (46.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y54          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     0.143 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374_reg[8]/Q
                         net (fo=1, routed)           0.099     0.242    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_374[8]
    SLICE_X9Y54          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X9Y54          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[8]/C
                         clock pessimism              0.000     0.042    
    SLICE_X9Y54          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     0.143    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_373_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_289_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_288_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X2Y135         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_289_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_289_reg[0]/Q
                         net (fo=1, routed)           0.068     0.164    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_289[0]
    SLICE_X3Y135         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_288_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X3Y135         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_288_reg[0]/C
                         clock pessimism              0.000     0.020    
    SLICE_X3Y135         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     0.064    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_288_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_336_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_335_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.082ns (54.667%)  route 0.068ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X8Y85          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_336_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_336_reg[0]/Q
                         net (fo=1, routed)           0.068     0.164    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_336[0]
    SLICE_X9Y85          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_335_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X9Y85          FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_335_reg[0]/C
                         clock pessimism              0.000     0.020    
    SLICE_X9Y85          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.044     0.064    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_335_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y60   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_17_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_24_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_25_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y117  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_311_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X4Y117  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_311_reg[1]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X7Y108  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_319_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X8Y89   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_332_reg[0]_srl2/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X7Y77   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_351_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y60   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_17_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y60   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_17_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_24_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_24_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_25_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_25_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X2Y149  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_110_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y60   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_17_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y60   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_17_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_24_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_24_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_25_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X4Y69   bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_25_reg[1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X4Y69          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.159    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[8]
                                                                      r  output_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X6Y69          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/state_reg[0]/Q
                         net (fo=2, unset)            0.000     0.156    output_r_tvalid
                                                                      r  output_r_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y52          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.041     0.041    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.155 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.155    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X4Y69          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.097    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X4Y55          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y52          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.084ns  (logic 0.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X3Y53          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.098 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.098    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           652 Endpoints
Min Delay           652 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 2.514ns (61.167%)  route 1.596ns (38.833%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.076 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.034     4.110    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[31]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[31]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.099ns  (logic 2.504ns (61.087%)  route 1.595ns (38.913%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.066 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.099    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[29]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[29]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 2.500ns (61.035%)  route 1.596ns (38.965%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     4.062 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.034     4.096    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[30]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[30]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 2.462ns (60.700%)  route 1.594ns (39.300%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.024 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.032     4.056    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[28]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[28]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.053ns  (logic 2.457ns (60.621%)  route 1.596ns (39.379%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     4.019 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.034     4.053    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[27]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[27]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 2.449ns (60.558%)  route 1.595ns (39.442%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.011 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.033     4.044    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[25]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[25]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 2.436ns (60.416%)  route 1.596ns (39.584%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.998 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.034     4.032    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[26]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[26]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 2.449ns (60.996%)  route 1.566ns (39.004%))
  Logic Levels:           9  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     3.981 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.034     4.015    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[23]
    SLICE_X7Y164         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y164         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[23]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.015ns  (logic 2.421ns (60.298%)  route 1.594ns (39.702%))
  Logic Levels:           10  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.875 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.905    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1_n_0
    SLICE_X7Y165         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.983 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.032     4.015    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[24]
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.030     0.030    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y165         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[24]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 2.439ns (60.913%)  route 1.565ns (39.087%))
  Logic Levels:           9  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y45        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X2Y45        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.097     0.097 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.097    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X2Y45        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.773     0.870 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.870    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X2Y45        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.937 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.937    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.664 f  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.664    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.810 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=4, routed)           1.451     3.261    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/FIR_delays3_2_fu_1154_p2[7]
    SLICE_X7Y162         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.489 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2/O
                         net (fo=1, routed)           0.021     3.510    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273[7]_i_2_n_0
    SLICE_X7Y162         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     3.685 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.715    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[7]_i_1_n_0
    SLICE_X7Y163         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.780 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[15]_i_1_n_0
    SLICE_X7Y164         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     3.971 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/mul_16s_8ns_24_1_1_U3/p_ZL11H_accu_FIR1_273_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.004    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/add_ln38_78_fu_7238_p2[21]
    SLICE_X7Y164         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.031     0.031    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X7Y164         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_273_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[7] (IN)
                         net (fo=8, unset)            0.008     0.008    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[7]
    SLICE_X6Y108         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y108         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/C

Slack:                    inf
  Source:                 input_r_tdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[11] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[11]
    SLICE_X6Y96          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y96          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[11]/C

Slack:                    inf
  Source:                 input_r_tdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[12] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[12]
    SLICE_X3Y100         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y100         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[12]/C

Slack:                    inf
  Source:                 input_r_tdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[13] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[13]
    SLICE_X5Y102         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y102         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[13]/C

Slack:                    inf
  Source:                 input_r_tdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[14] (IN)
                         net (fo=9, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[14]
    SLICE_X5Y106         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.021     0.021    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y106         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[14]/C

Slack:                    inf
  Source:                 input_r_tdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[1] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[1]
    SLICE_X6Y108         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y108         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[1]/C

Slack:                    inf
  Source:                 input_r_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[3] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[3]
    SLICE_X3Y99          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y99          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 input_r_tdata[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[4] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[4]
    SLICE_X3Y99          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X3Y99          FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[4]/C

Slack:                    inf
  Source:                 input_r_tdata[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[5] (IN)
                         net (fo=8, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[5]
    SLICE_X6Y108         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y108         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=11, unset)           0.010     0.010    bd_0_i/hls_inst/inst/regslice_both_output_r_U_n_1
    SLICE_X6Y69          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y69          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C





