{
  "Digital Electronics": {
    "text": "ğŸ“˜ **Course Code: 105301**\n\nğŸ“— **Course Title: Digital Electronics**\n\n **Unit-1.0 Fundamentals of Digital Systems and Logic Families (7 hrs)**\nDigital signals, digital circuits, AND, OR, NOT, NAND, NOR and Exclusive-OR operations, Boolean algebra, examples of IC gates, number systemsâ€”binary, signed binary, octal, hexadecimal number, binary arithmetic, oneâ€™s and twoâ€™s complements arithmetic, codes, error detecting and correcting codes, characteristics of digital ICs, digital logic families, TTL, Schottky TTL and CMOS logic, interfacing CMOS and TTL, Tri-state logic.\n\nğŸ“• **Unit-2.0 Combinational Digital Circuits (7 hrs)**\nStandard representation for logic functions, K-map representation, simplification of logic functions using K-map, minimization of logical functions, donâ€™t care conditions, Multiplexer, DeMultiplexer/Decoders, Adders, Subtractors, BCD arithmetic, carry look ahead adder, serial adder, ALU, elementary ALU design, popular MSI chips, digital comparator, parity checker/generator, code converters, priority encoders, decoders/drivers for display devices, Q-M method of function realization.\n\nğŸ“’ **Unit-3.0 Sequential Circuits and Systems (7 hrs)**\nA 1-bit memory, the circuit properties of bistable latch, the clocked SR flip flop, J-K-T and D types flip flops, applications of flip flops, shift registers, applications of shift registers, serial to parallel converter, parallel to serial converter, ring counter, sequence generator, ripple (asynchronous) counters, synchronous counters, counter design using flip flops, special counter ICs, asynchronous sequential counters, applications of counters.\n\nğŸ““ **Unit-4.0 A/D and D/A Converters (7 hrs)**\nDigital to analog converters: weighted resistor converter, R-2R ladder D/A converter, specifications for D/A converters, examples of D/A converter ICs, sample and hold circuit, analog to digital converters: quantization and encoding, parallel comparator A/D converter, successive approximation A/D converter, counting A/D converter, dual slope A/D converter, A/D converter using voltage to frequency and voltage to time conversion, specifications of A/D converters, examples of A/D converter ICs.\n\nğŸ“” **Unit-5.0 Semiconductor Memories (7 hrs)**\nMemory organization and operation, expanding memory size, classification and characteristics of memories, sequential memory, read only memory (ROM), read and write memory (RAM), content addressable memory (CAM), charge coupled device memory (CCD), commonly used memory chips, ROM as a PLD.\n\nğŸ“˜ **Unit-6.0 Programmable Logic Devices (7 hrs)**\nProgrammable logic array, Programmable array logic, complex programmable logic devices (CPLDs), Field Programmable Gate Array (FPGA).\n\nğŸ“š **Text / Reference Books**\n1. R. P. Jain, \"Modern Digital Electronics\", McGraw Hill Education, 2009.\n2. M. M. Mano, \"Digital Logic and Computer Design\", Pearson Education India, 2016.\n3. A. Kumar, \"Fundamentals of Digital Circuits\", Prentice Hall India, 2016."
  },
  "Data Structure & Algorithms": {
    "text": "ğŸ“˜ **Course Code: 105302**\n\nğŸ“— **Course Title: Data Structure & Algorithms**\n\n**Unit-1.0 Introduction (7 hrs)**\nBasic terminologies: Elementary data organizations, data structure operationsâ€” insertion, deletion, traversal etc.; analysis of an algorithm, asymptotic notations, time-space trade off.\n\nğŸ“• **Unit-2.0 Stacks and Queues (7 hrs)**\nADT stack and its operations: algorithms and their complexity analysis; applications of stacks: expression conversion and evaluationâ€” corresponding algorithms and complexity analysis. ADT queue, types of queue: simple queue, circular queue, priority queue; operations on each type of queues: algorithms and their analysis.\n\nğŸ“’ **Unit-3.0 Linked Lists (7 hrs)**\nSingly linked lists: representation in memory, algorithms of several operationsâ€” traversing, searching, insertion into, deletion from linked list; linked representation of stack and queue, header nodes; doubly linked list: operations on it and algorithmic analysis; circular linked lists: all operations, their algorithms and complexity analysis.\n\nğŸ““ **Unit-4.0 Searching, Sorting and Hashing (7 hrs)**\nLinear search and binary search techniques and their complexity analysis. Objective and properties of different sorting algorithms: selection sort, bubble sort, insertion sort, quick sort, merge sort, heap sort; performance and comparison among all the methods, hashing.\n\nğŸ“” **Unit-5.0 Trees (7 hrs)**\nBasic tree terminologies, different types of trees: binary tree, threaded binary tree, binary search tree, AVL tree; tree operations on each of the trees and their algorithms with complexity analysis. Applications of binary trees. B-tree, B+ tree: definitions, algorithms and analysis.\n\nğŸ“˜ **Unit-6.0 Graph (7 hrs)**\nBasic terminologies and representations, graph search and traversal algorithms and complexity analysis.\n\nğŸ“š **Text / Reference Books**\n1. \"Algorithms, Data Structures, and Problem Solving with C++\", Illustrated Edition, Mark Allen Weiss, Addison-Wesley Publishing Company.\n2. \"How to Solve it by Computer\", 2nd Impression, R. G. Dromey, Pearson Education.\n3. \"Fundamentals of Data Structures\", Illustrated Edition, Ellis Horowitz, Sartaj Sahni, Computer Science Press."
  },
    "Object Oriented Programming Using Java": {
    "text": "ğŸ“˜ **Course Code: 105303**\n\nğŸ“— **Course Title: Object Oriented Programming Using Java**\n\nğŸ“™ **Unit-1.0 OOP Concepts and Java Programming (5 hrs)**\nIntroduction to Java: history of Java, Java buzzwords, basics of Java programming, difference between procedural and object-oriented programming paradigm, need for OOP paradigm, OOP features, advantages of OOP, JDK, JRE and JVM, data types, variables, operators, control structures including selection and looping, Java methods, compilation, and execution of simple programs.\n\nğŸ“• **Unit-2.0 Objects, Classes, and Constructors in Java (7 hrs)**\nObjects and classes: basics of objects and classes in Java, declaring objects, new keyword, defining and calling methods in class, array of objects, constructors, different types of constructors, overloading methods and constructors, method binding, overriding and exceptions, passing object as parameters, returning object, static members, concept of access modifiers (public, private, protected, default), this keyword, garbage collection, finalize() method, nested and inner classes, exploring String class.\n\nğŸ“’ **Unit-3.0 Inheritance, Interfaces and Packages (9 hrs)**\nInheritance: inheritance hierarchies, benefits of inheritance, super and subclasses, member access rules, super keyword, preventing inheritance using final classes and methods, the Object class and its methods; Polymorphism: dynamic binding, method overriding, abstract classes and methods; Interfaces: interfaces vs abstract classes, defining an interface, implementing interfaces, accessing implementations through interface references, extending interfaces; Packages: defining, creating and accessing a package, understanding CLASSPATH, importing packages.\n\nğŸ““ **Unit-4.0 Exception Handling (6 hrs)**\nIntroduction to error and exception, error vs exception, concepts of exception handling, benefits of exception handling, exception types, exception hierarchy, checked and unchecked exceptions, usage of try, catch, throw, throws and finally, multiple catch clauses, nested try statements, re-throwing exceptions, creating own exception subclasses.\n\nğŸ“” **Unit-5.0 Introduction to Multithreading (7 hrs)**\nDifferences between multiple processes and multiple threads, thread states, creating threads, interrupting threads, thread priorities, synchronizing threads, inter-thread communication.\n\nğŸ“˜ **Unit-6.0 Files, The Collections Framework and Connecting to Database (8 hrs)**\nFiles: streams, byte streams, character streams, text input/output, binary input/output, random access file operations, file management using File class; The Collections Framework (java.util): collections overview, hierarchy of collection framework, collection interfaces, collection classesâ€” ArrayList, LinkedList, HashSet, TreeSet, PriorityQueue, ArrayDeque; Connecting to database: connecting to a database, querying a database and processing the results, updating data with JDBC.\n\nğŸ“š **Text / Reference Books**\n1. Herbert Schildt, \"Java: The Complete Reference, Eleventh Edition\", McGraw-Hill Education, 2018.\n2. Herbert Schildt, \"Java: A Beginner's Guide, Eighth Edition\", McGraw-Hill Osborne Media, 2018.\n3. E. Balagurusamy, \"Programming with Java\", McGraw-Hill Education, 2019.\n4. Herbert Schildt, Dale Skrien, \"Java Fundamentals â€“ A Comprehensive Introduction\", McGraw-Hill, 1st Edition, 2013.\n5. P. J. Deitel, H. M. Deitel, \"Java: How to Program\", Prentice Hall, 6th Edition, 2005.\n6. P. Radha Krishna, \"Object Oriented Programming through Java\", Universities Press / CRC Press, 2007.\n7. Bruce Eckel, \"Thinking in Java\", Prentice Hall, 4th Edition, 2006.\n8. Sachin Malhotra, Saurabh Chaudhary, \"Programming in Java\", Oxford University Press, 2nd Edition, 2014."
  },
    "Discrete Mathematics and Graph Theory": {
    "text": "ğŸ“˜ **Course Code: 105304**\n\nğŸ“— **Course Title: Discrete Mathematics and Graph Theory**\n\nğŸ“™ **Unit-1.0 Sets, Relation and Function (6 hrs)**\nOperations and laws of sets, Cartesian products, binary relation, partial ordering relation, equivalence relation, image of a set, sum and product of functions, bijective functions, inverse and composite function, size of a set, finite and infinite sets, countable and uncountable sets, Cantor's diagonal argument and the power set theorem, Schroederâ€“Bernstein theorem.\n\nğŸ“• **Unit-2.0 Principles of Mathematical Induction (8 hrs)**\nThe well-ordering principle, recursive definition, the division algorithm: prime numbers, the greatest common divisor (Euclidean algorithm), arithmetic, the fundamental theorem of arithmetic. Basic counting techniquesâ€” inclusion and exclusion, pigeon-hole principle, permutation and combination.\n\nğŸ“’ **Unit-3.0 Propositional Logic (4 hrs)**\nSyntax, semantics, validity and satisfiability, basic connectives and truth tables, logical equivalence: the laws of logic, logical implication, rules of inference, the use of quantifiers.\n\nğŸ““ **Unit-4.0 Proof Techniques (8 hrs)**\nSome terminology, proof methods and strategies, forward proof, proof by contradiction, proof by contraposition, proof of necessity and sufficiency.\n\nğŸ“” **Unit-5.0 Algebraic Structures and Morphism (10 hrs)**\nAlgebraic structures with one binary operation, semigroups, monoids, groups, congruence relation and quotient structures, free and cyclic monoids and groups, permutation groups, substructures, normal subgroups, algebraic structures with two binary operations, rings, integral domain and fields, Boolean algebra and Boolean ring, identities of Boolean algebra, duality, representation of Boolean functions, disjunctive and conjunctive normal forms.\n\nğŸ“˜ **Unit-6.0 Graphs and Trees (10 hrs)**\nGraphs and their properties, degree, connectivity, path, cycle, subgraph, isomorphism, Eulerian and Hamiltonian walks, graph coloring, coloring maps and planar graphs, coloring vertices, coloring edges, list coloring, perfect graphsâ€” definition, properties and examples; rooted trees, trees and sorting, weighted trees and prefix codes, biconnected components and articulation points, shortest distances.\n\nğŸ“š **Text / Reference Books**\n1. Kenneth H. Rosen, \"Discrete Mathematics and Its Applications\", Tata McGraw-Hill.\n2. Susanna S. Epp, \"Discrete Mathematics with Applications\", 4th Edition, Wadsworth Publishing Co. Inc.\n3. C. L. Liu, D. P. Mohapatra, \"Elements of Discrete Mathematics: A Computer Oriented Approach\", 3rd Edition, Tata McGraw-Hill.\n4. J. P. Tremblay, R. Manohar, \"Discrete Mathematical Structures and Its Application to Computer Science\", Tata McGraw-Hill.\n5. Norman L. Biggs, \"Discrete Mathematics\", 2nd Edition, Oxford University Press; Schaumâ€™s Outlines Series, Seymour Lipschutz, Marc Lipson.\n6. \"Discrete Mathematics\", Tata McGraw-Hill."
  },
    "Operating Systems": {
    "text": "ğŸ“˜ **Course Code: 105305**\n\nğŸ“— **Course Title: Operating Systems**\n\nğŸ“™ **Unit-1.0 Introduction (7 hrs)**\nConcept of operating systems, generations of operating systems, types of operating systems, OS services, system calls, structure of an OSâ€” layered, monolithic, microkernel operating systems, concept of virtual machine. Case study on UNIX and Windows operating systems.\n\nğŸ“• **Unit-2.0 Processes, Threads and Scheduling (8 hrs)**\nProcesses: definition, process relationship, different states of a process, process state transitions, process control block (PCB), context switching.\nThreads: definition, various states, benefits of threads, types of threads, concept of multithreading.\nProcess scheduling: foundation and scheduling objectives, types of schedulers, scheduling criteriaâ€” CPU utilization, throughput, turnaround time, waiting time, response time; scheduling algorithmsâ€” pre-emptive and non-pre-emptive, FCFS, SJF, RR; multiprocessor scheduling; real-time schedulingâ€” RM and EDF.\n\nğŸ“’ **Unit-3.0 Inter-Process Communication (8 hrs)**\nCritical section, race conditions, mutual exclusion, hardware solutions, strict alternation, Petersonâ€™s solution, the producerâ€“consumer problem, semaphores, event counters, monitors, message passing, shared memory, classical IPC problemsâ€” readerâ€“writer problem, dining philosopher problem, etc.\n\nğŸ““ **Unit-4.0 Deadlocks (5 hrs)**\nDefinition, necessary and sufficient conditions for deadlock, deadlock prevention, deadlock avoidanceâ€” bankerâ€™s algorithm, deadlock detection and recovery.\n\nğŸ“” **Unit-5.0 Memory Management and Virtual Memory (7 hrs)**\nMemory management: basic concepts, logical and physical address mapping, memory allocationâ€” contiguous memory allocation (fixed and variable partitions), internal and external fragmentation and compaction; paging and segmentationâ€” principle of operation, page allocation, hardware support for paging, protection and sharing, advantages and disadvantages of paging and segmentation.\nVirtual memory: basics of virtual memory, hardware and control structures, locality of reference, page fault, working set, dirty page/dirty bit, demand paging; page replacement algorithmsâ€” optimal, FIFO, second chance (SC), not recently used (NRU) and least recently used (LRU).\n\nğŸ“˜ **Unit-6.0 File, Disk and I/O Management (7 hrs)**\nFile management: concept of file, access methods, file types, file operations, directory structure, file system structure, allocation methods (contiguous, linked, indexed), free-space management (bit vector, linked list, grouping), directory implementation (linear list, hash table), efficiency and performance.\nDisk management: disk structure, disk schedulingâ€” FCFS, SSTF, SCAN, C-SCAN, disk reliability, disk formatting, boot block, bad blocks.\nI/O hardware: I/O devices, device controllers, direct memory access, principles of I/O softwareâ€” goals of interrupt handlers, device drivers, device-independent I/O software, secondary-storage structure.\n\nğŸ“š **Text / Reference Books**\n1. Avi Silberschatz, Peter Galvin, Greg Gagne, \"Operating System Concepts Essentials\", 9th Edition, Wiley Asia Student Edition.\n2. William Stallings, \"Operating Systems: Internals and Design Principles\", 5th Edition, Prentice Hall of India.\n3. Andrew S. Tanenbaum, \"Operating Systems: Design and Implementation\", 3rd Edition.\n4. Andrew S. Tanenbaum, \"Modern Operating Systems\", 4th Edition.\n5. Charles Crowley, \"Operating System: A Design-Oriented Approach\", 1st Edition, Irwin Publishing; Gary J. Nutt, \"Operating Systems: A Modern Perspective\", 2nd Edition, Addison-Wesley.\n6. Maurice Bach, \"Design of the Unix Operating Systems\", 8th Edition, Prentice-Hall of India.\n7. Daniel P. Bovet, Marco Cesati, \"Understanding the Linux Kernel\", 3rd Edition, O'Reilly and Associates."
  },
    "Universal Human Values": {
    "text": "ğŸ“˜ **Course Code: 105306**\n\nğŸ“— **Course Title: Universal Human Values**\n\nğŸ‘¤  **Unit-1.0 Introduction to Value Education (5 hrs)**\nRight understanding, relationship and physical facility (holistic development and the role of education), understanding value education, sharing about oneself, self-exploration as the process for value education, continuous happiness and prosperity â€“ the basic human aspirations, exploring human consciousness, happiness and prosperity â€“ current scenario, method to fulfil the basic human aspirations.\n\nğŸ“• **Unit-2.0 Harmony in the Human Being (4 hrs)**\nUnderstanding human being as the co-existence of the self and the body, distinguishing between the needs of the self and the body, the body as an instrument of the self, understanding harmony in the self, harmony of the self with the body, programme to ensure self-regulation and health.\n\nğŸ“’ **Unit-3.0 Harmony in the Family and Society (5 hrs)**\nHarmony in the family â€“ the basic unit of human interaction, trust as the foundational value in relationship, respect as the right evaluation, other feelings, justice in human-to-human relationship, understanding harmony in the society, vision for the universal human order.\n\nğŸ““ **Unit-4.0 Harmony in the Nature / Existence (6 hrs)**\nUnderstanding harmony in the nature, interconnectedness, self-regulation and mutual fulfilment among the four orders of nature, realizing existence as co-existence at all levels, the holistic perception of harmony in existence.\n\nğŸ“” **Unit-5.0 Implications of the Holistic Understanding â€“ a Look at Professional Ethics (5 hrs)**\nNatural acceptance of human values, definitiveness of ethical human conduct, a basis for humanistic education, humanistic constitution and universal human order, competence in professional ethics, holistic technologies, production systems and management models, typical case studies, strategies for transition towards value-based life and profession.\n\nğŸ“˜ **Unit-6.0 Professional Ethics and Value-Based Life (3 hrs)**\nCompetence in professional ethics, holistic technologies, production systems and management models, typical case studies, strategies for transition towards value-based life and profession.\n\nğŸ“š **Text / Reference Books**\n1. R. R. Gaur, R. Asthana, G. P. Bagaria, \"A Foundation Course in Human Values and Professional Ethics\", 2nd Revised Edition, Excel Books, New Delhi, 2019. ISBN 978-93-8703447.\n2. A. Nagaraj, \"Jeevan Vidya: Ek Parichaya\", Jeevan Vidya Prakashan, Amarkantak, 1999.\n3. A. N. Tripathi, \"Human Values\", New Age International Publishers, New Delhi, 2004.\n4. \"The Story of Stuff\" (Book).\n5. Mohandas Karamchand Gandhi, \"The Story of My Experiments with Truth\".\n6. E. F. Schumacher, \"Small is Beautiful\".\n7. Cecile Andrews, \"Slow is Beautiful\".\n8. J. C. Kumarappa, \"Economy of Permanence\".\n9. Pandit Sunderlal, \"Bharat Mein Angreji Raj\".\n10. Dharampal, \"Rediscovering India\".\n11. Mohandas K. Gandhi, \"Hind Swaraj or Indian Home Rule\".\n12. Maulana Abdul Kalam Azad, \"India Wins Freedom\".\n13. Romain Rolland, \"Vivekananda\"."
  },
    "Indian Knowledge System": {
    "text": "ğŸ“˜ **Course Code: 105307**\n\nğŸ“— **Course Title: Indian Knowledge System**\n\nğŸ‘¤  **Unit-1.0 Introduction to Indian Knowledge Systems (7 hrs)**\nOverview of IKS, organization of IKS, conception and constitution of knowledge in Indian tradition, the oral tradition, models and strategies of IKS.\n\nğŸ“• **Unit-2.0 Overview of IKS Domains (5 hrs)**\nThe Vedas as the basis of IKS, overview of all the six VedÄá¹…gas.\n\nğŸ“’ **Unit-3.0 Relevance in Current Technical Education System I (8 hrs)**\nRelevance of following IKS domains in present technical education system: Arthashastra (Indian economics and political systems), Ganita and Jyamiti (Indian mathematics, astronomy and geometry), Rasayana (Indian chemical sciences).\n\nğŸ““ **Unit-4.0 Relevance in Current Technical Education System II (8 hrs)**\nAyurveda (Indian biological sciences / diet and nutrition), Jyotish Vidya (observational astronomy and calendar systems), Prakriti Vidya (Indian system of terrestrial/material sciences, ecology and atmospheric sciences).\n\nğŸ“” **Unit-5.0 Relevance in Current Technical Education System III (7 hrs)**\nVastu Vidya (Indian system of aesthetics, iconography and built environment/architecture), Nyaya Shastra (Indian systems of social ethics, logic and law).\n\nğŸ“˜ **Unit-6.0 Indian Knowledge Traditions in Practice (7 hrs)**\nShilpa and Natya Shastra (Indian classical arts: performing and fine arts), Sankhya and Yoga Darshana (Indian psychology, yoga and consciousness studies), Vriksha Ayurveda (plant science, sustainable agriculture, food preservation methods).\n\nğŸ“š **Text / Reference Books**\n1. K. B. Archak, \"Introduction to Indian Knowledge System: Concepts and Applications\", Kaveri Books, New Delhi, 2012. ISBN-13: 978-9391818203.\n2. B. Mahadevan, Vinayak Bhat, Rajat Vinayak, Nagendra Pavana R. N., \"Introduction to Indian Knowledge System: Concepts and Applications\", PHI. ISBN: 9789391818203.\n3. P. Ramachandrudu, \"Glimpse into Kautilyaâ€™s Arthashastra\", Sanskrit Academy, Hyderabad, 2010. ISBN: 9788380171074.\n4. K. M. Munshi, N. Chandrashekara Aiyer (Eds.), \"Introduction\" in *Studies in Epics and PurÄá¹‡as*, Bharatiya Vidya Bhavan."
  },
    "Digital Electronics Lab": {
    "text": "ğŸ“˜ **Course Code: 105301P**\n\nğŸ“— **Course Title: Digital Electronics Lab**\n\nğŸ§ª **Perform Any 10 Experiments**\n\nğŸ“‹ **List of Experiments**\n\n1. **Universal Gates**\n(i) Identification and verification of NAND gate (IC #7400) and NOR gate (IC #7402).\n(ii) Construction and verification of all other gates (AND, OR, NOT, XOR) using:\n(a) Only NAND gates\n(b) Only NOR gates\n\n2. **Code Converter & Parity Generator and Checker**\n(i) Identification and verification of NOT (7404), AND (7408), OR (7432) and XOR (7486) gates.\n(ii) Design, construction and verification of 3-bit binary to gray converter and 3-bit gray to binary converter circuits.\n(iii) Design, construction and verification of 3-bit odd/even parity generator and 4-bit odd/even parity checker circuits.\n\n3. **Adder, Subtractor & Magnitude Comparator Circuits**\n(i) Design, construction and verification of half adder and half subtractor circuits.\n(ii) Design, construction and verification of full adder and full subtractor circuits.\n(iii) Design, construction and verification of 1-bit and 4-bit magnitude comparator circuits.\n(iv) BCD adder/subtractor.\n\n4. **Decoder, Multiplexer (MUX) & Demultiplexer (DMUX)**\n(i) Construction and verification of BCD to 7-segment decoder using IC #7447.\n(ii) Verification of 4:1 MUX, 8:1 MUX and 16:1 MUX.\n(iii) Verification of 1:4 DMUX and 1:8 DMUX.\n(iv) Cascading of multiplexers and cascading of decoders.\n\n5. **Latches and Flip-Flops**\n(i) Construction and verification of latch circuits using NAND/NOR gates.\n(ii) Construction and verification of S-R flip-flop using latch circuits.\n(iii) Verification of J-K flip-flop using IC #7476 (dual J-K FF).\n(iv) Construction and verification of D flip-flop and T flip-flop using J-K FF (IC #7476).\n(v) Construction and verification of master-slave J-K flip-flop.\n\n6. **Shift Registers**\n(i) Verification of D flip-flop using IC #7474 (dual D-FF).\n(ii) Construction and verification of a 2-bit shift right register using IC #7474.\n(iii) Construction and verification of a 2-bit shift left register using IC #7474.\n(iv) Verification of SISO, SIPO, PISO and PIPO shift registers.\n\n7. **Synchronous & Asynchronous Counters**\n(i) Construction and verification of 2-bit ripple counter using J-K FF.\n(ii) Construction and verification of Mod-3 up and Mod-3 down synchronous counters.\n(iii) Construction and verification of 2-bit ring counter using J-K FF.\n(iv) Construction and verification of 2-bit twisted ring (Johnson) counter using J-K FF.\n\n8. **Sequence Generator**\nDesign and construction of a 4-bit sequence generator.\n\n9. **Digital to Analog Converter (DAC)**\nConstruction and verification of D/A converters using:\n(a) Weighted resistor type\n(b) Râ€“2R ladder network type\n\n10. **Analog to Digital Converter (ADC)**\nConstruction and verification of A/D converters using:\n(a) Counter type\n(b) Successive approximation type\n\n11. **Multisim Familiarization**\nFamiliarization with Multisim and design of various digital circuits using Multisim."
  },
   "Data Structure & Algorithms Lab": {
    "text": "ğŸ“˜ **Course Code: 105302P**\n\nğŸ“— **Course Title: Data Structure & Algorithms Lab**\n\nğŸ§ª **Perform Any 10 Experiments**\n\nğŸ“‹ **List of Experiments**\n\n1. Write a program to read a linear list of items and store it in an array.\n\n2. Write a program to implement binary search.\n\n3. Write a program to implement stack using array.\n\n4. Write a program to implement stack using linked list.\n\n5. Write a program to convert infix expression into postfix expression.\n\n6. Write a program to implement queue using array.\n\n7. Write a program to insert an element in a circular queue using array.\n\n8. Write a program to implement queue using linked list.\n\n9. **Implement Singly Linked List**\n(a) Create a singly linked list.\n(b) Count number of nodes.\n(c) Traverse the linked list.\n\n10. **Insertion in Singly Linked List**\n(a) Insert node from beginning.\n(b) Insert node at a certain position.\n\n11. **Deletion in Singly Linked List**\n(a) Delete node from beginning.\n(b) Delete node from end.\n(c) Delete node at a certain position.\n(d) Delete entire list.\n(e) Reverse the singly linked list.\n\n12. **Insertion in Doubly Linked List**\n(a) Insert node from beginning.\n(b) Insert node from end.\n(c) Insert node at a certain position.\n(d) Reverse the list.\n\n13. **Deletion in Doubly Linked List**\n(a) Delete node from beginning.\n(b) Delete node from end.\n(c) Delete node at a certain position.\n\n14. Create a node of circular singly linked list and circular doubly linked list.\n\n15. **Tree Traversal**\n(a) Preorder traversal.\n(b) Inorder traversal.\n(c) Postorder traversal."
  },
    "Object Oriented Programming Using JAVA": {
    "text": "Course Code-105303P\nObject Oriented Programming Using JAVA\n\nPerform all Experiments\n\nList of programs:\n\n1. Program to Demonstrate Basic Java Syntax and Control Structures\n2. Program Using Classes, Objects, Methods, and Constructors\n3. Program on Method Overloading and Constructor Overloading\n4. Program to Demonstrate Inheritance and Use of â€superâ€Ÿ Keyword\n5. Program Using Method Overriding and Runtime Polymorphism\n6. Program to Implement Abstract Class and Interface\n7. Program on User-Defined Exceptions\n8. Multithreading Program with Synchronization\n9. File Handling Program Using Byte Stream & Character Stream.\n10. Program Using Java Collections Framework & JDBC Connectivity."
  },
    "Operating Systems Lab": {
    "text": "Course Code- 105305P\nOperating Systems Lab\n\nPerform all Experiments\n\nOperating System Lab: -\n\n1. Write a program to implement FCFS scheduling algorithm.\n2. Write a program to implement SJF scheduling algorithm.\n3. Write a program to implement priority scheduling algorithm.\n4. Write a program to implement round robin scheduling.\n5. Write a program to implement bankerâ€Ÿs algorithm.\n6. Write a device driver for any device or peripheral.\n7. Write a program to implement disk scheduling algorithm.\n8. Write a program to implement dining philosopher problem.\n9. Write a program to implement producer consumer problem.\n10. Write a program to implement LRU page replacement algorithm."
  },
    "Internship â€“ I": {
    "text": "Course Code-105308\nInternship â€“ I\n\nInternship I Guidelines:\n\nInternship I is of a minimum duration of two weeks which can be completed in an Industry/Institute in consultation with concerned Engineering College/ Institute. After completion of internship a detailed report of the internship mentioning the training undertaken along with certificate should be submitted."
  }
}
