
FCV4.3 Pinout F437ZI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1b4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800c368  0800c368  0001c368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8a4  0800c8a4  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8a4  0800c8a4  0001c8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8ac  0800c8ac  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8ac  0800c8ac  0001c8ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c8b0  0800c8b0  0001c8b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800c8b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201fc  2**0
                  CONTENTS
 10 .bss          00005834  200001fc  200001fc  000201fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005a30  20005a30  000201fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b449  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004847  00000000  00000000  0004b675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002058  00000000  00000000  0004fec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001ee8  00000000  00000000  00051f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005d2b  00000000  00000000  00053e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022d9d  00000000  00000000  00059b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fef40  00000000  00000000  0007c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0017b808  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009d7c  00000000  00000000  0017b85c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c34c 	.word	0x0800c34c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000200 	.word	0x20000200
 80001ec:	0800c34c 	.word	0x0800c34c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96e 	b.w	8000ebc <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468c      	mov	ip, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f040 8083 	bne.w	8000d0e <__udivmoddi4+0x116>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d947      	bls.n	8000c9e <__udivmoddi4+0xa6>
 8000c0e:	fab2 f282 	clz	r2, r2
 8000c12:	b142      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	f1c2 0020 	rsb	r0, r2, #32
 8000c18:	fa24 f000 	lsr.w	r0, r4, r0
 8000c1c:	4091      	lsls	r1, r2
 8000c1e:	4097      	lsls	r7, r2
 8000c20:	ea40 0c01 	orr.w	ip, r0, r1
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c30:	fa1f fe87 	uxth.w	lr, r7
 8000c34:	fb08 c116 	mls	r1, r8, r6, ip
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4a:	f080 8119 	bcs.w	8000e80 <__udivmoddi4+0x288>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8116 	bls.w	8000e80 <__udivmoddi4+0x288>
 8000c54:	3e02      	subs	r6, #2
 8000c56:	443b      	add	r3, r7
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c60:	fb08 3310 	mls	r3, r8, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c6c:	45a6      	cmp	lr, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	193c      	adds	r4, r7, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8105 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c7a:	45a6      	cmp	lr, r4
 8000c7c:	f240 8102 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c80:	3802      	subs	r0, #2
 8000c82:	443c      	add	r4, r7
 8000c84:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c88:	eba4 040e 	sub.w	r4, r4, lr
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	b11d      	cbz	r5, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c5 4300 	strd	r4, r3, [r5]
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	b902      	cbnz	r2, 8000ca2 <__udivmoddi4+0xaa>
 8000ca0:	deff      	udf	#255	; 0xff
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	2a00      	cmp	r2, #0
 8000ca8:	d150      	bne.n	8000d4c <__udivmoddi4+0x154>
 8000caa:	1bcb      	subs	r3, r1, r7
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f f887 	uxth.w	r8, r7
 8000cb4:	2601      	movs	r6, #1
 8000cb6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cba:	0c21      	lsrs	r1, r4, #16
 8000cbc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	d907      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000ccc:	1879      	adds	r1, r7, r1
 8000cce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cd2:	d202      	bcs.n	8000cda <__udivmoddi4+0xe2>
 8000cd4:	428b      	cmp	r3, r1
 8000cd6:	f200 80e9 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000cda:	4684      	mov	ip, r0
 8000cdc:	1ac9      	subs	r1, r1, r3
 8000cde:	b2a3      	uxth	r3, r4
 8000ce0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ce8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cec:	fb08 f800 	mul.w	r8, r8, r0
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x10c>
 8000cf4:	193c      	adds	r4, r7, r4
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x10a>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f200 80d9 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d02:	4618      	mov	r0, r3
 8000d04:	eba4 0408 	sub.w	r4, r4, r8
 8000d08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d0c:	e7bf      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x12e>
 8000d12:	2d00      	cmp	r5, #0
 8000d14:	f000 80b1 	beq.w	8000e7a <__udivmoddi4+0x282>
 8000d18:	2600      	movs	r6, #0
 8000d1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d1e:	4630      	mov	r0, r6
 8000d20:	4631      	mov	r1, r6
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f683 	clz	r6, r3
 8000d2a:	2e00      	cmp	r6, #0
 8000d2c:	d14a      	bne.n	8000dc4 <__udivmoddi4+0x1cc>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0x140>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80b8 	bhi.w	8000ea8 <__udivmoddi4+0x2b0>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	468c      	mov	ip, r1
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d0a8      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000d46:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d4a:	e7a5      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000d4c:	f1c2 0320 	rsb	r3, r2, #32
 8000d50:	fa20 f603 	lsr.w	r6, r0, r3
 8000d54:	4097      	lsls	r7, r2
 8000d56:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5e:	40d9      	lsrs	r1, r3
 8000d60:	4330      	orrs	r0, r6
 8000d62:	0c03      	lsrs	r3, r0, #16
 8000d64:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d68:	fa1f f887 	uxth.w	r8, r7
 8000d6c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb06 f108 	mul.w	r1, r6, r8
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x19c>
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d86:	f080 808d 	bcs.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d8a:	4299      	cmp	r1, r3
 8000d8c:	f240 808a 	bls.w	8000ea4 <__udivmoddi4+0x2ac>
 8000d90:	3e02      	subs	r6, #2
 8000d92:	443b      	add	r3, r7
 8000d94:	1a5b      	subs	r3, r3, r1
 8000d96:	b281      	uxth	r1, r0
 8000d98:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d9c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb00 f308 	mul.w	r3, r0, r8
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x1c4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db2:	d273      	bcs.n	8000e9c <__udivmoddi4+0x2a4>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	d971      	bls.n	8000e9c <__udivmoddi4+0x2a4>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4439      	add	r1, r7
 8000dbc:	1acb      	subs	r3, r1, r3
 8000dbe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dc2:	e778      	b.n	8000cb6 <__udivmoddi4+0xbe>
 8000dc4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dc8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dcc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dd0:	431c      	orrs	r4, r3
 8000dd2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dd6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dda:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dde:	fa21 f10c 	lsr.w	r1, r1, ip
 8000de2:	431f      	orrs	r7, r3
 8000de4:	0c3b      	lsrs	r3, r7, #16
 8000de6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dea:	fa1f f884 	uxth.w	r8, r4
 8000dee:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000df6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dfa:	458a      	cmp	sl, r1
 8000dfc:	fa02 f206 	lsl.w	r2, r2, r6
 8000e00:	fa00 f306 	lsl.w	r3, r0, r6
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x220>
 8000e06:	1861      	adds	r1, r4, r1
 8000e08:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e0c:	d248      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e0e:	458a      	cmp	sl, r1
 8000e10:	d946      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4421      	add	r1, r4
 8000e18:	eba1 010a 	sub.w	r1, r1, sl
 8000e1c:	b2bf      	uxth	r7, r7
 8000e1e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e22:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e26:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e2a:	fb00 f808 	mul.w	r8, r0, r8
 8000e2e:	45b8      	cmp	r8, r7
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x24a>
 8000e32:	19e7      	adds	r7, r4, r7
 8000e34:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e38:	d22e      	bcs.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3a:	45b8      	cmp	r8, r7
 8000e3c:	d92c      	bls.n	8000e98 <__udivmoddi4+0x2a0>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4427      	add	r7, r4
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	eba7 0708 	sub.w	r7, r7, r8
 8000e4a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4e:	454f      	cmp	r7, r9
 8000e50:	46c6      	mov	lr, r8
 8000e52:	4649      	mov	r1, r9
 8000e54:	d31a      	bcc.n	8000e8c <__udivmoddi4+0x294>
 8000e56:	d017      	beq.n	8000e88 <__udivmoddi4+0x290>
 8000e58:	b15d      	cbz	r5, 8000e72 <__udivmoddi4+0x27a>
 8000e5a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e5e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e62:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e66:	40f2      	lsrs	r2, r6
 8000e68:	ea4c 0202 	orr.w	r2, ip, r2
 8000e6c:	40f7      	lsrs	r7, r6
 8000e6e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e72:	2600      	movs	r6, #0
 8000e74:	4631      	mov	r1, r6
 8000e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e70b      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e9      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6fd      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e88:	4543      	cmp	r3, r8
 8000e8a:	d2e5      	bcs.n	8000e58 <__udivmoddi4+0x260>
 8000e8c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e90:	eb69 0104 	sbc.w	r1, r9, r4
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7df      	b.n	8000e58 <__udivmoddi4+0x260>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e7d2      	b.n	8000e42 <__udivmoddi4+0x24a>
 8000e9c:	4660      	mov	r0, ip
 8000e9e:	e78d      	b.n	8000dbc <__udivmoddi4+0x1c4>
 8000ea0:	4681      	mov	r9, r0
 8000ea2:	e7b9      	b.n	8000e18 <__udivmoddi4+0x220>
 8000ea4:	4666      	mov	r6, ip
 8000ea6:	e775      	b.n	8000d94 <__udivmoddi4+0x19c>
 8000ea8:	4630      	mov	r0, r6
 8000eaa:	e74a      	b.n	8000d42 <__udivmoddi4+0x14a>
 8000eac:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb0:	4439      	add	r1, r7
 8000eb2:	e713      	b.n	8000cdc <__udivmoddi4+0xe4>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	443c      	add	r4, r7
 8000eb8:	e724      	b.n	8000d04 <__udivmoddi4+0x10c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec4:	f001 faf8 	bl	80024b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec8:	f000 f83c 	bl	8000f44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ecc:	f000 fb60 	bl	8001590 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ed0:	f000 f8a6 	bl	8001020 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000ed4:	f000 f8f6 	bl	80010c4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000ed8:	f000 f934 	bl	8001144 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000edc:	f000 f972 	bl	80011c4 <MX_I2C3_Init>
  MX_SPI2_Init();
 8000ee0:	f000 f9b0 	bl	8001244 <MX_SPI2_Init>
  MX_SPI4_Init();
 8000ee4:	f000 f9e4 	bl	80012b0 <MX_SPI4_Init>
  MX_SPI5_Init();
 8000ee8:	f000 fa18 	bl	800131c <MX_SPI5_Init>
  MX_TIM2_Init();
 8000eec:	f000 fa4c 	bl	8001388 <MX_TIM2_Init>
  MX_UART8_Init();
 8000ef0:	f000 faa2 	bl	8001438 <MX_UART8_Init>
  MX_USART3_UART_Init();
 8000ef4:	f000 faca 	bl	800148c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8000ef8:	f000 faf2 	bl	80014e0 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000efc:	f000 fb1a 	bl	8001534 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f00:	f005 fd72 	bl	80069e8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of radioShenanigan */
  radioShenaniganHandle = osThreadNew(StartDefaultTask, NULL, &radioShenanigan_attributes);
 8000f04:	4a09      	ldr	r2, [pc, #36]	; (8000f2c <main+0x6c>)
 8000f06:	2100      	movs	r1, #0
 8000f08:	4809      	ldr	r0, [pc, #36]	; (8000f30 <main+0x70>)
 8000f0a:	f005 fdb7 	bl	8006a7c <osThreadNew>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	4a08      	ldr	r2, [pc, #32]	; (8000f34 <main+0x74>)
 8000f12:	6013      	str	r3, [r2, #0]

  /* creation of fakeSensors */
  fakeSensorsHandle = osThreadNew(StartFakeSensors, NULL, &fakeSensors_attributes);
 8000f14:	4a08      	ldr	r2, [pc, #32]	; (8000f38 <main+0x78>)
 8000f16:	2100      	movs	r1, #0
 8000f18:	4808      	ldr	r0, [pc, #32]	; (8000f3c <main+0x7c>)
 8000f1a:	f005 fdaf 	bl	8006a7c <osThreadNew>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a07      	ldr	r2, [pc, #28]	; (8000f40 <main+0x80>)
 8000f22:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f24:	f005 fd84 	bl	8006a30 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f28:	e7fe      	b.n	8000f28 <main+0x68>
 8000f2a:	bf00      	nop
 8000f2c:	0800c464 	.word	0x0800c464
 8000f30:	080018a1 	.word	0x080018a1
 8000f34:	20005744 	.word	0x20005744
 8000f38:	0800c488 	.word	0x0800c488
 8000f3c:	08001a6d 	.word	0x08001a6d
 8000f40:	200058d4 	.word	0x200058d4

08000f44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b094      	sub	sp, #80	; 0x50
 8000f48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4a:	f107 0320 	add.w	r3, r7, #32
 8000f4e:	2230      	movs	r2, #48	; 0x30
 8000f50:	2100      	movs	r1, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f008 fc04 	bl	8009760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f58:	f107 030c 	add.w	r3, r7, #12
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
 8000f64:	60da      	str	r2, [r3, #12]
 8000f66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	4b2a      	ldr	r3, [pc, #168]	; (8001018 <SystemClock_Config+0xd4>)
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f70:	4a29      	ldr	r2, [pc, #164]	; (8001018 <SystemClock_Config+0xd4>)
 8000f72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f76:	6413      	str	r3, [r2, #64]	; 0x40
 8000f78:	4b27      	ldr	r3, [pc, #156]	; (8001018 <SystemClock_Config+0xd4>)
 8000f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f84:	2300      	movs	r3, #0
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	4b24      	ldr	r3, [pc, #144]	; (800101c <SystemClock_Config+0xd8>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f90:	4a22      	ldr	r2, [pc, #136]	; (800101c <SystemClock_Config+0xd8>)
 8000f92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f96:	6013      	str	r3, [r2, #0]
 8000f98:	4b20      	ldr	r3, [pc, #128]	; (800101c <SystemClock_Config+0xd8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fa8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fb2:	2310      	movs	r3, #16
 8000fb4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fba:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fc0:	2310      	movs	r3, #16
 8000fc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000fc4:	23c0      	movs	r3, #192	; 0xc0
 8000fc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd0:	f107 0320 	add.w	r3, r7, #32
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f002 fae3 	bl	80035a0 <HAL_RCC_OscConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000fe0:	f000 fd88 	bl	8001af4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f002 fd46 	bl	8003a90 <HAL_RCC_ClockConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800100a:	f000 fd73 	bl	8001af4 <Error_Handler>
  }
}
 800100e:	bf00      	nop
 8001010:	3750      	adds	r7, #80	; 0x50
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40023800 	.word	0x40023800
 800101c:	40007000 	.word	0x40007000

08001020 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001026:	463b      	mov	r3, r7
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001032:	4b21      	ldr	r3, [pc, #132]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001034:	4a21      	ldr	r2, [pc, #132]	; (80010bc <MX_ADC1_Init+0x9c>)
 8001036:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001038:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <MX_ADC1_Init+0x98>)
 800103a:	2200      	movs	r2, #0
 800103c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800103e:	4b1e      	ldr	r3, [pc, #120]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001044:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001046:	2200      	movs	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800104a:	4b1b      	ldr	r3, [pc, #108]	; (80010b8 <MX_ADC1_Init+0x98>)
 800104c:	2200      	movs	r2, #0
 800104e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001058:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <MX_ADC1_Init+0x98>)
 800105a:	2200      	movs	r2, #0
 800105c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800105e:	4b16      	ldr	r3, [pc, #88]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001060:	4a17      	ldr	r2, [pc, #92]	; (80010c0 <MX_ADC1_Init+0xa0>)
 8001062:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001064:	4b14      	ldr	r3, [pc, #80]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <MX_ADC1_Init+0x98>)
 800106c:	2201      	movs	r2, #1
 800106e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001070:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_ADC1_Init+0x98>)
 800107a:	2201      	movs	r2, #1
 800107c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800107e:	480e      	ldr	r0, [pc, #56]	; (80010b8 <MX_ADC1_Init+0x98>)
 8001080:	f001 fa80 	bl	8002584 <HAL_ADC_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800108a:	f000 fd33 	bl	8001af4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800108e:	2306      	movs	r3, #6
 8001090:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001092:	2301      	movs	r3, #1
 8001094:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109a:	463b      	mov	r3, r7
 800109c:	4619      	mov	r1, r3
 800109e:	4806      	ldr	r0, [pc, #24]	; (80010b8 <MX_ADC1_Init+0x98>)
 80010a0:	f001 fab4 	bl	800260c <HAL_ADC_ConfigChannel>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80010aa:	f000 fd23 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200054a4 	.word	0x200054a4
 80010bc:	40012000 	.word	0x40012000
 80010c0:	0f000001 	.word	0x0f000001

080010c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <MX_I2C1_Init+0x74>)
 80010ca:	4a1c      	ldr	r2, [pc, #112]	; (800113c <MX_I2C1_Init+0x78>)
 80010cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010ce:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <MX_I2C1_Init+0x74>)
 80010d0:	4a1b      	ldr	r2, [pc, #108]	; (8001140 <MX_I2C1_Init+0x7c>)
 80010d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010d4:	4b18      	ldr	r3, [pc, #96]	; (8001138 <MX_I2C1_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010da:	4b17      	ldr	r3, [pc, #92]	; (8001138 <MX_I2C1_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e0:	4b15      	ldr	r3, [pc, #84]	; (8001138 <MX_I2C1_Init+0x74>)
 80010e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <MX_I2C1_Init+0x74>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010ee:	4b12      	ldr	r3, [pc, #72]	; (8001138 <MX_I2C1_Init+0x74>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f4:	4b10      	ldr	r3, [pc, #64]	; (8001138 <MX_I2C1_Init+0x74>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010fa:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <MX_I2C1_Init+0x74>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001100:	480d      	ldr	r0, [pc, #52]	; (8001138 <MX_I2C1_Init+0x74>)
 8001102:	f001 ff71 	bl	8002fe8 <HAL_I2C_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800110c:	f000 fcf2 	bl	8001af4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001110:	2100      	movs	r1, #0
 8001112:	4809      	ldr	r0, [pc, #36]	; (8001138 <MX_I2C1_Init+0x74>)
 8001114:	f002 f8ac 	bl	8003270 <HAL_I2CEx_ConfigAnalogFilter>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800111e:	f000 fce9 	bl	8001af4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001122:	2100      	movs	r1, #0
 8001124:	4804      	ldr	r0, [pc, #16]	; (8001138 <MX_I2C1_Init+0x74>)
 8001126:	f002 f8df 	bl	80032e8 <HAL_I2CEx_ConfigDigitalFilter>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001130:	f000 fce0 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20004ff4 	.word	0x20004ff4
 800113c:	40005400 	.word	0x40005400
 8001140:	000186a0 	.word	0x000186a0

08001144 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001148:	4b1b      	ldr	r3, [pc, #108]	; (80011b8 <MX_I2C2_Init+0x74>)
 800114a:	4a1c      	ldr	r2, [pc, #112]	; (80011bc <MX_I2C2_Init+0x78>)
 800114c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800114e:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001150:	4a1b      	ldr	r2, [pc, #108]	; (80011c0 <MX_I2C2_Init+0x7c>)
 8001152:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001154:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <MX_I2C2_Init+0x74>)
 800115c:	2200      	movs	r2, #0
 800115e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001160:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001162:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001166:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001168:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <MX_I2C2_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800116e:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001174:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800117a:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <MX_I2C2_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001180:	480d      	ldr	r0, [pc, #52]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001182:	f001 ff31 	bl	8002fe8 <HAL_I2C_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800118c:	f000 fcb2 	bl	8001af4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001190:	2100      	movs	r1, #0
 8001192:	4809      	ldr	r0, [pc, #36]	; (80011b8 <MX_I2C2_Init+0x74>)
 8001194:	f002 f86c 	bl	8003270 <HAL_I2CEx_ConfigAnalogFilter>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800119e:	f000 fca9 	bl	8001af4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80011a2:	2100      	movs	r1, #0
 80011a4:	4804      	ldr	r0, [pc, #16]	; (80011b8 <MX_I2C2_Init+0x74>)
 80011a6:	f002 f89f 	bl	80032e8 <HAL_I2CEx_ConfigDigitalFilter>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80011b0:	f000 fca0 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20005450 	.word	0x20005450
 80011bc:	40005800 	.word	0x40005800
 80011c0:	000186a0 	.word	0x000186a0

080011c4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80011c8:	4b1b      	ldr	r3, [pc, #108]	; (8001238 <MX_I2C3_Init+0x74>)
 80011ca:	4a1c      	ldr	r2, [pc, #112]	; (800123c <MX_I2C3_Init+0x78>)
 80011cc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80011ce:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_I2C3_Init+0x74>)
 80011d0:	4a1b      	ldr	r2, [pc, #108]	; (8001240 <MX_I2C3_Init+0x7c>)
 80011d2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d4:	4b18      	ldr	r3, [pc, #96]	; (8001238 <MX_I2C3_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_I2C3_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e0:	4b15      	ldr	r3, [pc, #84]	; (8001238 <MX_I2C3_Init+0x74>)
 80011e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011e6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e8:	4b13      	ldr	r3, [pc, #76]	; (8001238 <MX_I2C3_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80011ee:	4b12      	ldr	r3, [pc, #72]	; (8001238 <MX_I2C3_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f4:	4b10      	ldr	r3, [pc, #64]	; (8001238 <MX_I2C3_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011fa:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <MX_I2C3_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001200:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_I2C3_Init+0x74>)
 8001202:	f001 fef1 	bl	8002fe8 <HAL_I2C_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800120c:	f000 fc72 	bl	8001af4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001210:	2100      	movs	r1, #0
 8001212:	4809      	ldr	r0, [pc, #36]	; (8001238 <MX_I2C3_Init+0x74>)
 8001214:	f002 f82c 	bl	8003270 <HAL_I2CEx_ConfigAnalogFilter>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800121e:	f000 fc69 	bl	8001af4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001222:	2100      	movs	r1, #0
 8001224:	4804      	ldr	r0, [pc, #16]	; (8001238 <MX_I2C3_Init+0x74>)
 8001226:	f002 f85f 	bl	80032e8 <HAL_I2CEx_ConfigDigitalFilter>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001230:	f000 fc60 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	20004cac 	.word	0x20004cac
 800123c:	40005c00 	.word	0x40005c00
 8001240:	000186a0 	.word	0x000186a0

08001244 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001248:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <MX_SPI2_Init+0x64>)
 800124a:	4a18      	ldr	r2, [pc, #96]	; (80012ac <MX_SPI2_Init+0x68>)
 800124c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800124e:	4b16      	ldr	r3, [pc, #88]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001250:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001254:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_SPI2_Init+0x64>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_SPI2_Init+0x64>)
 800126a:	2200      	movs	r2, #0
 800126c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800126e:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001270:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001274:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001276:	4b0c      	ldr	r3, [pc, #48]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001278:	2200      	movs	r2, #0
 800127a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <MX_SPI2_Init+0x64>)
 800127e:	2200      	movs	r2, #0
 8001280:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001284:	2200      	movs	r2, #0
 8001286:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <MX_SPI2_Init+0x64>)
 800128a:	2200      	movs	r2, #0
 800128c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800128e:	4b06      	ldr	r3, [pc, #24]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001290:	220a      	movs	r2, #10
 8001292:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001294:	4804      	ldr	r0, [pc, #16]	; (80012a8 <MX_SPI2_Init+0x64>)
 8001296:	f002 fe27 	bl	8003ee8 <HAL_SPI_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80012a0:	f000 fc28 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20004d00 	.word	0x20004d00
 80012ac:	40003800 	.word	0x40003800

080012b0 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80012b4:	4b17      	ldr	r3, [pc, #92]	; (8001314 <MX_SPI4_Init+0x64>)
 80012b6:	4a18      	ldr	r2, [pc, #96]	; (8001318 <MX_SPI4_Init+0x68>)
 80012b8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80012ba:	4b16      	ldr	r3, [pc, #88]	; (8001314 <MX_SPI4_Init+0x64>)
 80012bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012c0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80012c2:	4b14      	ldr	r3, [pc, #80]	; (8001314 <MX_SPI4_Init+0x64>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <MX_SPI4_Init+0x64>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <MX_SPI4_Init+0x64>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <MX_SPI4_Init+0x64>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <MX_SPI4_Init+0x64>)
 80012dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012e0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <MX_SPI4_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <MX_SPI4_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ee:	4b09      	ldr	r3, [pc, #36]	; (8001314 <MX_SPI4_Init+0x64>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012f4:	4b07      	ldr	r3, [pc, #28]	; (8001314 <MX_SPI4_Init+0x64>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 80012fa:	4b06      	ldr	r3, [pc, #24]	; (8001314 <MX_SPI4_Init+0x64>)
 80012fc:	220a      	movs	r2, #10
 80012fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <MX_SPI4_Init+0x64>)
 8001302:	f002 fdf1 	bl	8003ee8 <HAL_SPI_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 800130c:	f000 fbf2 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	200054ec 	.word	0x200054ec
 8001318:	40013400 	.word	0x40013400

0800131c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001320:	4b17      	ldr	r3, [pc, #92]	; (8001380 <MX_SPI5_Init+0x64>)
 8001322:	4a18      	ldr	r2, [pc, #96]	; (8001384 <MX_SPI5_Init+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001326:	4b16      	ldr	r3, [pc, #88]	; (8001380 <MX_SPI5_Init+0x64>)
 8001328:	f44f 7282 	mov.w	r2, #260	; 0x104
 800132c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800132e:	4b14      	ldr	r3, [pc, #80]	; (8001380 <MX_SPI5_Init+0x64>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <MX_SPI5_Init+0x64>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <MX_SPI5_Init+0x64>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001340:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <MX_SPI5_Init+0x64>)
 8001342:	2200      	movs	r2, #0
 8001344:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <MX_SPI5_Init+0x64>)
 8001348:	f44f 7200 	mov.w	r2, #512	; 0x200
 800134c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <MX_SPI5_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001354:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <MX_SPI5_Init+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800135a:	4b09      	ldr	r3, [pc, #36]	; (8001380 <MX_SPI5_Init+0x64>)
 800135c:	2200      	movs	r2, #0
 800135e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001360:	4b07      	ldr	r3, [pc, #28]	; (8001380 <MX_SPI5_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <MX_SPI5_Init+0x64>)
 8001368:	220a      	movs	r2, #10
 800136a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800136c:	4804      	ldr	r0, [pc, #16]	; (8001380 <MX_SPI5_Init+0x64>)
 800136e:	f002 fdbb 	bl	8003ee8 <HAL_SPI_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001378:	f000 fbbc 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20004f58 	.word	0x20004f58
 8001384:	40015000 	.word	0x40015000

08001388 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	; 0x28
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800138e:	f107 0320 	add.w	r3, r7, #32
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	60da      	str	r2, [r3, #12]
 80013a4:	611a      	str	r2, [r3, #16]
 80013a6:	615a      	str	r2, [r3, #20]
 80013a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013aa:	4b22      	ldr	r3, [pc, #136]	; (8001434 <MX_TIM2_Init+0xac>)
 80013ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013b2:	4b20      	ldr	r3, [pc, #128]	; (8001434 <MX_TIM2_Init+0xac>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b8:	4b1e      	ldr	r3, [pc, #120]	; (8001434 <MX_TIM2_Init+0xac>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013be:	4b1d      	ldr	r3, [pc, #116]	; (8001434 <MX_TIM2_Init+0xac>)
 80013c0:	f04f 32ff 	mov.w	r2, #4294967295
 80013c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c6:	4b1b      	ldr	r3, [pc, #108]	; (8001434 <MX_TIM2_Init+0xac>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013cc:	4b19      	ldr	r3, [pc, #100]	; (8001434 <MX_TIM2_Init+0xac>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80013d2:	4818      	ldr	r0, [pc, #96]	; (8001434 <MX_TIM2_Init+0xac>)
 80013d4:	f003 fa84 	bl	80048e0 <HAL_TIM_PWM_Init>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80013de:	f000 fb89 	bl	8001af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013ea:	f107 0320 	add.w	r3, r7, #32
 80013ee:	4619      	mov	r1, r3
 80013f0:	4810      	ldr	r0, [pc, #64]	; (8001434 <MX_TIM2_Init+0xac>)
 80013f2:	f003 ff07 	bl	8005204 <HAL_TIMEx_MasterConfigSynchronization>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80013fc:	f000 fb7a 	bl	8001af4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001400:	2360      	movs	r3, #96	; 0x60
 8001402:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001408:	2300      	movs	r3, #0
 800140a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	2208      	movs	r2, #8
 8001414:	4619      	mov	r1, r3
 8001416:	4807      	ldr	r0, [pc, #28]	; (8001434 <MX_TIM2_Init+0xac>)
 8001418:	f003 fbba 	bl	8004b90 <HAL_TIM_PWM_ConfigChannel>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001422:	f000 fb67 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001426:	4803      	ldr	r0, [pc, #12]	; (8001434 <MX_TIM2_Init+0xac>)
 8001428:	f000 fd86 	bl	8001f38 <HAL_TIM_MspPostInit>

}
 800142c:	bf00      	nop
 800142e:	3728      	adds	r7, #40	; 0x28
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	2000588c 	.word	0x2000588c

08001438 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_UART8_Init+0x4c>)
 800143e:	4a12      	ldr	r2, [pc, #72]	; (8001488 <MX_UART8_Init+0x50>)
 8001440:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <MX_UART8_Init+0x4c>)
 8001444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001448:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <MX_UART8_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <MX_UART8_Init+0x4c>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <MX_UART8_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <MX_UART8_Init+0x4c>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b08      	ldr	r3, [pc, #32]	; (8001484 <MX_UART8_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <MX_UART8_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <MX_UART8_Init+0x4c>)
 8001470:	f003 ff58 	bl	8005324 <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_UART8_Init+0x46>
  {
    Error_Handler();
 800147a:	f000 fb3b 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	20005748 	.word	0x20005748
 8001488:	40007c00 	.word	0x40007c00

0800148c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 8001492:	4a12      	ldr	r2, [pc, #72]	; (80014dc <MX_USART3_UART_Init+0x50>)
 8001494:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001496:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 8001498:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800149c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_USART3_UART_Init+0x4c>)
 80014c4:	f003 ff2e 	bl	8005324 <HAL_UART_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014ce:	f000 fb11 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20004fb0 	.word	0x20004fb0
 80014dc:	40004800 	.word	0x40004800

080014e0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <MX_USART6_UART_Init+0x4c>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	; (8001530 <MX_USART6_UART_Init+0x50>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <MX_USART6_UART_Init+0x4c>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	; (800152c <MX_USART6_UART_Init+0x4c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	; (800152c <MX_USART6_UART_Init+0x4c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	; (800152c <MX_USART6_UART_Init+0x4c>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b09      	ldr	r3, [pc, #36]	; (800152c <MX_USART6_UART_Init+0x4c>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b08      	ldr	r3, [pc, #32]	; (800152c <MX_USART6_UART_Init+0x4c>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <MX_USART6_UART_Init+0x4c>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001516:	4805      	ldr	r0, [pc, #20]	; (800152c <MX_USART6_UART_Init+0x4c>)
 8001518:	f003 ff04 	bl	8005324 <HAL_UART_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001522:	f000 fae7 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000578c 	.word	0x2000578c
 8001530:	40011400 	.word	0x40011400

08001534 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001538:	4b14      	ldr	r3, [pc, #80]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800153a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800153e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001540:	4b12      	ldr	r3, [pc, #72]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001542:	2204      	movs	r2, #4
 8001544:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001546:	4b11      	ldr	r3, [pc, #68]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001548:	2202      	movs	r2, #2
 800154a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800154e:	2200      	movs	r2, #0
 8001550:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001552:	4b0e      	ldr	r3, [pc, #56]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001554:	2202      	movs	r2, #2
 8001556:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800155e:	4b0b      	ldr	r3, [pc, #44]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001560:	2200      	movs	r2, #0
 8001562:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001564:	4b09      	ldr	r3, [pc, #36]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001566:	2200      	movs	r2, #0
 8001568:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800156a:	4b08      	ldr	r3, [pc, #32]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800156c:	2201      	movs	r2, #1
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001570:	4b06      	ldr	r3, [pc, #24]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001572:	2200      	movs	r2, #0
 8001574:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001576:	4805      	ldr	r0, [pc, #20]	; (800158c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001578:	f001 fef5 	bl	8003366 <HAL_PCD_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001582:	f000 fab7 	bl	8001af4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20005048 	.word	0x20005048

08001590 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08e      	sub	sp, #56	; 0x38
 8001594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	623b      	str	r3, [r7, #32]
 80015aa:	4bb5      	ldr	r3, [pc, #724]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4ab4      	ldr	r2, [pc, #720]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015b0:	f043 0310 	orr.w	r3, r3, #16
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4bb2      	ldr	r3, [pc, #712]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0310 	and.w	r3, r3, #16
 80015be:	623b      	str	r3, [r7, #32]
 80015c0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
 80015c6:	4bae      	ldr	r3, [pc, #696]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	4aad      	ldr	r2, [pc, #692]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015cc:	f043 0304 	orr.w	r3, r3, #4
 80015d0:	6313      	str	r3, [r2, #48]	; 0x30
 80015d2:	4bab      	ldr	r3, [pc, #684]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	f003 0304 	and.w	r3, r3, #4
 80015da:	61fb      	str	r3, [r7, #28]
 80015dc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	61bb      	str	r3, [r7, #24]
 80015e2:	4ba7      	ldr	r3, [pc, #668]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	4aa6      	ldr	r2, [pc, #664]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015e8:	f043 0320 	orr.w	r3, r3, #32
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
 80015ee:	4ba4      	ldr	r3, [pc, #656]	; (8001880 <MX_GPIO_Init+0x2f0>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	f003 0320 	and.w	r3, r3, #32
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	4ba0      	ldr	r3, [pc, #640]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a9f      	ldr	r2, [pc, #636]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b9d      	ldr	r3, [pc, #628]	; (8001880 <MX_GPIO_Init+0x2f0>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	4b99      	ldr	r3, [pc, #612]	; (8001880 <MX_GPIO_Init+0x2f0>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a98      	ldr	r2, [pc, #608]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b96      	ldr	r3, [pc, #600]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b92      	ldr	r3, [pc, #584]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a91      	ldr	r2, [pc, #580]	; (8001880 <MX_GPIO_Init+0x2f0>)
 800163c:	f043 0302 	orr.w	r3, r3, #2
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b8f      	ldr	r3, [pc, #572]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	4b8b      	ldr	r3, [pc, #556]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a8a      	ldr	r2, [pc, #552]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b88      	ldr	r3, [pc, #544]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	4b84      	ldr	r3, [pc, #528]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a83      	ldr	r2, [pc, #524]	; (8001880 <MX_GPIO_Init+0x2f0>)
 8001674:	f043 0308 	orr.w	r3, r3, #8
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b81      	ldr	r3, [pc, #516]	; (8001880 <MX_GPIO_Init+0x2f0>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0308 	and.w	r3, r3, #8
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	f248 4184 	movw	r1, #33924	; 0x8484
 800168c:	487d      	ldr	r0, [pc, #500]	; (8001884 <MX_GPIO_Init+0x2f4>)
 800168e:	f001 fc91 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 8001698:	487b      	ldr	r0, [pc, #492]	; (8001888 <MX_GPIO_Init+0x2f8>)
 800169a:	f001 fc8b 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80016a4:	4879      	ldr	r0, [pc, #484]	; (800188c <MX_GPIO_Init+0x2fc>)
 80016a6:	f001 fc85 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2108      	movs	r1, #8
 80016ae:	4878      	ldr	r0, [pc, #480]	; (8001890 <MX_GPIO_Init+0x300>)
 80016b0:	f001 fc80 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 80016b4:	2200      	movs	r2, #0
 80016b6:	f645 213e 	movw	r1, #23102	; 0x5a3e
 80016ba:	4876      	ldr	r0, [pc, #472]	; (8001894 <MX_GPIO_Init+0x304>)
 80016bc:	f001 fc7a 	bl	8002fb4 <HAL_GPIO_WritePin>
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c6:	4874      	ldr	r0, [pc, #464]	; (8001898 <MX_GPIO_Init+0x308>)
 80016c8:	f001 fc74 	bl	8002fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80016cc:	2200      	movs	r2, #0
 80016ce:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 80016d2:	4872      	ldr	r0, [pc, #456]	; (800189c <MX_GPIO_Init+0x30c>)
 80016d4:	f001 fc6e 	bl	8002fb4 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 80016d8:	f248 4384 	movw	r3, #33924	; 0x8484
 80016dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016de:	2301      	movs	r3, #1
 80016e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e6:	2300      	movs	r3, #0
 80016e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ee:	4619      	mov	r1, r3
 80016f0:	4864      	ldr	r0, [pc, #400]	; (8001884 <MX_GPIO_Init+0x2f4>)
 80016f2:	f001 fa9b 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 80016f6:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800170c:	4619      	mov	r1, r3
 800170e:	485e      	ldr	r0, [pc, #376]	; (8001888 <MX_GPIO_Init+0x2f8>)
 8001710:	f001 fa8c 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8001714:	2301      	movs	r3, #1
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001718:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800171c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 8001722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001726:	4619      	mov	r1, r3
 8001728:	4858      	ldr	r0, [pc, #352]	; (800188c <MX_GPIO_Init+0x2fc>)
 800172a:	f001 fa7f 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 800172e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001734:	2301      	movs	r3, #1
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001740:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001744:	4619      	mov	r1, r3
 8001746:	4851      	ldr	r0, [pc, #324]	; (800188c <MX_GPIO_Init+0x2fc>)
 8001748:	f001 fa70 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 800174c:	2308      	movs	r3, #8
 800174e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001750:	2301      	movs	r3, #1
 8001752:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001754:	2300      	movs	r3, #0
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001758:	2300      	movs	r3, #0
 800175a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 800175c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001760:	4619      	mov	r1, r3
 8001762:	484b      	ldr	r0, [pc, #300]	; (8001890 <MX_GPIO_Init+0x300>)
 8001764:	f001 fa62 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8001768:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176e:	2300      	movs	r3, #0
 8001770:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800177a:	4619      	mov	r1, r3
 800177c:	4843      	ldr	r0, [pc, #268]	; (800188c <MX_GPIO_Init+0x2fc>)
 800177e:	f001 fa55 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 8001782:	2302      	movs	r3, #2
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001786:	2300      	movs	r3, #0
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178a:	2300      	movs	r3, #0
 800178c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 800178e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001792:	4619      	mov	r1, r3
 8001794:	4840      	ldr	r0, [pc, #256]	; (8001898 <MX_GPIO_Init+0x308>)
 8001796:	f001 fa49 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 800179a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 80017a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017ac:	4619      	mov	r1, r3
 80017ae:	4836      	ldr	r0, [pc, #216]	; (8001888 <MX_GPIO_Init+0x2f8>)
 80017b0:	f001 fa3c 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin IN_EJ_Main_Cont_Pin IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|IN_EJ_Main_Cont_Pin|IN_EJ_Drogue_Cont_Pin;
 80017b4:	f242 4301 	movw	r3, #9217	; 0x2401
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c6:	4619      	mov	r1, r3
 80017c8:	4832      	ldr	r0, [pc, #200]	; (8001894 <MX_GPIO_Init+0x304>)
 80017ca:	f001 fa2f 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_BUSY_Pin SX_DIO_Pin
                           SX_RF_SW_Pin OUT_VR_PWR_Pin OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin
                           OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 80017ce:	f645 233e 	movw	r3, #23102	; 0x5a3e
 80017d2:	627b      	str	r3, [r7, #36]	; 0x24
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d4:	2301      	movs	r3, #1
 80017d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017e4:	4619      	mov	r1, r3
 80017e6:	482b      	ldr	r0, [pc, #172]	; (8001894 <MX_GPIO_Init+0x304>)
 80017e8:	f001 fa20 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 80017ec:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f2:	2300      	movs	r3, #0
 80017f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fe:	4619      	mov	r1, r3
 8001800:	4820      	ldr	r0, [pc, #128]	; (8001884 <MX_GPIO_Init+0x2f4>)
 8001802:	f001 fa13 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 8001806:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800180a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180c:	2301      	movs	r3, #1
 800180e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001810:	2300      	movs	r3, #0
 8001812:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001814:	2300      	movs	r3, #0
 8001816:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 8001818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181c:	4619      	mov	r1, r3
 800181e:	481e      	ldr	r0, [pc, #120]	; (8001898 <MX_GPIO_Init+0x308>)
 8001820:	f001 fa04 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8001824:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800182a:	2301      	movs	r3, #1
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182e:	2300      	movs	r3, #0
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001832:	2300      	movs	r3, #0
 8001834:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800183a:	4619      	mov	r1, r3
 800183c:	4817      	ldr	r0, [pc, #92]	; (800189c <MX_GPIO_Init+0x30c>)
 800183e:	f001 f9f5 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 8001842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001848:	2300      	movs	r3, #0
 800184a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8001850:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001854:	4619      	mov	r1, r3
 8001856:	4811      	ldr	r0, [pc, #68]	; (800189c <MX_GPIO_Init+0x30c>)
 8001858:	f001 f9e8 	bl	8002c2c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_ISM330DLC_INT1_Pin;
 800185c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001862:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001866:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800186c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001870:	4619      	mov	r1, r3
 8001872:	4808      	ldr	r0, [pc, #32]	; (8001894 <MX_GPIO_Init+0x304>)
 8001874:	f001 f9da 	bl	8002c2c <HAL_GPIO_Init>

}
 8001878:	bf00      	nop
 800187a:	3738      	adds	r7, #56	; 0x38
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40023800 	.word	0x40023800
 8001884:	40021000 	.word	0x40021000
 8001888:	40021400 	.word	0x40021400
 800188c:	40020800 	.word	0x40020800
 8001890:	40020000 	.word	0x40020000
 8001894:	40021800 	.word	0x40021800
 8001898:	40020400 	.word	0x40020400
 800189c:	40020c00 	.word	0x40020c00

080018a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018a4:	b0c5      	sub	sp, #276	; 0x114
 80018a6:	af18      	add	r7, sp, #96	; 0x60
 80018a8:	6478      	str	r0, [r7, #68]	; 0x44
	/* USER CODE BEGIN 5 */
	  /* Infinite loop */
		char buffer[100];
		HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET);
 80018aa:	2200      	movs	r2, #0
 80018ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018b0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018b4:	f001 fb7e 	bl	8002fb4 <HAL_GPIO_WritePin>
		set_hspi(hspi2);
 80018b8:	4c5a      	ldr	r4, [pc, #360]	; (8001a24 <StartDefaultTask+0x184>)
 80018ba:	4668      	mov	r0, sp
 80018bc:	f104 0310 	add.w	r3, r4, #16
 80018c0:	2248      	movs	r2, #72	; 0x48
 80018c2:	4619      	mov	r1, r3
 80018c4:	f007 ff3e 	bl	8009744 <memcpy>
 80018c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018cc:	f004 fb08 	bl	8005ee0 <set_hspi>
		set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 80018d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d4:	4854      	ldr	r0, [pc, #336]	; (8001a28 <StartDefaultTask+0x188>)
 80018d6:	f004 faab 	bl	8005e30 <set_NSS_pin>
		set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 80018da:	2108      	movs	r1, #8
 80018dc:	4853      	ldr	r0, [pc, #332]	; (8001a2c <StartDefaultTask+0x18c>)
 80018de:	f004 fabd 	bl	8005e5c <set_BUSY_pin>
		set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 80018e2:	2104      	movs	r1, #4
 80018e4:	4851      	ldr	r0, [pc, #324]	; (8001a2c <StartDefaultTask+0x18c>)
 80018e6:	f004 facf 	bl	8005e88 <set_NRESET_pin>
		set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 80018ea:	2110      	movs	r1, #16
 80018ec:	484f      	ldr	r0, [pc, #316]	; (8001a2c <StartDefaultTask+0x18c>)
 80018ee:	f004 fae1 	bl	8005eb4 <set_DIO1_pin>
		Tx_setup();
 80018f2:	f004 fb0d 	bl	8005f10 <Tx_setup>
	  for(;;)
	  {
		  // S,ACCx,ACCy,ACCz,GYROx,GYROy,GYROz,PRESSURE,LAT,LONG,MIN,SEC,SUBSEC,STATE,CONT,E
		  sprintf(buffer, "S,%f,%f,%f,%f,%f,%f,%f,%f,%f,%i,%i,%i,%i,%i,E", ACCx,ACCy,ACCz,GYROx,GYROy,GYROz,PRESSURE,LAT,LONG,MIN,SEC,SUBSEC,STATE,CONT);
 80018f6:	4b4e      	ldr	r3, [pc, #312]	; (8001a30 <StartDefaultTask+0x190>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe34 	bl	8000568 <__aeabi_f2d>
 8001900:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8001904:	4b4b      	ldr	r3, [pc, #300]	; (8001a34 <StartDefaultTask+0x194>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fe2d 	bl	8000568 <__aeabi_f2d>
 800190e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 8001912:	4b49      	ldr	r3, [pc, #292]	; (8001a38 <StartDefaultTask+0x198>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fe26 	bl	8000568 <__aeabi_f2d>
 800191c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8001920:	4b46      	ldr	r3, [pc, #280]	; (8001a3c <StartDefaultTask+0x19c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fe1f 	bl	8000568 <__aeabi_f2d>
 800192a:	e9c7 0108 	strd	r0, r1, [r7, #32]
 800192e:	4b44      	ldr	r3, [pc, #272]	; (8001a40 <StartDefaultTask+0x1a0>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fe18 	bl	8000568 <__aeabi_f2d>
 8001938:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800193c:	4b41      	ldr	r3, [pc, #260]	; (8001a44 <StartDefaultTask+0x1a4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f7fe fe11 	bl	8000568 <__aeabi_f2d>
 8001946:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800194a:	4b3f      	ldr	r3, [pc, #252]	; (8001a48 <StartDefaultTask+0x1a8>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fe0a 	bl	8000568 <__aeabi_f2d>
 8001954:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001958:	4b3c      	ldr	r3, [pc, #240]	; (8001a4c <StartDefaultTask+0x1ac>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fe03 	bl	8000568 <__aeabi_f2d>
 8001962:	e9c7 0100 	strd	r0, r1, [r7]
 8001966:	4b3a      	ldr	r3, [pc, #232]	; (8001a50 <StartDefaultTask+0x1b0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fdfc 	bl	8000568 <__aeabi_f2d>
 8001970:	4605      	mov	r5, r0
 8001972:	460e      	mov	r6, r1
 8001974:	4b37      	ldr	r3, [pc, #220]	; (8001a54 <StartDefaultTask+0x1b4>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fdf5 	bl	8000568 <__aeabi_f2d>
 800197e:	4682      	mov	sl, r0
 8001980:	468b      	mov	fp, r1
 8001982:	4b35      	ldr	r3, [pc, #212]	; (8001a58 <StartDefaultTask+0x1b8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f7fe fdee 	bl	8000568 <__aeabi_f2d>
 800198c:	4680      	mov	r8, r0
 800198e:	4689      	mov	r9, r1
 8001990:	4b32      	ldr	r3, [pc, #200]	; (8001a5c <StartDefaultTask+0x1bc>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fde7 	bl	8000568 <__aeabi_f2d>
 800199a:	4b31      	ldr	r3, [pc, #196]	; (8001a60 <StartDefaultTask+0x1c0>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <StartDefaultTask+0x1c4>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80019a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80019aa:	9216      	str	r2, [sp, #88]	; 0x58
 80019ac:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 80019b0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80019b4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 80019b8:	e9cd 560e 	strd	r5, r6, [sp, #56]	; 0x38
 80019bc:	ed97 7b00 	vldr	d7, [r7]
 80019c0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80019c4:	ed97 7b02 	vldr	d7, [r7, #8]
 80019c8:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80019cc:	ed97 7b04 	vldr	d7, [r7, #16]
 80019d0:	ed8d 7b08 	vstr	d7, [sp, #32]
 80019d4:	ed97 7b06 	vldr	d7, [r7, #24]
 80019d8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80019dc:	ed97 7b08 	vldr	d7, [r7, #32]
 80019e0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80019e4:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80019e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80019ec:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 80019f0:	ed8d 7b00 	vstr	d7, [sp]
 80019f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80019f8:	491b      	ldr	r1, [pc, #108]	; (8001a68 <StartDefaultTask+0x1c8>)
 80019fa:	4620      	mov	r0, r4
 80019fc:	f008 fc46 	bl	800a28c <siprintf>
		  //HAL_UART_Transmit(&huart3, buffer, sizeof(char) * strlen(buffer), HAL_MAX_DELAY);
		  TxProtocol(buffer, strlen(buffer));
 8001a00:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fbf3 	bl	80001f0 <strlen>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a12:	4611      	mov	r1, r2
 8001a14:	4618      	mov	r0, r3
 8001a16:	f004 fb8f 	bl	8006138 <TxProtocol>

	    osDelay(100);
 8001a1a:	2064      	movs	r0, #100	; 0x64
 8001a1c:	f005 f8c0 	bl	8006ba0 <osDelay>
	  {
 8001a20:	e769      	b.n	80018f6 <StartDefaultTask+0x56>
 8001a22:	bf00      	nop
 8001a24:	20004d00 	.word	0x20004d00
 8001a28:	40020400 	.word	0x40020400
 8001a2c:	40021800 	.word	0x40021800
 8001a30:	20000218 	.word	0x20000218
 8001a34:	2000021c 	.word	0x2000021c
 8001a38:	20000220 	.word	0x20000220
 8001a3c:	20000224 	.word	0x20000224
 8001a40:	20000228 	.word	0x20000228
 8001a44:	2000022c 	.word	0x2000022c
 8001a48:	20000230 	.word	0x20000230
 8001a4c:	20000234 	.word	0x20000234
 8001a50:	20000238 	.word	0x20000238
 8001a54:	2000023c 	.word	0x2000023c
 8001a58:	20000240 	.word	0x20000240
 8001a5c:	20000244 	.word	0x20000244
 8001a60:	20000248 	.word	0x20000248
 8001a64:	20000249 	.word	0x20000249
 8001a68:	0800c384 	.word	0x0800c384

08001a6c <StartFakeSensors>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFakeSensors */
void StartFakeSensors(void *argument)
{
 8001a6c:	b5b0      	push	{r4, r5, r7, lr}
 8001a6e:	b08a      	sub	sp, #40	; 0x28
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
	 /* USER CODE BEGIN StartFakeSensors */
	  /* Infinite loop */
		uint16_t friends[] = { 1, 2, 3, 4, 5, 6, 7, 6, 5, 4, 3, 2 };
 8001a74:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <StartFakeSensors+0x58>)
 8001a76:	f107 040c 	add.w	r4, r7, #12
 8001a7a:	461d      	mov	r5, r3
 8001a7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a80:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001a84:	e884 0003 	stmia.w	r4, {r0, r1}
		int i = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
	  for(;;)
	  {
		  nbOfFriends = friends[i%12];
 8001a8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <StartFakeSensors+0x5c>)
 8001a90:	fb83 2301 	smull	r2, r3, r3, r1
 8001a94:	105a      	asrs	r2, r3, #1
 8001a96:	17cb      	asrs	r3, r1, #31
 8001a98:	1ad2      	subs	r2, r2, r3
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	1aca      	subs	r2, r1, r3
 8001aa4:	0053      	lsls	r3, r2, #1
 8001aa6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001aaa:	4413      	add	r3, r2
 8001aac:	f833 2c1c 	ldrh.w	r2, [r3, #-28]
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <StartFakeSensors+0x60>)
 8001ab2:	801a      	strh	r2, [r3, #0]
		  i++;
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
	    osDelay(150);
 8001aba:	2096      	movs	r0, #150	; 0x96
 8001abc:	f005 f870 	bl	8006ba0 <osDelay>
		  nbOfFriends = friends[i%12];
 8001ac0:	e7e4      	b.n	8001a8c <StartFakeSensors+0x20>
 8001ac2:	bf00      	nop
 8001ac4:	0800c3b4 	.word	0x0800c3b4
 8001ac8:	2aaaaaab 	.word	0x2aaaaaab
 8001acc:	2000024a 	.word	0x2000024a

08001ad0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d101      	bne.n	8001ae6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ae2:	f000 fd0b 	bl	80024fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40001000 	.word	0x40001000

08001af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001af8:	b672      	cpsid	i
}
 8001afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001afc:	e7fe      	b.n	8001afc <Error_Handler+0x8>
	...

08001b00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	4b12      	ldr	r3, [pc, #72]	; (8001b54 <HAL_MspInit+0x54>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <HAL_MspInit+0x54>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b14:	6453      	str	r3, [r2, #68]	; 0x44
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_MspInit+0x54>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <HAL_MspInit+0x54>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	; (8001b54 <HAL_MspInit+0x54>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <HAL_MspInit+0x54>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	210f      	movs	r1, #15
 8001b42:	f06f 0001 	mvn.w	r0, #1
 8001b46:	f001 f847 	bl	8002bd8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800

08001b58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <HAL_ADC_MspInit+0x7c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d127      	bne.n	8001bca <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HAL_ADC_MspInit+0x80>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	4a15      	ldr	r2, [pc, #84]	; (8001bd8 <HAL_ADC_MspInit+0x80>)
 8001b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b88:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <HAL_ADC_MspInit+0x80>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <HAL_ADC_MspInit+0x80>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	4a0e      	ldr	r2, [pc, #56]	; (8001bd8 <HAL_ADC_MspInit+0x80>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba6:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <HAL_ADC_MspInit+0x80>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8001bb2:	2340      	movs	r3, #64	; 0x40
 8001bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4805      	ldr	r0, [pc, #20]	; (8001bdc <HAL_ADC_MspInit+0x84>)
 8001bc6:	f001 f831 	bl	8002c2c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	; 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40012000 	.word	0x40012000
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020000 	.word	0x40020000

08001be0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08e      	sub	sp, #56	; 0x38
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a5c      	ldr	r2, [pc, #368]	; (8001d70 <HAL_I2C_MspInit+0x190>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d12d      	bne.n	8001c5e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	623b      	str	r3, [r7, #32]
 8001c06:	4b5b      	ldr	r3, [pc, #364]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a5a      	ldr	r2, [pc, #360]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b58      	ldr	r3, [pc, #352]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	623b      	str	r3, [r7, #32]
 8001c1c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c24:	2312      	movs	r3, #18
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c30:	2304      	movs	r3, #4
 8001c32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c38:	4619      	mov	r1, r3
 8001c3a:	484f      	ldr	r0, [pc, #316]	; (8001d78 <HAL_I2C_MspInit+0x198>)
 8001c3c:	f000 fff6 	bl	8002c2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
 8001c44:	4b4b      	ldr	r3, [pc, #300]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	4a4a      	ldr	r2, [pc, #296]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c50:	4b48      	ldr	r3, [pc, #288]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001c5c:	e083      	b.n	8001d66 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a46      	ldr	r2, [pc, #280]	; (8001d7c <HAL_I2C_MspInit+0x19c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d12d      	bne.n	8001cc4 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
 8001c6c:	4b41      	ldr	r3, [pc, #260]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c70:	4a40      	ldr	r2, [pc, #256]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c72:	f043 0302 	orr.w	r3, r3, #2
 8001c76:	6313      	str	r3, [r2, #48]	; 0x30
 8001c78:	4b3e      	ldr	r3, [pc, #248]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	61bb      	str	r3, [r7, #24]
 8001c82:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c84:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c8a:	2312      	movs	r3, #18
 8001c8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c92:	2303      	movs	r3, #3
 8001c94:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c96:	2304      	movs	r3, #4
 8001c98:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4835      	ldr	r0, [pc, #212]	; (8001d78 <HAL_I2C_MspInit+0x198>)
 8001ca2:	f000 ffc3 	bl	8002c2c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
 8001caa:	4b32      	ldr	r3, [pc, #200]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	4a31      	ldr	r2, [pc, #196]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cb0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb6:	4b2f      	ldr	r3, [pc, #188]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	697b      	ldr	r3, [r7, #20]
}
 8001cc2:	e050      	b.n	8001d66 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a2d      	ldr	r2, [pc, #180]	; (8001d80 <HAL_I2C_MspInit+0x1a0>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d14b      	bne.n	8001d66 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	4b28      	ldr	r3, [pc, #160]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a27      	ldr	r2, [pc, #156]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cd8:	f043 0304 	orr.w	r3, r3, #4
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b25      	ldr	r3, [pc, #148]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	613b      	str	r3, [r7, #16]
 8001ce8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	4b21      	ldr	r3, [pc, #132]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a20      	ldr	r2, [pc, #128]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b1e      	ldr	r3, [pc, #120]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f003 0301 	and.w	r3, r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d0c:	2312      	movs	r3, #18
 8001d0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d10:	2301      	movs	r3, #1
 8001d12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d18:	2304      	movs	r3, #4
 8001d1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d20:	4619      	mov	r1, r3
 8001d22:	4818      	ldr	r0, [pc, #96]	; (8001d84 <HAL_I2C_MspInit+0x1a4>)
 8001d24:	f000 ff82 	bl	8002c2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d2e:	2312      	movs	r3, #18
 8001d30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d32:	2301      	movs	r3, #1
 8001d34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	2303      	movs	r3, #3
 8001d38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d42:	4619      	mov	r1, r3
 8001d44:	4810      	ldr	r0, [pc, #64]	; (8001d88 <HAL_I2C_MspInit+0x1a8>)
 8001d46:	f000 ff71 	bl	8002c2c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	4a08      	ldr	r2, [pc, #32]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001d54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d58:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5a:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_I2C_MspInit+0x194>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d62:	60bb      	str	r3, [r7, #8]
 8001d64:	68bb      	ldr	r3, [r7, #8]
}
 8001d66:	bf00      	nop
 8001d68:	3738      	adds	r7, #56	; 0x38
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40005400 	.word	0x40005400
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020400 	.word	0x40020400
 8001d7c:	40005800 	.word	0x40005800
 8001d80:	40005c00 	.word	0x40005c00
 8001d84:	40020800 	.word	0x40020800
 8001d88:	40020000 	.word	0x40020000

08001d8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08e      	sub	sp, #56	; 0x38
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a4c      	ldr	r2, [pc, #304]	; (8001edc <HAL_SPI_MspInit+0x150>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d12d      	bne.n	8001e0a <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
 8001db2:	4b4b      	ldr	r3, [pc, #300]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db6:	4a4a      	ldr	r2, [pc, #296]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001db8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001dbe:	4b48      	ldr	r3, [pc, #288]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc6:	623b      	str	r3, [r7, #32]
 8001dc8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	4b44      	ldr	r3, [pc, #272]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a43      	ldr	r2, [pc, #268]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001dd4:	f043 0302 	orr.w	r3, r3, #2
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b41      	ldr	r3, [pc, #260]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	61fb      	str	r3, [r7, #28]
 8001de4:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001de6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dec:	2302      	movs	r3, #2
 8001dee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df4:	2303      	movs	r3, #3
 8001df6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001df8:	2305      	movs	r3, #5
 8001dfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e00:	4619      	mov	r1, r3
 8001e02:	4838      	ldr	r0, [pc, #224]	; (8001ee4 <HAL_SPI_MspInit+0x158>)
 8001e04:	f000 ff12 	bl	8002c2c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001e08:	e064      	b.n	8001ed4 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a36      	ldr	r2, [pc, #216]	; (8001ee8 <HAL_SPI_MspInit+0x15c>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d12d      	bne.n	8001e70 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
 8001e18:	4b31      	ldr	r3, [pc, #196]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1c:	4a30      	ldr	r2, [pc, #192]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e22:	6453      	str	r3, [r2, #68]	; 0x44
 8001e24:	4b2e      	ldr	r3, [pc, #184]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	4b2a      	ldr	r3, [pc, #168]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e38:	4a29      	ldr	r2, [pc, #164]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e3a:	f043 0310 	orr.w	r3, r3, #16
 8001e3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e40:	4b27      	ldr	r3, [pc, #156]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e44:	f003 0310 	and.w	r3, r3, #16
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001e4c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001e5e:	2305      	movs	r3, #5
 8001e60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e66:	4619      	mov	r1, r3
 8001e68:	4820      	ldr	r0, [pc, #128]	; (8001eec <HAL_SPI_MspInit+0x160>)
 8001e6a:	f000 fedf 	bl	8002c2c <HAL_GPIO_Init>
}
 8001e6e:	e031      	b.n	8001ed4 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a1e      	ldr	r2, [pc, #120]	; (8001ef0 <HAL_SPI_MspInit+0x164>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d12c      	bne.n	8001ed4 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	613b      	str	r3, [r7, #16]
 8001e7e:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e82:	4a17      	ldr	r2, [pc, #92]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e88:	6453      	str	r3, [r2, #68]	; 0x44
 8001e8a:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	4a10      	ldr	r2, [pc, #64]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001ea0:	f043 0320 	orr.w	r3, r3, #32
 8001ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <HAL_SPI_MspInit+0x154>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001eb2:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001ec4:	2305      	movs	r3, #5
 8001ec6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ec8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ecc:	4619      	mov	r1, r3
 8001ece:	4809      	ldr	r0, [pc, #36]	; (8001ef4 <HAL_SPI_MspInit+0x168>)
 8001ed0:	f000 feac 	bl	8002c2c <HAL_GPIO_Init>
}
 8001ed4:	bf00      	nop
 8001ed6:	3738      	adds	r7, #56	; 0x38
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40003800 	.word	0x40003800
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	40020400 	.word	0x40020400
 8001ee8:	40013400 	.word	0x40013400
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40015000 	.word	0x40015000
 8001ef4:	40021400 	.word	0x40021400

08001ef8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f08:	d10d      	bne.n	8001f26 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a08      	ldr	r2, [pc, #32]	; (8001f34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001f26:	bf00      	nop
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40023800 	.word	0x40023800

08001f38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f58:	d11d      	bne.n	8001f96 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	4b10      	ldr	r3, [pc, #64]	; (8001fa0 <HAL_TIM_MspPostInit+0x68>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	4a0f      	ldr	r2, [pc, #60]	; (8001fa0 <HAL_TIM_MspPostInit+0x68>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	; (8001fa0 <HAL_TIM_MspPostInit+0x68>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8001f76:	2304      	movs	r3, #4
 8001f78:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f82:	2300      	movs	r3, #0
 8001f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f86:	2301      	movs	r3, #1
 8001f88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001f8a:	f107 030c 	add.w	r3, r7, #12
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4804      	ldr	r0, [pc, #16]	; (8001fa4 <HAL_TIM_MspPostInit+0x6c>)
 8001f92:	f000 fe4b 	bl	8002c2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f96:	bf00      	nop
 8001f98:	3720      	adds	r7, #32
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40020000 	.word	0x40020000

08001fa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08e      	sub	sp, #56	; 0x38
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a4b      	ldr	r2, [pc, #300]	; (80020f4 <HAL_UART_MspInit+0x14c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d12c      	bne.n	8002024 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
 8001fce:	4b4a      	ldr	r3, [pc, #296]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	4a49      	ldr	r2, [pc, #292]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8001fd4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fda:	4b47      	ldr	r3, [pc, #284]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001fe2:	623b      	str	r3, [r7, #32]
 8001fe4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
 8001fea:	4b43      	ldr	r3, [pc, #268]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	4a42      	ldr	r2, [pc, #264]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8001ff0:	f043 0310 	orr.w	r3, r3, #16
 8001ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff6:	4b40      	ldr	r3, [pc, #256]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	f003 0310 	and.w	r3, r3, #16
 8001ffe:	61fb      	str	r3, [r7, #28]
 8002000:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8002002:	2303      	movs	r3, #3
 8002004:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002006:	2302      	movs	r3, #2
 8002008:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002012:	2308      	movs	r3, #8
 8002014:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002016:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800201a:	4619      	mov	r1, r3
 800201c:	4837      	ldr	r0, [pc, #220]	; (80020fc <HAL_UART_MspInit+0x154>)
 800201e:	f000 fe05 	bl	8002c2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002022:	e063      	b.n	80020ec <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a35      	ldr	r2, [pc, #212]	; (8002100 <HAL_UART_MspInit+0x158>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d12d      	bne.n	800208a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
 8002032:	4b31      	ldr	r3, [pc, #196]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	4a30      	ldr	r2, [pc, #192]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800203c:	6413      	str	r3, [r2, #64]	; 0x40
 800203e:	4b2e      	ldr	r3, [pc, #184]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002046:	61bb      	str	r3, [r7, #24]
 8002048:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	4b2a      	ldr	r3, [pc, #168]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	4a29      	ldr	r2, [pc, #164]	; (80020f8 <HAL_UART_MspInit+0x150>)
 8002054:	f043 0308 	orr.w	r3, r3, #8
 8002058:	6313      	str	r3, [r2, #48]	; 0x30
 800205a:	4b27      	ldr	r3, [pc, #156]	; (80020f8 <HAL_UART_MspInit+0x150>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	617b      	str	r3, [r7, #20]
 8002064:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8002066:	f44f 7340 	mov.w	r3, #768	; 0x300
 800206a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002078:	2307      	movs	r3, #7
 800207a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800207c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002080:	4619      	mov	r1, r3
 8002082:	4820      	ldr	r0, [pc, #128]	; (8002104 <HAL_UART_MspInit+0x15c>)
 8002084:	f000 fdd2 	bl	8002c2c <HAL_GPIO_Init>
}
 8002088:	e030      	b.n	80020ec <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a1e      	ldr	r2, [pc, #120]	; (8002108 <HAL_UART_MspInit+0x160>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d12b      	bne.n	80020ec <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002094:	2300      	movs	r3, #0
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <HAL_UART_MspInit+0x150>)
 800209a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209c:	4a16      	ldr	r2, [pc, #88]	; (80020f8 <HAL_UART_MspInit+0x150>)
 800209e:	f043 0320 	orr.w	r3, r3, #32
 80020a2:	6453      	str	r3, [r2, #68]	; 0x44
 80020a4:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <HAL_UART_MspInit+0x150>)
 80020a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a8:	f003 0320 	and.w	r3, r3, #32
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <HAL_UART_MspInit+0x150>)
 80020b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b8:	4a0f      	ldr	r2, [pc, #60]	; (80020f8 <HAL_UART_MspInit+0x150>)
 80020ba:	f043 0304 	orr.w	r3, r3, #4
 80020be:	6313      	str	r3, [r2, #48]	; 0x30
 80020c0:	4b0d      	ldr	r3, [pc, #52]	; (80020f8 <HAL_UART_MspInit+0x150>)
 80020c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c4:	f003 0304 	and.w	r3, r3, #4
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 80020cc:	23c0      	movs	r3, #192	; 0xc0
 80020ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d0:	2302      	movs	r3, #2
 80020d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d8:	2303      	movs	r3, #3
 80020da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80020dc:	2308      	movs	r3, #8
 80020de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e4:	4619      	mov	r1, r3
 80020e6:	4809      	ldr	r0, [pc, #36]	; (800210c <HAL_UART_MspInit+0x164>)
 80020e8:	f000 fda0 	bl	8002c2c <HAL_GPIO_Init>
}
 80020ec:	bf00      	nop
 80020ee:	3738      	adds	r7, #56	; 0x38
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40007c00 	.word	0x40007c00
 80020f8:	40023800 	.word	0x40023800
 80020fc:	40021000 	.word	0x40021000
 8002100:	40004800 	.word	0x40004800
 8002104:	40020c00 	.word	0x40020c00
 8002108:	40011400 	.word	0x40011400
 800210c:	40020800 	.word	0x40020800

08002110 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	; 0x28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002130:	d13f      	bne.n	80021b2 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	4b21      	ldr	r3, [pc, #132]	; (80021bc <HAL_PCD_MspInit+0xac>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4a20      	ldr	r2, [pc, #128]	; (80021bc <HAL_PCD_MspInit+0xac>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4b1e      	ldr	r3, [pc, #120]	; (80021bc <HAL_PCD_MspInit+0xac>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800214e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002154:	2300      	movs	r3, #0
 8002156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	4619      	mov	r1, r3
 8002162:	4817      	ldr	r0, [pc, #92]	; (80021c0 <HAL_PCD_MspInit+0xb0>)
 8002164:	f000 fd62 	bl	8002c2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002168:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800216c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002176:	2303      	movs	r3, #3
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800217a:	230a      	movs	r3, #10
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	480e      	ldr	r0, [pc, #56]	; (80021c0 <HAL_PCD_MspInit+0xb0>)
 8002186:	f000 fd51 	bl	8002c2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800218a:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <HAL_PCD_MspInit+0xac>)
 800218c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800218e:	4a0b      	ldr	r2, [pc, #44]	; (80021bc <HAL_PCD_MspInit+0xac>)
 8002190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002194:	6353      	str	r3, [r2, #52]	; 0x34
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <HAL_PCD_MspInit+0xac>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	4a07      	ldr	r2, [pc, #28]	; (80021bc <HAL_PCD_MspInit+0xac>)
 80021a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021a4:	6453      	str	r3, [r2, #68]	; 0x44
 80021a6:	4b05      	ldr	r3, [pc, #20]	; (80021bc <HAL_PCD_MspInit+0xac>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80021b2:	bf00      	nop
 80021b4:	3728      	adds	r7, #40	; 0x28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020000 	.word	0x40020000

080021c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08c      	sub	sp, #48	; 0x30
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80021cc:	2300      	movs	r3, #0
 80021ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80021d4:	2200      	movs	r2, #0
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	2036      	movs	r0, #54	; 0x36
 80021da:	f000 fcfd 	bl	8002bd8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021de:	2036      	movs	r0, #54	; 0x36
 80021e0:	f000 fd16 	bl	8002c10 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80021e4:	2300      	movs	r3, #0
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	4b1e      	ldr	r3, [pc, #120]	; (8002264 <HAL_InitTick+0xa0>)
 80021ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ec:	4a1d      	ldr	r2, [pc, #116]	; (8002264 <HAL_InitTick+0xa0>)
 80021ee:	f043 0310 	orr.w	r3, r3, #16
 80021f2:	6413      	str	r3, [r2, #64]	; 0x40
 80021f4:	4b1b      	ldr	r3, [pc, #108]	; (8002264 <HAL_InitTick+0xa0>)
 80021f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f8:	f003 0310 	and.w	r3, r3, #16
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002200:	f107 0210 	add.w	r2, r7, #16
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f001 fe3a 	bl	8003e84 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002210:	f001 fe10 	bl	8003e34 <HAL_RCC_GetPCLK1Freq>
 8002214:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002218:	4a13      	ldr	r2, [pc, #76]	; (8002268 <HAL_InitTick+0xa4>)
 800221a:	fba2 2303 	umull	r2, r3, r2, r3
 800221e:	0c9b      	lsrs	r3, r3, #18
 8002220:	3b01      	subs	r3, #1
 8002222:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002224:	4b11      	ldr	r3, [pc, #68]	; (800226c <HAL_InitTick+0xa8>)
 8002226:	4a12      	ldr	r2, [pc, #72]	; (8002270 <HAL_InitTick+0xac>)
 8002228:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800222a:	4b10      	ldr	r3, [pc, #64]	; (800226c <HAL_InitTick+0xa8>)
 800222c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002230:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002232:	4a0e      	ldr	r2, [pc, #56]	; (800226c <HAL_InitTick+0xa8>)
 8002234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002236:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002238:	4b0c      	ldr	r3, [pc, #48]	; (800226c <HAL_InitTick+0xa8>)
 800223a:	2200      	movs	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223e:	4b0b      	ldr	r3, [pc, #44]	; (800226c <HAL_InitTick+0xa8>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002244:	4809      	ldr	r0, [pc, #36]	; (800226c <HAL_InitTick+0xa8>)
 8002246:	f002 fa81 	bl	800474c <HAL_TIM_Base_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d104      	bne.n	800225a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002250:	4806      	ldr	r0, [pc, #24]	; (800226c <HAL_InitTick+0xa8>)
 8002252:	f002 fad5 	bl	8004800 <HAL_TIM_Base_Start_IT>
 8002256:	4603      	mov	r3, r0
 8002258:	e000      	b.n	800225c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
}
 800225c:	4618      	mov	r0, r3
 800225e:	3730      	adds	r7, #48	; 0x30
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40023800 	.word	0x40023800
 8002268:	431bde83 	.word	0x431bde83
 800226c:	20005994 	.word	0x20005994
 8002270:	40001000 	.word	0x40001000

08002274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002278:	e7fe      	b.n	8002278 <NMI_Handler+0x4>

0800227a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800227a:	b480      	push	{r7}
 800227c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800227e:	e7fe      	b.n	800227e <HardFault_Handler+0x4>

08002280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002284:	e7fe      	b.n	8002284 <MemManage_Handler+0x4>

08002286 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800228a:	e7fe      	b.n	800228a <BusFault_Handler+0x4>

0800228c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002290:	e7fe      	b.n	8002290 <UsageFault_Handler+0x4>

08002292 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002292:	b480      	push	{r7}
 8002294:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80022a4:	4802      	ldr	r0, [pc, #8]	; (80022b0 <TIM6_DAC_IRQHandler+0x10>)
 80022a6:	f002 fb6a 	bl	800497e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20005994 	.word	0x20005994

080022b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
	return 1;
 80022b8:	2301      	movs	r3, #1
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <_kill>:

int _kill(int pid, int sig)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022ce:	f007 f905 	bl	80094dc <__errno>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2216      	movs	r2, #22
 80022d6:	601a      	str	r2, [r3, #0]
	return -1;
 80022d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_exit>:

void _exit (int status)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80022ec:	f04f 31ff 	mov.w	r1, #4294967295
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff ffe7 	bl	80022c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80022f6:	e7fe      	b.n	80022f6 <_exit+0x12>

080022f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	e00a      	b.n	8002320 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800230a:	f3af 8000 	nop.w
 800230e:	4601      	mov	r1, r0
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	1c5a      	adds	r2, r3, #1
 8002314:	60ba      	str	r2, [r7, #8]
 8002316:	b2ca      	uxtb	r2, r1
 8002318:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	3301      	adds	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	dbf0      	blt.n	800230a <_read+0x12>
	}

return len;
 8002328:	687b      	ldr	r3, [r7, #4]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b086      	sub	sp, #24
 8002336:	af00      	add	r7, sp, #0
 8002338:	60f8      	str	r0, [r7, #12]
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233e:	2300      	movs	r3, #0
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	e009      	b.n	8002358 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	1c5a      	adds	r2, r3, #1
 8002348:	60ba      	str	r2, [r7, #8]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	3301      	adds	r3, #1
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	429a      	cmp	r2, r3
 800235e:	dbf1      	blt.n	8002344 <_write+0x12>
	}
	return len;
 8002360:	687b      	ldr	r3, [r7, #4]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_close>:

int _close(int file)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
	return -1;
 8002372:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002376:	4618      	mov	r0, r3
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
 800238a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002392:	605a      	str	r2, [r3, #4]
	return 0;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <_isatty>:

int _isatty(int file)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
	return 1;
 80023aa:	2301      	movs	r3, #1
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
	return 0;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023dc:	4a14      	ldr	r2, [pc, #80]	; (8002430 <_sbrk+0x5c>)
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <_sbrk+0x60>)
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023e8:	4b13      	ldr	r3, [pc, #76]	; (8002438 <_sbrk+0x64>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d102      	bne.n	80023f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f0:	4b11      	ldr	r3, [pc, #68]	; (8002438 <_sbrk+0x64>)
 80023f2:	4a12      	ldr	r2, [pc, #72]	; (800243c <_sbrk+0x68>)
 80023f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023f6:	4b10      	ldr	r3, [pc, #64]	; (8002438 <_sbrk+0x64>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4413      	add	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	429a      	cmp	r2, r3
 8002402:	d207      	bcs.n	8002414 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002404:	f007 f86a 	bl	80094dc <__errno>
 8002408:	4603      	mov	r3, r0
 800240a:	220c      	movs	r2, #12
 800240c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800240e:	f04f 33ff 	mov.w	r3, #4294967295
 8002412:	e009      	b.n	8002428 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002414:	4b08      	ldr	r3, [pc, #32]	; (8002438 <_sbrk+0x64>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800241a:	4b07      	ldr	r3, [pc, #28]	; (8002438 <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	4a05      	ldr	r2, [pc, #20]	; (8002438 <_sbrk+0x64>)
 8002424:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002426:	68fb      	ldr	r3, [r7, #12]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	20030000 	.word	0x20030000
 8002434:	00000400 	.word	0x00000400
 8002438:	2000024c 	.word	0x2000024c
 800243c:	20005a30 	.word	0x20005a30

08002440 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <SystemInit+0x20>)
 8002446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244a:	4a05      	ldr	r2, [pc, #20]	; (8002460 <SystemInit+0x20>)
 800244c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002450:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000ed00 	.word	0xe000ed00

08002464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002464:	f8df d034 	ldr.w	sp, [pc, #52]	; 800249c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002468:	480d      	ldr	r0, [pc, #52]	; (80024a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800246a:	490e      	ldr	r1, [pc, #56]	; (80024a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800246c:	4a0e      	ldr	r2, [pc, #56]	; (80024a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800246e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002470:	e002      	b.n	8002478 <LoopCopyDataInit>

08002472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002476:	3304      	adds	r3, #4

08002478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800247a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800247c:	d3f9      	bcc.n	8002472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247e:	4a0b      	ldr	r2, [pc, #44]	; (80024ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002480:	4c0b      	ldr	r4, [pc, #44]	; (80024b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002484:	e001      	b.n	800248a <LoopFillZerobss>

08002486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002488:	3204      	adds	r2, #4

0800248a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800248a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800248c:	d3fb      	bcc.n	8002486 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800248e:	f7ff ffd7 	bl	8002440 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002492:	f007 f91f 	bl	80096d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002496:	f7fe fd13 	bl	8000ec0 <main>
  bx  lr    
 800249a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800249c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80024a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a4:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80024a8:	0800c8b4 	.word	0x0800c8b4
  ldr r2, =_sbss
 80024ac:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80024b0:	20005a30 	.word	0x20005a30

080024b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b4:	e7fe      	b.n	80024b4 <ADC_IRQHandler>
	...

080024b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024bc:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <HAL_Init+0x40>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0d      	ldr	r2, [pc, #52]	; (80024f8 <HAL_Init+0x40>)
 80024c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_Init+0x40>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0a      	ldr	r2, [pc, #40]	; (80024f8 <HAL_Init+0x40>)
 80024ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d4:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <HAL_Init+0x40>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <HAL_Init+0x40>)
 80024da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e0:	2003      	movs	r0, #3
 80024e2:	f000 fb6e 	bl	8002bc2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024e6:	200f      	movs	r0, #15
 80024e8:	f7ff fe6c 	bl	80021c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024ec:	f7ff fb08 	bl	8001b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40023c00 	.word	0x40023c00

080024fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <HAL_IncTick+0x20>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	4b06      	ldr	r3, [pc, #24]	; (8002520 <HAL_IncTick+0x24>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4413      	add	r3, r2
 800250c:	4a04      	ldr	r2, [pc, #16]	; (8002520 <HAL_IncTick+0x24>)
 800250e:	6013      	str	r3, [r2, #0]
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	20000008 	.word	0x20000008
 8002520:	200059dc 	.word	0x200059dc

08002524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return uwTick;
 8002528:	4b03      	ldr	r3, [pc, #12]	; (8002538 <HAL_GetTick+0x14>)
 800252a:	681b      	ldr	r3, [r3, #0]
}
 800252c:	4618      	mov	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	200059dc 	.word	0x200059dc

0800253c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002544:	f7ff ffee 	bl	8002524 <HAL_GetTick>
 8002548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002554:	d005      	beq.n	8002562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002556:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <HAL_Delay+0x44>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	461a      	mov	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4413      	add	r3, r2
 8002560:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002562:	bf00      	nop
 8002564:	f7ff ffde 	bl	8002524 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	429a      	cmp	r2, r3
 8002572:	d8f7      	bhi.n	8002564 <HAL_Delay+0x28>
  {
  }
}
 8002574:	bf00      	nop
 8002576:	bf00      	nop
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	20000008 	.word	0x20000008

08002584 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800258c:	2300      	movs	r3, #0
 800258e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e033      	b.n	8002602 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff fad8 	bl	8001b58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d118      	bne.n	80025f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025ca:	f023 0302 	bic.w	r3, r3, #2
 80025ce:	f043 0202 	orr.w	r2, r3, #2
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f94a 	bl	8002870 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	f023 0303 	bic.w	r3, r3, #3
 80025ea:	f043 0201 	orr.w	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	641a      	str	r2, [r3, #64]	; 0x40
 80025f2:	e001      	b.n	80025f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002600:	7bfb      	ldrb	r3, [r7, #15]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
	...

0800260c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002620:	2b01      	cmp	r3, #1
 8002622:	d101      	bne.n	8002628 <HAL_ADC_ConfigChannel+0x1c>
 8002624:	2302      	movs	r3, #2
 8002626:	e113      	b.n	8002850 <HAL_ADC_ConfigChannel+0x244>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b09      	cmp	r3, #9
 8002636:	d925      	bls.n	8002684 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68d9      	ldr	r1, [r3, #12]
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	b29b      	uxth	r3, r3
 8002644:	461a      	mov	r2, r3
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	3b1e      	subs	r3, #30
 800264e:	2207      	movs	r2, #7
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43da      	mvns	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	400a      	ands	r2, r1
 800265c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68d9      	ldr	r1, [r3, #12]
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	b29b      	uxth	r3, r3
 800266e:	4618      	mov	r0, r3
 8002670:	4603      	mov	r3, r0
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	4403      	add	r3, r0
 8002676:	3b1e      	subs	r3, #30
 8002678:	409a      	lsls	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	e022      	b.n	80026ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6919      	ldr	r1, [r3, #16]
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	b29b      	uxth	r3, r3
 8002690:	461a      	mov	r2, r3
 8002692:	4613      	mov	r3, r2
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	4413      	add	r3, r2
 8002698:	2207      	movs	r2, #7
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43da      	mvns	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	400a      	ands	r2, r1
 80026a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6919      	ldr	r1, [r3, #16]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	4618      	mov	r0, r3
 80026ba:	4603      	mov	r3, r0
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	4403      	add	r3, r0
 80026c0:	409a      	lsls	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b06      	cmp	r3, #6
 80026d0:	d824      	bhi.n	800271c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	3b05      	subs	r3, #5
 80026e4:	221f      	movs	r2, #31
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	400a      	ands	r2, r1
 80026f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	b29b      	uxth	r3, r3
 8002700:	4618      	mov	r0, r3
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	3b05      	subs	r3, #5
 800270e:	fa00 f203 	lsl.w	r2, r0, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	635a      	str	r2, [r3, #52]	; 0x34
 800271a:	e04c      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2b0c      	cmp	r3, #12
 8002722:	d824      	bhi.n	800276e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	3b23      	subs	r3, #35	; 0x23
 8002736:	221f      	movs	r2, #31
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43da      	mvns	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	400a      	ands	r2, r1
 8002744:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	b29b      	uxth	r3, r3
 8002752:	4618      	mov	r0, r3
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	3b23      	subs	r3, #35	; 0x23
 8002760:	fa00 f203 	lsl.w	r2, r0, r3
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	430a      	orrs	r2, r1
 800276a:	631a      	str	r2, [r3, #48]	; 0x30
 800276c:	e023      	b.n	80027b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	3b41      	subs	r3, #65	; 0x41
 8002780:	221f      	movs	r2, #31
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43da      	mvns	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	400a      	ands	r2, r1
 800278e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	b29b      	uxth	r3, r3
 800279c:	4618      	mov	r0, r3
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	3b41      	subs	r3, #65	; 0x41
 80027aa:	fa00 f203 	lsl.w	r2, r0, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027b6:	4b29      	ldr	r3, [pc, #164]	; (800285c <HAL_ADC_ConfigChannel+0x250>)
 80027b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a28      	ldr	r2, [pc, #160]	; (8002860 <HAL_ADC_ConfigChannel+0x254>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d10f      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x1d8>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2b12      	cmp	r3, #18
 80027ca:	d10b      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a1d      	ldr	r2, [pc, #116]	; (8002860 <HAL_ADC_ConfigChannel+0x254>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d12b      	bne.n	8002846 <HAL_ADC_ConfigChannel+0x23a>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a1c      	ldr	r2, [pc, #112]	; (8002864 <HAL_ADC_ConfigChannel+0x258>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d003      	beq.n	8002800 <HAL_ADC_ConfigChannel+0x1f4>
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b11      	cmp	r3, #17
 80027fe:	d122      	bne.n	8002846 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a11      	ldr	r2, [pc, #68]	; (8002864 <HAL_ADC_ConfigChannel+0x258>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d111      	bne.n	8002846 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002822:	4b11      	ldr	r3, [pc, #68]	; (8002868 <HAL_ADC_ConfigChannel+0x25c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a11      	ldr	r2, [pc, #68]	; (800286c <HAL_ADC_ConfigChannel+0x260>)
 8002828:	fba2 2303 	umull	r2, r3, r2, r3
 800282c:	0c9a      	lsrs	r2, r3, #18
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002838:	e002      	b.n	8002840 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	3b01      	subs	r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d1f9      	bne.n	800283a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3714      	adds	r7, #20
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr
 800285c:	40012300 	.word	0x40012300
 8002860:	40012000 	.word	0x40012000
 8002864:	10000012 	.word	0x10000012
 8002868:	20000000 	.word	0x20000000
 800286c:	431bde83 	.word	0x431bde83

08002870 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002878:	4b79      	ldr	r3, [pc, #484]	; (8002a60 <ADC_Init+0x1f0>)
 800287a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	685a      	ldr	r2, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	431a      	orrs	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	6859      	ldr	r1, [r3, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	021a      	lsls	r2, r3, #8
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80028c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6859      	ldr	r1, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6899      	ldr	r1, [r3, #8]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	68da      	ldr	r2, [r3, #12]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002902:	4a58      	ldr	r2, [pc, #352]	; (8002a64 <ADC_Init+0x1f4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d022      	beq.n	800294e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689a      	ldr	r2, [r3, #8]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002916:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	6899      	ldr	r1, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	430a      	orrs	r2, r1
 8002928:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002938:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6899      	ldr	r1, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	430a      	orrs	r2, r1
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	e00f      	b.n	800296e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800295c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689a      	ldr	r2, [r3, #8]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800296c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0202 	bic.w	r2, r2, #2
 800297c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6899      	ldr	r1, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7e1b      	ldrb	r3, [r3, #24]
 8002988:	005a      	lsls	r2, r3, #1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d01b      	beq.n	80029d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029aa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685a      	ldr	r2, [r3, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80029ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6859      	ldr	r1, [r3, #4]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	3b01      	subs	r3, #1
 80029c8:	035a      	lsls	r2, r3, #13
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	e007      	b.n	80029e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029e2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80029f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	051a      	lsls	r2, r3, #20
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689a      	ldr	r2, [r3, #8]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6899      	ldr	r1, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a26:	025a      	lsls	r2, r3, #9
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6899      	ldr	r1, [r3, #8]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	029a      	lsls	r2, r3, #10
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	430a      	orrs	r2, r1
 8002a52:	609a      	str	r2, [r3, #8]
}
 8002a54:	bf00      	nop
 8002a56:	3714      	adds	r7, #20
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	40012300 	.word	0x40012300
 8002a64:	0f000001 	.word	0x0f000001

08002a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <__NVIC_SetPriorityGrouping+0x44>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a84:	4013      	ands	r3, r2
 8002a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a9a:	4a04      	ldr	r2, [pc, #16]	; (8002aac <__NVIC_SetPriorityGrouping+0x44>)
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	60d3      	str	r3, [r2, #12]
}
 8002aa0:	bf00      	nop
 8002aa2:	3714      	adds	r7, #20
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	e000ed00 	.word	0xe000ed00

08002ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ab4:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	0a1b      	lsrs	r3, r3, #8
 8002aba:	f003 0307 	and.w	r3, r3, #7
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	e000ed00 	.word	0xe000ed00

08002acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	db0b      	blt.n	8002af6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	f003 021f 	and.w	r2, r3, #31
 8002ae4:	4907      	ldr	r1, [pc, #28]	; (8002b04 <__NVIC_EnableIRQ+0x38>)
 8002ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aea:	095b      	lsrs	r3, r3, #5
 8002aec:	2001      	movs	r0, #1
 8002aee:	fa00 f202 	lsl.w	r2, r0, r2
 8002af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	e000e100 	.word	0xe000e100

08002b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	4603      	mov	r3, r0
 8002b10:	6039      	str	r1, [r7, #0]
 8002b12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	db0a      	blt.n	8002b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	b2da      	uxtb	r2, r3
 8002b20:	490c      	ldr	r1, [pc, #48]	; (8002b54 <__NVIC_SetPriority+0x4c>)
 8002b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b26:	0112      	lsls	r2, r2, #4
 8002b28:	b2d2      	uxtb	r2, r2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b30:	e00a      	b.n	8002b48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	b2da      	uxtb	r2, r3
 8002b36:	4908      	ldr	r1, [pc, #32]	; (8002b58 <__NVIC_SetPriority+0x50>)
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	3b04      	subs	r3, #4
 8002b40:	0112      	lsls	r2, r2, #4
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	440b      	add	r3, r1
 8002b46:	761a      	strb	r2, [r3, #24]
}
 8002b48:	bf00      	nop
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	e000e100 	.word	0xe000e100
 8002b58:	e000ed00 	.word	0xe000ed00

08002b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b089      	sub	sp, #36	; 0x24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	60f8      	str	r0, [r7, #12]
 8002b64:	60b9      	str	r1, [r7, #8]
 8002b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f003 0307 	and.w	r3, r3, #7
 8002b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	f1c3 0307 	rsb	r3, r3, #7
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	bf28      	it	cs
 8002b7a:	2304      	movcs	r3, #4
 8002b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	3304      	adds	r3, #4
 8002b82:	2b06      	cmp	r3, #6
 8002b84:	d902      	bls.n	8002b8c <NVIC_EncodePriority+0x30>
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	3b03      	subs	r3, #3
 8002b8a:	e000      	b.n	8002b8e <NVIC_EncodePriority+0x32>
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b90:	f04f 32ff 	mov.w	r2, #4294967295
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bae:	43d9      	mvns	r1, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb4:	4313      	orrs	r3, r2
         );
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3724      	adds	r7, #36	; 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7ff ff4c 	bl	8002a68 <__NVIC_SetPriorityGrouping>
}
 8002bd0:	bf00      	nop
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bea:	f7ff ff61 	bl	8002ab0 <__NVIC_GetPriorityGrouping>
 8002bee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	68b9      	ldr	r1, [r7, #8]
 8002bf4:	6978      	ldr	r0, [r7, #20]
 8002bf6:	f7ff ffb1 	bl	8002b5c <NVIC_EncodePriority>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c00:	4611      	mov	r1, r2
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff ff80 	bl	8002b08 <__NVIC_SetPriority>
}
 8002c08:	bf00      	nop
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff ff54 	bl	8002acc <__NVIC_EnableIRQ>
}
 8002c24:	bf00      	nop
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b089      	sub	sp, #36	; 0x24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
 8002c34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	61fb      	str	r3, [r7, #28]
 8002c46:	e177      	b.n	8002f38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c48:	2201      	movs	r2, #1
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	f040 8166 	bne.w	8002f32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 0303 	and.w	r3, r3, #3
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d005      	beq.n	8002c7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d130      	bne.n	8002ce0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	2203      	movs	r2, #3
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4013      	ands	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	091b      	lsrs	r3, r3, #4
 8002cca:	f003 0201 	and.w	r2, r3, #1
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d017      	beq.n	8002d1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4013      	ands	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f003 0303 	and.w	r3, r3, #3
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d123      	bne.n	8002d70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	08da      	lsrs	r2, r3, #3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	3208      	adds	r2, #8
 8002d30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	220f      	movs	r2, #15
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	08da      	lsrs	r2, r3, #3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3208      	adds	r2, #8
 8002d6a:	69b9      	ldr	r1, [r7, #24]
 8002d6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4013      	ands	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 0203 	and.w	r2, r3, #3
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 80c0 	beq.w	8002f32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	4b66      	ldr	r3, [pc, #408]	; (8002f50 <HAL_GPIO_Init+0x324>)
 8002db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dba:	4a65      	ldr	r2, [pc, #404]	; (8002f50 <HAL_GPIO_Init+0x324>)
 8002dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002dc2:	4b63      	ldr	r3, [pc, #396]	; (8002f50 <HAL_GPIO_Init+0x324>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dce:	4a61      	ldr	r2, [pc, #388]	; (8002f54 <HAL_GPIO_Init+0x328>)
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	089b      	lsrs	r3, r3, #2
 8002dd4:	3302      	adds	r3, #2
 8002dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	220f      	movs	r2, #15
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4013      	ands	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4a58      	ldr	r2, [pc, #352]	; (8002f58 <HAL_GPIO_Init+0x32c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d037      	beq.n	8002e6a <HAL_GPIO_Init+0x23e>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a57      	ldr	r2, [pc, #348]	; (8002f5c <HAL_GPIO_Init+0x330>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d031      	beq.n	8002e66 <HAL_GPIO_Init+0x23a>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a56      	ldr	r2, [pc, #344]	; (8002f60 <HAL_GPIO_Init+0x334>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d02b      	beq.n	8002e62 <HAL_GPIO_Init+0x236>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a55      	ldr	r2, [pc, #340]	; (8002f64 <HAL_GPIO_Init+0x338>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d025      	beq.n	8002e5e <HAL_GPIO_Init+0x232>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a54      	ldr	r2, [pc, #336]	; (8002f68 <HAL_GPIO_Init+0x33c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d01f      	beq.n	8002e5a <HAL_GPIO_Init+0x22e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a53      	ldr	r2, [pc, #332]	; (8002f6c <HAL_GPIO_Init+0x340>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d019      	beq.n	8002e56 <HAL_GPIO_Init+0x22a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a52      	ldr	r2, [pc, #328]	; (8002f70 <HAL_GPIO_Init+0x344>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d013      	beq.n	8002e52 <HAL_GPIO_Init+0x226>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a51      	ldr	r2, [pc, #324]	; (8002f74 <HAL_GPIO_Init+0x348>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d00d      	beq.n	8002e4e <HAL_GPIO_Init+0x222>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a50      	ldr	r2, [pc, #320]	; (8002f78 <HAL_GPIO_Init+0x34c>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d007      	beq.n	8002e4a <HAL_GPIO_Init+0x21e>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a4f      	ldr	r2, [pc, #316]	; (8002f7c <HAL_GPIO_Init+0x350>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d101      	bne.n	8002e46 <HAL_GPIO_Init+0x21a>
 8002e42:	2309      	movs	r3, #9
 8002e44:	e012      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e46:	230a      	movs	r3, #10
 8002e48:	e010      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e4a:	2308      	movs	r3, #8
 8002e4c:	e00e      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e4e:	2307      	movs	r3, #7
 8002e50:	e00c      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e52:	2306      	movs	r3, #6
 8002e54:	e00a      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e56:	2305      	movs	r3, #5
 8002e58:	e008      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e5a:	2304      	movs	r3, #4
 8002e5c:	e006      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e004      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e002      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e66:	2301      	movs	r3, #1
 8002e68:	e000      	b.n	8002e6c <HAL_GPIO_Init+0x240>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	69fa      	ldr	r2, [r7, #28]
 8002e6e:	f002 0203 	and.w	r2, r2, #3
 8002e72:	0092      	lsls	r2, r2, #2
 8002e74:	4093      	lsls	r3, r2
 8002e76:	69ba      	ldr	r2, [r7, #24]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e7c:	4935      	ldr	r1, [pc, #212]	; (8002f54 <HAL_GPIO_Init+0x328>)
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	089b      	lsrs	r3, r3, #2
 8002e82:	3302      	adds	r3, #2
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e8a:	4b3d      	ldr	r3, [pc, #244]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	43db      	mvns	r3, r3
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	4013      	ands	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eae:	4a34      	ldr	r2, [pc, #208]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002eb4:	4b32      	ldr	r3, [pc, #200]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	69ba      	ldr	r2, [r7, #24]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d003      	beq.n	8002ed8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ed8:	4a29      	ldr	r2, [pc, #164]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ede:	4b28      	ldr	r3, [pc, #160]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4013      	ands	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d003      	beq.n	8002f02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f02:	4a1f      	ldr	r2, [pc, #124]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f08:	4b1d      	ldr	r3, [pc, #116]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	43db      	mvns	r3, r3
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4013      	ands	r3, r2
 8002f16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d003      	beq.n	8002f2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f2c:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <HAL_GPIO_Init+0x354>)
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	3301      	adds	r3, #1
 8002f36:	61fb      	str	r3, [r7, #28]
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	2b0f      	cmp	r3, #15
 8002f3c:	f67f ae84 	bls.w	8002c48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	3724      	adds	r7, #36	; 0x24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40013800 	.word	0x40013800
 8002f58:	40020000 	.word	0x40020000
 8002f5c:	40020400 	.word	0x40020400
 8002f60:	40020800 	.word	0x40020800
 8002f64:	40020c00 	.word	0x40020c00
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40021400 	.word	0x40021400
 8002f70:	40021800 	.word	0x40021800
 8002f74:	40021c00 	.word	0x40021c00
 8002f78:	40022000 	.word	0x40022000
 8002f7c:	40022400 	.word	0x40022400
 8002f80:	40013c00 	.word	0x40013c00

08002f84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	691a      	ldr	r2, [r3, #16]
 8002f94:	887b      	ldrh	r3, [r7, #2]
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d002      	beq.n	8002fa2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	73fb      	strb	r3, [r7, #15]
 8002fa0:	e001      	b.n	8002fa6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	807b      	strh	r3, [r7, #2]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fc4:	787b      	ldrb	r3, [r7, #1]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fca:	887a      	ldrh	r2, [r7, #2]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fd0:	e003      	b.n	8002fda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fd2:	887b      	ldrh	r3, [r7, #2]
 8002fd4:	041a      	lsls	r2, r3, #16
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	619a      	str	r2, [r3, #24]
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
	...

08002fe8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e12b      	b.n	8003252 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d106      	bne.n	8003014 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fe fde6 	bl	8001be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2224      	movs	r2, #36	; 0x24
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0201 	bic.w	r2, r2, #1
 800302a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800303a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800304a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800304c:	f000 fef2 	bl	8003e34 <HAL_RCC_GetPCLK1Freq>
 8003050:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	4a81      	ldr	r2, [pc, #516]	; (800325c <HAL_I2C_Init+0x274>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d807      	bhi.n	800306c <HAL_I2C_Init+0x84>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4a80      	ldr	r2, [pc, #512]	; (8003260 <HAL_I2C_Init+0x278>)
 8003060:	4293      	cmp	r3, r2
 8003062:	bf94      	ite	ls
 8003064:	2301      	movls	r3, #1
 8003066:	2300      	movhi	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	e006      	b.n	800307a <HAL_I2C_Init+0x92>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	4a7d      	ldr	r2, [pc, #500]	; (8003264 <HAL_I2C_Init+0x27c>)
 8003070:	4293      	cmp	r3, r2
 8003072:	bf94      	ite	ls
 8003074:	2301      	movls	r3, #1
 8003076:	2300      	movhi	r3, #0
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e0e7      	b.n	8003252 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	4a78      	ldr	r2, [pc, #480]	; (8003268 <HAL_I2C_Init+0x280>)
 8003086:	fba2 2303 	umull	r2, r3, r2, r3
 800308a:	0c9b      	lsrs	r3, r3, #18
 800308c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	430a      	orrs	r2, r1
 80030a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	4a6a      	ldr	r2, [pc, #424]	; (800325c <HAL_I2C_Init+0x274>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d802      	bhi.n	80030bc <HAL_I2C_Init+0xd4>
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	3301      	adds	r3, #1
 80030ba:	e009      	b.n	80030d0 <HAL_I2C_Init+0xe8>
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80030c2:	fb02 f303 	mul.w	r3, r2, r3
 80030c6:	4a69      	ldr	r2, [pc, #420]	; (800326c <HAL_I2C_Init+0x284>)
 80030c8:	fba2 2303 	umull	r2, r3, r2, r3
 80030cc:	099b      	lsrs	r3, r3, #6
 80030ce:	3301      	adds	r3, #1
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	6812      	ldr	r2, [r2, #0]
 80030d4:	430b      	orrs	r3, r1
 80030d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80030e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	495c      	ldr	r1, [pc, #368]	; (800325c <HAL_I2C_Init+0x274>)
 80030ec:	428b      	cmp	r3, r1
 80030ee:	d819      	bhi.n	8003124 <HAL_I2C_Init+0x13c>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	1e59      	subs	r1, r3, #1
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80030fe:	1c59      	adds	r1, r3, #1
 8003100:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003104:	400b      	ands	r3, r1
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00a      	beq.n	8003120 <HAL_I2C_Init+0x138>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1e59      	subs	r1, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	fbb1 f3f3 	udiv	r3, r1, r3
 8003118:	3301      	adds	r3, #1
 800311a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800311e:	e051      	b.n	80031c4 <HAL_I2C_Init+0x1dc>
 8003120:	2304      	movs	r3, #4
 8003122:	e04f      	b.n	80031c4 <HAL_I2C_Init+0x1dc>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d111      	bne.n	8003150 <HAL_I2C_Init+0x168>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	1e58      	subs	r0, r3, #1
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6859      	ldr	r1, [r3, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	440b      	add	r3, r1
 800313a:	fbb0 f3f3 	udiv	r3, r0, r3
 800313e:	3301      	adds	r3, #1
 8003140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003144:	2b00      	cmp	r3, #0
 8003146:	bf0c      	ite	eq
 8003148:	2301      	moveq	r3, #1
 800314a:	2300      	movne	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	e012      	b.n	8003176 <HAL_I2C_Init+0x18e>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	1e58      	subs	r0, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6859      	ldr	r1, [r3, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	0099      	lsls	r1, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	fbb0 f3f3 	udiv	r3, r0, r3
 8003166:	3301      	adds	r3, #1
 8003168:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316c:	2b00      	cmp	r3, #0
 800316e:	bf0c      	ite	eq
 8003170:	2301      	moveq	r3, #1
 8003172:	2300      	movne	r3, #0
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <HAL_I2C_Init+0x196>
 800317a:	2301      	movs	r3, #1
 800317c:	e022      	b.n	80031c4 <HAL_I2C_Init+0x1dc>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10e      	bne.n	80031a4 <HAL_I2C_Init+0x1bc>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	1e58      	subs	r0, r3, #1
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6859      	ldr	r1, [r3, #4]
 800318e:	460b      	mov	r3, r1
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	440b      	add	r3, r1
 8003194:	fbb0 f3f3 	udiv	r3, r0, r3
 8003198:	3301      	adds	r3, #1
 800319a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800319e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031a2:	e00f      	b.n	80031c4 <HAL_I2C_Init+0x1dc>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	1e58      	subs	r0, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6859      	ldr	r1, [r3, #4]
 80031ac:	460b      	mov	r3, r1
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	0099      	lsls	r1, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ba:	3301      	adds	r3, #1
 80031bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	6809      	ldr	r1, [r1, #0]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69da      	ldr	r2, [r3, #28]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6911      	ldr	r1, [r2, #16]
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	68d2      	ldr	r2, [r2, #12]
 80031fe:	4311      	orrs	r1, r2
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6812      	ldr	r2, [r2, #0]
 8003204:	430b      	orrs	r3, r1
 8003206:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	695a      	ldr	r2, [r3, #20]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2220      	movs	r2, #32
 800323e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	000186a0 	.word	0x000186a0
 8003260:	001e847f 	.word	0x001e847f
 8003264:	003d08ff 	.word	0x003d08ff
 8003268:	431bde83 	.word	0x431bde83
 800326c:	10624dd3 	.word	0x10624dd3

08003270 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2b20      	cmp	r3, #32
 8003284:	d129      	bne.n	80032da <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2224      	movs	r2, #36	; 0x24
 800328a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0201 	bic.w	r2, r2, #1
 800329c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0210 	bic.w	r2, r2, #16
 80032ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f042 0201 	orr.w	r2, r2, #1
 80032cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2220      	movs	r2, #32
 80032d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80032d6:	2300      	movs	r3, #0
 80032d8:	e000      	b.n	80032dc <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80032da:	2302      	movs	r3, #2
  }
}
 80032dc:	4618      	mov	r0, r3
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d12a      	bne.n	8003358 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2224      	movs	r2, #36	; 0x24
 8003306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0201 	bic.w	r2, r2, #1
 8003318:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003320:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003322:	89fb      	ldrh	r3, [r7, #14]
 8003324:	f023 030f 	bic.w	r3, r3, #15
 8003328:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	b29a      	uxth	r2, r3
 800332e:	89fb      	ldrh	r3, [r7, #14]
 8003330:	4313      	orrs	r3, r2
 8003332:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	89fa      	ldrh	r2, [r7, #14]
 800333a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2220      	movs	r2, #32
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003354:	2300      	movs	r3, #0
 8003356:	e000      	b.n	800335a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003358:	2302      	movs	r3, #2
  }
}
 800335a:	4618      	mov	r0, r3
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003366:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003368:	b08f      	sub	sp, #60	; 0x3c
 800336a:	af0a      	add	r7, sp, #40	; 0x28
 800336c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e10f      	b.n	8003598 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d106      	bne.n	8003398 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7fe febc 	bl	8002110 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2203      	movs	r2, #3
 800339c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d102      	bne.n	80033b2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4618      	mov	r0, r3
 80033b8:	f002 fa2b 	bl	8005812 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	603b      	str	r3, [r7, #0]
 80033c2:	687e      	ldr	r6, [r7, #4]
 80033c4:	466d      	mov	r5, sp
 80033c6:	f106 0410 	add.w	r4, r6, #16
 80033ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80033d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80033da:	1d33      	adds	r3, r6, #4
 80033dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033de:	6838      	ldr	r0, [r7, #0]
 80033e0:	f002 f9b6 	bl	8005750 <USB_CoreInit>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d005      	beq.n	80033f6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2202      	movs	r2, #2
 80033ee:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e0d0      	b.n	8003598 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f002 fa19 	bl	8005834 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003402:	2300      	movs	r3, #0
 8003404:	73fb      	strb	r3, [r7, #15]
 8003406:	e04a      	b.n	800349e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003408:	7bfa      	ldrb	r2, [r7, #15]
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	1a9b      	subs	r3, r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	333d      	adds	r3, #61	; 0x3d
 8003418:	2201      	movs	r2, #1
 800341a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800341c:	7bfa      	ldrb	r2, [r7, #15]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	333c      	adds	r3, #60	; 0x3c
 800342c:	7bfa      	ldrb	r2, [r7, #15]
 800342e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003430:	7bfa      	ldrb	r2, [r7, #15]
 8003432:	7bfb      	ldrb	r3, [r7, #15]
 8003434:	b298      	uxth	r0, r3
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	3342      	adds	r3, #66	; 0x42
 8003444:	4602      	mov	r2, r0
 8003446:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003448:	7bfa      	ldrb	r2, [r7, #15]
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	00db      	lsls	r3, r3, #3
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	333f      	adds	r3, #63	; 0x3f
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800345c:	7bfa      	ldrb	r2, [r7, #15]
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	1a9b      	subs	r3, r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	440b      	add	r3, r1
 800346a:	3344      	adds	r3, #68	; 0x44
 800346c:	2200      	movs	r2, #0
 800346e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003470:	7bfa      	ldrb	r2, [r7, #15]
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	4613      	mov	r3, r2
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	1a9b      	subs	r3, r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	440b      	add	r3, r1
 800347e:	3348      	adds	r3, #72	; 0x48
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003484:	7bfa      	ldrb	r2, [r7, #15]
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	1a9b      	subs	r3, r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	3350      	adds	r3, #80	; 0x50
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003498:	7bfb      	ldrb	r3, [r7, #15]
 800349a:	3301      	adds	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
 800349e:	7bfa      	ldrb	r2, [r7, #15]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d3af      	bcc.n	8003408 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034a8:	2300      	movs	r3, #0
 80034aa:	73fb      	strb	r3, [r7, #15]
 80034ac:	e044      	b.n	8003538 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034ae:	7bfa      	ldrb	r2, [r7, #15]
 80034b0:	6879      	ldr	r1, [r7, #4]
 80034b2:	4613      	mov	r3, r2
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	1a9b      	subs	r3, r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	440b      	add	r3, r1
 80034bc:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80034c0:	2200      	movs	r2, #0
 80034c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034c4:	7bfa      	ldrb	r2, [r7, #15]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80034d6:	7bfa      	ldrb	r2, [r7, #15]
 80034d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034da:	7bfa      	ldrb	r2, [r7, #15]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80034ec:	2200      	movs	r2, #0
 80034ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034f0:	7bfa      	ldrb	r2, [r7, #15]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003506:	7bfa      	ldrb	r2, [r7, #15]
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	1a9b      	subs	r3, r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	440b      	add	r3, r1
 8003514:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800351c:	7bfa      	ldrb	r2, [r7, #15]
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	440b      	add	r3, r1
 800352a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800352e:	2200      	movs	r2, #0
 8003530:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003532:	7bfb      	ldrb	r3, [r7, #15]
 8003534:	3301      	adds	r3, #1
 8003536:	73fb      	strb	r3, [r7, #15]
 8003538:	7bfa      	ldrb	r2, [r7, #15]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	429a      	cmp	r2, r3
 8003540:	d3b5      	bcc.n	80034ae <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	603b      	str	r3, [r7, #0]
 8003548:	687e      	ldr	r6, [r7, #4]
 800354a:	466d      	mov	r5, sp
 800354c:	f106 0410 	add.w	r4, r6, #16
 8003550:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003552:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003554:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003556:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003558:	e894 0003 	ldmia.w	r4, {r0, r1}
 800355c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003560:	1d33      	adds	r3, r6, #4
 8003562:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003564:	6838      	ldr	r0, [r7, #0]
 8003566:	f002 f9b1 	bl	80058cc <USB_DevInit>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d005      	beq.n	800357c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2202      	movs	r2, #2
 8003574:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e00d      	b.n	8003598 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f002 fb5c 	bl	8005c4e <USB_DevDisconnect>

  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3714      	adds	r7, #20
 800359c:	46bd      	mov	sp, r7
 800359e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e264      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d075      	beq.n	80036aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035be:	4ba3      	ldr	r3, [pc, #652]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 030c 	and.w	r3, r3, #12
 80035c6:	2b04      	cmp	r3, #4
 80035c8:	d00c      	beq.n	80035e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ca:	4ba0      	ldr	r3, [pc, #640]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d112      	bne.n	80035fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035d6:	4b9d      	ldr	r3, [pc, #628]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035e2:	d10b      	bne.n	80035fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035e4:	4b99      	ldr	r3, [pc, #612]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d05b      	beq.n	80036a8 <HAL_RCC_OscConfig+0x108>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d157      	bne.n	80036a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e23f      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003604:	d106      	bne.n	8003614 <HAL_RCC_OscConfig+0x74>
 8003606:	4b91      	ldr	r3, [pc, #580]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a90      	ldr	r2, [pc, #576]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800360c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	e01d      	b.n	8003650 <HAL_RCC_OscConfig+0xb0>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800361c:	d10c      	bne.n	8003638 <HAL_RCC_OscConfig+0x98>
 800361e:	4b8b      	ldr	r3, [pc, #556]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a8a      	ldr	r2, [pc, #552]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003624:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	4b88      	ldr	r3, [pc, #544]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a87      	ldr	r2, [pc, #540]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003634:	6013      	str	r3, [r2, #0]
 8003636:	e00b      	b.n	8003650 <HAL_RCC_OscConfig+0xb0>
 8003638:	4b84      	ldr	r3, [pc, #528]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a83      	ldr	r2, [pc, #524]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800363e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003642:	6013      	str	r3, [r2, #0]
 8003644:	4b81      	ldr	r3, [pc, #516]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a80      	ldr	r2, [pc, #512]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800364a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800364e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d013      	beq.n	8003680 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003658:	f7fe ff64 	bl	8002524 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003660:	f7fe ff60 	bl	8002524 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b64      	cmp	r3, #100	; 0x64
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e204      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003672:	4b76      	ldr	r3, [pc, #472]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0f0      	beq.n	8003660 <HAL_RCC_OscConfig+0xc0>
 800367e:	e014      	b.n	80036aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003680:	f7fe ff50 	bl	8002524 <HAL_GetTick>
 8003684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003686:	e008      	b.n	800369a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003688:	f7fe ff4c 	bl	8002524 <HAL_GetTick>
 800368c:	4602      	mov	r2, r0
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	1ad3      	subs	r3, r2, r3
 8003692:	2b64      	cmp	r3, #100	; 0x64
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e1f0      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800369a:	4b6c      	ldr	r3, [pc, #432]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1f0      	bne.n	8003688 <HAL_RCC_OscConfig+0xe8>
 80036a6:	e000      	b.n	80036aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0302 	and.w	r3, r3, #2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d063      	beq.n	800377e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036b6:	4b65      	ldr	r3, [pc, #404]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00b      	beq.n	80036da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036c2:	4b62      	ldr	r3, [pc, #392]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d11c      	bne.n	8003708 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036ce:	4b5f      	ldr	r3, [pc, #380]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d116      	bne.n	8003708 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036da:	4b5c      	ldr	r3, [pc, #368]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d005      	beq.n	80036f2 <HAL_RCC_OscConfig+0x152>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d001      	beq.n	80036f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e1c4      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036f2:	4b56      	ldr	r3, [pc, #344]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	4952      	ldr	r1, [pc, #328]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003702:	4313      	orrs	r3, r2
 8003704:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003706:	e03a      	b.n	800377e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d020      	beq.n	8003752 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003710:	4b4f      	ldr	r3, [pc, #316]	; (8003850 <HAL_RCC_OscConfig+0x2b0>)
 8003712:	2201      	movs	r2, #1
 8003714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003716:	f7fe ff05 	bl	8002524 <HAL_GetTick>
 800371a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371c:	e008      	b.n	8003730 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800371e:	f7fe ff01 	bl	8002524 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d901      	bls.n	8003730 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	e1a5      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003730:	4b46      	ldr	r3, [pc, #280]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d0f0      	beq.n	800371e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373c:	4b43      	ldr	r3, [pc, #268]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	00db      	lsls	r3, r3, #3
 800374a:	4940      	ldr	r1, [pc, #256]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800374c:	4313      	orrs	r3, r2
 800374e:	600b      	str	r3, [r1, #0]
 8003750:	e015      	b.n	800377e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003752:	4b3f      	ldr	r3, [pc, #252]	; (8003850 <HAL_RCC_OscConfig+0x2b0>)
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003758:	f7fe fee4 	bl	8002524 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003760:	f7fe fee0 	bl	8002524 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e184      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003772:	4b36      	ldr	r3, [pc, #216]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f0      	bne.n	8003760 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0308 	and.w	r3, r3, #8
 8003786:	2b00      	cmp	r3, #0
 8003788:	d030      	beq.n	80037ec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d016      	beq.n	80037c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003792:	4b30      	ldr	r3, [pc, #192]	; (8003854 <HAL_RCC_OscConfig+0x2b4>)
 8003794:	2201      	movs	r2, #1
 8003796:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003798:	f7fe fec4 	bl	8002524 <HAL_GetTick>
 800379c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800379e:	e008      	b.n	80037b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037a0:	f7fe fec0 	bl	8002524 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e164      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b2:	4b26      	ldr	r3, [pc, #152]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80037b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d0f0      	beq.n	80037a0 <HAL_RCC_OscConfig+0x200>
 80037be:	e015      	b.n	80037ec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037c0:	4b24      	ldr	r3, [pc, #144]	; (8003854 <HAL_RCC_OscConfig+0x2b4>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c6:	f7fe fead 	bl	8002524 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037ce:	f7fe fea9 	bl	8002524 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e14d      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e0:	4b1a      	ldr	r3, [pc, #104]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 80037e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f0      	bne.n	80037ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f000 80a0 	beq.w	800393a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fa:	2300      	movs	r3, #0
 80037fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037fe:	4b13      	ldr	r3, [pc, #76]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10f      	bne.n	800382a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	60bb      	str	r3, [r7, #8]
 800380e:	4b0f      	ldr	r3, [pc, #60]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	4a0e      	ldr	r2, [pc, #56]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 8003814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003818:	6413      	str	r3, [r2, #64]	; 0x40
 800381a:	4b0c      	ldr	r3, [pc, #48]	; (800384c <HAL_RCC_OscConfig+0x2ac>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003822:	60bb      	str	r3, [r7, #8]
 8003824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003826:	2301      	movs	r3, #1
 8003828:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800382a:	4b0b      	ldr	r3, [pc, #44]	; (8003858 <HAL_RCC_OscConfig+0x2b8>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003832:	2b00      	cmp	r3, #0
 8003834:	d121      	bne.n	800387a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003836:	4b08      	ldr	r3, [pc, #32]	; (8003858 <HAL_RCC_OscConfig+0x2b8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a07      	ldr	r2, [pc, #28]	; (8003858 <HAL_RCC_OscConfig+0x2b8>)
 800383c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003842:	f7fe fe6f 	bl	8002524 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003848:	e011      	b.n	800386e <HAL_RCC_OscConfig+0x2ce>
 800384a:	bf00      	nop
 800384c:	40023800 	.word	0x40023800
 8003850:	42470000 	.word	0x42470000
 8003854:	42470e80 	.word	0x42470e80
 8003858:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800385c:	f7fe fe62 	bl	8002524 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e106      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800386e:	4b85      	ldr	r3, [pc, #532]	; (8003a84 <HAL_RCC_OscConfig+0x4e4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0f0      	beq.n	800385c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d106      	bne.n	8003890 <HAL_RCC_OscConfig+0x2f0>
 8003882:	4b81      	ldr	r3, [pc, #516]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 8003884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003886:	4a80      	ldr	r2, [pc, #512]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 8003888:	f043 0301 	orr.w	r3, r3, #1
 800388c:	6713      	str	r3, [r2, #112]	; 0x70
 800388e:	e01c      	b.n	80038ca <HAL_RCC_OscConfig+0x32a>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	2b05      	cmp	r3, #5
 8003896:	d10c      	bne.n	80038b2 <HAL_RCC_OscConfig+0x312>
 8003898:	4b7b      	ldr	r3, [pc, #492]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 800389a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800389c:	4a7a      	ldr	r2, [pc, #488]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 800389e:	f043 0304 	orr.w	r3, r3, #4
 80038a2:	6713      	str	r3, [r2, #112]	; 0x70
 80038a4:	4b78      	ldr	r3, [pc, #480]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a8:	4a77      	ldr	r2, [pc, #476]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038aa:	f043 0301 	orr.w	r3, r3, #1
 80038ae:	6713      	str	r3, [r2, #112]	; 0x70
 80038b0:	e00b      	b.n	80038ca <HAL_RCC_OscConfig+0x32a>
 80038b2:	4b75      	ldr	r3, [pc, #468]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b6:	4a74      	ldr	r2, [pc, #464]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	6713      	str	r3, [r2, #112]	; 0x70
 80038be:	4b72      	ldr	r3, [pc, #456]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c2:	4a71      	ldr	r2, [pc, #452]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038c4:	f023 0304 	bic.w	r3, r3, #4
 80038c8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d015      	beq.n	80038fe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d2:	f7fe fe27 	bl	8002524 <HAL_GetTick>
 80038d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d8:	e00a      	b.n	80038f0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038da:	f7fe fe23 	bl	8002524 <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d901      	bls.n	80038f0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e0c5      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038f0:	4b65      	ldr	r3, [pc, #404]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80038f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d0ee      	beq.n	80038da <HAL_RCC_OscConfig+0x33a>
 80038fc:	e014      	b.n	8003928 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038fe:	f7fe fe11 	bl	8002524 <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003904:	e00a      	b.n	800391c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003906:	f7fe fe0d 	bl	8002524 <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	f241 3288 	movw	r2, #5000	; 0x1388
 8003914:	4293      	cmp	r3, r2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e0af      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800391c:	4b5a      	ldr	r3, [pc, #360]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 800391e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003920:	f003 0302 	and.w	r3, r3, #2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1ee      	bne.n	8003906 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003928:	7dfb      	ldrb	r3, [r7, #23]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d105      	bne.n	800393a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800392e:	4b56      	ldr	r3, [pc, #344]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	4a55      	ldr	r2, [pc, #340]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 8003934:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003938:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 809b 	beq.w	8003a7a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003944:	4b50      	ldr	r3, [pc, #320]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f003 030c 	and.w	r3, r3, #12
 800394c:	2b08      	cmp	r3, #8
 800394e:	d05c      	beq.n	8003a0a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d141      	bne.n	80039dc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003958:	4b4c      	ldr	r3, [pc, #304]	; (8003a8c <HAL_RCC_OscConfig+0x4ec>)
 800395a:	2200      	movs	r2, #0
 800395c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395e:	f7fe fde1 	bl	8002524 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003966:	f7fe fddd 	bl	8002524 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e081      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003978:	4b43      	ldr	r3, [pc, #268]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1f0      	bne.n	8003966 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a1b      	ldr	r3, [r3, #32]
 800398c:	431a      	orrs	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	019b      	lsls	r3, r3, #6
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	085b      	lsrs	r3, r3, #1
 800399c:	3b01      	subs	r3, #1
 800399e:	041b      	lsls	r3, r3, #16
 80039a0:	431a      	orrs	r2, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a6:	061b      	lsls	r3, r3, #24
 80039a8:	4937      	ldr	r1, [pc, #220]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039ae:	4b37      	ldr	r3, [pc, #220]	; (8003a8c <HAL_RCC_OscConfig+0x4ec>)
 80039b0:	2201      	movs	r2, #1
 80039b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b4:	f7fe fdb6 	bl	8002524 <HAL_GetTick>
 80039b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039bc:	f7fe fdb2 	bl	8002524 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e056      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039ce:	4b2e      	ldr	r3, [pc, #184]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d0f0      	beq.n	80039bc <HAL_RCC_OscConfig+0x41c>
 80039da:	e04e      	b.n	8003a7a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039dc:	4b2b      	ldr	r3, [pc, #172]	; (8003a8c <HAL_RCC_OscConfig+0x4ec>)
 80039de:	2200      	movs	r2, #0
 80039e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e2:	f7fe fd9f 	bl	8002524 <HAL_GetTick>
 80039e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e8:	e008      	b.n	80039fc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ea:	f7fe fd9b 	bl	8002524 <HAL_GetTick>
 80039ee:	4602      	mov	r2, r0
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	1ad3      	subs	r3, r2, r3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d901      	bls.n	80039fc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e03f      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fc:	4b22      	ldr	r3, [pc, #136]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d1f0      	bne.n	80039ea <HAL_RCC_OscConfig+0x44a>
 8003a08:	e037      	b.n	8003a7a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d101      	bne.n	8003a16 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e032      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a16:	4b1c      	ldr	r3, [pc, #112]	; (8003a88 <HAL_RCC_OscConfig+0x4e8>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d028      	beq.n	8003a76 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d121      	bne.n	8003a76 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d11a      	bne.n	8003a76 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a46:	4013      	ands	r3, r2
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a4c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d111      	bne.n	8003a76 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5c:	085b      	lsrs	r3, r3, #1
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d107      	bne.n	8003a76 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a70:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d001      	beq.n	8003a7a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e000      	b.n	8003a7c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40007000 	.word	0x40007000
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	42470060 	.word	0x42470060

08003a90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e0cc      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa4:	4b68      	ldr	r3, [pc, #416]	; (8003c48 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 030f 	and.w	r3, r3, #15
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d90c      	bls.n	8003acc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ab2:	4b65      	ldr	r3, [pc, #404]	; (8003c48 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab4:	683a      	ldr	r2, [r7, #0]
 8003ab6:	b2d2      	uxtb	r2, r2
 8003ab8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aba:	4b63      	ldr	r3, [pc, #396]	; (8003c48 <HAL_RCC_ClockConfig+0x1b8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 030f 	and.w	r3, r3, #15
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d001      	beq.n	8003acc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e0b8      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d020      	beq.n	8003b1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d005      	beq.n	8003af0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ae4:	4b59      	ldr	r3, [pc, #356]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	4a58      	ldr	r2, [pc, #352]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003aea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003aee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0308 	and.w	r3, r3, #8
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d005      	beq.n	8003b08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003afc:	4b53      	ldr	r3, [pc, #332]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	4a52      	ldr	r2, [pc, #328]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b08:	4b50      	ldr	r3, [pc, #320]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	494d      	ldr	r1, [pc, #308]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d044      	beq.n	8003bb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d107      	bne.n	8003b3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b2e:	4b47      	ldr	r3, [pc, #284]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d119      	bne.n	8003b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e07f      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d003      	beq.n	8003b4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b4a:	2b03      	cmp	r3, #3
 8003b4c:	d107      	bne.n	8003b5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b4e:	4b3f      	ldr	r3, [pc, #252]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d109      	bne.n	8003b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e06f      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b5e:	4b3b      	ldr	r3, [pc, #236]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e067      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b6e:	4b37      	ldr	r3, [pc, #220]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f023 0203 	bic.w	r2, r3, #3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	4934      	ldr	r1, [pc, #208]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b80:	f7fe fcd0 	bl	8002524 <HAL_GetTick>
 8003b84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b86:	e00a      	b.n	8003b9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b88:	f7fe fccc 	bl	8002524 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e04f      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9e:	4b2b      	ldr	r3, [pc, #172]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f003 020c 	and.w	r2, r3, #12
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d1eb      	bne.n	8003b88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bb0:	4b25      	ldr	r3, [pc, #148]	; (8003c48 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 030f 	and.w	r3, r3, #15
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d20c      	bcs.n	8003bd8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bbe:	4b22      	ldr	r3, [pc, #136]	; (8003c48 <HAL_RCC_ClockConfig+0x1b8>)
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bc6:	4b20      	ldr	r3, [pc, #128]	; (8003c48 <HAL_RCC_ClockConfig+0x1b8>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 030f 	and.w	r3, r3, #15
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e032      	b.n	8003c3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d008      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003be4:	4b19      	ldr	r3, [pc, #100]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	4916      	ldr	r1, [pc, #88]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0308 	and.w	r3, r3, #8
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d009      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c02:	4b12      	ldr	r3, [pc, #72]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	00db      	lsls	r3, r3, #3
 8003c10:	490e      	ldr	r1, [pc, #56]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c16:	f000 f821 	bl	8003c5c <HAL_RCC_GetSysClockFreq>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	091b      	lsrs	r3, r3, #4
 8003c22:	f003 030f 	and.w	r3, r3, #15
 8003c26:	490a      	ldr	r1, [pc, #40]	; (8003c50 <HAL_RCC_ClockConfig+0x1c0>)
 8003c28:	5ccb      	ldrb	r3, [r1, r3]
 8003c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c2e:	4a09      	ldr	r2, [pc, #36]	; (8003c54 <HAL_RCC_ClockConfig+0x1c4>)
 8003c30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c32:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <HAL_RCC_ClockConfig+0x1c8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7fe fac4 	bl	80021c4 <HAL_InitTick>

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	40023c00 	.word	0x40023c00
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	0800c4ac 	.word	0x0800c4ac
 8003c54:	20000000 	.word	0x20000000
 8003c58:	20000004 	.word	0x20000004

08003c5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c5c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003c60:	b084      	sub	sp, #16
 8003c62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	607b      	str	r3, [r7, #4]
 8003c68:	2300      	movs	r3, #0
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003c70:	2300      	movs	r3, #0
 8003c72:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c74:	4b67      	ldr	r3, [pc, #412]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f003 030c 	and.w	r3, r3, #12
 8003c7c:	2b08      	cmp	r3, #8
 8003c7e:	d00d      	beq.n	8003c9c <HAL_RCC_GetSysClockFreq+0x40>
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	f200 80bd 	bhi.w	8003e00 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d002      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0x34>
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d003      	beq.n	8003c96 <HAL_RCC_GetSysClockFreq+0x3a>
 8003c8e:	e0b7      	b.n	8003e00 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c90:	4b61      	ldr	r3, [pc, #388]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c92:	60bb      	str	r3, [r7, #8]
       break;
 8003c94:	e0b7      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c96:	4b60      	ldr	r3, [pc, #384]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003c98:	60bb      	str	r3, [r7, #8]
      break;
 8003c9a:	e0b4      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c9c:	4b5d      	ldr	r3, [pc, #372]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ca4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ca6:	4b5b      	ldr	r3, [pc, #364]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d04d      	beq.n	8003d4e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cb2:	4b58      	ldr	r3, [pc, #352]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	099b      	lsrs	r3, r3, #6
 8003cb8:	461a      	mov	r2, r3
 8003cba:	f04f 0300 	mov.w	r3, #0
 8003cbe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cc2:	f04f 0100 	mov.w	r1, #0
 8003cc6:	ea02 0800 	and.w	r8, r2, r0
 8003cca:	ea03 0901 	and.w	r9, r3, r1
 8003cce:	4640      	mov	r0, r8
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	014b      	lsls	r3, r1, #5
 8003cdc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ce0:	0142      	lsls	r2, r0, #5
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	ebb0 0008 	subs.w	r0, r0, r8
 8003cea:	eb61 0109 	sbc.w	r1, r1, r9
 8003cee:	f04f 0200 	mov.w	r2, #0
 8003cf2:	f04f 0300 	mov.w	r3, #0
 8003cf6:	018b      	lsls	r3, r1, #6
 8003cf8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003cfc:	0182      	lsls	r2, r0, #6
 8003cfe:	1a12      	subs	r2, r2, r0
 8003d00:	eb63 0301 	sbc.w	r3, r3, r1
 8003d04:	f04f 0000 	mov.w	r0, #0
 8003d08:	f04f 0100 	mov.w	r1, #0
 8003d0c:	00d9      	lsls	r1, r3, #3
 8003d0e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d12:	00d0      	lsls	r0, r2, #3
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	eb12 0208 	adds.w	r2, r2, r8
 8003d1c:	eb43 0309 	adc.w	r3, r3, r9
 8003d20:	f04f 0000 	mov.w	r0, #0
 8003d24:	f04f 0100 	mov.w	r1, #0
 8003d28:	0299      	lsls	r1, r3, #10
 8003d2a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d2e:	0290      	lsls	r0, r2, #10
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4610      	mov	r0, r2
 8003d36:	4619      	mov	r1, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f04f 0300 	mov.w	r3, #0
 8003d40:	f7fc ff42 	bl	8000bc8 <__aeabi_uldivmod>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4613      	mov	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	e04a      	b.n	8003de4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d4e:	4b31      	ldr	r3, [pc, #196]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	099b      	lsrs	r3, r3, #6
 8003d54:	461a      	mov	r2, r3
 8003d56:	f04f 0300 	mov.w	r3, #0
 8003d5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003d5e:	f04f 0100 	mov.w	r1, #0
 8003d62:	ea02 0400 	and.w	r4, r2, r0
 8003d66:	ea03 0501 	and.w	r5, r3, r1
 8003d6a:	4620      	mov	r0, r4
 8003d6c:	4629      	mov	r1, r5
 8003d6e:	f04f 0200 	mov.w	r2, #0
 8003d72:	f04f 0300 	mov.w	r3, #0
 8003d76:	014b      	lsls	r3, r1, #5
 8003d78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003d7c:	0142      	lsls	r2, r0, #5
 8003d7e:	4610      	mov	r0, r2
 8003d80:	4619      	mov	r1, r3
 8003d82:	1b00      	subs	r0, r0, r4
 8003d84:	eb61 0105 	sbc.w	r1, r1, r5
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	f04f 0300 	mov.w	r3, #0
 8003d90:	018b      	lsls	r3, r1, #6
 8003d92:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d96:	0182      	lsls	r2, r0, #6
 8003d98:	1a12      	subs	r2, r2, r0
 8003d9a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d9e:	f04f 0000 	mov.w	r0, #0
 8003da2:	f04f 0100 	mov.w	r1, #0
 8003da6:	00d9      	lsls	r1, r3, #3
 8003da8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003dac:	00d0      	lsls	r0, r2, #3
 8003dae:	4602      	mov	r2, r0
 8003db0:	460b      	mov	r3, r1
 8003db2:	1912      	adds	r2, r2, r4
 8003db4:	eb45 0303 	adc.w	r3, r5, r3
 8003db8:	f04f 0000 	mov.w	r0, #0
 8003dbc:	f04f 0100 	mov.w	r1, #0
 8003dc0:	0299      	lsls	r1, r3, #10
 8003dc2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003dc6:	0290      	lsls	r0, r2, #10
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	4610      	mov	r0, r2
 8003dce:	4619      	mov	r1, r3
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	f04f 0300 	mov.w	r3, #0
 8003dd8:	f7fc fef6 	bl	8000bc8 <__aeabi_uldivmod>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	460b      	mov	r3, r1
 8003de0:	4613      	mov	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003de4:	4b0b      	ldr	r3, [pc, #44]	; (8003e14 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	0c1b      	lsrs	r3, r3, #16
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	3301      	adds	r3, #1
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	60bb      	str	r3, [r7, #8]
      break;
 8003dfe:	e002      	b.n	8003e06 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e00:	4b05      	ldr	r3, [pc, #20]	; (8003e18 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003e02:	60bb      	str	r3, [r7, #8]
      break;
 8003e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e06:	68bb      	ldr	r3, [r7, #8]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e12:	bf00      	nop
 8003e14:	40023800 	.word	0x40023800
 8003e18:	00f42400 	.word	0x00f42400

08003e1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e20:	4b03      	ldr	r3, [pc, #12]	; (8003e30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e22:	681b      	ldr	r3, [r3, #0]
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	20000000 	.word	0x20000000

08003e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e38:	f7ff fff0 	bl	8003e1c <HAL_RCC_GetHCLKFreq>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	4b05      	ldr	r3, [pc, #20]	; (8003e54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	0a9b      	lsrs	r3, r3, #10
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	4903      	ldr	r1, [pc, #12]	; (8003e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e4a:	5ccb      	ldrb	r3, [r1, r3]
 8003e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	40023800 	.word	0x40023800
 8003e58:	0800c4bc 	.word	0x0800c4bc

08003e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e60:	f7ff ffdc 	bl	8003e1c <HAL_RCC_GetHCLKFreq>
 8003e64:	4602      	mov	r2, r0
 8003e66:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	0b5b      	lsrs	r3, r3, #13
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	4903      	ldr	r1, [pc, #12]	; (8003e80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e72:	5ccb      	ldrb	r3, [r1, r3]
 8003e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40023800 	.word	0x40023800
 8003e80:	0800c4bc 	.word	0x0800c4bc

08003e84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	220f      	movs	r2, #15
 8003e92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e94:	4b12      	ldr	r3, [pc, #72]	; (8003ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 0203 	and.w	r2, r3, #3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003ea0:	4b0f      	ldr	r3, [pc, #60]	; (8003ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003eac:	4b0c      	ldr	r3, [pc, #48]	; (8003ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003eb8:	4b09      	ldr	r3, [pc, #36]	; (8003ee0 <HAL_RCC_GetClockConfig+0x5c>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	08db      	lsrs	r3, r3, #3
 8003ebe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003ec6:	4b07      	ldr	r3, [pc, #28]	; (8003ee4 <HAL_RCC_GetClockConfig+0x60>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 020f 	and.w	r2, r3, #15
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	601a      	str	r2, [r3, #0]
}
 8003ed2:	bf00      	nop
 8003ed4:	370c      	adds	r7, #12
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	40023c00 	.word	0x40023c00

08003ee8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e07b      	b.n	8003ff2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d108      	bne.n	8003f14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f0a:	d009      	beq.n	8003f20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	61da      	str	r2, [r3, #28]
 8003f12:	e005      	b.n	8003f20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d106      	bne.n	8003f40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7fd ff26 	bl	8001d8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f56:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	69db      	ldr	r3, [r3, #28]
 8003f96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa4:	ea42 0103 	orr.w	r1, r2, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fac:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	0c1b      	lsrs	r3, r3, #16
 8003fbe:	f003 0104 	and.w	r1, r3, #4
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc6:	f003 0210 	and.w	r2, r3, #16
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	69da      	ldr	r2, [r3, #28]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fe0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b088      	sub	sp, #32
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	603b      	str	r3, [r7, #0]
 8004006:	4613      	mov	r3, r2
 8004008:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004014:	2b01      	cmp	r3, #1
 8004016:	d101      	bne.n	800401c <HAL_SPI_Transmit+0x22>
 8004018:	2302      	movs	r3, #2
 800401a:	e126      	b.n	800426a <HAL_SPI_Transmit+0x270>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004024:	f7fe fa7e 	bl	8002524 <HAL_GetTick>
 8004028:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004034:	b2db      	uxtb	r3, r3
 8004036:	2b01      	cmp	r3, #1
 8004038:	d002      	beq.n	8004040 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800403a:	2302      	movs	r3, #2
 800403c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800403e:	e10b      	b.n	8004258 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_SPI_Transmit+0x52>
 8004046:	88fb      	ldrh	r3, [r7, #6]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d102      	bne.n	8004052 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004050:	e102      	b.n	8004258 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2203      	movs	r2, #3
 8004056:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	88fa      	ldrh	r2, [r7, #6]
 800406a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	88fa      	ldrh	r2, [r7, #6]
 8004070:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004098:	d10f      	bne.n	80040ba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c4:	2b40      	cmp	r3, #64	; 0x40
 80040c6:	d007      	beq.n	80040d8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040e0:	d14b      	bne.n	800417a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <HAL_SPI_Transmit+0xf6>
 80040ea:	8afb      	ldrh	r3, [r7, #22]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d13e      	bne.n	800416e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f4:	881a      	ldrh	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004100:	1c9a      	adds	r2, r3, #2
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800410a:	b29b      	uxth	r3, r3
 800410c:	3b01      	subs	r3, #1
 800410e:	b29a      	uxth	r2, r3
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004114:	e02b      	b.n	800416e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b02      	cmp	r3, #2
 8004122:	d112      	bne.n	800414a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004128:	881a      	ldrh	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004134:	1c9a      	adds	r2, r3, #2
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800413e:	b29b      	uxth	r3, r3
 8004140:	3b01      	subs	r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	86da      	strh	r2, [r3, #54]	; 0x36
 8004148:	e011      	b.n	800416e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800414a:	f7fe f9eb 	bl	8002524 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d803      	bhi.n	8004162 <HAL_SPI_Transmit+0x168>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004160:	d102      	bne.n	8004168 <HAL_SPI_Transmit+0x16e>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d102      	bne.n	800416e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800416c:	e074      	b.n	8004258 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1ce      	bne.n	8004116 <HAL_SPI_Transmit+0x11c>
 8004178:	e04c      	b.n	8004214 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <HAL_SPI_Transmit+0x18e>
 8004182:	8afb      	ldrh	r3, [r7, #22]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d140      	bne.n	800420a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	330c      	adds	r3, #12
 8004192:	7812      	ldrb	r2, [r2, #0]
 8004194:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	1c5a      	adds	r2, r3, #1
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80041ae:	e02c      	b.n	800420a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d113      	bne.n	80041e6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	330c      	adds	r3, #12
 80041c8:	7812      	ldrb	r2, [r2, #0]
 80041ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d0:	1c5a      	adds	r2, r3, #1
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041da:	b29b      	uxth	r3, r3
 80041dc:	3b01      	subs	r3, #1
 80041de:	b29a      	uxth	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80041e4:	e011      	b.n	800420a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041e6:	f7fe f99d 	bl	8002524 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d803      	bhi.n	80041fe <HAL_SPI_Transmit+0x204>
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d102      	bne.n	8004204 <HAL_SPI_Transmit+0x20a>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004208:	e026      	b.n	8004258 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800420e:	b29b      	uxth	r3, r3
 8004210:	2b00      	cmp	r3, #0
 8004212:	d1cd      	bne.n	80041b0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	6839      	ldr	r1, [r7, #0]
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 fa55 	bl	80046c8 <SPI_EndRxTxTransaction>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10a      	bne.n	8004248 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	613b      	str	r3, [r7, #16]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	613b      	str	r3, [r7, #16]
 8004246:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	77fb      	strb	r3, [r7, #31]
 8004254:	e000      	b.n	8004258 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004256:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004268:	7ffb      	ldrb	r3, [r7, #31]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3720      	adds	r7, #32
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b08c      	sub	sp, #48	; 0x30
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
 800427e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004280:	2301      	movs	r3, #1
 8004282:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004290:	2b01      	cmp	r3, #1
 8004292:	d101      	bne.n	8004298 <HAL_SPI_TransmitReceive+0x26>
 8004294:	2302      	movs	r3, #2
 8004296:	e18a      	b.n	80045ae <HAL_SPI_TransmitReceive+0x33c>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042a0:	f7fe f940 	bl	8002524 <HAL_GetTick>
 80042a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80042b6:	887b      	ldrh	r3, [r7, #2]
 80042b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d00f      	beq.n	80042e2 <HAL_SPI_TransmitReceive+0x70>
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042c8:	d107      	bne.n	80042da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d103      	bne.n	80042da <HAL_SPI_TransmitReceive+0x68>
 80042d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d003      	beq.n	80042e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80042da:	2302      	movs	r3, #2
 80042dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042e0:	e15b      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d005      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x82>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <HAL_SPI_TransmitReceive+0x82>
 80042ee:	887b      	ldrh	r3, [r7, #2]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d103      	bne.n	80042fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042fa:	e14e      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b04      	cmp	r3, #4
 8004306:	d003      	beq.n	8004310 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2205      	movs	r2, #5
 800430c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	887a      	ldrh	r2, [r7, #2]
 8004320:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	887a      	ldrh	r2, [r7, #2]
 8004326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	887a      	ldrh	r2, [r7, #2]
 8004332:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	887a      	ldrh	r2, [r7, #2]
 8004338:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004350:	2b40      	cmp	r3, #64	; 0x40
 8004352:	d007      	beq.n	8004364 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004362:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800436c:	d178      	bne.n	8004460 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d002      	beq.n	800437c <HAL_SPI_TransmitReceive+0x10a>
 8004376:	8b7b      	ldrh	r3, [r7, #26]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d166      	bne.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004380:	881a      	ldrh	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800438c:	1c9a      	adds	r2, r3, #2
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043a0:	e053      	b.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d11b      	bne.n	80043e8 <HAL_SPI_TransmitReceive+0x176>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d016      	beq.n	80043e8 <HAL_SPI_TransmitReceive+0x176>
 80043ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d113      	bne.n	80043e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c4:	881a      	ldrh	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d0:	1c9a      	adds	r2, r3, #2
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d119      	bne.n	800442a <HAL_SPI_TransmitReceive+0x1b8>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d014      	beq.n	800442a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440a:	b292      	uxth	r2, r2
 800440c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004412:	1c9a      	adds	r2, r3, #2
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800441c:	b29b      	uxth	r3, r3
 800441e:	3b01      	subs	r3, #1
 8004420:	b29a      	uxth	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004426:	2301      	movs	r3, #1
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800442a:	f7fe f87b 	bl	8002524 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004436:	429a      	cmp	r2, r3
 8004438:	d807      	bhi.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
 800443a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800443c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004440:	d003      	beq.n	800444a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004448:	e0a7      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800444e:	b29b      	uxth	r3, r3
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1a6      	bne.n	80043a2 <HAL_SPI_TransmitReceive+0x130>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004458:	b29b      	uxth	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1a1      	bne.n	80043a2 <HAL_SPI_TransmitReceive+0x130>
 800445e:	e07c      	b.n	800455a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_SPI_TransmitReceive+0x1fc>
 8004468:	8b7b      	ldrh	r3, [r7, #26]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d16b      	bne.n	8004546 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	7812      	ldrb	r2, [r2, #0]
 800447a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800448a:	b29b      	uxth	r3, r3
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004494:	e057      	b.n	8004546 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d11c      	bne.n	80044de <HAL_SPI_TransmitReceive+0x26c>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d017      	beq.n	80044de <HAL_SPI_TransmitReceive+0x26c>
 80044ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d114      	bne.n	80044de <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	330c      	adds	r3, #12
 80044be:	7812      	ldrb	r2, [r2, #0]
 80044c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c6:	1c5a      	adds	r2, r3, #1
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	3b01      	subs	r3, #1
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d119      	bne.n	8004520 <HAL_SPI_TransmitReceive+0x2ae>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d014      	beq.n	8004520 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004500:	b2d2      	uxtb	r2, r2
 8004502:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800451c:	2301      	movs	r3, #1
 800451e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004520:	f7fe f800 	bl	8002524 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800452c:	429a      	cmp	r2, r3
 800452e:	d803      	bhi.n	8004538 <HAL_SPI_TransmitReceive+0x2c6>
 8004530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004536:	d102      	bne.n	800453e <HAL_SPI_TransmitReceive+0x2cc>
 8004538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800453a:	2b00      	cmp	r3, #0
 800453c:	d103      	bne.n	8004546 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004544:	e029      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1a2      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x224>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004554:	b29b      	uxth	r3, r3
 8004556:	2b00      	cmp	r3, #0
 8004558:	d19d      	bne.n	8004496 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800455a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f8b2 	bl	80046c8 <SPI_EndRxTxTransaction>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d006      	beq.n	8004578 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2220      	movs	r2, #32
 8004574:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004576:	e010      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10b      	bne.n	8004598 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	617b      	str	r3, [r7, #20]
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	e000      	b.n	800459a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004598:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3730      	adds	r7, #48	; 0x30
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	603b      	str	r3, [r7, #0]
 80045c4:	4613      	mov	r3, r2
 80045c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045c8:	f7fd ffac 	bl	8002524 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d0:	1a9b      	subs	r3, r3, r2
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	4413      	add	r3, r2
 80045d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80045d8:	f7fd ffa4 	bl	8002524 <HAL_GetTick>
 80045dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80045de:	4b39      	ldr	r3, [pc, #228]	; (80046c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	015b      	lsls	r3, r3, #5
 80045e4:	0d1b      	lsrs	r3, r3, #20
 80045e6:	69fa      	ldr	r2, [r7, #28]
 80045e8:	fb02 f303 	mul.w	r3, r2, r3
 80045ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045ee:	e054      	b.n	800469a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f6:	d050      	beq.n	800469a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045f8:	f7fd ff94 	bl	8002524 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	69fa      	ldr	r2, [r7, #28]
 8004604:	429a      	cmp	r2, r3
 8004606:	d902      	bls.n	800460e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d13d      	bne.n	800468a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800461c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004626:	d111      	bne.n	800464c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004630:	d004      	beq.n	800463c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800463a:	d107      	bne.n	800464c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800464a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004654:	d10f      	bne.n	8004676 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004664:	601a      	str	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004674:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e017      	b.n	80046ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	3b01      	subs	r3, #1
 8004698:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	4013      	ands	r3, r2
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	bf0c      	ite	eq
 80046aa:	2301      	moveq	r3, #1
 80046ac:	2300      	movne	r3, #0
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	461a      	mov	r2, r3
 80046b2:	79fb      	ldrb	r3, [r7, #7]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d19b      	bne.n	80045f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3720      	adds	r7, #32
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	20000000 	.word	0x20000000

080046c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b088      	sub	sp, #32
 80046cc:	af02      	add	r7, sp, #8
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80046d4:	4b1b      	ldr	r3, [pc, #108]	; (8004744 <SPI_EndRxTxTransaction+0x7c>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a1b      	ldr	r2, [pc, #108]	; (8004748 <SPI_EndRxTxTransaction+0x80>)
 80046da:	fba2 2303 	umull	r2, r3, r2, r3
 80046de:	0d5b      	lsrs	r3, r3, #21
 80046e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046e4:	fb02 f303 	mul.w	r3, r2, r3
 80046e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f2:	d112      	bne.n	800471a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2200      	movs	r2, #0
 80046fc:	2180      	movs	r1, #128	; 0x80
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f7ff ff5a 	bl	80045b8 <SPI_WaitFlagStateUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d016      	beq.n	8004738 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800470e:	f043 0220 	orr.w	r2, r3, #32
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e00f      	b.n	800473a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d00a      	beq.n	8004736 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	3b01      	subs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004730:	2b80      	cmp	r3, #128	; 0x80
 8004732:	d0f2      	beq.n	800471a <SPI_EndRxTxTransaction+0x52>
 8004734:	e000      	b.n	8004738 <SPI_EndRxTxTransaction+0x70>
        break;
 8004736:	bf00      	nop
  }

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20000000 	.word	0x20000000
 8004748:	165e9f81 	.word	0x165e9f81

0800474c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e041      	b.n	80047e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f839 	bl	80047ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3304      	adds	r3, #4
 8004788:	4619      	mov	r1, r3
 800478a:	4610      	mov	r0, r2
 800478c:	f000 faea 	bl	8004d64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80047ea:	b480      	push	{r7}
 80047ec:	b083      	sub	sp, #12
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
	...

08004800 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b01      	cmp	r3, #1
 8004812:	d001      	beq.n	8004818 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e04e      	b.n	80048b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2202      	movs	r2, #2
 800481c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0201 	orr.w	r2, r2, #1
 800482e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a23      	ldr	r2, [pc, #140]	; (80048c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d022      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004842:	d01d      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a1f      	ldr	r2, [pc, #124]	; (80048c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d018      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a1e      	ldr	r2, [pc, #120]	; (80048cc <HAL_TIM_Base_Start_IT+0xcc>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d013      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a1c      	ldr	r2, [pc, #112]	; (80048d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00e      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a1b      	ldr	r2, [pc, #108]	; (80048d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d009      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a19      	ldr	r2, [pc, #100]	; (80048d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d004      	beq.n	8004880 <HAL_TIM_Base_Start_IT+0x80>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a18      	ldr	r2, [pc, #96]	; (80048dc <HAL_TIM_Base_Start_IT+0xdc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d111      	bne.n	80048a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 0307 	and.w	r3, r3, #7
 800488a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2b06      	cmp	r3, #6
 8004890:	d010      	beq.n	80048b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f042 0201 	orr.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048a2:	e007      	b.n	80048b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3714      	adds	r7, #20
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40010000 	.word	0x40010000
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40000800 	.word	0x40000800
 80048d0:	40000c00 	.word	0x40000c00
 80048d4:	40010400 	.word	0x40010400
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40001800 	.word	0x40001800

080048e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e041      	b.n	8004976 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fd faf6 	bl	8001ef8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3304      	adds	r3, #4
 800491c:	4619      	mov	r1, r3
 800491e:	4610      	mov	r0, r2
 8004920:	f000 fa20 	bl	8004d64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}

0800497e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b082      	sub	sp, #8
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b02      	cmp	r3, #2
 8004992:	d122      	bne.n	80049da <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d11b      	bne.n	80049da <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f06f 0202 	mvn.w	r2, #2
 80049aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d003      	beq.n	80049c8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f9b1 	bl	8004d28 <HAL_TIM_IC_CaptureCallback>
 80049c6:	e005      	b.n	80049d4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f9a3 	bl	8004d14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f9b4 	bl	8004d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	f003 0304 	and.w	r3, r3, #4
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d122      	bne.n	8004a2e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d11b      	bne.n	8004a2e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f06f 0204 	mvn.w	r2, #4
 80049fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f987 	bl	8004d28 <HAL_TIM_IC_CaptureCallback>
 8004a1a:	e005      	b.n	8004a28 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f979 	bl	8004d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f98a 	bl	8004d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b08      	cmp	r3, #8
 8004a3a:	d122      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b08      	cmp	r3, #8
 8004a48:	d11b      	bne.n	8004a82 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f06f 0208 	mvn.w	r2, #8
 8004a52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2204      	movs	r2, #4
 8004a58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	69db      	ldr	r3, [r3, #28]
 8004a60:	f003 0303 	and.w	r3, r3, #3
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d003      	beq.n	8004a70 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f000 f95d 	bl	8004d28 <HAL_TIM_IC_CaptureCallback>
 8004a6e:	e005      	b.n	8004a7c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f94f 	bl	8004d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f960 	bl	8004d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d122      	bne.n	8004ad6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f003 0310 	and.w	r3, r3, #16
 8004a9a:	2b10      	cmp	r3, #16
 8004a9c:	d11b      	bne.n	8004ad6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f06f 0210 	mvn.w	r2, #16
 8004aa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2208      	movs	r2, #8
 8004aac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	69db      	ldr	r3, [r3, #28]
 8004ab4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 f933 	bl	8004d28 <HAL_TIM_IC_CaptureCallback>
 8004ac2:	e005      	b.n	8004ad0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f925 	bl	8004d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 f936 	bl	8004d3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d10e      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d107      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f06f 0201 	mvn.w	r2, #1
 8004afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7fc ffe7 	bl	8001ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b0c:	2b80      	cmp	r3, #128	; 0x80
 8004b0e:	d10e      	bne.n	8004b2e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b1a:	2b80      	cmp	r3, #128	; 0x80
 8004b1c:	d107      	bne.n	8004b2e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 fbf1 	bl	8005310 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b38:	2b40      	cmp	r3, #64	; 0x40
 8004b3a:	d10e      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b46:	2b40      	cmp	r3, #64	; 0x40
 8004b48:	d107      	bne.n	8004b5a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b54:	6878      	ldr	r0, [r7, #4]
 8004b56:	f000 f8fb 	bl	8004d50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	f003 0320 	and.w	r3, r3, #32
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	d10e      	bne.n	8004b86 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f003 0320 	and.w	r3, r3, #32
 8004b72:	2b20      	cmp	r3, #32
 8004b74:	d107      	bne.n	8004b86 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f06f 0220 	mvn.w	r2, #32
 8004b7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fbbb 	bl	80052fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b86:	bf00      	nop
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
	...

08004b90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d101      	bne.n	8004bae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004baa:	2302      	movs	r3, #2
 8004bac:	e0ae      	b.n	8004d0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b0c      	cmp	r3, #12
 8004bba:	f200 809f 	bhi.w	8004cfc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004bbe:	a201      	add	r2, pc, #4	; (adr r2, 8004bc4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc4:	08004bf9 	.word	0x08004bf9
 8004bc8:	08004cfd 	.word	0x08004cfd
 8004bcc:	08004cfd 	.word	0x08004cfd
 8004bd0:	08004cfd 	.word	0x08004cfd
 8004bd4:	08004c39 	.word	0x08004c39
 8004bd8:	08004cfd 	.word	0x08004cfd
 8004bdc:	08004cfd 	.word	0x08004cfd
 8004be0:	08004cfd 	.word	0x08004cfd
 8004be4:	08004c7b 	.word	0x08004c7b
 8004be8:	08004cfd 	.word	0x08004cfd
 8004bec:	08004cfd 	.word	0x08004cfd
 8004bf0:	08004cfd 	.word	0x08004cfd
 8004bf4:	08004cbb 	.word	0x08004cbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68b9      	ldr	r1, [r7, #8]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 f950 	bl	8004ea4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0208 	orr.w	r2, r2, #8
 8004c12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699a      	ldr	r2, [r3, #24]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f022 0204 	bic.w	r2, r2, #4
 8004c22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6999      	ldr	r1, [r3, #24]
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	691a      	ldr	r2, [r3, #16]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	430a      	orrs	r2, r1
 8004c34:	619a      	str	r2, [r3, #24]
      break;
 8004c36:	e064      	b.n	8004d02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 f9a0 	bl	8004f84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	699a      	ldr	r2, [r3, #24]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	699a      	ldr	r2, [r3, #24]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6999      	ldr	r1, [r3, #24]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	021a      	lsls	r2, r3, #8
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	619a      	str	r2, [r3, #24]
      break;
 8004c78:	e043      	b.n	8004d02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68b9      	ldr	r1, [r7, #8]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f000 f9f5 	bl	8005070 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69da      	ldr	r2, [r3, #28]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f042 0208 	orr.w	r2, r2, #8
 8004c94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	69da      	ldr	r2, [r3, #28]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0204 	bic.w	r2, r2, #4
 8004ca4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	69d9      	ldr	r1, [r3, #28]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	691a      	ldr	r2, [r3, #16]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	61da      	str	r2, [r3, #28]
      break;
 8004cb8:	e023      	b.n	8004d02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68b9      	ldr	r1, [r7, #8]
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 fa49 	bl	8005158 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	69da      	ldr	r2, [r3, #28]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	69da      	ldr	r2, [r3, #28]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ce4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69d9      	ldr	r1, [r3, #28]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	021a      	lsls	r2, r3, #8
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	61da      	str	r2, [r3, #28]
      break;
 8004cfa:	e002      	b.n	8004d02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	75fb      	strb	r3, [r7, #23]
      break;
 8004d00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d1c:	bf00      	nop
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a40      	ldr	r2, [pc, #256]	; (8004e78 <TIM_Base_SetConfig+0x114>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d013      	beq.n	8004da4 <TIM_Base_SetConfig+0x40>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d82:	d00f      	beq.n	8004da4 <TIM_Base_SetConfig+0x40>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	4a3d      	ldr	r2, [pc, #244]	; (8004e7c <TIM_Base_SetConfig+0x118>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d00b      	beq.n	8004da4 <TIM_Base_SetConfig+0x40>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a3c      	ldr	r2, [pc, #240]	; (8004e80 <TIM_Base_SetConfig+0x11c>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d007      	beq.n	8004da4 <TIM_Base_SetConfig+0x40>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a3b      	ldr	r2, [pc, #236]	; (8004e84 <TIM_Base_SetConfig+0x120>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d003      	beq.n	8004da4 <TIM_Base_SetConfig+0x40>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a3a      	ldr	r2, [pc, #232]	; (8004e88 <TIM_Base_SetConfig+0x124>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d108      	bne.n	8004db6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004daa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a2f      	ldr	r2, [pc, #188]	; (8004e78 <TIM_Base_SetConfig+0x114>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d02b      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dc4:	d027      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4a2c      	ldr	r2, [pc, #176]	; (8004e7c <TIM_Base_SetConfig+0x118>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d023      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4a2b      	ldr	r2, [pc, #172]	; (8004e80 <TIM_Base_SetConfig+0x11c>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d01f      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	4a2a      	ldr	r2, [pc, #168]	; (8004e84 <TIM_Base_SetConfig+0x120>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d01b      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a29      	ldr	r2, [pc, #164]	; (8004e88 <TIM_Base_SetConfig+0x124>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d017      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a28      	ldr	r2, [pc, #160]	; (8004e8c <TIM_Base_SetConfig+0x128>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d013      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a27      	ldr	r2, [pc, #156]	; (8004e90 <TIM_Base_SetConfig+0x12c>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d00f      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a26      	ldr	r2, [pc, #152]	; (8004e94 <TIM_Base_SetConfig+0x130>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00b      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a25      	ldr	r2, [pc, #148]	; (8004e98 <TIM_Base_SetConfig+0x134>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d007      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a24      	ldr	r2, [pc, #144]	; (8004e9c <TIM_Base_SetConfig+0x138>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d003      	beq.n	8004e16 <TIM_Base_SetConfig+0xb2>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a23      	ldr	r2, [pc, #140]	; (8004ea0 <TIM_Base_SetConfig+0x13c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d108      	bne.n	8004e28 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	689a      	ldr	r2, [r3, #8]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a0a      	ldr	r2, [pc, #40]	; (8004e78 <TIM_Base_SetConfig+0x114>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d003      	beq.n	8004e5c <TIM_Base_SetConfig+0xf8>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a0c      	ldr	r2, [pc, #48]	; (8004e88 <TIM_Base_SetConfig+0x124>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d103      	bne.n	8004e64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	691a      	ldr	r2, [r3, #16]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	615a      	str	r2, [r3, #20]
}
 8004e6a:	bf00      	nop
 8004e6c:	3714      	adds	r7, #20
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	40010000 	.word	0x40010000
 8004e7c:	40000400 	.word	0x40000400
 8004e80:	40000800 	.word	0x40000800
 8004e84:	40000c00 	.word	0x40000c00
 8004e88:	40010400 	.word	0x40010400
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	40014400 	.word	0x40014400
 8004e94:	40014800 	.word	0x40014800
 8004e98:	40001800 	.word	0x40001800
 8004e9c:	40001c00 	.word	0x40001c00
 8004ea0:	40002000 	.word	0x40002000

08004ea4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a1b      	ldr	r3, [r3, #32]
 8004eb2:	f023 0201 	bic.w	r2, r3, #1
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f023 0303 	bic.w	r3, r3, #3
 8004eda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f023 0302 	bic.w	r3, r3, #2
 8004eec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a20      	ldr	r2, [pc, #128]	; (8004f7c <TIM_OC1_SetConfig+0xd8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d003      	beq.n	8004f08 <TIM_OC1_SetConfig+0x64>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a1f      	ldr	r2, [pc, #124]	; (8004f80 <TIM_OC1_SetConfig+0xdc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d10c      	bne.n	8004f22 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	f023 0308 	bic.w	r3, r3, #8
 8004f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	f023 0304 	bic.w	r3, r3, #4
 8004f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4a15      	ldr	r2, [pc, #84]	; (8004f7c <TIM_OC1_SetConfig+0xd8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d003      	beq.n	8004f32 <TIM_OC1_SetConfig+0x8e>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	4a14      	ldr	r2, [pc, #80]	; (8004f80 <TIM_OC1_SetConfig+0xdc>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d111      	bne.n	8004f56 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	621a      	str	r2, [r3, #32]
}
 8004f70:	bf00      	nop
 8004f72:	371c      	adds	r7, #28
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	40010000 	.word	0x40010000
 8004f80:	40010400 	.word	0x40010400

08004f84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b087      	sub	sp, #28
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f023 0210 	bic.w	r2, r3, #16
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	699b      	ldr	r3, [r3, #24]
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	021b      	lsls	r3, r3, #8
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f023 0320 	bic.w	r3, r3, #32
 8004fce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	011b      	lsls	r3, r3, #4
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a22      	ldr	r2, [pc, #136]	; (8005068 <TIM_OC2_SetConfig+0xe4>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d003      	beq.n	8004fec <TIM_OC2_SetConfig+0x68>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a21      	ldr	r2, [pc, #132]	; (800506c <TIM_OC2_SetConfig+0xe8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d10d      	bne.n	8005008 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ff2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	011b      	lsls	r3, r3, #4
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005006:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a17      	ldr	r2, [pc, #92]	; (8005068 <TIM_OC2_SetConfig+0xe4>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d003      	beq.n	8005018 <TIM_OC2_SetConfig+0x94>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a16      	ldr	r2, [pc, #88]	; (800506c <TIM_OC2_SetConfig+0xe8>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d113      	bne.n	8005040 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800501e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005026:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	699b      	ldr	r3, [r3, #24]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685a      	ldr	r2, [r3, #4]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	621a      	str	r2, [r3, #32]
}
 800505a:	bf00      	nop
 800505c:	371c      	adds	r7, #28
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	40010000 	.word	0x40010000
 800506c:	40010400 	.word	0x40010400

08005070 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800509e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f023 0303 	bic.w	r3, r3, #3
 80050a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	021b      	lsls	r3, r3, #8
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a21      	ldr	r2, [pc, #132]	; (8005150 <TIM_OC3_SetConfig+0xe0>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d003      	beq.n	80050d6 <TIM_OC3_SetConfig+0x66>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a20      	ldr	r2, [pc, #128]	; (8005154 <TIM_OC3_SetConfig+0xe4>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d10d      	bne.n	80050f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	021b      	lsls	r3, r3, #8
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a16      	ldr	r2, [pc, #88]	; (8005150 <TIM_OC3_SetConfig+0xe0>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d003      	beq.n	8005102 <TIM_OC3_SetConfig+0x92>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a15      	ldr	r2, [pc, #84]	; (8005154 <TIM_OC3_SetConfig+0xe4>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d113      	bne.n	800512a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005108:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005110:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	011b      	lsls	r3, r3, #4
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	4313      	orrs	r3, r2
 800511c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	011b      	lsls	r3, r3, #4
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	697a      	ldr	r2, [r7, #20]
 8005142:	621a      	str	r2, [r3, #32]
}
 8005144:	bf00      	nop
 8005146:	371c      	adds	r7, #28
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr
 8005150:	40010000 	.word	0x40010000
 8005154:	40010400 	.word	0x40010400

08005158 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800518e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	021b      	lsls	r3, r3, #8
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80051a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	031b      	lsls	r3, r3, #12
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a12      	ldr	r2, [pc, #72]	; (80051fc <TIM_OC4_SetConfig+0xa4>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d003      	beq.n	80051c0 <TIM_OC4_SetConfig+0x68>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a11      	ldr	r2, [pc, #68]	; (8005200 <TIM_OC4_SetConfig+0xa8>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d109      	bne.n	80051d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	019b      	lsls	r3, r3, #6
 80051ce:	697a      	ldr	r2, [r7, #20]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	685a      	ldr	r2, [r3, #4]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	621a      	str	r2, [r3, #32]
}
 80051ee:	bf00      	nop
 80051f0:	371c      	adds	r7, #28
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40010000 	.word	0x40010000
 8005200:	40010400 	.word	0x40010400

08005204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005218:	2302      	movs	r3, #2
 800521a:	e05a      	b.n	80052d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005242:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a21      	ldr	r2, [pc, #132]	; (80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d022      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005268:	d01d      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a1d      	ldr	r2, [pc, #116]	; (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d018      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a1b      	ldr	r2, [pc, #108]	; (80052e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a1a      	ldr	r2, [pc, #104]	; (80052ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d00e      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a18      	ldr	r2, [pc, #96]	; (80052f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d009      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a17      	ldr	r2, [pc, #92]	; (80052f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d004      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a15      	ldr	r2, [pc, #84]	; (80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d10c      	bne.n	80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	40010000 	.word	0x40010000
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40000c00 	.word	0x40000c00
 80052f0:	40010400 	.word	0x40010400
 80052f4:	40014000 	.word	0x40014000
 80052f8:	40001800 	.word	0x40001800

080052fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e03f      	b.n	80053b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d106      	bne.n	8005350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7fc fe2c 	bl	8001fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2224      	movs	r2, #36	; 0x24
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f829 	bl	80053c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	691a      	ldr	r2, [r3, #16]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800537c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695a      	ldr	r2, [r3, #20]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800538c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68da      	ldr	r2, [r3, #12]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800539c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053c4:	b09f      	sub	sp, #124	; 0x7c
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80053d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053d6:	68d9      	ldr	r1, [r3, #12]
 80053d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	ea40 0301 	orr.w	r3, r0, r1
 80053e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e4:	689a      	ldr	r2, [r3, #8]
 80053e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	431a      	orrs	r2, r3
 80053ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	431a      	orrs	r2, r3
 80053f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80053fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005404:	f021 010c 	bic.w	r1, r1, #12
 8005408:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800540e:	430b      	orrs	r3, r1
 8005410:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005412:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800541c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800541e:	6999      	ldr	r1, [r3, #24]
 8005420:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	ea40 0301 	orr.w	r3, r0, r1
 8005428:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800542a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	4bc5      	ldr	r3, [pc, #788]	; (8005744 <UART_SetConfig+0x384>)
 8005430:	429a      	cmp	r2, r3
 8005432:	d004      	beq.n	800543e <UART_SetConfig+0x7e>
 8005434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	4bc3      	ldr	r3, [pc, #780]	; (8005748 <UART_SetConfig+0x388>)
 800543a:	429a      	cmp	r2, r3
 800543c:	d103      	bne.n	8005446 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800543e:	f7fe fd0d 	bl	8003e5c <HAL_RCC_GetPCLK2Freq>
 8005442:	6778      	str	r0, [r7, #116]	; 0x74
 8005444:	e002      	b.n	800544c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005446:	f7fe fcf5 	bl	8003e34 <HAL_RCC_GetPCLK1Freq>
 800544a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800544c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005454:	f040 80b6 	bne.w	80055c4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005458:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800545a:	461c      	mov	r4, r3
 800545c:	f04f 0500 	mov.w	r5, #0
 8005460:	4622      	mov	r2, r4
 8005462:	462b      	mov	r3, r5
 8005464:	1891      	adds	r1, r2, r2
 8005466:	6439      	str	r1, [r7, #64]	; 0x40
 8005468:	415b      	adcs	r3, r3
 800546a:	647b      	str	r3, [r7, #68]	; 0x44
 800546c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005470:	1912      	adds	r2, r2, r4
 8005472:	eb45 0303 	adc.w	r3, r5, r3
 8005476:	f04f 0000 	mov.w	r0, #0
 800547a:	f04f 0100 	mov.w	r1, #0
 800547e:	00d9      	lsls	r1, r3, #3
 8005480:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005484:	00d0      	lsls	r0, r2, #3
 8005486:	4602      	mov	r2, r0
 8005488:	460b      	mov	r3, r1
 800548a:	1911      	adds	r1, r2, r4
 800548c:	6639      	str	r1, [r7, #96]	; 0x60
 800548e:	416b      	adcs	r3, r5
 8005490:	667b      	str	r3, [r7, #100]	; 0x64
 8005492:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	461a      	mov	r2, r3
 8005498:	f04f 0300 	mov.w	r3, #0
 800549c:	1891      	adds	r1, r2, r2
 800549e:	63b9      	str	r1, [r7, #56]	; 0x38
 80054a0:	415b      	adcs	r3, r3
 80054a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80054a8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80054ac:	f7fb fb8c 	bl	8000bc8 <__aeabi_uldivmod>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	4ba5      	ldr	r3, [pc, #660]	; (800574c <UART_SetConfig+0x38c>)
 80054b6:	fba3 2302 	umull	r2, r3, r3, r2
 80054ba:	095b      	lsrs	r3, r3, #5
 80054bc:	011e      	lsls	r6, r3, #4
 80054be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054c0:	461c      	mov	r4, r3
 80054c2:	f04f 0500 	mov.w	r5, #0
 80054c6:	4622      	mov	r2, r4
 80054c8:	462b      	mov	r3, r5
 80054ca:	1891      	adds	r1, r2, r2
 80054cc:	6339      	str	r1, [r7, #48]	; 0x30
 80054ce:	415b      	adcs	r3, r3
 80054d0:	637b      	str	r3, [r7, #52]	; 0x34
 80054d2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80054d6:	1912      	adds	r2, r2, r4
 80054d8:	eb45 0303 	adc.w	r3, r5, r3
 80054dc:	f04f 0000 	mov.w	r0, #0
 80054e0:	f04f 0100 	mov.w	r1, #0
 80054e4:	00d9      	lsls	r1, r3, #3
 80054e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80054ea:	00d0      	lsls	r0, r2, #3
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	1911      	adds	r1, r2, r4
 80054f2:	65b9      	str	r1, [r7, #88]	; 0x58
 80054f4:	416b      	adcs	r3, r5
 80054f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	461a      	mov	r2, r3
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	1891      	adds	r1, r2, r2
 8005504:	62b9      	str	r1, [r7, #40]	; 0x28
 8005506:	415b      	adcs	r3, r3
 8005508:	62fb      	str	r3, [r7, #44]	; 0x2c
 800550a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800550e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005512:	f7fb fb59 	bl	8000bc8 <__aeabi_uldivmod>
 8005516:	4602      	mov	r2, r0
 8005518:	460b      	mov	r3, r1
 800551a:	4b8c      	ldr	r3, [pc, #560]	; (800574c <UART_SetConfig+0x38c>)
 800551c:	fba3 1302 	umull	r1, r3, r3, r2
 8005520:	095b      	lsrs	r3, r3, #5
 8005522:	2164      	movs	r1, #100	; 0x64
 8005524:	fb01 f303 	mul.w	r3, r1, r3
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	3332      	adds	r3, #50	; 0x32
 800552e:	4a87      	ldr	r2, [pc, #540]	; (800574c <UART_SetConfig+0x38c>)
 8005530:	fba2 2303 	umull	r2, r3, r2, r3
 8005534:	095b      	lsrs	r3, r3, #5
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800553c:	441e      	add	r6, r3
 800553e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005540:	4618      	mov	r0, r3
 8005542:	f04f 0100 	mov.w	r1, #0
 8005546:	4602      	mov	r2, r0
 8005548:	460b      	mov	r3, r1
 800554a:	1894      	adds	r4, r2, r2
 800554c:	623c      	str	r4, [r7, #32]
 800554e:	415b      	adcs	r3, r3
 8005550:	627b      	str	r3, [r7, #36]	; 0x24
 8005552:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005556:	1812      	adds	r2, r2, r0
 8005558:	eb41 0303 	adc.w	r3, r1, r3
 800555c:	f04f 0400 	mov.w	r4, #0
 8005560:	f04f 0500 	mov.w	r5, #0
 8005564:	00dd      	lsls	r5, r3, #3
 8005566:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800556a:	00d4      	lsls	r4, r2, #3
 800556c:	4622      	mov	r2, r4
 800556e:	462b      	mov	r3, r5
 8005570:	1814      	adds	r4, r2, r0
 8005572:	653c      	str	r4, [r7, #80]	; 0x50
 8005574:	414b      	adcs	r3, r1
 8005576:	657b      	str	r3, [r7, #84]	; 0x54
 8005578:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	461a      	mov	r2, r3
 800557e:	f04f 0300 	mov.w	r3, #0
 8005582:	1891      	adds	r1, r2, r2
 8005584:	61b9      	str	r1, [r7, #24]
 8005586:	415b      	adcs	r3, r3
 8005588:	61fb      	str	r3, [r7, #28]
 800558a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800558e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005592:	f7fb fb19 	bl	8000bc8 <__aeabi_uldivmod>
 8005596:	4602      	mov	r2, r0
 8005598:	460b      	mov	r3, r1
 800559a:	4b6c      	ldr	r3, [pc, #432]	; (800574c <UART_SetConfig+0x38c>)
 800559c:	fba3 1302 	umull	r1, r3, r3, r2
 80055a0:	095b      	lsrs	r3, r3, #5
 80055a2:	2164      	movs	r1, #100	; 0x64
 80055a4:	fb01 f303 	mul.w	r3, r1, r3
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	00db      	lsls	r3, r3, #3
 80055ac:	3332      	adds	r3, #50	; 0x32
 80055ae:	4a67      	ldr	r2, [pc, #412]	; (800574c <UART_SetConfig+0x38c>)
 80055b0:	fba2 2303 	umull	r2, r3, r2, r3
 80055b4:	095b      	lsrs	r3, r3, #5
 80055b6:	f003 0207 	and.w	r2, r3, #7
 80055ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4432      	add	r2, r6
 80055c0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055c2:	e0b9      	b.n	8005738 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055c6:	461c      	mov	r4, r3
 80055c8:	f04f 0500 	mov.w	r5, #0
 80055cc:	4622      	mov	r2, r4
 80055ce:	462b      	mov	r3, r5
 80055d0:	1891      	adds	r1, r2, r2
 80055d2:	6139      	str	r1, [r7, #16]
 80055d4:	415b      	adcs	r3, r3
 80055d6:	617b      	str	r3, [r7, #20]
 80055d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80055dc:	1912      	adds	r2, r2, r4
 80055de:	eb45 0303 	adc.w	r3, r5, r3
 80055e2:	f04f 0000 	mov.w	r0, #0
 80055e6:	f04f 0100 	mov.w	r1, #0
 80055ea:	00d9      	lsls	r1, r3, #3
 80055ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055f0:	00d0      	lsls	r0, r2, #3
 80055f2:	4602      	mov	r2, r0
 80055f4:	460b      	mov	r3, r1
 80055f6:	eb12 0804 	adds.w	r8, r2, r4
 80055fa:	eb43 0905 	adc.w	r9, r3, r5
 80055fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	4618      	mov	r0, r3
 8005604:	f04f 0100 	mov.w	r1, #0
 8005608:	f04f 0200 	mov.w	r2, #0
 800560c:	f04f 0300 	mov.w	r3, #0
 8005610:	008b      	lsls	r3, r1, #2
 8005612:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005616:	0082      	lsls	r2, r0, #2
 8005618:	4640      	mov	r0, r8
 800561a:	4649      	mov	r1, r9
 800561c:	f7fb fad4 	bl	8000bc8 <__aeabi_uldivmod>
 8005620:	4602      	mov	r2, r0
 8005622:	460b      	mov	r3, r1
 8005624:	4b49      	ldr	r3, [pc, #292]	; (800574c <UART_SetConfig+0x38c>)
 8005626:	fba3 2302 	umull	r2, r3, r3, r2
 800562a:	095b      	lsrs	r3, r3, #5
 800562c:	011e      	lsls	r6, r3, #4
 800562e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005630:	4618      	mov	r0, r3
 8005632:	f04f 0100 	mov.w	r1, #0
 8005636:	4602      	mov	r2, r0
 8005638:	460b      	mov	r3, r1
 800563a:	1894      	adds	r4, r2, r2
 800563c:	60bc      	str	r4, [r7, #8]
 800563e:	415b      	adcs	r3, r3
 8005640:	60fb      	str	r3, [r7, #12]
 8005642:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005646:	1812      	adds	r2, r2, r0
 8005648:	eb41 0303 	adc.w	r3, r1, r3
 800564c:	f04f 0400 	mov.w	r4, #0
 8005650:	f04f 0500 	mov.w	r5, #0
 8005654:	00dd      	lsls	r5, r3, #3
 8005656:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800565a:	00d4      	lsls	r4, r2, #3
 800565c:	4622      	mov	r2, r4
 800565e:	462b      	mov	r3, r5
 8005660:	1814      	adds	r4, r2, r0
 8005662:	64bc      	str	r4, [r7, #72]	; 0x48
 8005664:	414b      	adcs	r3, r1
 8005666:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	4618      	mov	r0, r3
 800566e:	f04f 0100 	mov.w	r1, #0
 8005672:	f04f 0200 	mov.w	r2, #0
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	008b      	lsls	r3, r1, #2
 800567c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005680:	0082      	lsls	r2, r0, #2
 8005682:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005686:	f7fb fa9f 	bl	8000bc8 <__aeabi_uldivmod>
 800568a:	4602      	mov	r2, r0
 800568c:	460b      	mov	r3, r1
 800568e:	4b2f      	ldr	r3, [pc, #188]	; (800574c <UART_SetConfig+0x38c>)
 8005690:	fba3 1302 	umull	r1, r3, r3, r2
 8005694:	095b      	lsrs	r3, r3, #5
 8005696:	2164      	movs	r1, #100	; 0x64
 8005698:	fb01 f303 	mul.w	r3, r1, r3
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	011b      	lsls	r3, r3, #4
 80056a0:	3332      	adds	r3, #50	; 0x32
 80056a2:	4a2a      	ldr	r2, [pc, #168]	; (800574c <UART_SetConfig+0x38c>)
 80056a4:	fba2 2303 	umull	r2, r3, r2, r3
 80056a8:	095b      	lsrs	r3, r3, #5
 80056aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056ae:	441e      	add	r6, r3
 80056b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056b2:	4618      	mov	r0, r3
 80056b4:	f04f 0100 	mov.w	r1, #0
 80056b8:	4602      	mov	r2, r0
 80056ba:	460b      	mov	r3, r1
 80056bc:	1894      	adds	r4, r2, r2
 80056be:	603c      	str	r4, [r7, #0]
 80056c0:	415b      	adcs	r3, r3
 80056c2:	607b      	str	r3, [r7, #4]
 80056c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056c8:	1812      	adds	r2, r2, r0
 80056ca:	eb41 0303 	adc.w	r3, r1, r3
 80056ce:	f04f 0400 	mov.w	r4, #0
 80056d2:	f04f 0500 	mov.w	r5, #0
 80056d6:	00dd      	lsls	r5, r3, #3
 80056d8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80056dc:	00d4      	lsls	r4, r2, #3
 80056de:	4622      	mov	r2, r4
 80056e0:	462b      	mov	r3, r5
 80056e2:	eb12 0a00 	adds.w	sl, r2, r0
 80056e6:	eb43 0b01 	adc.w	fp, r3, r1
 80056ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f04f 0100 	mov.w	r1, #0
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	f04f 0300 	mov.w	r3, #0
 80056fc:	008b      	lsls	r3, r1, #2
 80056fe:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005702:	0082      	lsls	r2, r0, #2
 8005704:	4650      	mov	r0, sl
 8005706:	4659      	mov	r1, fp
 8005708:	f7fb fa5e 	bl	8000bc8 <__aeabi_uldivmod>
 800570c:	4602      	mov	r2, r0
 800570e:	460b      	mov	r3, r1
 8005710:	4b0e      	ldr	r3, [pc, #56]	; (800574c <UART_SetConfig+0x38c>)
 8005712:	fba3 1302 	umull	r1, r3, r3, r2
 8005716:	095b      	lsrs	r3, r3, #5
 8005718:	2164      	movs	r1, #100	; 0x64
 800571a:	fb01 f303 	mul.w	r3, r1, r3
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	011b      	lsls	r3, r3, #4
 8005722:	3332      	adds	r3, #50	; 0x32
 8005724:	4a09      	ldr	r2, [pc, #36]	; (800574c <UART_SetConfig+0x38c>)
 8005726:	fba2 2303 	umull	r2, r3, r2, r3
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	f003 020f 	and.w	r2, r3, #15
 8005730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4432      	add	r2, r6
 8005736:	609a      	str	r2, [r3, #8]
}
 8005738:	bf00      	nop
 800573a:	377c      	adds	r7, #124	; 0x7c
 800573c:	46bd      	mov	sp, r7
 800573e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005742:	bf00      	nop
 8005744:	40011000 	.word	0x40011000
 8005748:	40011400 	.word	0x40011400
 800574c:	51eb851f 	.word	0x51eb851f

08005750 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005750:	b084      	sub	sp, #16
 8005752:	b580      	push	{r7, lr}
 8005754:	b084      	sub	sp, #16
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	f107 001c 	add.w	r0, r7, #28
 800575e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005764:	2b01      	cmp	r3, #1
 8005766:	d122      	bne.n	80057ae <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800576c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800577c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005790:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005792:	2b01      	cmp	r3, #1
 8005794:	d105      	bne.n	80057a2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 fa82 	bl	8005cac <USB_CoreReset>
 80057a8:	4603      	mov	r3, r0
 80057aa:	73fb      	strb	r3, [r7, #15]
 80057ac:	e01a      	b.n	80057e4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa76 	bl	8005cac <USB_CoreReset>
 80057c0:	4603      	mov	r3, r0
 80057c2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80057c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d106      	bne.n	80057d8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	639a      	str	r2, [r3, #56]	; 0x38
 80057d6:	e005      	b.n	80057e4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80057e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d10b      	bne.n	8005802 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f043 0206 	orr.w	r2, r3, #6
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f043 0220 	orr.w	r2, r3, #32
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005802:	7bfb      	ldrb	r3, [r7, #15]
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800580e:	b004      	add	sp, #16
 8005810:	4770      	bx	lr

08005812 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005812:	b480      	push	{r7}
 8005814:	b083      	sub	sp, #12
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f023 0201 	bic.w	r2, r3, #1
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	460b      	mov	r3, r1
 800583e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005840:	2300      	movs	r3, #0
 8005842:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005850:	78fb      	ldrb	r3, [r7, #3]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d115      	bne.n	8005882 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005862:	2001      	movs	r0, #1
 8005864:	f7fc fe6a 	bl	800253c <HAL_Delay>
      ms++;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	3301      	adds	r3, #1
 800586c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 fa0e 	bl	8005c90 <USB_GetMode>
 8005874:	4603      	mov	r3, r0
 8005876:	2b01      	cmp	r3, #1
 8005878:	d01e      	beq.n	80058b8 <USB_SetCurrentMode+0x84>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b31      	cmp	r3, #49	; 0x31
 800587e:	d9f0      	bls.n	8005862 <USB_SetCurrentMode+0x2e>
 8005880:	e01a      	b.n	80058b8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005882:	78fb      	ldrb	r3, [r7, #3]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d115      	bne.n	80058b4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005894:	2001      	movs	r0, #1
 8005896:	f7fc fe51 	bl	800253c <HAL_Delay>
      ms++;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	3301      	adds	r3, #1
 800589e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 f9f5 	bl	8005c90 <USB_GetMode>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d005      	beq.n	80058b8 <USB_SetCurrentMode+0x84>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2b31      	cmp	r3, #49	; 0x31
 80058b0:	d9f0      	bls.n	8005894 <USB_SetCurrentMode+0x60>
 80058b2:	e001      	b.n	80058b8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e005      	b.n	80058c4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2b32      	cmp	r3, #50	; 0x32
 80058bc:	d101      	bne.n	80058c2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80058cc:	b084      	sub	sp, #16
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b086      	sub	sp, #24
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
 80058d6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80058da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80058e6:	2300      	movs	r3, #0
 80058e8:	613b      	str	r3, [r7, #16]
 80058ea:	e009      	b.n	8005900 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	3340      	adds	r3, #64	; 0x40
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	2200      	movs	r2, #0
 80058f8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	3301      	adds	r3, #1
 80058fe:	613b      	str	r3, [r7, #16]
 8005900:	693b      	ldr	r3, [r7, #16]
 8005902:	2b0e      	cmp	r3, #14
 8005904:	d9f2      	bls.n	80058ec <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005908:	2b00      	cmp	r3, #0
 800590a:	d11c      	bne.n	8005946 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800591a:	f043 0302 	orr.w	r3, r3, #2
 800591e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005924:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	639a      	str	r2, [r3, #56]	; 0x38
 8005944:	e00b      	b.n	800595e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005956:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005964:	461a      	mov	r2, r3
 8005966:	2300      	movs	r3, #0
 8005968:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005970:	4619      	mov	r1, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005978:	461a      	mov	r2, r3
 800597a:	680b      	ldr	r3, [r1, #0]
 800597c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800597e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005980:	2b01      	cmp	r3, #1
 8005982:	d10c      	bne.n	800599e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005986:	2b00      	cmp	r3, #0
 8005988:	d104      	bne.n	8005994 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800598a:	2100      	movs	r1, #0
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f945 	bl	8005c1c <USB_SetDevSpeed>
 8005992:	e008      	b.n	80059a6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005994:	2101      	movs	r1, #1
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f940 	bl	8005c1c <USB_SetDevSpeed>
 800599c:	e003      	b.n	80059a6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800599e:	2103      	movs	r1, #3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f93b 	bl	8005c1c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80059a6:	2110      	movs	r1, #16
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f8f3 	bl	8005b94 <USB_FlushTxFifo>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d001      	beq.n	80059b8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f90f 	bl	8005bdc <USB_FlushRxFifo>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059ce:	461a      	mov	r2, r3
 80059d0:	2300      	movs	r3, #0
 80059d2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059da:	461a      	mov	r2, r3
 80059dc:	2300      	movs	r3, #0
 80059de:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059e6:	461a      	mov	r2, r3
 80059e8:	2300      	movs	r3, #0
 80059ea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059ec:	2300      	movs	r3, #0
 80059ee:	613b      	str	r3, [r7, #16]
 80059f0:	e043      	b.n	8005a7a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	015a      	lsls	r2, r3, #5
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	4413      	add	r3, r2
 80059fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a08:	d118      	bne.n	8005a3c <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10a      	bne.n	8005a26 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	015a      	lsls	r2, r3, #5
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4413      	add	r3, r2
 8005a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	e013      	b.n	8005a4e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	015a      	lsls	r2, r3, #5
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a32:	461a      	mov	r2, r3
 8005a34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	e008      	b.n	8005a4e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a48:	461a      	mov	r2, r3
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	4413      	add	r3, r2
 8005a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	3301      	adds	r3, #1
 8005a78:	613b      	str	r3, [r7, #16]
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d3b7      	bcc.n	80059f2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a82:	2300      	movs	r3, #0
 8005a84:	613b      	str	r3, [r7, #16]
 8005a86:	e043      	b.n	8005b10 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005a9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005a9e:	d118      	bne.n	8005ad2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10a      	bne.n	8005abc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	e013      	b.n	8005ae4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ac8:	461a      	mov	r2, r3
 8005aca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005ace:	6013      	str	r3, [r2, #0]
 8005ad0:	e008      	b.n	8005ae4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	015a      	lsls	r2, r3, #5
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	4413      	add	r3, r2
 8005ada:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ade:	461a      	mov	r2, r3
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	015a      	lsls	r2, r3, #5
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	4413      	add	r3, r2
 8005aec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005af0:	461a      	mov	r2, r3
 8005af2:	2300      	movs	r3, #0
 8005af4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b02:	461a      	mov	r2, r3
 8005b04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	613b      	str	r3, [r7, #16]
 8005b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b12:	693a      	ldr	r2, [r7, #16]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d3b7      	bcc.n	8005a88 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005b38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d105      	bne.n	8005b4c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	f043 0210 	orr.w	r2, r3, #16
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	699a      	ldr	r2, [r3, #24]
 8005b50:	4b0f      	ldr	r3, [pc, #60]	; (8005b90 <USB_DevInit+0x2c4>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d005      	beq.n	8005b6a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	f043 0208 	orr.w	r2, r3, #8
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d107      	bne.n	8005b80 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b78:	f043 0304 	orr.w	r3, r3, #4
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3718      	adds	r7, #24
 8005b86:	46bd      	mov	sp, r7
 8005b88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b8c:	b004      	add	sp, #16
 8005b8e:	4770      	bx	lr
 8005b90:	803c3800 	.word	0x803c3800

08005b94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	019b      	lsls	r3, r3, #6
 8005ba6:	f043 0220 	orr.w	r2, r3, #32
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	60fb      	str	r3, [r7, #12]
 8005bb4:	4a08      	ldr	r2, [pc, #32]	; (8005bd8 <USB_FlushTxFifo+0x44>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d901      	bls.n	8005bbe <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e006      	b.n	8005bcc <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	f003 0320 	and.w	r3, r3, #32
 8005bc6:	2b20      	cmp	r3, #32
 8005bc8:	d0f1      	beq.n	8005bae <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3714      	adds	r7, #20
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	00030d40 	.word	0x00030d40

08005bdc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2210      	movs	r2, #16
 8005bec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	60fb      	str	r3, [r7, #12]
 8005bf4:	4a08      	ldr	r2, [pc, #32]	; (8005c18 <USB_FlushRxFifo+0x3c>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d901      	bls.n	8005bfe <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8005bfa:	2303      	movs	r3, #3
 8005bfc:	e006      	b.n	8005c0c <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	f003 0310 	and.w	r3, r3, #16
 8005c06:	2b10      	cmp	r3, #16
 8005c08:	d0f1      	beq.n	8005bee <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr
 8005c18:	00030d40 	.word	0x00030d40

08005c1c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	78fb      	ldrb	r3, [r7, #3]
 8005c36:	68f9      	ldr	r1, [r7, #12]
 8005c38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3714      	adds	r7, #20
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b085      	sub	sp, #20
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005c68:	f023 0303 	bic.w	r3, r3, #3
 8005c6c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	68fa      	ldr	r2, [r7, #12]
 8005c78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c7c:	f043 0302 	orr.w	r3, r3, #2
 8005c80:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3714      	adds	r7, #20
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b085      	sub	sp, #20
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	60fb      	str	r3, [r7, #12]
 8005cbe:	4a13      	ldr	r2, [pc, #76]	; (8005d0c <USB_CoreReset+0x60>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d901      	bls.n	8005cc8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e01a      	b.n	8005cfe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	daf3      	bge.n	8005cb8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f043 0201 	orr.w	r2, r3, #1
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	60fb      	str	r3, [r7, #12]
 8005ce6:	4a09      	ldr	r2, [pc, #36]	; (8005d0c <USB_CoreReset+0x60>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d901      	bls.n	8005cf0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e006      	b.n	8005cfe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d0f1      	beq.n	8005ce0 <USB_CoreReset+0x34>

  return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	00030d40 	.word	0x00030d40

08005d10 <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	603b      	str	r3, [r7, #0]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 8005d20:	bf00      	nop
 8005d22:	4b18      	ldr	r3, [pc, #96]	; (8005d84 <sx126x_hal_write+0x74>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a18      	ldr	r2, [pc, #96]	; (8005d88 <sx126x_hal_write+0x78>)
 8005d28:	8812      	ldrh	r2, [r2, #0]
 8005d2a:	4611      	mov	r1, r2
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7fd f929 	bl	8002f84 <HAL_GPIO_ReadPin>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d0f4      	beq.n	8005d22 <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8005d38:	4b14      	ldr	r3, [pc, #80]	; (8005d8c <sx126x_hal_write+0x7c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a14      	ldr	r2, [pc, #80]	; (8005d90 <sx126x_hal_write+0x80>)
 8005d3e:	8811      	ldrh	r1, [r2, #0]
 8005d40:	2200      	movs	r2, #0
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7fd f936 	bl	8002fb4 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 8005d48:	88fa      	ldrh	r2, [r7, #6]
 8005d4a:	2364      	movs	r3, #100	; 0x64
 8005d4c:	68b9      	ldr	r1, [r7, #8]
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f7fe f953 	bl	8003ffa <HAL_SPI_Transmit>
 8005d54:	4603      	mov	r3, r0
 8005d56:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 8005d58:	8c3a      	ldrh	r2, [r7, #32]
 8005d5a:	2364      	movs	r3, #100	; 0x64
 8005d5c:	6839      	ldr	r1, [r7, #0]
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f7fe f94b 	bl	8003ffa <HAL_SPI_Transmit>
 8005d64:	4603      	mov	r3, r0
 8005d66:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 8005d68:	4b08      	ldr	r3, [pc, #32]	; (8005d8c <sx126x_hal_write+0x7c>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a08      	ldr	r2, [pc, #32]	; (8005d90 <sx126x_hal_write+0x80>)
 8005d6e:	8811      	ldrh	r1, [r2, #0]
 8005d70:	2201      	movs	r2, #1
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fd f91e 	bl	8002fb4 <HAL_GPIO_WritePin>
    return status;
 8005d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3718      	adds	r7, #24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	20000264 	.word	0x20000264
 8005d88:	20000260 	.word	0x20000260
 8005d8c:	20000254 	.word	0x20000254
 8005d90:	20000250 	.word	0x20000250

08005d94 <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b088      	sub	sp, #32
 8005d98:	af02      	add	r7, sp, #8
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	4613      	mov	r3, r2
 8005da2:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 8005da4:	bf00      	nop
 8005da6:	4b1e      	ldr	r3, [pc, #120]	; (8005e20 <sx126x_hal_read+0x8c>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a1e      	ldr	r2, [pc, #120]	; (8005e24 <sx126x_hal_read+0x90>)
 8005dac:	8812      	ldrh	r2, [r2, #0]
 8005dae:	4611      	mov	r1, r2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fd f8e7 	bl	8002f84 <HAL_GPIO_ReadPin>
 8005db6:	4603      	mov	r3, r0
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d0f4      	beq.n	8005da6 <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8005dbc:	4b1a      	ldr	r3, [pc, #104]	; (8005e28 <sx126x_hal_read+0x94>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a1a      	ldr	r2, [pc, #104]	; (8005e2c <sx126x_hal_read+0x98>)
 8005dc2:	8811      	ldrh	r1, [r2, #0]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fd f8f4 	bl	8002fb4 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 8005dcc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	2364      	movs	r3, #100	; 0x64
 8005dd4:	68b9      	ldr	r1, [r7, #8]
 8005dd6:	68f8      	ldr	r0, [r7, #12]
 8005dd8:	f7fe f90f 	bl	8003ffa <HAL_SPI_Transmit>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 8005de0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	18d1      	adds	r1, r2, r3
 8005de8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	88fa      	ldrh	r2, [r7, #6]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	2264      	movs	r2, #100	; 0x64
 8005df6:	9200      	str	r2, [sp, #0]
 8005df8:	683a      	ldr	r2, [r7, #0]
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f7fe fa39 	bl	8004272 <HAL_SPI_TransmitReceive>
 8005e00:	4603      	mov	r3, r0
 8005e02:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 8005e04:	4b08      	ldr	r3, [pc, #32]	; (8005e28 <sx126x_hal_read+0x94>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a08      	ldr	r2, [pc, #32]	; (8005e2c <sx126x_hal_read+0x98>)
 8005e0a:	8811      	ldrh	r1, [r2, #0]
 8005e0c:	2201      	movs	r2, #1
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fd f8d0 	bl	8002fb4 <HAL_GPIO_WritePin>
    return status;
 8005e14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	20000264 	.word	0x20000264
 8005e24:	20000260 	.word	0x20000260
 8005e28:	20000254 	.word	0x20000254
 8005e2c:	20000250 	.word	0x20000250

08005e30 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	460b      	mov	r3, r1
 8005e3a:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 8005e3c:	4a05      	ldr	r2, [pc, #20]	; (8005e54 <set_NSS_pin+0x24>)
 8005e3e:	887b      	ldrh	r3, [r7, #2]
 8005e40:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 8005e42:	4a05      	ldr	r2, [pc, #20]	; (8005e58 <set_NSS_pin+0x28>)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6013      	str	r3, [r2, #0]
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	20000250 	.word	0x20000250
 8005e58:	20000254 	.word	0x20000254

08005e5c <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	460b      	mov	r3, r1
 8005e66:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 8005e68:	4a05      	ldr	r2, [pc, #20]	; (8005e80 <set_BUSY_pin+0x24>)
 8005e6a:	887b      	ldrh	r3, [r7, #2]
 8005e6c:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 8005e6e:	4a05      	ldr	r2, [pc, #20]	; (8005e84 <set_BUSY_pin+0x28>)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6013      	str	r3, [r2, #0]
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	20000260 	.word	0x20000260
 8005e84:	20000264 	.word	0x20000264

08005e88 <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 8005e94:	4a05      	ldr	r2, [pc, #20]	; (8005eac <set_NRESET_pin+0x24>)
 8005e96:	887b      	ldrh	r3, [r7, #2]
 8005e98:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 8005e9a:	4a05      	ldr	r2, [pc, #20]	; (8005eb0 <set_NRESET_pin+0x28>)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6013      	str	r3, [r2, #0]
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr
 8005eac:	20000258 	.word	0x20000258
 8005eb0:	2000025c 	.word	0x2000025c

08005eb4 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 8005ec0:	4a05      	ldr	r2, [pc, #20]	; (8005ed8 <set_DIO1_pin+0x24>)
 8005ec2:	887b      	ldrh	r3, [r7, #2]
 8005ec4:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 8005ec6:	4a05      	ldr	r2, [pc, #20]	; (8005edc <set_DIO1_pin+0x28>)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6013      	str	r3, [r2, #0]
}
 8005ecc:	bf00      	nop
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	20000268 	.word	0x20000268
 8005edc:	2000026c 	.word	0x2000026c

08005ee0 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 8005ee0:	b084      	sub	sp, #16
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	f107 0c08 	add.w	ip, r7, #8
 8005eea:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 8005eee:	4b07      	ldr	r3, [pc, #28]	; (8005f0c <set_hspi+0x2c>)
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	f107 0308 	add.w	r3, r7, #8
 8005ef6:	2258      	movs	r2, #88	; 0x58
 8005ef8:	4619      	mov	r1, r3
 8005efa:	f003 fc23 	bl	8009744 <memcpy>
}
 8005efe:	bf00      	nop
 8005f00:	46bd      	mov	sp, r7
 8005f02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f06:	b004      	add	sp, #16
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	20000270 	.word	0x20000270

08005f10 <Tx_setup>:

void Tx_setup(){
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b086      	sub	sp, #24
 8005f14:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 8005f16:	4b66      	ldr	r3, [pc, #408]	; (80060b0 <Tx_setup+0x1a0>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a66      	ldr	r2, [pc, #408]	; (80060b4 <Tx_setup+0x1a4>)
 8005f1c:	8811      	ldrh	r1, [r2, #0]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7fd f847 	bl	8002fb4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8005f26:	4b64      	ldr	r3, [pc, #400]	; (80060b8 <Tx_setup+0x1a8>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a64      	ldr	r2, [pc, #400]	; (80060bc <Tx_setup+0x1ac>)
 8005f2c:	8811      	ldrh	r1, [r2, #0]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7fd f83f 	bl	8002fb4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8005f36:	2032      	movs	r0, #50	; 0x32
 8005f38:	f7fc fb00 	bl	800253c <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 8005f3c:	4b5e      	ldr	r3, [pc, #376]	; (80060b8 <Tx_setup+0x1a8>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a5e      	ldr	r2, [pc, #376]	; (80060bc <Tx_setup+0x1ac>)
 8005f42:	8811      	ldrh	r1, [r2, #0]
 8005f44:	2201      	movs	r2, #1
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fd f834 	bl	8002fb4 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 8005f4c:	2100      	movs	r1, #0
 8005f4e:	485c      	ldr	r0, [pc, #368]	; (80060c0 <Tx_setup+0x1b0>)
 8005f50:	f000 f930 	bl	80061b4 <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 8005f54:	4b5b      	ldr	r3, [pc, #364]	; (80060c4 <Tx_setup+0x1b4>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4619      	mov	r1, r3
 8005f5a:	4859      	ldr	r0, [pc, #356]	; (80060c0 <Tx_setup+0x1b0>)
 8005f5c:	f000 fb98 	bl	8006690 <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 8005f60:	4b59      	ldr	r3, [pc, #356]	; (80060c8 <Tx_setup+0x1b8>)
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	4619      	mov	r1, r3
 8005f66:	4856      	ldr	r0, [pc, #344]	; (80060c0 <Tx_setup+0x1b0>)
 8005f68:	f000 fbcc 	bl	8006704 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 8005f6c:	4b57      	ldr	r3, [pc, #348]	; (80060cc <Tx_setup+0x1bc>)
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	4619      	mov	r1, r3
 8005f72:	4853      	ldr	r0, [pc, #332]	; (80060c0 <Tx_setup+0x1b0>)
 8005f74:	f000 fa21 	bl	80063ba <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 8005f78:	2101      	movs	r1, #1
 8005f7a:	4851      	ldr	r0, [pc, #324]	; (80060c0 <Tx_setup+0x1b0>)
 8005f7c:	f000 fb46 	bl	800660c <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 8005f80:	4b53      	ldr	r3, [pc, #332]	; (80060d0 <Tx_setup+0x1c0>)
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	2264      	movs	r2, #100	; 0x64
 8005f86:	4619      	mov	r1, r3
 8005f88:	484d      	ldr	r0, [pc, #308]	; (80060c0 <Tx_setup+0x1b0>)
 8005f8a:	f000 fb59 	bl	8006640 <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 8005f8e:	4b51      	ldr	r3, [pc, #324]	; (80060d4 <Tx_setup+0x1c4>)
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	4619      	mov	r1, r3
 8005f94:	484a      	ldr	r0, [pc, #296]	; (80060c0 <Tx_setup+0x1b0>)
 8005f96:	f000 f9ad 	bl	80062f4 <sx126x_cal>
    HAL_Delay(50);
 8005f9a:	2032      	movs	r0, #50	; 0x32
 8005f9c:	f7fc face 	bl	800253c <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 8005fa0:	4b4d      	ldr	r3, [pc, #308]	; (80060d8 <Tx_setup+0x1c8>)
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	4846      	ldr	r0, [pc, #280]	; (80060c0 <Tx_setup+0x1b0>)
 8005fa8:	f000 f98a 	bl	80062c0 <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 8005fac:	4b4b      	ldr	r3, [pc, #300]	; (80060dc <Tx_setup+0x1cc>)
 8005fae:	781b      	ldrb	r3, [r3, #0]
 8005fb0:	4a4b      	ldr	r2, [pc, #300]	; (80060e0 <Tx_setup+0x1d0>)
 8005fb2:	7812      	ldrb	r2, [r2, #0]
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	4842      	ldr	r0, [pc, #264]	; (80060c0 <Tx_setup+0x1b0>)
 8005fb8:	f000 f9b6 	bl	8006328 <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 8005fbc:	2004      	movs	r0, #4
 8005fbe:	f003 fbb1 	bl	8009724 <malloc>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 8005fc6:	4b47      	ldr	r3, [pc, #284]	; (80060e4 <Tx_setup+0x1d4>)
 8005fc8:	781a      	ldrb	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 8005fce:	4b46      	ldr	r3, [pc, #280]	; (80060e8 <Tx_setup+0x1d8>)
 8005fd0:	781a      	ldrb	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 8005fd6:	4b45      	ldr	r3, [pc, #276]	; (80060ec <Tx_setup+0x1dc>)
 8005fd8:	781a      	ldrb	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 8005fde:	4b44      	ldr	r3, [pc, #272]	; (80060f0 <Tx_setup+0x1e0>)
 8005fe0:	781a      	ldrb	r2, [r3, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 8005fe6:	68f9      	ldr	r1, [r7, #12]
 8005fe8:	4835      	ldr	r0, [pc, #212]	; (80060c0 <Tx_setup+0x1b0>)
 8005fea:	f000 f9c1 	bl	8006370 <sx126x_set_pa_cfg>
    free(params);
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f003 fba0 	bl	8009734 <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 8005ff4:	4b3f      	ldr	r3, [pc, #252]	; (80060f4 <Tx_setup+0x1e4>)
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	b25b      	sxtb	r3, r3
 8005ffa:	4a3f      	ldr	r2, [pc, #252]	; (80060f8 <Tx_setup+0x1e8>)
 8005ffc:	7812      	ldrb	r2, [r2, #0]
 8005ffe:	4619      	mov	r1, r3
 8006000:	482f      	ldr	r0, [pc, #188]	; (80060c0 <Tx_setup+0x1b0>)
 8006002:	f000 fb99 	bl	8006738 <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 8006006:	4b3d      	ldr	r3, [pc, #244]	; (80060fc <Tx_setup+0x1ec>)
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	4a3d      	ldr	r2, [pc, #244]	; (8006100 <Tx_setup+0x1f0>)
 800600c:	7812      	ldrb	r2, [r2, #0]
 800600e:	4619      	mov	r1, r3
 8006010:	482b      	ldr	r0, [pc, #172]	; (80060c0 <Tx_setup+0x1b0>)
 8006012:	f000 fc4f 	bl	80068b4 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 8006016:	2004      	movs	r0, #4
 8006018:	f003 fb84 	bl	8009724 <malloc>
 800601c:	4603      	mov	r3, r0
 800601e:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 8006020:	4b38      	ldr	r3, [pc, #224]	; (8006104 <Tx_setup+0x1f4>)
 8006022:	781a      	ldrb	r2, [r3, #0]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 8006028:	4b37      	ldr	r3, [pc, #220]	; (8006108 <Tx_setup+0x1f8>)
 800602a:	781a      	ldrb	r2, [r3, #0]
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 8006030:	4b36      	ldr	r3, [pc, #216]	; (800610c <Tx_setup+0x1fc>)
 8006032:	781a      	ldrb	r2, [r3, #0]
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 8006038:	4b35      	ldr	r3, [pc, #212]	; (8006110 <Tx_setup+0x200>)
 800603a:	781a      	ldrb	r2, [r3, #0]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 8006040:	68b9      	ldr	r1, [r7, #8]
 8006042:	481f      	ldr	r0, [pc, #124]	; (80060c0 <Tx_setup+0x1b0>)
 8006044:	f000 fb9c 	bl	8006780 <sx126x_set_lora_mod_params>
    free(mod_params);
 8006048:	68b8      	ldr	r0, [r7, #8]
 800604a:	f003 fb73 	bl	8009734 <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800604e:	2006      	movs	r0, #6
 8006050:	f003 fb68 	bl	8009724 <malloc>
 8006054:	4603      	mov	r3, r0
 8006056:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 8006058:	4b2e      	ldr	r3, [pc, #184]	; (8006114 <Tx_setup+0x204>)
 800605a:	881a      	ldrh	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 8006060:	4b2d      	ldr	r3, [pc, #180]	; (8006118 <Tx_setup+0x208>)
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 8006068:	4b2c      	ldr	r3, [pc, #176]	; (800611c <Tx_setup+0x20c>)
 800606a:	781a      	ldrb	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 8006070:	4b2b      	ldr	r3, [pc, #172]	; (8006120 <Tx_setup+0x210>)
 8006072:	781a      	ldrb	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 8006078:	4b2a      	ldr	r3, [pc, #168]	; (8006124 <Tx_setup+0x214>)
 800607a:	781a      	ldrb	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 8006080:	6879      	ldr	r1, [r7, #4]
 8006082:	480f      	ldr	r0, [pc, #60]	; (80060c0 <Tx_setup+0x1b0>)
 8006084:	f000 fba8 	bl	80067d8 <sx126x_set_lora_pkt_params>
    free(lora_params);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f003 fb53 	bl	8009734 <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 800608e:	4b26      	ldr	r3, [pc, #152]	; (8006128 <Tx_setup+0x218>)
 8006090:	8819      	ldrh	r1, [r3, #0]
 8006092:	4b26      	ldr	r3, [pc, #152]	; (800612c <Tx_setup+0x21c>)
 8006094:	881a      	ldrh	r2, [r3, #0]
 8006096:	4b26      	ldr	r3, [pc, #152]	; (8006130 <Tx_setup+0x220>)
 8006098:	8818      	ldrh	r0, [r3, #0]
 800609a:	4b26      	ldr	r3, [pc, #152]	; (8006134 <Tx_setup+0x224>)
 800609c:	881b      	ldrh	r3, [r3, #0]
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	4603      	mov	r3, r0
 80060a2:	4807      	ldr	r0, [pc, #28]	; (80060c0 <Tx_setup+0x1b0>)
 80060a4:	f000 fa15 	bl	80064d2 <sx126x_set_dio_irq_params>

}
 80060a8:	bf00      	nop
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	2000025c 	.word	0x2000025c
 80060b4:	20000258 	.word	0x20000258
 80060b8:	20000254 	.word	0x20000254
 80060bc:	20000250 	.word	0x20000250
 80060c0:	20000270 	.word	0x20000270
 80060c4:	2000000c 	.word	0x2000000c
 80060c8:	20000010 	.word	0x20000010
 80060cc:	20000011 	.word	0x20000011
 80060d0:	20000012 	.word	0x20000012
 80060d4:	20000014 	.word	0x20000014
 80060d8:	20000013 	.word	0x20000013
 80060dc:	20000015 	.word	0x20000015
 80060e0:	20000016 	.word	0x20000016
 80060e4:	20000017 	.word	0x20000017
 80060e8:	20000018 	.word	0x20000018
 80060ec:	200002c8 	.word	0x200002c8
 80060f0:	20000019 	.word	0x20000019
 80060f4:	2000001a 	.word	0x2000001a
 80060f8:	2000001b 	.word	0x2000001b
 80060fc:	200002c9 	.word	0x200002c9
 8006100:	200002ca 	.word	0x200002ca
 8006104:	2000001c 	.word	0x2000001c
 8006108:	2000001d 	.word	0x2000001d
 800610c:	2000001e 	.word	0x2000001e
 8006110:	200002cb 	.word	0x200002cb
 8006114:	20000020 	.word	0x20000020
 8006118:	200002cc 	.word	0x200002cc
 800611c:	20000022 	.word	0x20000022
 8006120:	20000023 	.word	0x20000023
 8006124:	200002cd 	.word	0x200002cd
 8006128:	20000024 	.word	0x20000024
 800612c:	20000026 	.word	0x20000026
 8006130:	200002ce 	.word	0x200002ce
 8006134:	200002d0 	.word	0x200002d0

08006138 <TxProtocol>:

void TxProtocol(uint8_t data[], uint8_t data_length){
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
 8006140:	460b      	mov	r3, r1
 8006142:	70fb      	strb	r3, [r7, #3]

    HAL_StatusTypeDef command_status;
    command_status = sx126x_clear_irq_status(&hspi, dio1_mask);
 8006144:	4b19      	ldr	r3, [pc, #100]	; (80061ac <TxProtocol+0x74>)
 8006146:	881b      	ldrh	r3, [r3, #0]
 8006148:	4619      	mov	r1, r3
 800614a:	4819      	ldr	r0, [pc, #100]	; (80061b0 <TxProtocol+0x78>)
 800614c:	f000 fa38 	bl	80065c0 <sx126x_clear_irq_status>
 8006150:	4603      	mov	r3, r0
 8006152:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_write_buffer(&hspi, 0, data, data_length); // 0 is the offset
 8006154:	78fb      	ldrb	r3, [r7, #3]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	2100      	movs	r1, #0
 800615a:	4815      	ldr	r0, [pc, #84]	; (80061b0 <TxProtocol+0x78>)
 800615c:	f000 f99a 	bl	8006494 <sx126x_write_buffer>
 8006160:	4603      	mov	r3, r0
 8006162:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_set_tx(&hspi, 6000, data_length);
 8006164:	78fb      	ldrb	r3, [r7, #3]
 8006166:	461a      	mov	r2, r3
 8006168:	f241 7170 	movw	r1, #6000	; 0x1770
 800616c:	4810      	ldr	r0, [pc, #64]	; (80061b0 <TxProtocol+0x78>)
 800616e:	f000 f83b 	bl	80061e8 <sx126x_set_tx>
 8006172:	4603      	mov	r3, r0
 8006174:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(1400);
 8006176:	f44f 60af 	mov.w	r0, #1400	; 0x578
 800617a:	f7fc f9df 	bl	800253c <HAL_Delay>

    sx126x_irq_mask_t irq;
    do {
        command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 800617e:	f107 030c 	add.w	r3, r7, #12
 8006182:	4619      	mov	r1, r3
 8006184:	480a      	ldr	r0, [pc, #40]	; (80061b0 <TxProtocol+0x78>)
 8006186:	f000 f9e9 	bl	800655c <sx126x_get_irq_status>
 800618a:	4603      	mov	r3, r0
 800618c:	73fb      	strb	r3, [r7, #15]
    } while ( (!(irq & SX126X_IRQ_TX_DONE)) && (!(irq & SX126X_IRQ_TIMEOUT)) );
 800618e:	89bb      	ldrh	r3, [r7, #12]
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	d104      	bne.n	80061a2 <TxProtocol+0x6a>
 8006198:	89bb      	ldrh	r3, [r7, #12]
 800619a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d0ed      	beq.n	800617e <TxProtocol+0x46>
}
 80061a2:	bf00      	nop
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	20000026 	.word	0x20000026
 80061b0:	20000270 	.word	0x20000270

080061b4 <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af02      	add	r7, sp, #8
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	460b      	mov	r3, r1
 80061be:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 80061c0:	2300      	movs	r3, #0
 80061c2:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 80061c4:	2380      	movs	r3, #128	; 0x80
 80061c6:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 80061cc:	f107 010c 	add.w	r1, r7, #12
 80061d0:	2300      	movs	r3, #0
 80061d2:	9300      	str	r3, [sp, #0]
 80061d4:	2300      	movs	r3, #0
 80061d6:	2202      	movs	r2, #2
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f7ff fd99 	bl	8005d10 <sx126x_hal_write>
 80061de:	4603      	mov	r3, r0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3710      	adds	r7, #16
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <sx126x_set_tx>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_FS, 0, 0 );
}

sx126x_status_t sx126x_set_tx( const void* context, const uint32_t timeout_in_ms , uint8_t lora_data_length)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	4613      	mov	r3, r2
 80061f4:	71fb      	strb	r3, [r7, #7]
    if (packet_type == SX126X_PKT_TYPE_LORA) {
 80061f6:	4b1b      	ldr	r3, [pc, #108]	; (8006264 <sx126x_set_tx+0x7c>)
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d11e      	bne.n	800623c <sx126x_set_tx+0x54>
        struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 80061fe:	2006      	movs	r0, #6
 8006200:	f003 fa90 	bl	8009724 <malloc>
 8006204:	4603      	mov	r3, r0
 8006206:	617b      	str	r3, [r7, #20]
        lora_params->preamble_len_in_symb=pkt_preamble_len;
 8006208:	4b17      	ldr	r3, [pc, #92]	; (8006268 <sx126x_set_tx+0x80>)
 800620a:	881a      	ldrh	r2, [r3, #0]
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	801a      	strh	r2, [r3, #0]
        lora_params->header_type=header_type;
 8006210:	4b16      	ldr	r3, [pc, #88]	; (800626c <sx126x_set_tx+0x84>)
 8006212:	781a      	ldrb	r2, [r3, #0]
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	709a      	strb	r2, [r3, #2]
        lora_params->pld_len_in_bytes=lora_data_length;
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	79fa      	ldrb	r2, [r7, #7]
 800621c:	70da      	strb	r2, [r3, #3]
        lora_params->crc_is_on=crc_is_on;
 800621e:	4b14      	ldr	r3, [pc, #80]	; (8006270 <sx126x_set_tx+0x88>)
 8006220:	781a      	ldrb	r2, [r3, #0]
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	711a      	strb	r2, [r3, #4]
        lora_params->invert_iq_is_on=invert_iq_is_on;
 8006226:	4b13      	ldr	r3, [pc, #76]	; (8006274 <sx126x_set_tx+0x8c>)
 8006228:	781a      	ldrb	r2, [r3, #0]
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	715a      	strb	r2, [r3, #5]
        sx126x_set_lora_pkt_params(&hspi, lora_params);
 800622e:	6979      	ldr	r1, [r7, #20]
 8006230:	4811      	ldr	r0, [pc, #68]	; (8006278 <sx126x_set_tx+0x90>)
 8006232:	f000 fad1 	bl	80067d8 <sx126x_set_lora_pkt_params>
        free(lora_params);
 8006236:	6978      	ldr	r0, [r7, #20]
 8006238:	f003 fa7c 	bl	8009734 <free>
    }

    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006242:	d301      	bcc.n	8006248 <sx126x_set_tx+0x60>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 8006244:	2302      	movs	r3, #2
 8006246:	e008      	b.n	800625a <sx126x_set_tx+0x72>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 8006248:	68b8      	ldr	r0, [r7, #8]
 800624a:	f000 fb7d 	bl	8006948 <sx126x_convert_timeout_in_ms_to_rtc_step>
 800624e:	6138      	str	r0, [r7, #16]

    return sx126x_set_tx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 8006250:	6939      	ldr	r1, [r7, #16]
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 f812 	bl	800627c <sx126x_set_tx_with_timeout_in_rtc_step>
 8006258:	4603      	mov	r3, r0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3718      	adds	r7, #24
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	20000010 	.word	0x20000010
 8006268:	20000020 	.word	0x20000020
 800626c:	200002cc 	.word	0x200002cc
 8006270:	20000023 	.word	0x20000023
 8006274:	200002cd 	.word	0x200002cd
 8006278:	20000270 	.word	0x20000270

0800627c <sx126x_set_tx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_tx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af02      	add	r7, sp, #8
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_TX] = { 0 };
 8006286:	2300      	movs	r3, #0
 8006288:	60fb      	str	r3, [r7, #12]

    buf[0] = SX126X_SET_TX;
 800628a:	2383      	movs	r3, #131	; 0x83
 800628c:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( timeout_in_rtc_step >> 16 );
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	0c1b      	lsrs	r3, r3, #16
 8006292:	b2db      	uxtb	r3, r3
 8006294:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout_in_rtc_step >> 8 );
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	0a1b      	lsrs	r3, r3, #8
 800629a:	b2db      	uxtb	r3, r3
 800629c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout_in_rtc_step >> 0 );
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	73fb      	strb	r3, [r7, #15]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX, 0, 0 );
 80062a4:	f107 010c 	add.w	r1, r7, #12
 80062a8:	2300      	movs	r3, #0
 80062aa:	9300      	str	r3, [sp, #0]
 80062ac:	2300      	movs	r3, #0
 80062ae:	2204      	movs	r2, #4
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7ff fd2d 	bl	8005d10 <sx126x_hal_write>
 80062b6:	4603      	mov	r3, r0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b086      	sub	sp, #24
 80062c4:	af02      	add	r7, sp, #8
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 80062cc:	2300      	movs	r3, #0
 80062ce:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 80062d0:	2396      	movs	r3, #150	; 0x96
 80062d2:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 80062d4:	78fb      	ldrb	r3, [r7, #3]
 80062d6:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 80062d8:	f107 010c 	add.w	r1, r7, #12
 80062dc:	2300      	movs	r3, #0
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	2300      	movs	r3, #0
 80062e2:	2202      	movs	r2, #2
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f7ff fd13 	bl	8005d10 <sx126x_hal_write>
 80062ea:	4603      	mov	r3, r0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b086      	sub	sp, #24
 80062f8:	af02      	add	r7, sp, #8
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	460b      	mov	r3, r1
 80062fe:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 8006300:	2300      	movs	r3, #0
 8006302:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 8006304:	2389      	movs	r3, #137	; 0x89
 8006306:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 8006308:	78fb      	ldrb	r3, [r7, #3]
 800630a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800630c:	f107 010c 	add.w	r1, r7, #12
 8006310:	2300      	movs	r3, #0
 8006312:	9300      	str	r3, [sp, #0]
 8006314:	2300      	movs	r3, #0
 8006316:	2202      	movs	r2, #2
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f7ff fcf9 	bl	8005d10 <sx126x_hal_write>
 800631e:	4603      	mov	r3, r0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af02      	add	r7, sp, #8
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	460b      	mov	r3, r1
 8006332:	70fb      	strb	r3, [r7, #3]
 8006334:	4613      	mov	r3, r2
 8006336:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 8006338:	4b0c      	ldr	r3, [pc, #48]	; (800636c <sx126x_cal_img_hex+0x44>)
 800633a:	881b      	ldrh	r3, [r3, #0]
 800633c:	81bb      	strh	r3, [r7, #12]
 800633e:	2300      	movs	r3, #0
 8006340:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 8006342:	2398      	movs	r3, #152	; 0x98
 8006344:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 8006346:	78fb      	ldrb	r3, [r7, #3]
 8006348:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 800634a:	78bb      	ldrb	r3, [r7, #2]
 800634c:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 800634e:	f107 010c 	add.w	r1, r7, #12
 8006352:	2300      	movs	r3, #0
 8006354:	9300      	str	r3, [sp, #0]
 8006356:	2300      	movs	r3, #0
 8006358:	2203      	movs	r2, #3
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7ff fcd8 	bl	8005d10 <sx126x_hal_write>
 8006360:	4603      	mov	r3, r0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	0800c448 	.word	0x0800c448

08006370 <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af02      	add	r7, sp, #8
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 800637a:	2300      	movs	r3, #0
 800637c:	60bb      	str	r3, [r7, #8]
 800637e:	2300      	movs	r3, #0
 8006380:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 8006382:	2395      	movs	r3, #149	; 0x95
 8006384:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	785b      	ldrb	r3, [r3, #1]
 8006390:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	789b      	ldrb	r3, [r3, #2]
 8006396:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	78db      	ldrb	r3, [r3, #3]
 800639c:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 800639e:	f107 0108 	add.w	r1, r7, #8
 80063a2:	2300      	movs	r3, #0
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	2300      	movs	r3, #0
 80063a8:	2205      	movs	r2, #5
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7ff fcb0 	bl	8005d10 <sx126x_hal_write>
 80063b0:	4603      	mov	r3, r0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b086      	sub	sp, #24
 80063be:	af02      	add	r7, sp, #8
 80063c0:	6078      	str	r0, [r7, #4]
 80063c2:	460b      	mov	r3, r1
 80063c4:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 80063c6:	2300      	movs	r3, #0
 80063c8:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 80063ca:	2393      	movs	r3, #147	; 0x93
 80063cc:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 80063ce:	78fb      	ldrb	r3, [r7, #3]
 80063d0:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 80063d2:	f107 010c 	add.w	r1, r7, #12
 80063d6:	2300      	movs	r3, #0
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	2300      	movs	r3, #0
 80063dc:	2202      	movs	r2, #2
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f7ff fc96 	bl	8005d10 <sx126x_hal_write>
 80063e4:	4603      	mov	r3, r0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b088      	sub	sp, #32
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	607a      	str	r2, [r7, #4]
 80063fa:	461a      	mov	r2, r3
 80063fc:	460b      	mov	r3, r1
 80063fe:	817b      	strh	r3, [r7, #10]
 8006400:	4613      	mov	r3, r2
 8006402:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 8006404:	4b0e      	ldr	r3, [pc, #56]	; (8006440 <sx126x_write_register+0x50>)
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	82bb      	strh	r3, [r7, #20]
 800640a:	2300      	movs	r3, #0
 800640c:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800640e:	230d      	movs	r3, #13
 8006410:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 8006412:	897b      	ldrh	r3, [r7, #10]
 8006414:	0a1b      	lsrs	r3, r3, #8
 8006416:	b29b      	uxth	r3, r3
 8006418:	b2db      	uxtb	r3, r3
 800641a:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 800641c:	897b      	ldrh	r3, [r7, #10]
 800641e:	b2db      	uxtb	r3, r3
 8006420:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 8006422:	7a7b      	ldrb	r3, [r7, #9]
 8006424:	b29b      	uxth	r3, r3
 8006426:	f107 0114 	add.w	r1, r7, #20
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2203      	movs	r2, #3
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f7ff fc6d 	bl	8005d10 <sx126x_hal_write>
 8006436:	4603      	mov	r3, r0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3718      	adds	r7, #24
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	0800c448 	.word	0x0800c448

08006444 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b088      	sub	sp, #32
 8006448:	af02      	add	r7, sp, #8
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	607a      	str	r2, [r7, #4]
 800644e:	461a      	mov	r2, r3
 8006450:	460b      	mov	r3, r1
 8006452:	817b      	strh	r3, [r7, #10]
 8006454:	4613      	mov	r3, r2
 8006456:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 8006458:	2300      	movs	r3, #0
 800645a:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 800645c:	2303      	movs	r3, #3
 800645e:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 8006460:	231d      	movs	r3, #29
 8006462:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 8006464:	897b      	ldrh	r3, [r7, #10]
 8006466:	0a1b      	lsrs	r3, r3, #8
 8006468:	b29b      	uxth	r3, r3
 800646a:	b2db      	uxtb	r3, r3
 800646c:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 800646e:	897b      	ldrh	r3, [r7, #10]
 8006470:	b2db      	uxtb	r3, r3
 8006472:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 8006474:	f107 0110 	add.w	r1, r7, #16
 8006478:	7a7b      	ldrb	r3, [r7, #9]
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2204      	movs	r2, #4
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f7ff fc87 	bl	8005d94 <sx126x_hal_read>
 8006486:	4603      	mov	r3, r0
 8006488:	75fb      	strb	r3, [r7, #23]

    return status;
 800648a:	7dfb      	ldrb	r3, [r7, #23]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t buffer_offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b088      	sub	sp, #32
 8006498:	af02      	add	r7, sp, #8
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	607a      	str	r2, [r7, #4]
 800649e:	461a      	mov	r2, r3
 80064a0:	460b      	mov	r3, r1
 80064a2:	72fb      	strb	r3, [r7, #11]
 80064a4:	4613      	mov	r3, r2
 80064a6:	72bb      	strb	r3, [r7, #10]
    uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = { 0 };
 80064a8:	2300      	movs	r3, #0
 80064aa:	82bb      	strh	r3, [r7, #20]

    buf[0] = SX126X_WRITE_BUFFER;
 80064ac:	230e      	movs	r3, #14
 80064ae:	753b      	strb	r3, [r7, #20]

    buf[1] = buffer_offset;
 80064b0:	7afb      	ldrb	r3, [r7, #11]
 80064b2:	757b      	strb	r3, [r7, #21]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 80064b4:	7abb      	ldrb	r3, [r7, #10]
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	f107 0114 	add.w	r1, r7, #20
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2202      	movs	r2, #2
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f7ff fc24 	bl	8005d10 <sx126x_hal_write>
 80064c8:	4603      	mov	r3, r0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3718      	adds	r7, #24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b08a      	sub	sp, #40	; 0x28
 80064d6:	af02      	add	r7, sp, #8
 80064d8:	60f8      	str	r0, [r7, #12]
 80064da:	4608      	mov	r0, r1
 80064dc:	4611      	mov	r1, r2
 80064de:	461a      	mov	r2, r3
 80064e0:	4603      	mov	r3, r0
 80064e2:	817b      	strh	r3, [r7, #10]
 80064e4:	460b      	mov	r3, r1
 80064e6:	813b      	strh	r3, [r7, #8]
 80064e8:	4613      	mov	r3, r2
 80064ea:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 80064ec:	2300      	movs	r3, #0
 80064ee:	617b      	str	r3, [r7, #20]
 80064f0:	f107 0318 	add.w	r3, r7, #24
 80064f4:	2200      	movs	r2, #0
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 80064fa:	2308      	movs	r3, #8
 80064fc:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 80064fe:	897b      	ldrh	r3, [r7, #10]
 8006500:	0a1b      	lsrs	r3, r3, #8
 8006502:	b29b      	uxth	r3, r3
 8006504:	b2db      	uxtb	r3, r3
 8006506:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 8006508:	897b      	ldrh	r3, [r7, #10]
 800650a:	b2db      	uxtb	r3, r3
 800650c:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 800650e:	893b      	ldrh	r3, [r7, #8]
 8006510:	0a1b      	lsrs	r3, r3, #8
 8006512:	b29b      	uxth	r3, r3
 8006514:	b2db      	uxtb	r3, r3
 8006516:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 8006518:	893b      	ldrh	r3, [r7, #8]
 800651a:	b2db      	uxtb	r3, r3
 800651c:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 800651e:	88fb      	ldrh	r3, [r7, #6]
 8006520:	0a1b      	lsrs	r3, r3, #8
 8006522:	b29b      	uxth	r3, r3
 8006524:	b2db      	uxtb	r3, r3
 8006526:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 8006528:	88fb      	ldrh	r3, [r7, #6]
 800652a:	b2db      	uxtb	r3, r3
 800652c:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 800652e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006530:	0a1b      	lsrs	r3, r3, #8
 8006532:	b29b      	uxth	r3, r3
 8006534:	b2db      	uxtb	r3, r3
 8006536:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 8006538:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800653a:	b2db      	uxtb	r3, r3
 800653c:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800653e:	f107 0114 	add.w	r1, r7, #20
 8006542:	2300      	movs	r3, #0
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	2300      	movs	r3, #0
 8006548:	2209      	movs	r2, #9
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f7ff fbe0 	bl	8005d10 <sx126x_hal_write>
 8006550:	4603      	mov	r3, r0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3720      	adds	r7, #32
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <sx126x_get_irq_status>:

sx126x_status_t sx126x_get_irq_status( const void* context, sx126x_irq_mask_t* irq )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af02      	add	r7, sp, #8
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]
    uint8_t         buf[SX126X_SIZE_GET_IRQ_STATUS]             = { 0x00 }; //0x00 is no operational, its just so that theyre equal
 8006566:	2300      	movs	r3, #0
 8006568:	613b      	str	r3, [r7, #16]
    uint8_t         received_buf[sizeof( sx126x_irq_mask_t )+1] = { 0x00 };
 800656a:	4b14      	ldr	r3, [pc, #80]	; (80065bc <sx126x_get_irq_status+0x60>)
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	81bb      	strh	r3, [r7, #12]
 8006570:	2300      	movs	r3, #0
 8006572:	73bb      	strb	r3, [r7, #14]
    sx126x_status_t status                                      = SX126X_STATUS_ERROR;
 8006574:	2303      	movs	r3, #3
 8006576:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_GET_IRQ_STATUS;
 8006578:	2312      	movs	r3, #18
 800657a:	743b      	strb	r3, [r7, #16]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_IRQ_STATUS, received_buf,
 800657c:	f107 030c 	add.w	r3, r7, #12
 8006580:	f107 0110 	add.w	r1, r7, #16
 8006584:	2201      	movs	r2, #1
 8006586:	9200      	str	r2, [sp, #0]
 8006588:	2204      	movs	r2, #4
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f7ff fc02 	bl	8005d94 <sx126x_hal_read>
 8006590:	4603      	mov	r3, r0
 8006592:	75fb      	strb	r3, [r7, #23]
                                                  SX126X_OFFSET_GET_IRQ_STATUS );

    if( status == SX126X_STATUS_OK )
 8006594:	7dfb      	ldrb	r3, [r7, #23]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10b      	bne.n	80065b2 <sx126x_get_irq_status+0x56>
    {
        *irq = ( ( sx126x_irq_mask_t ) received_buf[1] << 8 ) | ( ( sx126x_irq_mask_t ) received_buf[2] << 0 );
 800659a:	7b7b      	ldrb	r3, [r7, #13]
 800659c:	021b      	lsls	r3, r3, #8
 800659e:	b21a      	sxth	r2, r3
 80065a0:	7bbb      	ldrb	r3, [r7, #14]
 80065a2:	b21b      	sxth	r3, r3
 80065a4:	4313      	orrs	r3, r2
 80065a6:	b21b      	sxth	r3, r3
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	801a      	strh	r2, [r3, #0]
        status = received_buf[0]; //its the status
 80065ae:	7b3b      	ldrb	r3, [r7, #12]
 80065b0:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 80065b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3718      	adds	r7, #24
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	0800c448 	.word	0x0800c448

080065c0 <sx126x_clear_irq_status>:

sx126x_status_t sx126x_clear_irq_status( const void* context, const sx126x_irq_mask_t irq_mask )
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af02      	add	r7, sp, #8
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	460b      	mov	r3, r1
 80065ca:	807b      	strh	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = { 0 };
 80065cc:	4b0e      	ldr	r3, [pc, #56]	; (8006608 <sx126x_clear_irq_status+0x48>)
 80065ce:	881b      	ldrh	r3, [r3, #0]
 80065d0:	81bb      	strh	r3, [r7, #12]
 80065d2:	2300      	movs	r3, #0
 80065d4:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CLR_IRQ_STATUS;
 80065d6:	2302      	movs	r3, #2
 80065d8:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 80065da:	887b      	ldrh	r3, [r7, #2]
 80065dc:	0a1b      	lsrs	r3, r3, #8
 80065de:	b29b      	uxth	r3, r3
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 80065e4:	887b      	ldrh	r3, [r7, #2]
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CLR_IRQ_STATUS, 0, 0 );
 80065ea:	f107 010c 	add.w	r1, r7, #12
 80065ee:	2300      	movs	r3, #0
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	2300      	movs	r3, #0
 80065f4:	2203      	movs	r2, #3
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7ff fb8a 	bl	8005d10 <sx126x_hal_write>
 80065fc:	4603      	mov	r3, r0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3710      	adds	r7, #16
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	0800c448 	.word	0x0800c448

0800660c <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b086      	sub	sp, #24
 8006610:	af02      	add	r7, sp, #8
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	460b      	mov	r3, r1
 8006616:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 8006618:	2300      	movs	r3, #0
 800661a:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 800661c:	239d      	movs	r3, #157	; 0x9d
 800661e:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 8006620:	78fb      	ldrb	r3, [r7, #3]
 8006622:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 8006624:	f107 010c 	add.w	r1, r7, #12
 8006628:	2300      	movs	r3, #0
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	2300      	movs	r3, #0
 800662e:	2202      	movs	r2, #2
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f7ff fb6d 	bl	8005d10 <sx126x_hal_write>
 8006636:	4603      	mov	r3, r0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b088      	sub	sp, #32
 8006644:	af02      	add	r7, sp, #8
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	460b      	mov	r3, r1
 800664a:	607a      	str	r2, [r7, #4]
 800664c:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 800664e:	2300      	movs	r3, #0
 8006650:	613b      	str	r3, [r7, #16]
 8006652:	2300      	movs	r3, #0
 8006654:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 8006656:	2397      	movs	r3, #151	; 0x97
 8006658:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 800665a:	7afb      	ldrb	r3, [r7, #11]
 800665c:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	0c1b      	lsrs	r3, r3, #16
 8006662:	b2db      	uxtb	r3, r3
 8006664:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	0a1b      	lsrs	r3, r3, #8
 800666a:	b2db      	uxtb	r3, r3
 800666c:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	b2db      	uxtb	r3, r3
 8006672:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 8006674:	f107 0110 	add.w	r1, r7, #16
 8006678:	2300      	movs	r3, #0
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	2300      	movs	r3, #0
 800667e:	2205      	movs	r2, #5
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f7ff fb45 	bl	8005d10 <sx126x_hal_write>
 8006686:	4603      	mov	r3, r0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 800669a:	6838      	ldr	r0, [r7, #0]
 800669c:	f000 f92e 	bl	80068fc <sx126x_convert_freq_in_hz_to_pll_step>
 80066a0:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 80066a2:	68f9      	ldr	r1, [r7, #12]
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 f805 	bl	80066b4 <sx126x_set_rf_freq_in_pll_steps>
 80066aa:	4603      	mov	r3, r0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af02      	add	r7, sp, #8
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 80066be:	2300      	movs	r3, #0
 80066c0:	60bb      	str	r3, [r7, #8]
 80066c2:	2300      	movs	r3, #0
 80066c4:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 80066c6:	2386      	movs	r3, #134	; 0x86
 80066c8:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	0e1b      	lsrs	r3, r3, #24
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	0c1b      	lsrs	r3, r3, #16
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	0a1b      	lsrs	r3, r3, #8
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 80066e8:	f107 0108 	add.w	r1, r7, #8
 80066ec:	2300      	movs	r3, #0
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	2300      	movs	r3, #0
 80066f2:	2205      	movs	r2, #5
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7ff fb0b 	bl	8005d10 <sx126x_hal_write>
 80066fa:	4603      	mov	r3, r0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af02      	add	r7, sp, #8
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 8006710:	2300      	movs	r3, #0
 8006712:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 8006714:	238a      	movs	r3, #138	; 0x8a
 8006716:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 8006718:	78fb      	ldrb	r3, [r7, #3]
 800671a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800671c:	f107 010c 	add.w	r1, r7, #12
 8006720:	2300      	movs	r3, #0
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	2300      	movs	r3, #0
 8006726:	2202      	movs	r2, #2
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f7ff faf1 	bl	8005d10 <sx126x_hal_write>
 800672e:	4603      	mov	r3, r0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b086      	sub	sp, #24
 800673c:	af02      	add	r7, sp, #8
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	460b      	mov	r3, r1
 8006742:	70fb      	strb	r3, [r7, #3]
 8006744:	4613      	mov	r3, r2
 8006746:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 8006748:	4b0c      	ldr	r3, [pc, #48]	; (800677c <sx126x_set_tx_params+0x44>)
 800674a:	881b      	ldrh	r3, [r3, #0]
 800674c:	81bb      	strh	r3, [r7, #12]
 800674e:	2300      	movs	r3, #0
 8006750:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 8006752:	238e      	movs	r3, #142	; 0x8e
 8006754:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 8006756:	78fb      	ldrb	r3, [r7, #3]
 8006758:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 800675a:	78bb      	ldrb	r3, [r7, #2]
 800675c:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 800675e:	f107 010c 	add.w	r1, r7, #12
 8006762:	2300      	movs	r3, #0
 8006764:	9300      	str	r3, [sp, #0]
 8006766:	2300      	movs	r3, #0
 8006768:	2203      	movs	r2, #3
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fad0 	bl	8005d10 <sx126x_hal_write>
 8006770:	4603      	mov	r3, r0
}
 8006772:	4618      	mov	r0, r3
 8006774:	3710      	adds	r7, #16
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	0800c448 	.word	0x0800c448

08006780 <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af02      	add	r7, sp, #8
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800678a:	2303      	movs	r3, #3
 800678c:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 800678e:	2300      	movs	r3, #0
 8006790:	60bb      	str	r3, [r7, #8]
 8006792:	2300      	movs	r3, #0
 8006794:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 8006796:	238b      	movs	r3, #139	; 0x8b
 8006798:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	785b      	ldrb	r3, [r3, #1]
 80067a4:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	789b      	ldrb	r3, [r3, #2]
 80067aa:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	78db      	ldrb	r3, [r3, #3]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 80067b8:	f107 0108 	add.w	r1, r7, #8
 80067bc:	2300      	movs	r3, #0
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	2300      	movs	r3, #0
 80067c2:	2205      	movs	r2, #5
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7ff faa3 	bl	8005d10 <sx126x_hal_write>
 80067ca:	4603      	mov	r3, r0
 80067cc:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 80067ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3710      	adds	r7, #16
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b088      	sub	sp, #32
 80067dc:	af02      	add	r7, sp, #8
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 80067e2:	2303      	movs	r3, #3
 80067e4:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 80067e6:	2300      	movs	r3, #0
 80067e8:	613b      	str	r3, [r7, #16]
 80067ea:	f107 0314 	add.w	r3, r7, #20
 80067ee:	2100      	movs	r1, #0
 80067f0:	460a      	mov	r2, r1
 80067f2:	801a      	strh	r2, [r3, #0]
 80067f4:	460a      	mov	r2, r1
 80067f6:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 80067f8:	238c      	movs	r3, #140	; 0x8c
 80067fa:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	881b      	ldrh	r3, [r3, #0]
 8006800:	0a1b      	lsrs	r3, r3, #8
 8006802:	b29b      	uxth	r3, r3
 8006804:	b2db      	uxtb	r3, r3
 8006806:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	881b      	ldrh	r3, [r3, #0]
 800680c:	b2db      	uxtb	r3, r3
 800680e:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	789b      	ldrb	r3, [r3, #2]
 8006814:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	78db      	ldrb	r3, [r3, #3]
 800681a:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	791b      	ldrb	r3, [r3, #4]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <sx126x_set_lora_pkt_params+0x50>
 8006824:	2301      	movs	r3, #1
 8006826:	e000      	b.n	800682a <sx126x_set_lora_pkt_params+0x52>
 8006828:	2300      	movs	r3, #0
 800682a:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	795b      	ldrb	r3, [r3, #5]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d001      	beq.n	8006838 <sx126x_set_lora_pkt_params+0x60>
 8006834:	2301      	movs	r3, #1
 8006836:	e000      	b.n	800683a <sx126x_set_lora_pkt_params+0x62>
 8006838:	2300      	movs	r3, #0
 800683a:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 800683c:	f107 0110 	add.w	r1, r7, #16
 8006840:	2300      	movs	r3, #0
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	2300      	movs	r3, #0
 8006846:	2207      	movs	r2, #7
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7ff fa61 	bl	8005d10 <sx126x_hal_write>
 800684e:	4603      	mov	r3, r0
 8006850:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 §15.4
    if( status == SX126X_STATUS_OK )
 8006852:	7dfb      	ldrb	r3, [r7, #23]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d127      	bne.n	80068a8 <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 8006858:	2300      	movs	r3, #0
 800685a:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800685c:	f107 020f 	add.w	r2, r7, #15
 8006860:	2301      	movs	r3, #1
 8006862:	f240 7136 	movw	r1, #1846	; 0x736
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7ff fdec 	bl	8006444 <sx126x_read_register>
 800686c:	4603      	mov	r3, r0
 800686e:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 8006870:	7dfb      	ldrb	r3, [r7, #23]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d118      	bne.n	80068a8 <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	795b      	ldrb	r3, [r3, #5]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d005      	beq.n	800688a <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 800687e:	7bfb      	ldrb	r3, [r7, #15]
 8006880:	f023 0304 	bic.w	r3, r3, #4
 8006884:	b2db      	uxtb	r3, r3
 8006886:	73fb      	strb	r3, [r7, #15]
 8006888:	e004      	b.n	8006894 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800688a:	7bfb      	ldrb	r3, [r7, #15]
 800688c:	f043 0304 	orr.w	r3, r3, #4
 8006890:	b2db      	uxtb	r3, r3
 8006892:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 8006894:	f107 020f 	add.w	r2, r7, #15
 8006898:	2301      	movs	r3, #1
 800689a:	f240 7136 	movw	r1, #1846	; 0x736
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f7ff fda6 	bl	80063f0 <sx126x_write_register>
 80068a4:	4603      	mov	r3, r0
 80068a6:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 80068a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
	...

080068b4 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af02      	add	r7, sp, #8
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	460b      	mov	r3, r1
 80068be:	70fb      	strb	r3, [r7, #3]
 80068c0:	4613      	mov	r3, r2
 80068c2:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 80068c4:	4b0c      	ldr	r3, [pc, #48]	; (80068f8 <sx126x_set_buffer_base_address+0x44>)
 80068c6:	881b      	ldrh	r3, [r3, #0]
 80068c8:	81bb      	strh	r3, [r7, #12]
 80068ca:	2300      	movs	r3, #0
 80068cc:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 80068ce:	238f      	movs	r3, #143	; 0x8f
 80068d0:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 80068d2:	78fb      	ldrb	r3, [r7, #3]
 80068d4:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 80068d6:	78bb      	ldrb	r3, [r7, #2]
 80068d8:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 80068da:	f107 010c 	add.w	r1, r7, #12
 80068de:	2300      	movs	r3, #0
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	2300      	movs	r3, #0
 80068e4:	2203      	movs	r2, #3
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f7ff fa12 	bl	8005d10 <sx126x_hal_write>
 80068ec:	4603      	mov	r3, r0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	0800c448 	.word	0x0800c448

080068fc <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 80068fc:	b480      	push	{r7}
 80068fe:	b085      	sub	sp, #20
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a0f      	ldr	r2, [pc, #60]	; (8006944 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 8006908:	fba2 2303 	umull	r2, r3, r2, r3
 800690c:	0b1b      	lsrs	r3, r3, #12
 800690e:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f643 5209 	movw	r2, #15625	; 0x3d09
 8006916:	fb02 f303 	mul.w	r3, r2, r3
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	039b      	lsls	r3, r3, #14
 8006928:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800692c:	3304      	adds	r3, #4
 800692e:	4905      	ldr	r1, [pc, #20]	; (8006944 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 8006930:	fba1 1303 	umull	r1, r3, r1, r3
 8006934:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8006936:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	431bde83 	.word	0x431bde83

08006948 <sx126x_convert_timeout_in_ms_to_rtc_step>:

uint32_t sx126x_convert_timeout_in_ms_to_rtc_step( uint32_t timeout_in_ms )
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( timeout_in_ms * ( SX126X_RTC_FREQ_IN_HZ / 1000 ) );
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	019b      	lsls	r3, r3, #6
}
 8006954:	4618      	mov	r0, r3
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <__NVIC_SetPriority>:
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	4603      	mov	r3, r0
 8006968:	6039      	str	r1, [r7, #0]
 800696a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800696c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006970:	2b00      	cmp	r3, #0
 8006972:	db0a      	blt.n	800698a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	b2da      	uxtb	r2, r3
 8006978:	490c      	ldr	r1, [pc, #48]	; (80069ac <__NVIC_SetPriority+0x4c>)
 800697a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800697e:	0112      	lsls	r2, r2, #4
 8006980:	b2d2      	uxtb	r2, r2
 8006982:	440b      	add	r3, r1
 8006984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006988:	e00a      	b.n	80069a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	b2da      	uxtb	r2, r3
 800698e:	4908      	ldr	r1, [pc, #32]	; (80069b0 <__NVIC_SetPriority+0x50>)
 8006990:	79fb      	ldrb	r3, [r7, #7]
 8006992:	f003 030f 	and.w	r3, r3, #15
 8006996:	3b04      	subs	r3, #4
 8006998:	0112      	lsls	r2, r2, #4
 800699a:	b2d2      	uxtb	r2, r2
 800699c:	440b      	add	r3, r1
 800699e:	761a      	strb	r2, [r3, #24]
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr
 80069ac:	e000e100 	.word	0xe000e100
 80069b0:	e000ed00 	.word	0xe000ed00

080069b4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80069b8:	4b05      	ldr	r3, [pc, #20]	; (80069d0 <SysTick_Handler+0x1c>)
 80069ba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80069bc:	f001 fd28 	bl	8008410 <xTaskGetSchedulerState>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d001      	beq.n	80069ca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80069c6:	f002 fb0f 	bl	8008fe8 <xPortSysTickHandler>
  }
}
 80069ca:	bf00      	nop
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	e000e010 	.word	0xe000e010

080069d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80069d4:	b580      	push	{r7, lr}
 80069d6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80069d8:	2100      	movs	r1, #0
 80069da:	f06f 0004 	mvn.w	r0, #4
 80069de:	f7ff ffbf 	bl	8006960 <__NVIC_SetPriority>
#endif
}
 80069e2:	bf00      	nop
 80069e4:	bd80      	pop	{r7, pc}
	...

080069e8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069ee:	f3ef 8305 	mrs	r3, IPSR
 80069f2:	603b      	str	r3, [r7, #0]
  return(result);
 80069f4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80069fa:	f06f 0305 	mvn.w	r3, #5
 80069fe:	607b      	str	r3, [r7, #4]
 8006a00:	e00c      	b.n	8006a1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006a02:	4b0a      	ldr	r3, [pc, #40]	; (8006a2c <osKernelInitialize+0x44>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d105      	bne.n	8006a16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006a0a:	4b08      	ldr	r3, [pc, #32]	; (8006a2c <osKernelInitialize+0x44>)
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	607b      	str	r3, [r7, #4]
 8006a14:	e002      	b.n	8006a1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006a16:	f04f 33ff 	mov.w	r3, #4294967295
 8006a1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a1c:	687b      	ldr	r3, [r7, #4]
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
 8006a2a:	bf00      	nop
 8006a2c:	200002d4 	.word	0x200002d4

08006a30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b082      	sub	sp, #8
 8006a34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a36:	f3ef 8305 	mrs	r3, IPSR
 8006a3a:	603b      	str	r3, [r7, #0]
  return(result);
 8006a3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d003      	beq.n	8006a4a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006a42:	f06f 0305 	mvn.w	r3, #5
 8006a46:	607b      	str	r3, [r7, #4]
 8006a48:	e010      	b.n	8006a6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006a4a:	4b0b      	ldr	r3, [pc, #44]	; (8006a78 <osKernelStart+0x48>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d109      	bne.n	8006a66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006a52:	f7ff ffbf 	bl	80069d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006a56:	4b08      	ldr	r3, [pc, #32]	; (8006a78 <osKernelStart+0x48>)
 8006a58:	2202      	movs	r2, #2
 8006a5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006a5c:	f001 f87c 	bl	8007b58 <vTaskStartScheduler>
      stat = osOK;
 8006a60:	2300      	movs	r3, #0
 8006a62:	607b      	str	r3, [r7, #4]
 8006a64:	e002      	b.n	8006a6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006a66:	f04f 33ff 	mov.w	r3, #4294967295
 8006a6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a6c:	687b      	ldr	r3, [r7, #4]
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3708      	adds	r7, #8
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	200002d4 	.word	0x200002d4

08006a7c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b08e      	sub	sp, #56	; 0x38
 8006a80:	af04      	add	r7, sp, #16
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a8c:	f3ef 8305 	mrs	r3, IPSR
 8006a90:	617b      	str	r3, [r7, #20]
  return(result);
 8006a92:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d17e      	bne.n	8006b96 <osThreadNew+0x11a>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d07b      	beq.n	8006b96 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006a9e:	2380      	movs	r3, #128	; 0x80
 8006aa0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006aa2:	2318      	movs	r3, #24
 8006aa4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8006aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8006aae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d045      	beq.n	8006b42 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d002      	beq.n	8006ac4 <osThreadNew+0x48>
        name = attr->name;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d002      	beq.n	8006ad2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	699b      	ldr	r3, [r3, #24]
 8006ad0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d008      	beq.n	8006aea <osThreadNew+0x6e>
 8006ad8:	69fb      	ldr	r3, [r7, #28]
 8006ada:	2b38      	cmp	r3, #56	; 0x38
 8006adc:	d805      	bhi.n	8006aea <osThreadNew+0x6e>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <osThreadNew+0x72>
        return (NULL);
 8006aea:	2300      	movs	r3, #0
 8006aec:	e054      	b.n	8006b98 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d003      	beq.n	8006afe <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	089b      	lsrs	r3, r3, #2
 8006afc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d00e      	beq.n	8006b24 <osThreadNew+0xa8>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	2bbb      	cmp	r3, #187	; 0xbb
 8006b0c:	d90a      	bls.n	8006b24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d006      	beq.n	8006b24 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d002      	beq.n	8006b24 <osThreadNew+0xa8>
        mem = 1;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	61bb      	str	r3, [r7, #24]
 8006b22:	e010      	b.n	8006b46 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10c      	bne.n	8006b46 <osThreadNew+0xca>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d108      	bne.n	8006b46 <osThreadNew+0xca>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d104      	bne.n	8006b46 <osThreadNew+0xca>
          mem = 0;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	61bb      	str	r3, [r7, #24]
 8006b40:	e001      	b.n	8006b46 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006b42:	2300      	movs	r3, #0
 8006b44:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d110      	bne.n	8006b6e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b54:	9202      	str	r2, [sp, #8]
 8006b56:	9301      	str	r3, [sp, #4]
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	6a3a      	ldr	r2, [r7, #32]
 8006b60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	f000 fe0c 	bl	8007780 <xTaskCreateStatic>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	613b      	str	r3, [r7, #16]
 8006b6c:	e013      	b.n	8006b96 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006b6e:	69bb      	ldr	r3, [r7, #24]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d110      	bne.n	8006b96 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006b74:	6a3b      	ldr	r3, [r7, #32]
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	f107 0310 	add.w	r3, r7, #16
 8006b7c:	9301      	str	r3, [sp, #4]
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f000 fe57 	bl	800783a <xTaskCreate>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d001      	beq.n	8006b96 <osThreadNew+0x11a>
            hTask = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b96:	693b      	ldr	r3, [r7, #16]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3728      	adds	r7, #40	; 0x28
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ba8:	f3ef 8305 	mrs	r3, IPSR
 8006bac:	60bb      	str	r3, [r7, #8]
  return(result);
 8006bae:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d003      	beq.n	8006bbc <osDelay+0x1c>
    stat = osErrorISR;
 8006bb4:	f06f 0305 	mvn.w	r3, #5
 8006bb8:	60fb      	str	r3, [r7, #12]
 8006bba:	e007      	b.n	8006bcc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d002      	beq.n	8006bcc <osDelay+0x2c>
      vTaskDelay(ticks);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 ff92 	bl	8007af0 <vTaskDelay>
    }
  }

  return (stat);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3710      	adds	r7, #16
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
	...

08006bd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	4a07      	ldr	r2, [pc, #28]	; (8006c04 <vApplicationGetIdleTaskMemory+0x2c>)
 8006be8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	4a06      	ldr	r2, [pc, #24]	; (8006c08 <vApplicationGetIdleTaskMemory+0x30>)
 8006bee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2280      	movs	r2, #128	; 0x80
 8006bf4:	601a      	str	r2, [r3, #0]
}
 8006bf6:	bf00      	nop
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	200002d8 	.word	0x200002d8
 8006c08:	20000394 	.word	0x20000394

08006c0c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006c0c:	b480      	push	{r7}
 8006c0e:	b085      	sub	sp, #20
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	4a07      	ldr	r2, [pc, #28]	; (8006c38 <vApplicationGetTimerTaskMemory+0x2c>)
 8006c1c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	4a06      	ldr	r2, [pc, #24]	; (8006c3c <vApplicationGetTimerTaskMemory+0x30>)
 8006c22:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c2a:	601a      	str	r2, [r3, #0]
}
 8006c2c:	bf00      	nop
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr
 8006c38:	20000594 	.word	0x20000594
 8006c3c:	20000650 	.word	0x20000650

08006c40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f103 0208 	add.w	r2, r3, #8
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f04f 32ff 	mov.w	r2, #4294967295
 8006c58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f103 0208 	add.w	r2, r3, #8
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f103 0208 	add.w	r2, r3, #8
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c8e:	bf00      	nop
 8006c90:	370c      	adds	r7, #12
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr

08006c9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c9a:	b480      	push	{r7}
 8006c9c:	b085      	sub	sp, #20
 8006c9e:	af00      	add	r7, sp, #0
 8006ca0:	6078      	str	r0, [r7, #4]
 8006ca2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	689a      	ldr	r2, [r3, #8]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	683a      	ldr	r2, [r7, #0]
 8006cbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	1c5a      	adds	r2, r3, #1
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	601a      	str	r2, [r3, #0]
}
 8006cd6:	bf00      	nop
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b085      	sub	sp, #20
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
 8006cea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf8:	d103      	bne.n	8006d02 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	60fb      	str	r3, [r7, #12]
 8006d00:	e00c      	b.n	8006d1c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	3308      	adds	r3, #8
 8006d06:	60fb      	str	r3, [r7, #12]
 8006d08:	e002      	b.n	8006d10 <vListInsert+0x2e>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	60fb      	str	r3, [r7, #12]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68ba      	ldr	r2, [r7, #8]
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d2f6      	bcs.n	8006d0a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	683a      	ldr	r2, [r7, #0]
 8006d2a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	683a      	ldr	r2, [r7, #0]
 8006d36:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	1c5a      	adds	r2, r3, #1
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	601a      	str	r2, [r3, #0]
}
 8006d48:	bf00      	nop
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	6892      	ldr	r2, [r2, #8]
 8006d6a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	6852      	ldr	r2, [r2, #4]
 8006d74:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d103      	bne.n	8006d88 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	689a      	ldr	r2, [r3, #8]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	1e5a      	subs	r2, r3, #1
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d10a      	bne.n	8006dd2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc0:	f383 8811 	msr	BASEPRI, r3
 8006dc4:	f3bf 8f6f 	isb	sy
 8006dc8:	f3bf 8f4f 	dsb	sy
 8006dcc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006dce:	bf00      	nop
 8006dd0:	e7fe      	b.n	8006dd0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006dd2:	f002 f877 	bl	8008ec4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681a      	ldr	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dde:	68f9      	ldr	r1, [r7, #12]
 8006de0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006de2:	fb01 f303 	mul.w	r3, r1, r3
 8006de6:	441a      	add	r2, r3
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e02:	3b01      	subs	r3, #1
 8006e04:	68f9      	ldr	r1, [r7, #12]
 8006e06:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006e08:	fb01 f303 	mul.w	r3, r1, r3
 8006e0c:	441a      	add	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	22ff      	movs	r2, #255	; 0xff
 8006e16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	22ff      	movs	r2, #255	; 0xff
 8006e1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d114      	bne.n	8006e52 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d01a      	beq.n	8006e66 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	3310      	adds	r3, #16
 8006e34:	4618      	mov	r0, r3
 8006e36:	f001 f929 	bl	800808c <xTaskRemoveFromEventList>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d012      	beq.n	8006e66 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006e40:	4b0c      	ldr	r3, [pc, #48]	; (8006e74 <xQueueGenericReset+0xcc>)
 8006e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e46:	601a      	str	r2, [r3, #0]
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	f3bf 8f6f 	isb	sy
 8006e50:	e009      	b.n	8006e66 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	3310      	adds	r3, #16
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7ff fef2 	bl	8006c40 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	3324      	adds	r3, #36	; 0x24
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7ff feed 	bl	8006c40 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e66:	f002 f85d 	bl	8008f24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e6a:	2301      	movs	r3, #1
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	e000ed04 	.word	0xe000ed04

08006e78 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b08e      	sub	sp, #56	; 0x38
 8006e7c:	af02      	add	r7, sp, #8
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	607a      	str	r2, [r7, #4]
 8006e84:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10a      	bne.n	8006ea2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e90:	f383 8811 	msr	BASEPRI, r3
 8006e94:	f3bf 8f6f 	isb	sy
 8006e98:	f3bf 8f4f 	dsb	sy
 8006e9c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006e9e:	bf00      	nop
 8006ea0:	e7fe      	b.n	8006ea0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10a      	bne.n	8006ebe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eac:	f383 8811 	msr	BASEPRI, r3
 8006eb0:	f3bf 8f6f 	isb	sy
 8006eb4:	f3bf 8f4f 	dsb	sy
 8006eb8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006eba:	bf00      	nop
 8006ebc:	e7fe      	b.n	8006ebc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d002      	beq.n	8006eca <xQueueGenericCreateStatic+0x52>
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <xQueueGenericCreateStatic+0x56>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e000      	b.n	8006ed0 <xQueueGenericCreateStatic+0x58>
 8006ece:	2300      	movs	r3, #0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d10a      	bne.n	8006eea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed8:	f383 8811 	msr	BASEPRI, r3
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f3bf 8f4f 	dsb	sy
 8006ee4:	623b      	str	r3, [r7, #32]
}
 8006ee6:	bf00      	nop
 8006ee8:	e7fe      	b.n	8006ee8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d102      	bne.n	8006ef6 <xQueueGenericCreateStatic+0x7e>
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <xQueueGenericCreateStatic+0x82>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e000      	b.n	8006efc <xQueueGenericCreateStatic+0x84>
 8006efa:	2300      	movs	r3, #0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10a      	bne.n	8006f16 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f04:	f383 8811 	msr	BASEPRI, r3
 8006f08:	f3bf 8f6f 	isb	sy
 8006f0c:	f3bf 8f4f 	dsb	sy
 8006f10:	61fb      	str	r3, [r7, #28]
}
 8006f12:	bf00      	nop
 8006f14:	e7fe      	b.n	8006f14 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006f16:	2350      	movs	r3, #80	; 0x50
 8006f18:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	2b50      	cmp	r3, #80	; 0x50
 8006f1e:	d00a      	beq.n	8006f36 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	61bb      	str	r3, [r7, #24]
}
 8006f32:	bf00      	nop
 8006f34:	e7fe      	b.n	8006f34 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006f36:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00d      	beq.n	8006f5e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f4a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f50:	9300      	str	r3, [sp, #0]
 8006f52:	4613      	mov	r3, r2
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	68b9      	ldr	r1, [r7, #8]
 8006f58:	68f8      	ldr	r0, [r7, #12]
 8006f5a:	f000 f805 	bl	8006f68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3730      	adds	r7, #48	; 0x30
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
 8006f74:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d103      	bne.n	8006f84 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	601a      	str	r2, [r3, #0]
 8006f82:	e002      	b.n	8006f8a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006f96:	2101      	movs	r1, #1
 8006f98:	69b8      	ldr	r0, [r7, #24]
 8006f9a:	f7ff ff05 	bl	8006da8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	78fa      	ldrb	r2, [r7, #3]
 8006fa2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fa6:	bf00      	nop
 8006fa8:	3710      	adds	r7, #16
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
	...

08006fb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b08e      	sub	sp, #56	; 0x38
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
 8006fbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d10a      	bne.n	8006fe2 <xQueueGenericSend+0x32>
	__asm volatile
 8006fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd0:	f383 8811 	msr	BASEPRI, r3
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	f3bf 8f4f 	dsb	sy
 8006fdc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006fde:	bf00      	nop
 8006fe0:	e7fe      	b.n	8006fe0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d103      	bne.n	8006ff0 <xQueueGenericSend+0x40>
 8006fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <xQueueGenericSend+0x44>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e000      	b.n	8006ff6 <xQueueGenericSend+0x46>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d10a      	bne.n	8007010 <xQueueGenericSend+0x60>
	__asm volatile
 8006ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ffe:	f383 8811 	msr	BASEPRI, r3
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800700c:	bf00      	nop
 800700e:	e7fe      	b.n	800700e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	2b02      	cmp	r3, #2
 8007014:	d103      	bne.n	800701e <xQueueGenericSend+0x6e>
 8007016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701a:	2b01      	cmp	r3, #1
 800701c:	d101      	bne.n	8007022 <xQueueGenericSend+0x72>
 800701e:	2301      	movs	r3, #1
 8007020:	e000      	b.n	8007024 <xQueueGenericSend+0x74>
 8007022:	2300      	movs	r3, #0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d10a      	bne.n	800703e <xQueueGenericSend+0x8e>
	__asm volatile
 8007028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800702c:	f383 8811 	msr	BASEPRI, r3
 8007030:	f3bf 8f6f 	isb	sy
 8007034:	f3bf 8f4f 	dsb	sy
 8007038:	623b      	str	r3, [r7, #32]
}
 800703a:	bf00      	nop
 800703c:	e7fe      	b.n	800703c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800703e:	f001 f9e7 	bl	8008410 <xTaskGetSchedulerState>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d102      	bne.n	800704e <xQueueGenericSend+0x9e>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <xQueueGenericSend+0xa2>
 800704e:	2301      	movs	r3, #1
 8007050:	e000      	b.n	8007054 <xQueueGenericSend+0xa4>
 8007052:	2300      	movs	r3, #0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d10a      	bne.n	800706e <xQueueGenericSend+0xbe>
	__asm volatile
 8007058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800705c:	f383 8811 	msr	BASEPRI, r3
 8007060:	f3bf 8f6f 	isb	sy
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	61fb      	str	r3, [r7, #28]
}
 800706a:	bf00      	nop
 800706c:	e7fe      	b.n	800706c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800706e:	f001 ff29 	bl	8008ec4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800707a:	429a      	cmp	r2, r3
 800707c:	d302      	bcc.n	8007084 <xQueueGenericSend+0xd4>
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	2b02      	cmp	r3, #2
 8007082:	d129      	bne.n	80070d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	68b9      	ldr	r1, [r7, #8]
 8007088:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800708a:	f000 fa0b 	bl	80074a4 <prvCopyDataToQueue>
 800708e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007094:	2b00      	cmp	r3, #0
 8007096:	d010      	beq.n	80070ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800709a:	3324      	adds	r3, #36	; 0x24
 800709c:	4618      	mov	r0, r3
 800709e:	f000 fff5 	bl	800808c <xTaskRemoveFromEventList>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d013      	beq.n	80070d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80070a8:	4b3f      	ldr	r3, [pc, #252]	; (80071a8 <xQueueGenericSend+0x1f8>)
 80070aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070ae:	601a      	str	r2, [r3, #0]
 80070b0:	f3bf 8f4f 	dsb	sy
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	e00a      	b.n	80070d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80070ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d007      	beq.n	80070d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80070c0:	4b39      	ldr	r3, [pc, #228]	; (80071a8 <xQueueGenericSend+0x1f8>)
 80070c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070c6:	601a      	str	r2, [r3, #0]
 80070c8:	f3bf 8f4f 	dsb	sy
 80070cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80070d0:	f001 ff28 	bl	8008f24 <vPortExitCritical>
				return pdPASS;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e063      	b.n	80071a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d103      	bne.n	80070e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80070de:	f001 ff21 	bl	8008f24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80070e2:	2300      	movs	r3, #0
 80070e4:	e05c      	b.n	80071a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d106      	bne.n	80070fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070ec:	f107 0314 	add.w	r3, r7, #20
 80070f0:	4618      	mov	r0, r3
 80070f2:	f001 f82f 	bl	8008154 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070f6:	2301      	movs	r3, #1
 80070f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070fa:	f001 ff13 	bl	8008f24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070fe:	f000 fd9b 	bl	8007c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007102:	f001 fedf 	bl	8008ec4 <vPortEnterCritical>
 8007106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007108:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800710c:	b25b      	sxtb	r3, r3
 800710e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007112:	d103      	bne.n	800711c <xQueueGenericSend+0x16c>
 8007114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007116:	2200      	movs	r2, #0
 8007118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800711c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007122:	b25b      	sxtb	r3, r3
 8007124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007128:	d103      	bne.n	8007132 <xQueueGenericSend+0x182>
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	2200      	movs	r2, #0
 800712e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007132:	f001 fef7 	bl	8008f24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007136:	1d3a      	adds	r2, r7, #4
 8007138:	f107 0314 	add.w	r3, r7, #20
 800713c:	4611      	mov	r1, r2
 800713e:	4618      	mov	r0, r3
 8007140:	f001 f81e 	bl	8008180 <xTaskCheckForTimeOut>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d124      	bne.n	8007194 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800714a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800714c:	f000 faa2 	bl	8007694 <prvIsQueueFull>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d018      	beq.n	8007188 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007158:	3310      	adds	r3, #16
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	4611      	mov	r1, r2
 800715e:	4618      	mov	r0, r3
 8007160:	f000 ff44 	bl	8007fec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007164:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007166:	f000 fa2d 	bl	80075c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800716a:	f000 fd73 	bl	8007c54 <xTaskResumeAll>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	f47f af7c 	bne.w	800706e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007176:	4b0c      	ldr	r3, [pc, #48]	; (80071a8 <xQueueGenericSend+0x1f8>)
 8007178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	e772      	b.n	800706e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800718a:	f000 fa1b 	bl	80075c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800718e:	f000 fd61 	bl	8007c54 <xTaskResumeAll>
 8007192:	e76c      	b.n	800706e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007194:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007196:	f000 fa15 	bl	80075c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800719a:	f000 fd5b 	bl	8007c54 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800719e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3738      	adds	r7, #56	; 0x38
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	e000ed04 	.word	0xe000ed04

080071ac <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b090      	sub	sp, #64	; 0x40
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	607a      	str	r2, [r7, #4]
 80071b8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80071be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10a      	bne.n	80071da <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c8:	f383 8811 	msr	BASEPRI, r3
 80071cc:	f3bf 8f6f 	isb	sy
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80071d6:	bf00      	nop
 80071d8:	e7fe      	b.n	80071d8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d103      	bne.n	80071e8 <xQueueGenericSendFromISR+0x3c>
 80071e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d101      	bne.n	80071ec <xQueueGenericSendFromISR+0x40>
 80071e8:	2301      	movs	r3, #1
 80071ea:	e000      	b.n	80071ee <xQueueGenericSendFromISR+0x42>
 80071ec:	2300      	movs	r3, #0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10a      	bne.n	8007208 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007204:	bf00      	nop
 8007206:	e7fe      	b.n	8007206 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	2b02      	cmp	r3, #2
 800720c:	d103      	bne.n	8007216 <xQueueGenericSendFromISR+0x6a>
 800720e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007212:	2b01      	cmp	r3, #1
 8007214:	d101      	bne.n	800721a <xQueueGenericSendFromISR+0x6e>
 8007216:	2301      	movs	r3, #1
 8007218:	e000      	b.n	800721c <xQueueGenericSendFromISR+0x70>
 800721a:	2300      	movs	r3, #0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d10a      	bne.n	8007236 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8007220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007224:	f383 8811 	msr	BASEPRI, r3
 8007228:	f3bf 8f6f 	isb	sy
 800722c:	f3bf 8f4f 	dsb	sy
 8007230:	623b      	str	r3, [r7, #32]
}
 8007232:	bf00      	nop
 8007234:	e7fe      	b.n	8007234 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007236:	f001 ff27 	bl	8009088 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800723a:	f3ef 8211 	mrs	r2, BASEPRI
 800723e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007242:	f383 8811 	msr	BASEPRI, r3
 8007246:	f3bf 8f6f 	isb	sy
 800724a:	f3bf 8f4f 	dsb	sy
 800724e:	61fa      	str	r2, [r7, #28]
 8007250:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007252:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007254:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007258:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800725a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800725c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800725e:	429a      	cmp	r2, r3
 8007260:	d302      	bcc.n	8007268 <xQueueGenericSendFromISR+0xbc>
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	2b02      	cmp	r3, #2
 8007266:	d12f      	bne.n	80072c8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800726e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007276:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	68b9      	ldr	r1, [r7, #8]
 800727c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800727e:	f000 f911 	bl	80074a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007282:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728a:	d112      	bne.n	80072b2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800728c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800728e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007290:	2b00      	cmp	r3, #0
 8007292:	d016      	beq.n	80072c2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007296:	3324      	adds	r3, #36	; 0x24
 8007298:	4618      	mov	r0, r3
 800729a:	f000 fef7 	bl	800808c <xTaskRemoveFromEventList>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00e      	beq.n	80072c2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00b      	beq.n	80072c2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	601a      	str	r2, [r3, #0]
 80072b0:	e007      	b.n	80072c2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80072b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80072b6:	3301      	adds	r3, #1
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	b25a      	sxtb	r2, r3
 80072bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80072c2:	2301      	movs	r3, #1
 80072c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80072c6:	e001      	b.n	80072cc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80072c8:	2300      	movs	r3, #0
 80072ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ce:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80072d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3740      	adds	r7, #64	; 0x40
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
	...

080072e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b08c      	sub	sp, #48	; 0x30
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80072f0:	2300      	movs	r3, #0
 80072f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80072f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d10a      	bne.n	8007314 <xQueueReceive+0x30>
	__asm volatile
 80072fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007302:	f383 8811 	msr	BASEPRI, r3
 8007306:	f3bf 8f6f 	isb	sy
 800730a:	f3bf 8f4f 	dsb	sy
 800730e:	623b      	str	r3, [r7, #32]
}
 8007310:	bf00      	nop
 8007312:	e7fe      	b.n	8007312 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d103      	bne.n	8007322 <xQueueReceive+0x3e>
 800731a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800731c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800731e:	2b00      	cmp	r3, #0
 8007320:	d101      	bne.n	8007326 <xQueueReceive+0x42>
 8007322:	2301      	movs	r3, #1
 8007324:	e000      	b.n	8007328 <xQueueReceive+0x44>
 8007326:	2300      	movs	r3, #0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10a      	bne.n	8007342 <xQueueReceive+0x5e>
	__asm volatile
 800732c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007330:	f383 8811 	msr	BASEPRI, r3
 8007334:	f3bf 8f6f 	isb	sy
 8007338:	f3bf 8f4f 	dsb	sy
 800733c:	61fb      	str	r3, [r7, #28]
}
 800733e:	bf00      	nop
 8007340:	e7fe      	b.n	8007340 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007342:	f001 f865 	bl	8008410 <xTaskGetSchedulerState>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d102      	bne.n	8007352 <xQueueReceive+0x6e>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <xQueueReceive+0x72>
 8007352:	2301      	movs	r3, #1
 8007354:	e000      	b.n	8007358 <xQueueReceive+0x74>
 8007356:	2300      	movs	r3, #0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10a      	bne.n	8007372 <xQueueReceive+0x8e>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	61bb      	str	r3, [r7, #24]
}
 800736e:	bf00      	nop
 8007370:	e7fe      	b.n	8007370 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007372:	f001 fda7 	bl	8008ec4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800737c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800737e:	2b00      	cmp	r3, #0
 8007380:	d01f      	beq.n	80073c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007382:	68b9      	ldr	r1, [r7, #8]
 8007384:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007386:	f000 f8f7 	bl	8007578 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800738a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738c:	1e5a      	subs	r2, r3, #1
 800738e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007390:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00f      	beq.n	80073ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800739a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739c:	3310      	adds	r3, #16
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 fe74 	bl	800808c <xTaskRemoveFromEventList>
 80073a4:	4603      	mov	r3, r0
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d007      	beq.n	80073ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80073aa:	4b3d      	ldr	r3, [pc, #244]	; (80074a0 <xQueueReceive+0x1bc>)
 80073ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073b0:	601a      	str	r2, [r3, #0]
 80073b2:	f3bf 8f4f 	dsb	sy
 80073b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80073ba:	f001 fdb3 	bl	8008f24 <vPortExitCritical>
				return pdPASS;
 80073be:	2301      	movs	r3, #1
 80073c0:	e069      	b.n	8007496 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d103      	bne.n	80073d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80073c8:	f001 fdac 	bl	8008f24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80073cc:	2300      	movs	r3, #0
 80073ce:	e062      	b.n	8007496 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d106      	bne.n	80073e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80073d6:	f107 0310 	add.w	r3, r7, #16
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 feba 	bl	8008154 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073e0:	2301      	movs	r3, #1
 80073e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073e4:	f001 fd9e 	bl	8008f24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073e8:	f000 fc26 	bl	8007c38 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073ec:	f001 fd6a 	bl	8008ec4 <vPortEnterCritical>
 80073f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073f6:	b25b      	sxtb	r3, r3
 80073f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073fc:	d103      	bne.n	8007406 <xQueueReceive+0x122>
 80073fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007408:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800740c:	b25b      	sxtb	r3, r3
 800740e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007412:	d103      	bne.n	800741c <xQueueReceive+0x138>
 8007414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007416:	2200      	movs	r2, #0
 8007418:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800741c:	f001 fd82 	bl	8008f24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007420:	1d3a      	adds	r2, r7, #4
 8007422:	f107 0310 	add.w	r3, r7, #16
 8007426:	4611      	mov	r1, r2
 8007428:	4618      	mov	r0, r3
 800742a:	f000 fea9 	bl	8008180 <xTaskCheckForTimeOut>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d123      	bne.n	800747c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007434:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007436:	f000 f917 	bl	8007668 <prvIsQueueEmpty>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d017      	beq.n	8007470 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007442:	3324      	adds	r3, #36	; 0x24
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	4611      	mov	r1, r2
 8007448:	4618      	mov	r0, r3
 800744a:	f000 fdcf 	bl	8007fec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800744e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007450:	f000 f8b8 	bl	80075c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007454:	f000 fbfe 	bl	8007c54 <xTaskResumeAll>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d189      	bne.n	8007372 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800745e:	4b10      	ldr	r3, [pc, #64]	; (80074a0 <xQueueReceive+0x1bc>)
 8007460:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007464:	601a      	str	r2, [r3, #0]
 8007466:	f3bf 8f4f 	dsb	sy
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	e780      	b.n	8007372 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007470:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007472:	f000 f8a7 	bl	80075c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007476:	f000 fbed 	bl	8007c54 <xTaskResumeAll>
 800747a:	e77a      	b.n	8007372 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800747c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800747e:	f000 f8a1 	bl	80075c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007482:	f000 fbe7 	bl	8007c54 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007486:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007488:	f000 f8ee 	bl	8007668 <prvIsQueueEmpty>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	f43f af6f 	beq.w	8007372 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007494:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007496:	4618      	mov	r0, r3
 8007498:	3730      	adds	r7, #48	; 0x30
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	e000ed04 	.word	0xe000ed04

080074a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80074b0:	2300      	movs	r3, #0
 80074b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10d      	bne.n	80074de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d14d      	bne.n	8007566 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f000 ffbc 	bl	800844c <xTaskPriorityDisinherit>
 80074d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	609a      	str	r2, [r3, #8]
 80074dc:	e043      	b.n	8007566 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d119      	bne.n	8007518 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6858      	ldr	r0, [r3, #4]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ec:	461a      	mov	r2, r3
 80074ee:	68b9      	ldr	r1, [r7, #8]
 80074f0:	f002 f928 	bl	8009744 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fc:	441a      	add	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	685a      	ldr	r2, [r3, #4]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	429a      	cmp	r2, r3
 800750c:	d32b      	bcc.n	8007566 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	605a      	str	r2, [r3, #4]
 8007516:	e026      	b.n	8007566 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	68d8      	ldr	r0, [r3, #12]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007520:	461a      	mov	r2, r3
 8007522:	68b9      	ldr	r1, [r7, #8]
 8007524:	f002 f90e 	bl	8009744 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	68da      	ldr	r2, [r3, #12]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007530:	425b      	negs	r3, r3
 8007532:	441a      	add	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	68da      	ldr	r2, [r3, #12]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	429a      	cmp	r2, r3
 8007542:	d207      	bcs.n	8007554 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	689a      	ldr	r2, [r3, #8]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754c:	425b      	negs	r3, r3
 800754e:	441a      	add	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b02      	cmp	r3, #2
 8007558:	d105      	bne.n	8007566 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d002      	beq.n	8007566 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	3b01      	subs	r3, #1
 8007564:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	1c5a      	adds	r2, r3, #1
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800756e:	697b      	ldr	r3, [r7, #20]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3718      	adds	r7, #24
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007586:	2b00      	cmp	r3, #0
 8007588:	d018      	beq.n	80075bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68da      	ldr	r2, [r3, #12]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007592:	441a      	add	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d303      	bcc.n	80075ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	68d9      	ldr	r1, [r3, #12]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b4:	461a      	mov	r2, r3
 80075b6:	6838      	ldr	r0, [r7, #0]
 80075b8:	f002 f8c4 	bl	8009744 <memcpy>
	}
}
 80075bc:	bf00      	nop
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80075cc:	f001 fc7a 	bl	8008ec4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075d8:	e011      	b.n	80075fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d012      	beq.n	8007608 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	3324      	adds	r3, #36	; 0x24
 80075e6:	4618      	mov	r0, r3
 80075e8:	f000 fd50 	bl	800808c <xTaskRemoveFromEventList>
 80075ec:	4603      	mov	r3, r0
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d001      	beq.n	80075f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80075f2:	f000 fe27 	bl	8008244 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80075f6:	7bfb      	ldrb	r3, [r7, #15]
 80075f8:	3b01      	subs	r3, #1
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80075fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007602:	2b00      	cmp	r3, #0
 8007604:	dce9      	bgt.n	80075da <prvUnlockQueue+0x16>
 8007606:	e000      	b.n	800760a <prvUnlockQueue+0x46>
					break;
 8007608:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	22ff      	movs	r2, #255	; 0xff
 800760e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007612:	f001 fc87 	bl	8008f24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007616:	f001 fc55 	bl	8008ec4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007620:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007622:	e011      	b.n	8007648 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d012      	beq.n	8007652 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	3310      	adds	r3, #16
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fd2b 	bl	800808c <xTaskRemoveFromEventList>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d001      	beq.n	8007640 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800763c:	f000 fe02 	bl	8008244 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007640:	7bbb      	ldrb	r3, [r7, #14]
 8007642:	3b01      	subs	r3, #1
 8007644:	b2db      	uxtb	r3, r3
 8007646:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007648:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800764c:	2b00      	cmp	r3, #0
 800764e:	dce9      	bgt.n	8007624 <prvUnlockQueue+0x60>
 8007650:	e000      	b.n	8007654 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007652:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	22ff      	movs	r2, #255	; 0xff
 8007658:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800765c:	f001 fc62 	bl	8008f24 <vPortExitCritical>
}
 8007660:	bf00      	nop
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007670:	f001 fc28 	bl	8008ec4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007678:	2b00      	cmp	r3, #0
 800767a:	d102      	bne.n	8007682 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800767c:	2301      	movs	r3, #1
 800767e:	60fb      	str	r3, [r7, #12]
 8007680:	e001      	b.n	8007686 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007682:	2300      	movs	r3, #0
 8007684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007686:	f001 fc4d 	bl	8008f24 <vPortExitCritical>

	return xReturn;
 800768a:	68fb      	ldr	r3, [r7, #12]
}
 800768c:	4618      	mov	r0, r3
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800769c:	f001 fc12 	bl	8008ec4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d102      	bne.n	80076b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80076ac:	2301      	movs	r3, #1
 80076ae:	60fb      	str	r3, [r7, #12]
 80076b0:	e001      	b.n	80076b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80076b6:	f001 fc35 	bl	8008f24 <vPortExitCritical>

	return xReturn;
 80076ba:	68fb      	ldr	r3, [r7, #12]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076ce:	2300      	movs	r3, #0
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	e014      	b.n	80076fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80076d4:	4a0f      	ldr	r2, [pc, #60]	; (8007714 <vQueueAddToRegistry+0x50>)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d10b      	bne.n	80076f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80076e0:	490c      	ldr	r1, [pc, #48]	; (8007714 <vQueueAddToRegistry+0x50>)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	683a      	ldr	r2, [r7, #0]
 80076e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80076ea:	4a0a      	ldr	r2, [pc, #40]	; (8007714 <vQueueAddToRegistry+0x50>)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	4413      	add	r3, r2
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80076f6:	e006      	b.n	8007706 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	3301      	adds	r3, #1
 80076fc:	60fb      	str	r3, [r7, #12]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2b07      	cmp	r3, #7
 8007702:	d9e7      	bls.n	80076d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007704:	bf00      	nop
 8007706:	bf00      	nop
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	200059e0 	.word	0x200059e0

08007718 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007718:	b580      	push	{r7, lr}
 800771a:	b086      	sub	sp, #24
 800771c:	af00      	add	r7, sp, #0
 800771e:	60f8      	str	r0, [r7, #12]
 8007720:	60b9      	str	r1, [r7, #8]
 8007722:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007728:	f001 fbcc 	bl	8008ec4 <vPortEnterCritical>
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007732:	b25b      	sxtb	r3, r3
 8007734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007738:	d103      	bne.n	8007742 <vQueueWaitForMessageRestricted+0x2a>
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007748:	b25b      	sxtb	r3, r3
 800774a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800774e:	d103      	bne.n	8007758 <vQueueWaitForMessageRestricted+0x40>
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	2200      	movs	r2, #0
 8007754:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007758:	f001 fbe4 	bl	8008f24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007760:	2b00      	cmp	r3, #0
 8007762:	d106      	bne.n	8007772 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	3324      	adds	r3, #36	; 0x24
 8007768:	687a      	ldr	r2, [r7, #4]
 800776a:	68b9      	ldr	r1, [r7, #8]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 fc61 	bl	8008034 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007772:	6978      	ldr	r0, [r7, #20]
 8007774:	f7ff ff26 	bl	80075c4 <prvUnlockQueue>
	}
 8007778:	bf00      	nop
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08e      	sub	sp, #56	; 0x38
 8007784:	af04      	add	r7, sp, #16
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]
 800778c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800778e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007790:	2b00      	cmp	r3, #0
 8007792:	d10a      	bne.n	80077aa <xTaskCreateStatic+0x2a>
	__asm volatile
 8007794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007798:	f383 8811 	msr	BASEPRI, r3
 800779c:	f3bf 8f6f 	isb	sy
 80077a0:	f3bf 8f4f 	dsb	sy
 80077a4:	623b      	str	r3, [r7, #32]
}
 80077a6:	bf00      	nop
 80077a8:	e7fe      	b.n	80077a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10a      	bne.n	80077c6 <xTaskCreateStatic+0x46>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	61fb      	str	r3, [r7, #28]
}
 80077c2:	bf00      	nop
 80077c4:	e7fe      	b.n	80077c4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80077c6:	23bc      	movs	r3, #188	; 0xbc
 80077c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	2bbc      	cmp	r3, #188	; 0xbc
 80077ce:	d00a      	beq.n	80077e6 <xTaskCreateStatic+0x66>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	61bb      	str	r3, [r7, #24]
}
 80077e2:	bf00      	nop
 80077e4:	e7fe      	b.n	80077e4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80077e6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80077e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d01e      	beq.n	800782c <xTaskCreateStatic+0xac>
 80077ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d01b      	beq.n	800782c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80077f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80077f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077fc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80077fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007800:	2202      	movs	r2, #2
 8007802:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007806:	2300      	movs	r3, #0
 8007808:	9303      	str	r3, [sp, #12]
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	9302      	str	r3, [sp, #8]
 800780e:	f107 0314 	add.w	r3, r7, #20
 8007812:	9301      	str	r3, [sp, #4]
 8007814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	68b9      	ldr	r1, [r7, #8]
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f000 f850 	bl	80078c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007824:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007826:	f000 f8f3 	bl	8007a10 <prvAddNewTaskToReadyList>
 800782a:	e001      	b.n	8007830 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800782c:	2300      	movs	r3, #0
 800782e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007830:	697b      	ldr	r3, [r7, #20]
	}
 8007832:	4618      	mov	r0, r3
 8007834:	3728      	adds	r7, #40	; 0x28
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}

0800783a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800783a:	b580      	push	{r7, lr}
 800783c:	b08c      	sub	sp, #48	; 0x30
 800783e:	af04      	add	r7, sp, #16
 8007840:	60f8      	str	r0, [r7, #12]
 8007842:	60b9      	str	r1, [r7, #8]
 8007844:	603b      	str	r3, [r7, #0]
 8007846:	4613      	mov	r3, r2
 8007848:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800784a:	88fb      	ldrh	r3, [r7, #6]
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	4618      	mov	r0, r3
 8007850:	f001 fc5a 	bl	8009108 <pvPortMalloc>
 8007854:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00e      	beq.n	800787a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800785c:	20bc      	movs	r0, #188	; 0xbc
 800785e:	f001 fc53 	bl	8009108 <pvPortMalloc>
 8007862:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d003      	beq.n	8007872 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	697a      	ldr	r2, [r7, #20]
 800786e:	631a      	str	r2, [r3, #48]	; 0x30
 8007870:	e005      	b.n	800787e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007872:	6978      	ldr	r0, [r7, #20]
 8007874:	f001 fd14 	bl	80092a0 <vPortFree>
 8007878:	e001      	b.n	800787e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800787a:	2300      	movs	r3, #0
 800787c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d017      	beq.n	80078b4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	2200      	movs	r2, #0
 8007888:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800788c:	88fa      	ldrh	r2, [r7, #6]
 800788e:	2300      	movs	r3, #0
 8007890:	9303      	str	r3, [sp, #12]
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	9302      	str	r3, [sp, #8]
 8007896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007898:	9301      	str	r3, [sp, #4]
 800789a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	68b9      	ldr	r1, [r7, #8]
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 f80e 	bl	80078c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078a8:	69f8      	ldr	r0, [r7, #28]
 80078aa:	f000 f8b1 	bl	8007a10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80078ae:	2301      	movs	r3, #1
 80078b0:	61bb      	str	r3, [r7, #24]
 80078b2:	e002      	b.n	80078ba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80078b4:	f04f 33ff 	mov.w	r3, #4294967295
 80078b8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80078ba:	69bb      	ldr	r3, [r7, #24]
	}
 80078bc:	4618      	mov	r0, r3
 80078be:	3720      	adds	r7, #32
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b088      	sub	sp, #32
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
 80078d0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80078d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078d4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	461a      	mov	r2, r3
 80078dc:	21a5      	movs	r1, #165	; 0xa5
 80078de:	f001 ff3f 	bl	8009760 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80078e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80078ec:	3b01      	subs	r3, #1
 80078ee:	009b      	lsls	r3, r3, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80078f4:	69bb      	ldr	r3, [r7, #24]
 80078f6:	f023 0307 	bic.w	r3, r3, #7
 80078fa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80078fc:	69bb      	ldr	r3, [r7, #24]
 80078fe:	f003 0307 	and.w	r3, r3, #7
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00a      	beq.n	800791c <prvInitialiseNewTask+0x58>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	617b      	str	r3, [r7, #20]
}
 8007918:	bf00      	nop
 800791a:	e7fe      	b.n	800791a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d01f      	beq.n	8007962 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007922:	2300      	movs	r3, #0
 8007924:	61fb      	str	r3, [r7, #28]
 8007926:	e012      	b.n	800794e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	4413      	add	r3, r2
 800792e:	7819      	ldrb	r1, [r3, #0]
 8007930:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	4413      	add	r3, r2
 8007936:	3334      	adds	r3, #52	; 0x34
 8007938:	460a      	mov	r2, r1
 800793a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800793c:	68ba      	ldr	r2, [r7, #8]
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	4413      	add	r3, r2
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d006      	beq.n	8007956 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	3301      	adds	r3, #1
 800794c:	61fb      	str	r3, [r7, #28]
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	2b0f      	cmp	r3, #15
 8007952:	d9e9      	bls.n	8007928 <prvInitialiseNewTask+0x64>
 8007954:	e000      	b.n	8007958 <prvInitialiseNewTask+0x94>
			{
				break;
 8007956:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800795a:	2200      	movs	r2, #0
 800795c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007960:	e003      	b.n	800796a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007964:	2200      	movs	r2, #0
 8007966:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800796a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800796c:	2b37      	cmp	r3, #55	; 0x37
 800796e:	d901      	bls.n	8007974 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007970:	2337      	movs	r3, #55	; 0x37
 8007972:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007976:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007978:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800797a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800797e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007982:	2200      	movs	r2, #0
 8007984:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007988:	3304      	adds	r3, #4
 800798a:	4618      	mov	r0, r3
 800798c:	f7ff f978 	bl	8006c80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007992:	3318      	adds	r3, #24
 8007994:	4618      	mov	r0, r3
 8007996:	f7ff f973 	bl	8006c80 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800799a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800799c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800799e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80079a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079a8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80079aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ae:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80079b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079b2:	2200      	movs	r2, #0
 80079b4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80079b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80079c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079c2:	3354      	adds	r3, #84	; 0x54
 80079c4:	2260      	movs	r2, #96	; 0x60
 80079c6:	2100      	movs	r1, #0
 80079c8:	4618      	mov	r0, r3
 80079ca:	f001 fec9 	bl	8009760 <memset>
 80079ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079d0:	4a0c      	ldr	r2, [pc, #48]	; (8007a04 <prvInitialiseNewTask+0x140>)
 80079d2:	659a      	str	r2, [r3, #88]	; 0x58
 80079d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079d6:	4a0c      	ldr	r2, [pc, #48]	; (8007a08 <prvInitialiseNewTask+0x144>)
 80079d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80079da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079dc:	4a0b      	ldr	r2, [pc, #44]	; (8007a0c <prvInitialiseNewTask+0x148>)
 80079de:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80079e0:	683a      	ldr	r2, [r7, #0]
 80079e2:	68f9      	ldr	r1, [r7, #12]
 80079e4:	69b8      	ldr	r0, [r7, #24]
 80079e6:	f001 f941 	bl	8008c6c <pxPortInitialiseStack>
 80079ea:	4602      	mov	r2, r0
 80079ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079ee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80079f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d002      	beq.n	80079fc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80079f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079fa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079fc:	bf00      	nop
 80079fe:	3720      	adds	r7, #32
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}
 8007a04:	0800c4e4 	.word	0x0800c4e4
 8007a08:	0800c504 	.word	0x0800c504
 8007a0c:	0800c4c4 	.word	0x0800c4c4

08007a10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a18:	f001 fa54 	bl	8008ec4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a1c:	4b2d      	ldr	r3, [pc, #180]	; (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3301      	adds	r3, #1
 8007a22:	4a2c      	ldr	r2, [pc, #176]	; (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a26:	4b2c      	ldr	r3, [pc, #176]	; (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d109      	bne.n	8007a42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a2e:	4a2a      	ldr	r2, [pc, #168]	; (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a34:	4b27      	ldr	r3, [pc, #156]	; (8007ad4 <prvAddNewTaskToReadyList+0xc4>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d110      	bne.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a3c:	f000 fc26 	bl	800828c <prvInitialiseTaskLists>
 8007a40:	e00d      	b.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a42:	4b26      	ldr	r3, [pc, #152]	; (8007adc <prvAddNewTaskToReadyList+0xcc>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d109      	bne.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a4a:	4b23      	ldr	r3, [pc, #140]	; (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d802      	bhi.n	8007a5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007a58:	4a1f      	ldr	r2, [pc, #124]	; (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007a5e:	4b20      	ldr	r3, [pc, #128]	; (8007ae0 <prvAddNewTaskToReadyList+0xd0>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	4a1e      	ldr	r2, [pc, #120]	; (8007ae0 <prvAddNewTaskToReadyList+0xd0>)
 8007a66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007a68:	4b1d      	ldr	r3, [pc, #116]	; (8007ae0 <prvAddNewTaskToReadyList+0xd0>)
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a74:	4b1b      	ldr	r3, [pc, #108]	; (8007ae4 <prvAddNewTaskToReadyList+0xd4>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d903      	bls.n	8007a84 <prvAddNewTaskToReadyList+0x74>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a80:	4a18      	ldr	r2, [pc, #96]	; (8007ae4 <prvAddNewTaskToReadyList+0xd4>)
 8007a82:	6013      	str	r3, [r2, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a88:	4613      	mov	r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	4413      	add	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4a15      	ldr	r2, [pc, #84]	; (8007ae8 <prvAddNewTaskToReadyList+0xd8>)
 8007a92:	441a      	add	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	3304      	adds	r3, #4
 8007a98:	4619      	mov	r1, r3
 8007a9a:	4610      	mov	r0, r2
 8007a9c:	f7ff f8fd 	bl	8006c9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007aa0:	f001 fa40 	bl	8008f24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007aa4:	4b0d      	ldr	r3, [pc, #52]	; (8007adc <prvAddNewTaskToReadyList+0xcc>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00e      	beq.n	8007aca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007aac:	4b0a      	ldr	r3, [pc, #40]	; (8007ad8 <prvAddNewTaskToReadyList+0xc8>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d207      	bcs.n	8007aca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007aba:	4b0c      	ldr	r3, [pc, #48]	; (8007aec <prvAddNewTaskToReadyList+0xdc>)
 8007abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ac0:	601a      	str	r2, [r3, #0]
 8007ac2:	f3bf 8f4f 	dsb	sy
 8007ac6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007aca:	bf00      	nop
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	20000f24 	.word	0x20000f24
 8007ad8:	20000a50 	.word	0x20000a50
 8007adc:	20000f30 	.word	0x20000f30
 8007ae0:	20000f40 	.word	0x20000f40
 8007ae4:	20000f2c 	.word	0x20000f2c
 8007ae8:	20000a54 	.word	0x20000a54
 8007aec:	e000ed04 	.word	0xe000ed04

08007af0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007af8:	2300      	movs	r3, #0
 8007afa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d017      	beq.n	8007b32 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007b02:	4b13      	ldr	r3, [pc, #76]	; (8007b50 <vTaskDelay+0x60>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d00a      	beq.n	8007b20 <vTaskDelay+0x30>
	__asm volatile
 8007b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b0e:	f383 8811 	msr	BASEPRI, r3
 8007b12:	f3bf 8f6f 	isb	sy
 8007b16:	f3bf 8f4f 	dsb	sy
 8007b1a:	60bb      	str	r3, [r7, #8]
}
 8007b1c:	bf00      	nop
 8007b1e:	e7fe      	b.n	8007b1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007b20:	f000 f88a 	bl	8007c38 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007b24:	2100      	movs	r1, #0
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fcfe 	bl	8008528 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007b2c:	f000 f892 	bl	8007c54 <xTaskResumeAll>
 8007b30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d107      	bne.n	8007b48 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007b38:	4b06      	ldr	r3, [pc, #24]	; (8007b54 <vTaskDelay+0x64>)
 8007b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b3e:	601a      	str	r2, [r3, #0]
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007b48:	bf00      	nop
 8007b4a:	3710      	adds	r7, #16
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	20000f4c 	.word	0x20000f4c
 8007b54:	e000ed04 	.word	0xe000ed04

08007b58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b08a      	sub	sp, #40	; 0x28
 8007b5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007b66:	463a      	mov	r2, r7
 8007b68:	1d39      	adds	r1, r7, #4
 8007b6a:	f107 0308 	add.w	r3, r7, #8
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7ff f832 	bl	8006bd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007b74:	6839      	ldr	r1, [r7, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	68ba      	ldr	r2, [r7, #8]
 8007b7a:	9202      	str	r2, [sp, #8]
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	2300      	movs	r3, #0
 8007b84:	460a      	mov	r2, r1
 8007b86:	4924      	ldr	r1, [pc, #144]	; (8007c18 <vTaskStartScheduler+0xc0>)
 8007b88:	4824      	ldr	r0, [pc, #144]	; (8007c1c <vTaskStartScheduler+0xc4>)
 8007b8a:	f7ff fdf9 	bl	8007780 <xTaskCreateStatic>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	4a23      	ldr	r2, [pc, #140]	; (8007c20 <vTaskStartScheduler+0xc8>)
 8007b92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007b94:	4b22      	ldr	r3, [pc, #136]	; (8007c20 <vTaskStartScheduler+0xc8>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d002      	beq.n	8007ba2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	e001      	b.n	8007ba6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d102      	bne.n	8007bb2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007bac:	f000 fd10 	bl	80085d0 <xTimerCreateTimerTask>
 8007bb0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d11b      	bne.n	8007bf0 <vTaskStartScheduler+0x98>
	__asm volatile
 8007bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bbc:	f383 8811 	msr	BASEPRI, r3
 8007bc0:	f3bf 8f6f 	isb	sy
 8007bc4:	f3bf 8f4f 	dsb	sy
 8007bc8:	613b      	str	r3, [r7, #16]
}
 8007bca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007bcc:	4b15      	ldr	r3, [pc, #84]	; (8007c24 <vTaskStartScheduler+0xcc>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	3354      	adds	r3, #84	; 0x54
 8007bd2:	4a15      	ldr	r2, [pc, #84]	; (8007c28 <vTaskStartScheduler+0xd0>)
 8007bd4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007bd6:	4b15      	ldr	r3, [pc, #84]	; (8007c2c <vTaskStartScheduler+0xd4>)
 8007bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007bdc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007bde:	4b14      	ldr	r3, [pc, #80]	; (8007c30 <vTaskStartScheduler+0xd8>)
 8007be0:	2201      	movs	r2, #1
 8007be2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007be4:	4b13      	ldr	r3, [pc, #76]	; (8007c34 <vTaskStartScheduler+0xdc>)
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007bea:	f001 f8c9 	bl	8008d80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007bee:	e00e      	b.n	8007c0e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf6:	d10a      	bne.n	8007c0e <vTaskStartScheduler+0xb6>
	__asm volatile
 8007bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bfc:	f383 8811 	msr	BASEPRI, r3
 8007c00:	f3bf 8f6f 	isb	sy
 8007c04:	f3bf 8f4f 	dsb	sy
 8007c08:	60fb      	str	r3, [r7, #12]
}
 8007c0a:	bf00      	nop
 8007c0c:	e7fe      	b.n	8007c0c <vTaskStartScheduler+0xb4>
}
 8007c0e:	bf00      	nop
 8007c10:	3718      	adds	r7, #24
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	0800c44c 	.word	0x0800c44c
 8007c1c:	0800825d 	.word	0x0800825d
 8007c20:	20000f48 	.word	0x20000f48
 8007c24:	20000a50 	.word	0x20000a50
 8007c28:	2000002c 	.word	0x2000002c
 8007c2c:	20000f44 	.word	0x20000f44
 8007c30:	20000f30 	.word	0x20000f30
 8007c34:	20000f28 	.word	0x20000f28

08007c38 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007c38:	b480      	push	{r7}
 8007c3a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007c3c:	4b04      	ldr	r3, [pc, #16]	; (8007c50 <vTaskSuspendAll+0x18>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3301      	adds	r3, #1
 8007c42:	4a03      	ldr	r2, [pc, #12]	; (8007c50 <vTaskSuspendAll+0x18>)
 8007c44:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007c46:	bf00      	nop
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4e:	4770      	bx	lr
 8007c50:	20000f4c 	.word	0x20000f4c

08007c54 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007c62:	4b42      	ldr	r3, [pc, #264]	; (8007d6c <xTaskResumeAll+0x118>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10a      	bne.n	8007c80 <xTaskResumeAll+0x2c>
	__asm volatile
 8007c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6e:	f383 8811 	msr	BASEPRI, r3
 8007c72:	f3bf 8f6f 	isb	sy
 8007c76:	f3bf 8f4f 	dsb	sy
 8007c7a:	603b      	str	r3, [r7, #0]
}
 8007c7c:	bf00      	nop
 8007c7e:	e7fe      	b.n	8007c7e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007c80:	f001 f920 	bl	8008ec4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007c84:	4b39      	ldr	r3, [pc, #228]	; (8007d6c <xTaskResumeAll+0x118>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	3b01      	subs	r3, #1
 8007c8a:	4a38      	ldr	r2, [pc, #224]	; (8007d6c <xTaskResumeAll+0x118>)
 8007c8c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c8e:	4b37      	ldr	r3, [pc, #220]	; (8007d6c <xTaskResumeAll+0x118>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d162      	bne.n	8007d5c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007c96:	4b36      	ldr	r3, [pc, #216]	; (8007d70 <xTaskResumeAll+0x11c>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d05e      	beq.n	8007d5c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c9e:	e02f      	b.n	8007d00 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca0:	4b34      	ldr	r3, [pc, #208]	; (8007d74 <xTaskResumeAll+0x120>)
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	3318      	adds	r3, #24
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7ff f851 	bl	8006d54 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff f84c 	bl	8006d54 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cc0:	4b2d      	ldr	r3, [pc, #180]	; (8007d78 <xTaskResumeAll+0x124>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d903      	bls.n	8007cd0 <xTaskResumeAll+0x7c>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ccc:	4a2a      	ldr	r2, [pc, #168]	; (8007d78 <xTaskResumeAll+0x124>)
 8007cce:	6013      	str	r3, [r2, #0]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cd4:	4613      	mov	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	4413      	add	r3, r2
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4a27      	ldr	r2, [pc, #156]	; (8007d7c <xTaskResumeAll+0x128>)
 8007cde:	441a      	add	r2, r3
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	3304      	adds	r3, #4
 8007ce4:	4619      	mov	r1, r3
 8007ce6:	4610      	mov	r0, r2
 8007ce8:	f7fe ffd7 	bl	8006c9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf0:	4b23      	ldr	r3, [pc, #140]	; (8007d80 <xTaskResumeAll+0x12c>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d302      	bcc.n	8007d00 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007cfa:	4b22      	ldr	r3, [pc, #136]	; (8007d84 <xTaskResumeAll+0x130>)
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d00:	4b1c      	ldr	r3, [pc, #112]	; (8007d74 <xTaskResumeAll+0x120>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d1cb      	bne.n	8007ca0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d001      	beq.n	8007d12 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007d0e:	f000 fb5f 	bl	80083d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007d12:	4b1d      	ldr	r3, [pc, #116]	; (8007d88 <xTaskResumeAll+0x134>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d010      	beq.n	8007d40 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007d1e:	f000 f847 	bl	8007db0 <xTaskIncrementTick>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d002      	beq.n	8007d2e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007d28:	4b16      	ldr	r3, [pc, #88]	; (8007d84 <xTaskResumeAll+0x130>)
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1f1      	bne.n	8007d1e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007d3a:	4b13      	ldr	r3, [pc, #76]	; (8007d88 <xTaskResumeAll+0x134>)
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007d40:	4b10      	ldr	r3, [pc, #64]	; (8007d84 <xTaskResumeAll+0x130>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d009      	beq.n	8007d5c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007d4c:	4b0f      	ldr	r3, [pc, #60]	; (8007d8c <xTaskResumeAll+0x138>)
 8007d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d5c:	f001 f8e2 	bl	8008f24 <vPortExitCritical>

	return xAlreadyYielded;
 8007d60:	68bb      	ldr	r3, [r7, #8]
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	20000f4c 	.word	0x20000f4c
 8007d70:	20000f24 	.word	0x20000f24
 8007d74:	20000ee4 	.word	0x20000ee4
 8007d78:	20000f2c 	.word	0x20000f2c
 8007d7c:	20000a54 	.word	0x20000a54
 8007d80:	20000a50 	.word	0x20000a50
 8007d84:	20000f38 	.word	0x20000f38
 8007d88:	20000f34 	.word	0x20000f34
 8007d8c:	e000ed04 	.word	0xe000ed04

08007d90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007d96:	4b05      	ldr	r3, [pc, #20]	; (8007dac <xTaskGetTickCount+0x1c>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007d9c:	687b      	ldr	r3, [r7, #4]
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000f28 	.word	0x20000f28

08007db0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b086      	sub	sp, #24
 8007db4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007db6:	2300      	movs	r3, #0
 8007db8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dba:	4b4f      	ldr	r3, [pc, #316]	; (8007ef8 <xTaskIncrementTick+0x148>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	f040 808f 	bne.w	8007ee2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007dc4:	4b4d      	ldr	r3, [pc, #308]	; (8007efc <xTaskIncrementTick+0x14c>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007dcc:	4a4b      	ldr	r2, [pc, #300]	; (8007efc <xTaskIncrementTick+0x14c>)
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d120      	bne.n	8007e1a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007dd8:	4b49      	ldr	r3, [pc, #292]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00a      	beq.n	8007df8 <xTaskIncrementTick+0x48>
	__asm volatile
 8007de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de6:	f383 8811 	msr	BASEPRI, r3
 8007dea:	f3bf 8f6f 	isb	sy
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	603b      	str	r3, [r7, #0]
}
 8007df4:	bf00      	nop
 8007df6:	e7fe      	b.n	8007df6 <xTaskIncrementTick+0x46>
 8007df8:	4b41      	ldr	r3, [pc, #260]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	60fb      	str	r3, [r7, #12]
 8007dfe:	4b41      	ldr	r3, [pc, #260]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a3f      	ldr	r2, [pc, #252]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007e04:	6013      	str	r3, [r2, #0]
 8007e06:	4a3f      	ldr	r2, [pc, #252]	; (8007f04 <xTaskIncrementTick+0x154>)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	6013      	str	r3, [r2, #0]
 8007e0c:	4b3e      	ldr	r3, [pc, #248]	; (8007f08 <xTaskIncrementTick+0x158>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	3301      	adds	r3, #1
 8007e12:	4a3d      	ldr	r2, [pc, #244]	; (8007f08 <xTaskIncrementTick+0x158>)
 8007e14:	6013      	str	r3, [r2, #0]
 8007e16:	f000 fadb 	bl	80083d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007e1a:	4b3c      	ldr	r3, [pc, #240]	; (8007f0c <xTaskIncrementTick+0x15c>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d349      	bcc.n	8007eb8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e24:	4b36      	ldr	r3, [pc, #216]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d104      	bne.n	8007e38 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e2e:	4b37      	ldr	r3, [pc, #220]	; (8007f0c <xTaskIncrementTick+0x15c>)
 8007e30:	f04f 32ff 	mov.w	r2, #4294967295
 8007e34:	601a      	str	r2, [r3, #0]
					break;
 8007e36:	e03f      	b.n	8007eb8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e38:	4b31      	ldr	r3, [pc, #196]	; (8007f00 <xTaskIncrementTick+0x150>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d203      	bcs.n	8007e58 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007e50:	4a2e      	ldr	r2, [pc, #184]	; (8007f0c <xTaskIncrementTick+0x15c>)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007e56:	e02f      	b.n	8007eb8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	3304      	adds	r3, #4
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	f7fe ff79 	bl	8006d54 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d004      	beq.n	8007e74 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	3318      	adds	r3, #24
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fe ff70 	bl	8006d54 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e78:	4b25      	ldr	r3, [pc, #148]	; (8007f10 <xTaskIncrementTick+0x160>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d903      	bls.n	8007e88 <xTaskIncrementTick+0xd8>
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e84:	4a22      	ldr	r2, [pc, #136]	; (8007f10 <xTaskIncrementTick+0x160>)
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e8c:	4613      	mov	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4413      	add	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4a1f      	ldr	r2, [pc, #124]	; (8007f14 <xTaskIncrementTick+0x164>)
 8007e96:	441a      	add	r2, r3
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	f7fe fefb 	bl	8006c9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ea8:	4b1b      	ldr	r3, [pc, #108]	; (8007f18 <xTaskIncrementTick+0x168>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d3b8      	bcc.n	8007e24 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007eb6:	e7b5      	b.n	8007e24 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007eb8:	4b17      	ldr	r3, [pc, #92]	; (8007f18 <xTaskIncrementTick+0x168>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ebe:	4915      	ldr	r1, [pc, #84]	; (8007f14 <xTaskIncrementTick+0x164>)
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	009b      	lsls	r3, r3, #2
 8007ec4:	4413      	add	r3, r2
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	440b      	add	r3, r1
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d901      	bls.n	8007ed4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007ed4:	4b11      	ldr	r3, [pc, #68]	; (8007f1c <xTaskIncrementTick+0x16c>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d007      	beq.n	8007eec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007edc:	2301      	movs	r3, #1
 8007ede:	617b      	str	r3, [r7, #20]
 8007ee0:	e004      	b.n	8007eec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007ee2:	4b0f      	ldr	r3, [pc, #60]	; (8007f20 <xTaskIncrementTick+0x170>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	4a0d      	ldr	r2, [pc, #52]	; (8007f20 <xTaskIncrementTick+0x170>)
 8007eea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007eec:	697b      	ldr	r3, [r7, #20]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3718      	adds	r7, #24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}
 8007ef6:	bf00      	nop
 8007ef8:	20000f4c 	.word	0x20000f4c
 8007efc:	20000f28 	.word	0x20000f28
 8007f00:	20000edc 	.word	0x20000edc
 8007f04:	20000ee0 	.word	0x20000ee0
 8007f08:	20000f3c 	.word	0x20000f3c
 8007f0c:	20000f44 	.word	0x20000f44
 8007f10:	20000f2c 	.word	0x20000f2c
 8007f14:	20000a54 	.word	0x20000a54
 8007f18:	20000a50 	.word	0x20000a50
 8007f1c:	20000f38 	.word	0x20000f38
 8007f20:	20000f34 	.word	0x20000f34

08007f24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007f24:	b480      	push	{r7}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007f2a:	4b2a      	ldr	r3, [pc, #168]	; (8007fd4 <vTaskSwitchContext+0xb0>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d003      	beq.n	8007f3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007f32:	4b29      	ldr	r3, [pc, #164]	; (8007fd8 <vTaskSwitchContext+0xb4>)
 8007f34:	2201      	movs	r2, #1
 8007f36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007f38:	e046      	b.n	8007fc8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007f3a:	4b27      	ldr	r3, [pc, #156]	; (8007fd8 <vTaskSwitchContext+0xb4>)
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f40:	4b26      	ldr	r3, [pc, #152]	; (8007fdc <vTaskSwitchContext+0xb8>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	60fb      	str	r3, [r7, #12]
 8007f46:	e010      	b.n	8007f6a <vTaskSwitchContext+0x46>
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10a      	bne.n	8007f64 <vTaskSwitchContext+0x40>
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	607b      	str	r3, [r7, #4]
}
 8007f60:	bf00      	nop
 8007f62:	e7fe      	b.n	8007f62 <vTaskSwitchContext+0x3e>
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	3b01      	subs	r3, #1
 8007f68:	60fb      	str	r3, [r7, #12]
 8007f6a:	491d      	ldr	r1, [pc, #116]	; (8007fe0 <vTaskSwitchContext+0xbc>)
 8007f6c:	68fa      	ldr	r2, [r7, #12]
 8007f6e:	4613      	mov	r3, r2
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	4413      	add	r3, r2
 8007f74:	009b      	lsls	r3, r3, #2
 8007f76:	440b      	add	r3, r1
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d0e4      	beq.n	8007f48 <vTaskSwitchContext+0x24>
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	4613      	mov	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	4a15      	ldr	r2, [pc, #84]	; (8007fe0 <vTaskSwitchContext+0xbc>)
 8007f8a:	4413      	add	r3, r2
 8007f8c:	60bb      	str	r3, [r7, #8]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	685a      	ldr	r2, [r3, #4]
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	605a      	str	r2, [r3, #4]
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	3308      	adds	r3, #8
 8007fa0:	429a      	cmp	r2, r3
 8007fa2:	d104      	bne.n	8007fae <vTaskSwitchContext+0x8a>
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	685a      	ldr	r2, [r3, #4]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	605a      	str	r2, [r3, #4]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	4a0b      	ldr	r2, [pc, #44]	; (8007fe4 <vTaskSwitchContext+0xc0>)
 8007fb6:	6013      	str	r3, [r2, #0]
 8007fb8:	4a08      	ldr	r2, [pc, #32]	; (8007fdc <vTaskSwitchContext+0xb8>)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007fbe:	4b09      	ldr	r3, [pc, #36]	; (8007fe4 <vTaskSwitchContext+0xc0>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3354      	adds	r3, #84	; 0x54
 8007fc4:	4a08      	ldr	r2, [pc, #32]	; (8007fe8 <vTaskSwitchContext+0xc4>)
 8007fc6:	6013      	str	r3, [r2, #0]
}
 8007fc8:	bf00      	nop
 8007fca:	3714      	adds	r7, #20
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	20000f4c 	.word	0x20000f4c
 8007fd8:	20000f38 	.word	0x20000f38
 8007fdc:	20000f2c 	.word	0x20000f2c
 8007fe0:	20000a54 	.word	0x20000a54
 8007fe4:	20000a50 	.word	0x20000a50
 8007fe8:	2000002c 	.word	0x2000002c

08007fec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10a      	bne.n	8008012 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007ffc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008000:	f383 8811 	msr	BASEPRI, r3
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	60fb      	str	r3, [r7, #12]
}
 800800e:	bf00      	nop
 8008010:	e7fe      	b.n	8008010 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008012:	4b07      	ldr	r3, [pc, #28]	; (8008030 <vTaskPlaceOnEventList+0x44>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3318      	adds	r3, #24
 8008018:	4619      	mov	r1, r3
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7fe fe61 	bl	8006ce2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008020:	2101      	movs	r1, #1
 8008022:	6838      	ldr	r0, [r7, #0]
 8008024:	f000 fa80 	bl	8008528 <prvAddCurrentTaskToDelayedList>
}
 8008028:	bf00      	nop
 800802a:	3710      	adds	r7, #16
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	20000a50 	.word	0x20000a50

08008034 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008034:	b580      	push	{r7, lr}
 8008036:	b086      	sub	sp, #24
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	60b9      	str	r1, [r7, #8]
 800803e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10a      	bne.n	800805c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804a:	f383 8811 	msr	BASEPRI, r3
 800804e:	f3bf 8f6f 	isb	sy
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	617b      	str	r3, [r7, #20]
}
 8008058:	bf00      	nop
 800805a:	e7fe      	b.n	800805a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800805c:	4b0a      	ldr	r3, [pc, #40]	; (8008088 <vTaskPlaceOnEventListRestricted+0x54>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	3318      	adds	r3, #24
 8008062:	4619      	mov	r1, r3
 8008064:	68f8      	ldr	r0, [r7, #12]
 8008066:	f7fe fe18 	bl	8006c9a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008070:	f04f 33ff 	mov.w	r3, #4294967295
 8008074:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008076:	6879      	ldr	r1, [r7, #4]
 8008078:	68b8      	ldr	r0, [r7, #8]
 800807a:	f000 fa55 	bl	8008528 <prvAddCurrentTaskToDelayedList>
	}
 800807e:	bf00      	nop
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	20000a50 	.word	0x20000a50

0800808c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d10a      	bne.n	80080b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80080a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a6:	f383 8811 	msr	BASEPRI, r3
 80080aa:	f3bf 8f6f 	isb	sy
 80080ae:	f3bf 8f4f 	dsb	sy
 80080b2:	60fb      	str	r3, [r7, #12]
}
 80080b4:	bf00      	nop
 80080b6:	e7fe      	b.n	80080b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	3318      	adds	r3, #24
 80080bc:	4618      	mov	r0, r3
 80080be:	f7fe fe49 	bl	8006d54 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080c2:	4b1e      	ldr	r3, [pc, #120]	; (800813c <xTaskRemoveFromEventList+0xb0>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d11d      	bne.n	8008106 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	3304      	adds	r3, #4
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7fe fe40 	bl	8006d54 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d8:	4b19      	ldr	r3, [pc, #100]	; (8008140 <xTaskRemoveFromEventList+0xb4>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d903      	bls.n	80080e8 <xTaskRemoveFromEventList+0x5c>
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e4:	4a16      	ldr	r2, [pc, #88]	; (8008140 <xTaskRemoveFromEventList+0xb4>)
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ec:	4613      	mov	r3, r2
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4413      	add	r3, r2
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	4a13      	ldr	r2, [pc, #76]	; (8008144 <xTaskRemoveFromEventList+0xb8>)
 80080f6:	441a      	add	r2, r3
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	3304      	adds	r3, #4
 80080fc:	4619      	mov	r1, r3
 80080fe:	4610      	mov	r0, r2
 8008100:	f7fe fdcb 	bl	8006c9a <vListInsertEnd>
 8008104:	e005      	b.n	8008112 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	3318      	adds	r3, #24
 800810a:	4619      	mov	r1, r3
 800810c:	480e      	ldr	r0, [pc, #56]	; (8008148 <xTaskRemoveFromEventList+0xbc>)
 800810e:	f7fe fdc4 	bl	8006c9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008116:	4b0d      	ldr	r3, [pc, #52]	; (800814c <xTaskRemoveFromEventList+0xc0>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800811c:	429a      	cmp	r2, r3
 800811e:	d905      	bls.n	800812c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008120:	2301      	movs	r3, #1
 8008122:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008124:	4b0a      	ldr	r3, [pc, #40]	; (8008150 <xTaskRemoveFromEventList+0xc4>)
 8008126:	2201      	movs	r2, #1
 8008128:	601a      	str	r2, [r3, #0]
 800812a:	e001      	b.n	8008130 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800812c:	2300      	movs	r3, #0
 800812e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008130:	697b      	ldr	r3, [r7, #20]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3718      	adds	r7, #24
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	20000f4c 	.word	0x20000f4c
 8008140:	20000f2c 	.word	0x20000f2c
 8008144:	20000a54 	.word	0x20000a54
 8008148:	20000ee4 	.word	0x20000ee4
 800814c:	20000a50 	.word	0x20000a50
 8008150:	20000f38 	.word	0x20000f38

08008154 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800815c:	4b06      	ldr	r3, [pc, #24]	; (8008178 <vTaskInternalSetTimeOutState+0x24>)
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008164:	4b05      	ldr	r3, [pc, #20]	; (800817c <vTaskInternalSetTimeOutState+0x28>)
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	605a      	str	r2, [r3, #4]
}
 800816c:	bf00      	nop
 800816e:	370c      	adds	r7, #12
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	20000f3c 	.word	0x20000f3c
 800817c:	20000f28 	.word	0x20000f28

08008180 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b088      	sub	sp, #32
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d10a      	bne.n	80081a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008194:	f383 8811 	msr	BASEPRI, r3
 8008198:	f3bf 8f6f 	isb	sy
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	613b      	str	r3, [r7, #16]
}
 80081a2:	bf00      	nop
 80081a4:	e7fe      	b.n	80081a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d10a      	bne.n	80081c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80081ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b0:	f383 8811 	msr	BASEPRI, r3
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	f3bf 8f4f 	dsb	sy
 80081bc:	60fb      	str	r3, [r7, #12]
}
 80081be:	bf00      	nop
 80081c0:	e7fe      	b.n	80081c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80081c2:	f000 fe7f 	bl	8008ec4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80081c6:	4b1d      	ldr	r3, [pc, #116]	; (800823c <xTaskCheckForTimeOut+0xbc>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	69ba      	ldr	r2, [r7, #24]
 80081d2:	1ad3      	subs	r3, r2, r3
 80081d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081de:	d102      	bne.n	80081e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80081e0:	2300      	movs	r3, #0
 80081e2:	61fb      	str	r3, [r7, #28]
 80081e4:	e023      	b.n	800822e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	4b15      	ldr	r3, [pc, #84]	; (8008240 <xTaskCheckForTimeOut+0xc0>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d007      	beq.n	8008202 <xTaskCheckForTimeOut+0x82>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	69ba      	ldr	r2, [r7, #24]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d302      	bcc.n	8008202 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80081fc:	2301      	movs	r3, #1
 80081fe:	61fb      	str	r3, [r7, #28]
 8008200:	e015      	b.n	800822e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	429a      	cmp	r2, r3
 800820a:	d20b      	bcs.n	8008224 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	1ad2      	subs	r2, r2, r3
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7ff ff9b 	bl	8008154 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800821e:	2300      	movs	r3, #0
 8008220:	61fb      	str	r3, [r7, #28]
 8008222:	e004      	b.n	800822e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	2200      	movs	r2, #0
 8008228:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800822a:	2301      	movs	r3, #1
 800822c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800822e:	f000 fe79 	bl	8008f24 <vPortExitCritical>

	return xReturn;
 8008232:	69fb      	ldr	r3, [r7, #28]
}
 8008234:	4618      	mov	r0, r3
 8008236:	3720      	adds	r7, #32
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	20000f28 	.word	0x20000f28
 8008240:	20000f3c 	.word	0x20000f3c

08008244 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008244:	b480      	push	{r7}
 8008246:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008248:	4b03      	ldr	r3, [pc, #12]	; (8008258 <vTaskMissedYield+0x14>)
 800824a:	2201      	movs	r2, #1
 800824c:	601a      	str	r2, [r3, #0]
}
 800824e:	bf00      	nop
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr
 8008258:	20000f38 	.word	0x20000f38

0800825c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008264:	f000 f852 	bl	800830c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008268:	4b06      	ldr	r3, [pc, #24]	; (8008284 <prvIdleTask+0x28>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2b01      	cmp	r3, #1
 800826e:	d9f9      	bls.n	8008264 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008270:	4b05      	ldr	r3, [pc, #20]	; (8008288 <prvIdleTask+0x2c>)
 8008272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008276:	601a      	str	r2, [r3, #0]
 8008278:	f3bf 8f4f 	dsb	sy
 800827c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008280:	e7f0      	b.n	8008264 <prvIdleTask+0x8>
 8008282:	bf00      	nop
 8008284:	20000a54 	.word	0x20000a54
 8008288:	e000ed04 	.word	0xe000ed04

0800828c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008292:	2300      	movs	r3, #0
 8008294:	607b      	str	r3, [r7, #4]
 8008296:	e00c      	b.n	80082b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	4613      	mov	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4a12      	ldr	r2, [pc, #72]	; (80082ec <prvInitialiseTaskLists+0x60>)
 80082a4:	4413      	add	r3, r2
 80082a6:	4618      	mov	r0, r3
 80082a8:	f7fe fcca 	bl	8006c40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	3301      	adds	r3, #1
 80082b0:	607b      	str	r3, [r7, #4]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2b37      	cmp	r3, #55	; 0x37
 80082b6:	d9ef      	bls.n	8008298 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80082b8:	480d      	ldr	r0, [pc, #52]	; (80082f0 <prvInitialiseTaskLists+0x64>)
 80082ba:	f7fe fcc1 	bl	8006c40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80082be:	480d      	ldr	r0, [pc, #52]	; (80082f4 <prvInitialiseTaskLists+0x68>)
 80082c0:	f7fe fcbe 	bl	8006c40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80082c4:	480c      	ldr	r0, [pc, #48]	; (80082f8 <prvInitialiseTaskLists+0x6c>)
 80082c6:	f7fe fcbb 	bl	8006c40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80082ca:	480c      	ldr	r0, [pc, #48]	; (80082fc <prvInitialiseTaskLists+0x70>)
 80082cc:	f7fe fcb8 	bl	8006c40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80082d0:	480b      	ldr	r0, [pc, #44]	; (8008300 <prvInitialiseTaskLists+0x74>)
 80082d2:	f7fe fcb5 	bl	8006c40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80082d6:	4b0b      	ldr	r3, [pc, #44]	; (8008304 <prvInitialiseTaskLists+0x78>)
 80082d8:	4a05      	ldr	r2, [pc, #20]	; (80082f0 <prvInitialiseTaskLists+0x64>)
 80082da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80082dc:	4b0a      	ldr	r3, [pc, #40]	; (8008308 <prvInitialiseTaskLists+0x7c>)
 80082de:	4a05      	ldr	r2, [pc, #20]	; (80082f4 <prvInitialiseTaskLists+0x68>)
 80082e0:	601a      	str	r2, [r3, #0]
}
 80082e2:	bf00      	nop
 80082e4:	3708      	adds	r7, #8
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	20000a54 	.word	0x20000a54
 80082f0:	20000eb4 	.word	0x20000eb4
 80082f4:	20000ec8 	.word	0x20000ec8
 80082f8:	20000ee4 	.word	0x20000ee4
 80082fc:	20000ef8 	.word	0x20000ef8
 8008300:	20000f10 	.word	0x20000f10
 8008304:	20000edc 	.word	0x20000edc
 8008308:	20000ee0 	.word	0x20000ee0

0800830c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008312:	e019      	b.n	8008348 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008314:	f000 fdd6 	bl	8008ec4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008318:	4b10      	ldr	r3, [pc, #64]	; (800835c <prvCheckTasksWaitingTermination+0x50>)
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	3304      	adds	r3, #4
 8008324:	4618      	mov	r0, r3
 8008326:	f7fe fd15 	bl	8006d54 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800832a:	4b0d      	ldr	r3, [pc, #52]	; (8008360 <prvCheckTasksWaitingTermination+0x54>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	3b01      	subs	r3, #1
 8008330:	4a0b      	ldr	r2, [pc, #44]	; (8008360 <prvCheckTasksWaitingTermination+0x54>)
 8008332:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008334:	4b0b      	ldr	r3, [pc, #44]	; (8008364 <prvCheckTasksWaitingTermination+0x58>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3b01      	subs	r3, #1
 800833a:	4a0a      	ldr	r2, [pc, #40]	; (8008364 <prvCheckTasksWaitingTermination+0x58>)
 800833c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800833e:	f000 fdf1 	bl	8008f24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 f810 	bl	8008368 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008348:	4b06      	ldr	r3, [pc, #24]	; (8008364 <prvCheckTasksWaitingTermination+0x58>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e1      	bne.n	8008314 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008350:	bf00      	nop
 8008352:	bf00      	nop
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	20000ef8 	.word	0x20000ef8
 8008360:	20000f24 	.word	0x20000f24
 8008364:	20000f0c 	.word	0x20000f0c

08008368 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008368:	b580      	push	{r7, lr}
 800836a:	b084      	sub	sp, #16
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	3354      	adds	r3, #84	; 0x54
 8008374:	4618      	mov	r0, r3
 8008376:	f001 ff1d 	bl	800a1b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008380:	2b00      	cmp	r3, #0
 8008382:	d108      	bne.n	8008396 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008388:	4618      	mov	r0, r3
 800838a:	f000 ff89 	bl	80092a0 <vPortFree>
				vPortFree( pxTCB );
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 ff86 	bl	80092a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008394:	e018      	b.n	80083c8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800839c:	2b01      	cmp	r3, #1
 800839e:	d103      	bne.n	80083a8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 ff7d 	bl	80092a0 <vPortFree>
	}
 80083a6:	e00f      	b.n	80083c8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d00a      	beq.n	80083c8 <prvDeleteTCB+0x60>
	__asm volatile
 80083b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b6:	f383 8811 	msr	BASEPRI, r3
 80083ba:	f3bf 8f6f 	isb	sy
 80083be:	f3bf 8f4f 	dsb	sy
 80083c2:	60fb      	str	r3, [r7, #12]
}
 80083c4:	bf00      	nop
 80083c6:	e7fe      	b.n	80083c6 <prvDeleteTCB+0x5e>
	}
 80083c8:	bf00      	nop
 80083ca:	3710      	adds	r7, #16
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083d6:	4b0c      	ldr	r3, [pc, #48]	; (8008408 <prvResetNextTaskUnblockTime+0x38>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d104      	bne.n	80083ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80083e0:	4b0a      	ldr	r3, [pc, #40]	; (800840c <prvResetNextTaskUnblockTime+0x3c>)
 80083e2:	f04f 32ff 	mov.w	r2, #4294967295
 80083e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80083e8:	e008      	b.n	80083fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083ea:	4b07      	ldr	r3, [pc, #28]	; (8008408 <prvResetNextTaskUnblockTime+0x38>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	68db      	ldr	r3, [r3, #12]
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	4a04      	ldr	r2, [pc, #16]	; (800840c <prvResetNextTaskUnblockTime+0x3c>)
 80083fa:	6013      	str	r3, [r2, #0]
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr
 8008408:	20000edc 	.word	0x20000edc
 800840c:	20000f44 	.word	0x20000f44

08008410 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008416:	4b0b      	ldr	r3, [pc, #44]	; (8008444 <xTaskGetSchedulerState+0x34>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d102      	bne.n	8008424 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800841e:	2301      	movs	r3, #1
 8008420:	607b      	str	r3, [r7, #4]
 8008422:	e008      	b.n	8008436 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008424:	4b08      	ldr	r3, [pc, #32]	; (8008448 <xTaskGetSchedulerState+0x38>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d102      	bne.n	8008432 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800842c:	2302      	movs	r3, #2
 800842e:	607b      	str	r3, [r7, #4]
 8008430:	e001      	b.n	8008436 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008432:	2300      	movs	r3, #0
 8008434:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008436:	687b      	ldr	r3, [r7, #4]
	}
 8008438:	4618      	mov	r0, r3
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr
 8008444:	20000f30 	.word	0x20000f30
 8008448:	20000f4c 	.word	0x20000f4c

0800844c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008458:	2300      	movs	r3, #0
 800845a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d056      	beq.n	8008510 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008462:	4b2e      	ldr	r3, [pc, #184]	; (800851c <xTaskPriorityDisinherit+0xd0>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	693a      	ldr	r2, [r7, #16]
 8008468:	429a      	cmp	r2, r3
 800846a:	d00a      	beq.n	8008482 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800846c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008470:	f383 8811 	msr	BASEPRI, r3
 8008474:	f3bf 8f6f 	isb	sy
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	60fb      	str	r3, [r7, #12]
}
 800847e:	bf00      	nop
 8008480:	e7fe      	b.n	8008480 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10a      	bne.n	80084a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800848a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848e:	f383 8811 	msr	BASEPRI, r3
 8008492:	f3bf 8f6f 	isb	sy
 8008496:	f3bf 8f4f 	dsb	sy
 800849a:	60bb      	str	r3, [r7, #8]
}
 800849c:	bf00      	nop
 800849e:	e7fe      	b.n	800849e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084a4:	1e5a      	subs	r2, r3, #1
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d02c      	beq.n	8008510 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d128      	bne.n	8008510 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	3304      	adds	r3, #4
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7fe fc46 	bl	8006d54 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e0:	4b0f      	ldr	r3, [pc, #60]	; (8008520 <xTaskPriorityDisinherit+0xd4>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d903      	bls.n	80084f0 <xTaskPriorityDisinherit+0xa4>
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ec:	4a0c      	ldr	r2, [pc, #48]	; (8008520 <xTaskPriorityDisinherit+0xd4>)
 80084ee:	6013      	str	r3, [r2, #0]
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f4:	4613      	mov	r3, r2
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	4413      	add	r3, r2
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4a09      	ldr	r2, [pc, #36]	; (8008524 <xTaskPriorityDisinherit+0xd8>)
 80084fe:	441a      	add	r2, r3
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	3304      	adds	r3, #4
 8008504:	4619      	mov	r1, r3
 8008506:	4610      	mov	r0, r2
 8008508:	f7fe fbc7 	bl	8006c9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800850c:	2301      	movs	r3, #1
 800850e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008510:	697b      	ldr	r3, [r7, #20]
	}
 8008512:	4618      	mov	r0, r3
 8008514:	3718      	adds	r7, #24
 8008516:	46bd      	mov	sp, r7
 8008518:	bd80      	pop	{r7, pc}
 800851a:	bf00      	nop
 800851c:	20000a50 	.word	0x20000a50
 8008520:	20000f2c 	.word	0x20000f2c
 8008524:	20000a54 	.word	0x20000a54

08008528 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008532:	4b21      	ldr	r3, [pc, #132]	; (80085b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008538:	4b20      	ldr	r3, [pc, #128]	; (80085bc <prvAddCurrentTaskToDelayedList+0x94>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	3304      	adds	r3, #4
 800853e:	4618      	mov	r0, r3
 8008540:	f7fe fc08 	bl	8006d54 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800854a:	d10a      	bne.n	8008562 <prvAddCurrentTaskToDelayedList+0x3a>
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d007      	beq.n	8008562 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008552:	4b1a      	ldr	r3, [pc, #104]	; (80085bc <prvAddCurrentTaskToDelayedList+0x94>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	3304      	adds	r3, #4
 8008558:	4619      	mov	r1, r3
 800855a:	4819      	ldr	r0, [pc, #100]	; (80085c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800855c:	f7fe fb9d 	bl	8006c9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008560:	e026      	b.n	80085b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008562:	68fa      	ldr	r2, [r7, #12]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4413      	add	r3, r2
 8008568:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800856a:	4b14      	ldr	r3, [pc, #80]	; (80085bc <prvAddCurrentTaskToDelayedList+0x94>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68ba      	ldr	r2, [r7, #8]
 8008570:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	429a      	cmp	r2, r3
 8008578:	d209      	bcs.n	800858e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800857a:	4b12      	ldr	r3, [pc, #72]	; (80085c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800857c:	681a      	ldr	r2, [r3, #0]
 800857e:	4b0f      	ldr	r3, [pc, #60]	; (80085bc <prvAddCurrentTaskToDelayedList+0x94>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	3304      	adds	r3, #4
 8008584:	4619      	mov	r1, r3
 8008586:	4610      	mov	r0, r2
 8008588:	f7fe fbab 	bl	8006ce2 <vListInsert>
}
 800858c:	e010      	b.n	80085b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800858e:	4b0e      	ldr	r3, [pc, #56]	; (80085c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	4b0a      	ldr	r3, [pc, #40]	; (80085bc <prvAddCurrentTaskToDelayedList+0x94>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3304      	adds	r3, #4
 8008598:	4619      	mov	r1, r3
 800859a:	4610      	mov	r0, r2
 800859c:	f7fe fba1 	bl	8006ce2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80085a0:	4b0a      	ldr	r3, [pc, #40]	; (80085cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68ba      	ldr	r2, [r7, #8]
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d202      	bcs.n	80085b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80085aa:	4a08      	ldr	r2, [pc, #32]	; (80085cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	6013      	str	r3, [r2, #0]
}
 80085b0:	bf00      	nop
 80085b2:	3710      	adds	r7, #16
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	20000f28 	.word	0x20000f28
 80085bc:	20000a50 	.word	0x20000a50
 80085c0:	20000f10 	.word	0x20000f10
 80085c4:	20000ee0 	.word	0x20000ee0
 80085c8:	20000edc 	.word	0x20000edc
 80085cc:	20000f44 	.word	0x20000f44

080085d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08a      	sub	sp, #40	; 0x28
 80085d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80085d6:	2300      	movs	r3, #0
 80085d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80085da:	f000 fb07 	bl	8008bec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80085de:	4b1c      	ldr	r3, [pc, #112]	; (8008650 <xTimerCreateTimerTask+0x80>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d021      	beq.n	800862a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80085e6:	2300      	movs	r3, #0
 80085e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80085ea:	2300      	movs	r3, #0
 80085ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80085ee:	1d3a      	adds	r2, r7, #4
 80085f0:	f107 0108 	add.w	r1, r7, #8
 80085f4:	f107 030c 	add.w	r3, r7, #12
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe fb07 	bl	8006c0c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80085fe:	6879      	ldr	r1, [r7, #4]
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	68fa      	ldr	r2, [r7, #12]
 8008604:	9202      	str	r2, [sp, #8]
 8008606:	9301      	str	r3, [sp, #4]
 8008608:	2302      	movs	r3, #2
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	2300      	movs	r3, #0
 800860e:	460a      	mov	r2, r1
 8008610:	4910      	ldr	r1, [pc, #64]	; (8008654 <xTimerCreateTimerTask+0x84>)
 8008612:	4811      	ldr	r0, [pc, #68]	; (8008658 <xTimerCreateTimerTask+0x88>)
 8008614:	f7ff f8b4 	bl	8007780 <xTaskCreateStatic>
 8008618:	4603      	mov	r3, r0
 800861a:	4a10      	ldr	r2, [pc, #64]	; (800865c <xTimerCreateTimerTask+0x8c>)
 800861c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800861e:	4b0f      	ldr	r3, [pc, #60]	; (800865c <xTimerCreateTimerTask+0x8c>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d001      	beq.n	800862a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008626:	2301      	movs	r3, #1
 8008628:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d10a      	bne.n	8008646 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008634:	f383 8811 	msr	BASEPRI, r3
 8008638:	f3bf 8f6f 	isb	sy
 800863c:	f3bf 8f4f 	dsb	sy
 8008640:	613b      	str	r3, [r7, #16]
}
 8008642:	bf00      	nop
 8008644:	e7fe      	b.n	8008644 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008646:	697b      	ldr	r3, [r7, #20]
}
 8008648:	4618      	mov	r0, r3
 800864a:	3718      	adds	r7, #24
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}
 8008650:	20000f80 	.word	0x20000f80
 8008654:	0800c454 	.word	0x0800c454
 8008658:	08008795 	.word	0x08008795
 800865c:	20000f84 	.word	0x20000f84

08008660 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b08a      	sub	sp, #40	; 0x28
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	60b9      	str	r1, [r7, #8]
 800866a:	607a      	str	r2, [r7, #4]
 800866c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800866e:	2300      	movs	r3, #0
 8008670:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d10a      	bne.n	800868e <xTimerGenericCommand+0x2e>
	__asm volatile
 8008678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800867c:	f383 8811 	msr	BASEPRI, r3
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	f3bf 8f4f 	dsb	sy
 8008688:	623b      	str	r3, [r7, #32]
}
 800868a:	bf00      	nop
 800868c:	e7fe      	b.n	800868c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800868e:	4b1a      	ldr	r3, [pc, #104]	; (80086f8 <xTimerGenericCommand+0x98>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d02a      	beq.n	80086ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	2b05      	cmp	r3, #5
 80086a6:	dc18      	bgt.n	80086da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80086a8:	f7ff feb2 	bl	8008410 <xTaskGetSchedulerState>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d109      	bne.n	80086c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80086b2:	4b11      	ldr	r3, [pc, #68]	; (80086f8 <xTimerGenericCommand+0x98>)
 80086b4:	6818      	ldr	r0, [r3, #0]
 80086b6:	f107 0110 	add.w	r1, r7, #16
 80086ba:	2300      	movs	r3, #0
 80086bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086be:	f7fe fc77 	bl	8006fb0 <xQueueGenericSend>
 80086c2:	6278      	str	r0, [r7, #36]	; 0x24
 80086c4:	e012      	b.n	80086ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80086c6:	4b0c      	ldr	r3, [pc, #48]	; (80086f8 <xTimerGenericCommand+0x98>)
 80086c8:	6818      	ldr	r0, [r3, #0]
 80086ca:	f107 0110 	add.w	r1, r7, #16
 80086ce:	2300      	movs	r3, #0
 80086d0:	2200      	movs	r2, #0
 80086d2:	f7fe fc6d 	bl	8006fb0 <xQueueGenericSend>
 80086d6:	6278      	str	r0, [r7, #36]	; 0x24
 80086d8:	e008      	b.n	80086ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80086da:	4b07      	ldr	r3, [pc, #28]	; (80086f8 <xTimerGenericCommand+0x98>)
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	f107 0110 	add.w	r1, r7, #16
 80086e2:	2300      	movs	r3, #0
 80086e4:	683a      	ldr	r2, [r7, #0]
 80086e6:	f7fe fd61 	bl	80071ac <xQueueGenericSendFromISR>
 80086ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80086ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3728      	adds	r7, #40	; 0x28
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	20000f80 	.word	0x20000f80

080086fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b088      	sub	sp, #32
 8008700:	af02      	add	r7, sp, #8
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008706:	4b22      	ldr	r3, [pc, #136]	; (8008790 <prvProcessExpiredTimer+0x94>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	68db      	ldr	r3, [r3, #12]
 800870c:	68db      	ldr	r3, [r3, #12]
 800870e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	3304      	adds	r3, #4
 8008714:	4618      	mov	r0, r3
 8008716:	f7fe fb1d 	bl	8006d54 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008720:	f003 0304 	and.w	r3, r3, #4
 8008724:	2b00      	cmp	r3, #0
 8008726:	d022      	beq.n	800876e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	699a      	ldr	r2, [r3, #24]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	18d1      	adds	r1, r2, r3
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	683a      	ldr	r2, [r7, #0]
 8008734:	6978      	ldr	r0, [r7, #20]
 8008736:	f000 f8d1 	bl	80088dc <prvInsertTimerInActiveList>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d01f      	beq.n	8008780 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008740:	2300      	movs	r3, #0
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	2300      	movs	r3, #0
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	2100      	movs	r1, #0
 800874a:	6978      	ldr	r0, [r7, #20]
 800874c:	f7ff ff88 	bl	8008660 <xTimerGenericCommand>
 8008750:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d113      	bne.n	8008780 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800875c:	f383 8811 	msr	BASEPRI, r3
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	f3bf 8f4f 	dsb	sy
 8008768:	60fb      	str	r3, [r7, #12]
}
 800876a:	bf00      	nop
 800876c:	e7fe      	b.n	800876c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008774:	f023 0301 	bic.w	r3, r3, #1
 8008778:	b2da      	uxtb	r2, r3
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	6a1b      	ldr	r3, [r3, #32]
 8008784:	6978      	ldr	r0, [r7, #20]
 8008786:	4798      	blx	r3
}
 8008788:	bf00      	nop
 800878a:	3718      	adds	r7, #24
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}
 8008790:	20000f78 	.word	0x20000f78

08008794 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800879c:	f107 0308 	add.w	r3, r7, #8
 80087a0:	4618      	mov	r0, r3
 80087a2:	f000 f857 	bl	8008854 <prvGetNextExpireTime>
 80087a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	4619      	mov	r1, r3
 80087ac:	68f8      	ldr	r0, [r7, #12]
 80087ae:	f000 f803 	bl	80087b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80087b2:	f000 f8d5 	bl	8008960 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80087b6:	e7f1      	b.n	800879c <prvTimerTask+0x8>

080087b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80087c2:	f7ff fa39 	bl	8007c38 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087c6:	f107 0308 	add.w	r3, r7, #8
 80087ca:	4618      	mov	r0, r3
 80087cc:	f000 f866 	bl	800889c <prvSampleTimeNow>
 80087d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d130      	bne.n	800883a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10a      	bne.n	80087f4 <prvProcessTimerOrBlockTask+0x3c>
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d806      	bhi.n	80087f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80087e6:	f7ff fa35 	bl	8007c54 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80087ea:	68f9      	ldr	r1, [r7, #12]
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f7ff ff85 	bl	80086fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80087f2:	e024      	b.n	800883e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d008      	beq.n	800880c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80087fa:	4b13      	ldr	r3, [pc, #76]	; (8008848 <prvProcessTimerOrBlockTask+0x90>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d101      	bne.n	8008808 <prvProcessTimerOrBlockTask+0x50>
 8008804:	2301      	movs	r3, #1
 8008806:	e000      	b.n	800880a <prvProcessTimerOrBlockTask+0x52>
 8008808:	2300      	movs	r3, #0
 800880a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800880c:	4b0f      	ldr	r3, [pc, #60]	; (800884c <prvProcessTimerOrBlockTask+0x94>)
 800880e:	6818      	ldr	r0, [r3, #0]
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	1ad3      	subs	r3, r2, r3
 8008816:	683a      	ldr	r2, [r7, #0]
 8008818:	4619      	mov	r1, r3
 800881a:	f7fe ff7d 	bl	8007718 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800881e:	f7ff fa19 	bl	8007c54 <xTaskResumeAll>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10a      	bne.n	800883e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008828:	4b09      	ldr	r3, [pc, #36]	; (8008850 <prvProcessTimerOrBlockTask+0x98>)
 800882a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800882e:	601a      	str	r2, [r3, #0]
 8008830:	f3bf 8f4f 	dsb	sy
 8008834:	f3bf 8f6f 	isb	sy
}
 8008838:	e001      	b.n	800883e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800883a:	f7ff fa0b 	bl	8007c54 <xTaskResumeAll>
}
 800883e:	bf00      	nop
 8008840:	3710      	adds	r7, #16
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	20000f7c 	.word	0x20000f7c
 800884c:	20000f80 	.word	0x20000f80
 8008850:	e000ed04 	.word	0xe000ed04

08008854 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800885c:	4b0e      	ldr	r3, [pc, #56]	; (8008898 <prvGetNextExpireTime+0x44>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d101      	bne.n	800886a <prvGetNextExpireTime+0x16>
 8008866:	2201      	movs	r2, #1
 8008868:	e000      	b.n	800886c <prvGetNextExpireTime+0x18>
 800886a:	2200      	movs	r2, #0
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d105      	bne.n	8008884 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008878:	4b07      	ldr	r3, [pc, #28]	; (8008898 <prvGetNextExpireTime+0x44>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68db      	ldr	r3, [r3, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	60fb      	str	r3, [r7, #12]
 8008882:	e001      	b.n	8008888 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008884:	2300      	movs	r3, #0
 8008886:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008888:	68fb      	ldr	r3, [r7, #12]
}
 800888a:	4618      	mov	r0, r3
 800888c:	3714      	adds	r7, #20
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr
 8008896:	bf00      	nop
 8008898:	20000f78 	.word	0x20000f78

0800889c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80088a4:	f7ff fa74 	bl	8007d90 <xTaskGetTickCount>
 80088a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80088aa:	4b0b      	ldr	r3, [pc, #44]	; (80088d8 <prvSampleTimeNow+0x3c>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68fa      	ldr	r2, [r7, #12]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d205      	bcs.n	80088c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80088b4:	f000 f936 	bl	8008b24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2201      	movs	r2, #1
 80088bc:	601a      	str	r2, [r3, #0]
 80088be:	e002      	b.n	80088c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2200      	movs	r2, #0
 80088c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80088c6:	4a04      	ldr	r2, [pc, #16]	; (80088d8 <prvSampleTimeNow+0x3c>)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80088cc:	68fb      	ldr	r3, [r7, #12]
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	3710      	adds	r7, #16
 80088d2:	46bd      	mov	sp, r7
 80088d4:	bd80      	pop	{r7, pc}
 80088d6:	bf00      	nop
 80088d8:	20000f88 	.word	0x20000f88

080088dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b086      	sub	sp, #24
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
 80088e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80088ea:	2300      	movs	r3, #0
 80088ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d812      	bhi.n	8008928 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	1ad2      	subs	r2, r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	699b      	ldr	r3, [r3, #24]
 800890c:	429a      	cmp	r2, r3
 800890e:	d302      	bcc.n	8008916 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008910:	2301      	movs	r3, #1
 8008912:	617b      	str	r3, [r7, #20]
 8008914:	e01b      	b.n	800894e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008916:	4b10      	ldr	r3, [pc, #64]	; (8008958 <prvInsertTimerInActiveList+0x7c>)
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	3304      	adds	r3, #4
 800891e:	4619      	mov	r1, r3
 8008920:	4610      	mov	r0, r2
 8008922:	f7fe f9de 	bl	8006ce2 <vListInsert>
 8008926:	e012      	b.n	800894e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	429a      	cmp	r2, r3
 800892e:	d206      	bcs.n	800893e <prvInsertTimerInActiveList+0x62>
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	429a      	cmp	r2, r3
 8008936:	d302      	bcc.n	800893e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008938:	2301      	movs	r3, #1
 800893a:	617b      	str	r3, [r7, #20]
 800893c:	e007      	b.n	800894e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800893e:	4b07      	ldr	r3, [pc, #28]	; (800895c <prvInsertTimerInActiveList+0x80>)
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	3304      	adds	r3, #4
 8008946:	4619      	mov	r1, r3
 8008948:	4610      	mov	r0, r2
 800894a:	f7fe f9ca 	bl	8006ce2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800894e:	697b      	ldr	r3, [r7, #20]
}
 8008950:	4618      	mov	r0, r3
 8008952:	3718      	adds	r7, #24
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}
 8008958:	20000f7c 	.word	0x20000f7c
 800895c:	20000f78 	.word	0x20000f78

08008960 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b08e      	sub	sp, #56	; 0x38
 8008964:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008966:	e0ca      	b.n	8008afe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2b00      	cmp	r3, #0
 800896c:	da18      	bge.n	80089a0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800896e:	1d3b      	adds	r3, r7, #4
 8008970:	3304      	adds	r3, #4
 8008972:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10a      	bne.n	8008990 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800897a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897e:	f383 8811 	msr	BASEPRI, r3
 8008982:	f3bf 8f6f 	isb	sy
 8008986:	f3bf 8f4f 	dsb	sy
 800898a:	61fb      	str	r3, [r7, #28]
}
 800898c:	bf00      	nop
 800898e:	e7fe      	b.n	800898e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008996:	6850      	ldr	r0, [r2, #4]
 8008998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800899a:	6892      	ldr	r2, [r2, #8]
 800899c:	4611      	mov	r1, r2
 800899e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	f2c0 80aa 	blt.w	8008afc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80089ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ae:	695b      	ldr	r3, [r3, #20]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d004      	beq.n	80089be <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b6:	3304      	adds	r3, #4
 80089b8:	4618      	mov	r0, r3
 80089ba:	f7fe f9cb 	bl	8006d54 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80089be:	463b      	mov	r3, r7
 80089c0:	4618      	mov	r0, r3
 80089c2:	f7ff ff6b 	bl	800889c <prvSampleTimeNow>
 80089c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2b09      	cmp	r3, #9
 80089cc:	f200 8097 	bhi.w	8008afe <prvProcessReceivedCommands+0x19e>
 80089d0:	a201      	add	r2, pc, #4	; (adr r2, 80089d8 <prvProcessReceivedCommands+0x78>)
 80089d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d6:	bf00      	nop
 80089d8:	08008a01 	.word	0x08008a01
 80089dc:	08008a01 	.word	0x08008a01
 80089e0:	08008a01 	.word	0x08008a01
 80089e4:	08008a75 	.word	0x08008a75
 80089e8:	08008a89 	.word	0x08008a89
 80089ec:	08008ad3 	.word	0x08008ad3
 80089f0:	08008a01 	.word	0x08008a01
 80089f4:	08008a01 	.word	0x08008a01
 80089f8:	08008a75 	.word	0x08008a75
 80089fc:	08008a89 	.word	0x08008a89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a06:	f043 0301 	orr.w	r3, r3, #1
 8008a0a:	b2da      	uxtb	r2, r3
 8008a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	18d1      	adds	r1, r2, r3
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a20:	f7ff ff5c 	bl	80088dc <prvInsertTimerInActiveList>
 8008a24:	4603      	mov	r3, r0
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d069      	beq.n	8008afe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a2c:	6a1b      	ldr	r3, [r3, #32]
 8008a2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d05e      	beq.n	8008afe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a44:	699b      	ldr	r3, [r3, #24]
 8008a46:	441a      	add	r2, r3
 8008a48:	2300      	movs	r3, #0
 8008a4a:	9300      	str	r3, [sp, #0]
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	2100      	movs	r1, #0
 8008a50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a52:	f7ff fe05 	bl	8008660 <xTimerGenericCommand>
 8008a56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008a58:	6a3b      	ldr	r3, [r7, #32]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d14f      	bne.n	8008afe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	61bb      	str	r3, [r7, #24]
}
 8008a70:	bf00      	nop
 8008a72:	e7fe      	b.n	8008a72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a7a:	f023 0301 	bic.w	r3, r3, #1
 8008a7e:	b2da      	uxtb	r2, r3
 8008a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008a86:	e03a      	b.n	8008afe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008a8e:	f043 0301 	orr.w	r3, r3, #1
 8008a92:	b2da      	uxtb	r2, r3
 8008a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008a9a:	68ba      	ldr	r2, [r7, #8]
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10a      	bne.n	8008abe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	617b      	str	r3, [r7, #20]
}
 8008aba:	bf00      	nop
 8008abc:	e7fe      	b.n	8008abc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac0:	699a      	ldr	r2, [r3, #24]
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac4:	18d1      	adds	r1, r2, r3
 8008ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008acc:	f7ff ff06 	bl	80088dc <prvInsertTimerInActiveList>
					break;
 8008ad0:	e015      	b.n	8008afe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ad8:	f003 0302 	and.w	r3, r3, #2
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d103      	bne.n	8008ae8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008ae0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ae2:	f000 fbdd 	bl	80092a0 <vPortFree>
 8008ae6:	e00a      	b.n	8008afe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008aee:	f023 0301 	bic.w	r3, r3, #1
 8008af2:	b2da      	uxtb	r2, r3
 8008af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008af6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008afa:	e000      	b.n	8008afe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008afc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008afe:	4b08      	ldr	r3, [pc, #32]	; (8008b20 <prvProcessReceivedCommands+0x1c0>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	1d39      	adds	r1, r7, #4
 8008b04:	2200      	movs	r2, #0
 8008b06:	4618      	mov	r0, r3
 8008b08:	f7fe fbec 	bl	80072e4 <xQueueReceive>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f47f af2a 	bne.w	8008968 <prvProcessReceivedCommands+0x8>
	}
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	3730      	adds	r7, #48	; 0x30
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
 8008b1e:	bf00      	nop
 8008b20:	20000f80 	.word	0x20000f80

08008b24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b088      	sub	sp, #32
 8008b28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b2a:	e048      	b.n	8008bbe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b2c:	4b2d      	ldr	r3, [pc, #180]	; (8008be4 <prvSwitchTimerLists+0xc0>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b36:	4b2b      	ldr	r3, [pc, #172]	; (8008be4 <prvSwitchTimerLists+0xc0>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	68db      	ldr	r3, [r3, #12]
 8008b3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	3304      	adds	r3, #4
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fe f905 	bl	8006d54 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	6a1b      	ldr	r3, [r3, #32]
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008b58:	f003 0304 	and.w	r3, r3, #4
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d02e      	beq.n	8008bbe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	699b      	ldr	r3, [r3, #24]
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	4413      	add	r3, r2
 8008b68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d90e      	bls.n	8008b90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	68ba      	ldr	r2, [r7, #8]
 8008b76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	68fa      	ldr	r2, [r7, #12]
 8008b7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b7e:	4b19      	ldr	r3, [pc, #100]	; (8008be4 <prvSwitchTimerLists+0xc0>)
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	3304      	adds	r3, #4
 8008b86:	4619      	mov	r1, r3
 8008b88:	4610      	mov	r0, r2
 8008b8a:	f7fe f8aa 	bl	8006ce2 <vListInsert>
 8008b8e:	e016      	b.n	8008bbe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b90:	2300      	movs	r3, #0
 8008b92:	9300      	str	r3, [sp, #0]
 8008b94:	2300      	movs	r3, #0
 8008b96:	693a      	ldr	r2, [r7, #16]
 8008b98:	2100      	movs	r1, #0
 8008b9a:	68f8      	ldr	r0, [r7, #12]
 8008b9c:	f7ff fd60 	bl	8008660 <xTimerGenericCommand>
 8008ba0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d10a      	bne.n	8008bbe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	603b      	str	r3, [r7, #0]
}
 8008bba:	bf00      	nop
 8008bbc:	e7fe      	b.n	8008bbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008bbe:	4b09      	ldr	r3, [pc, #36]	; (8008be4 <prvSwitchTimerLists+0xc0>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d1b1      	bne.n	8008b2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008bc8:	4b06      	ldr	r3, [pc, #24]	; (8008be4 <prvSwitchTimerLists+0xc0>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008bce:	4b06      	ldr	r3, [pc, #24]	; (8008be8 <prvSwitchTimerLists+0xc4>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a04      	ldr	r2, [pc, #16]	; (8008be4 <prvSwitchTimerLists+0xc0>)
 8008bd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008bd6:	4a04      	ldr	r2, [pc, #16]	; (8008be8 <prvSwitchTimerLists+0xc4>)
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	6013      	str	r3, [r2, #0]
}
 8008bdc:	bf00      	nop
 8008bde:	3718      	adds	r7, #24
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}
 8008be4:	20000f78 	.word	0x20000f78
 8008be8:	20000f7c 	.word	0x20000f7c

08008bec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008bf2:	f000 f967 	bl	8008ec4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008bf6:	4b15      	ldr	r3, [pc, #84]	; (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d120      	bne.n	8008c40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008bfe:	4814      	ldr	r0, [pc, #80]	; (8008c50 <prvCheckForValidListAndQueue+0x64>)
 8008c00:	f7fe f81e 	bl	8006c40 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008c04:	4813      	ldr	r0, [pc, #76]	; (8008c54 <prvCheckForValidListAndQueue+0x68>)
 8008c06:	f7fe f81b 	bl	8006c40 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008c0a:	4b13      	ldr	r3, [pc, #76]	; (8008c58 <prvCheckForValidListAndQueue+0x6c>)
 8008c0c:	4a10      	ldr	r2, [pc, #64]	; (8008c50 <prvCheckForValidListAndQueue+0x64>)
 8008c0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008c10:	4b12      	ldr	r3, [pc, #72]	; (8008c5c <prvCheckForValidListAndQueue+0x70>)
 8008c12:	4a10      	ldr	r2, [pc, #64]	; (8008c54 <prvCheckForValidListAndQueue+0x68>)
 8008c14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008c16:	2300      	movs	r3, #0
 8008c18:	9300      	str	r3, [sp, #0]
 8008c1a:	4b11      	ldr	r3, [pc, #68]	; (8008c60 <prvCheckForValidListAndQueue+0x74>)
 8008c1c:	4a11      	ldr	r2, [pc, #68]	; (8008c64 <prvCheckForValidListAndQueue+0x78>)
 8008c1e:	2110      	movs	r1, #16
 8008c20:	200a      	movs	r0, #10
 8008c22:	f7fe f929 	bl	8006e78 <xQueueGenericCreateStatic>
 8008c26:	4603      	mov	r3, r0
 8008c28:	4a08      	ldr	r2, [pc, #32]	; (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008c2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008c2c:	4b07      	ldr	r3, [pc, #28]	; (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d005      	beq.n	8008c40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008c34:	4b05      	ldr	r3, [pc, #20]	; (8008c4c <prvCheckForValidListAndQueue+0x60>)
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	490b      	ldr	r1, [pc, #44]	; (8008c68 <prvCheckForValidListAndQueue+0x7c>)
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7fe fd42 	bl	80076c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c40:	f000 f970 	bl	8008f24 <vPortExitCritical>
}
 8008c44:	bf00      	nop
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	20000f80 	.word	0x20000f80
 8008c50:	20000f50 	.word	0x20000f50
 8008c54:	20000f64 	.word	0x20000f64
 8008c58:	20000f78 	.word	0x20000f78
 8008c5c:	20000f7c 	.word	0x20000f7c
 8008c60:	2000102c 	.word	0x2000102c
 8008c64:	20000f8c 	.word	0x20000f8c
 8008c68:	0800c45c 	.word	0x0800c45c

08008c6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b085      	sub	sp, #20
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	60b9      	str	r1, [r7, #8]
 8008c76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	3b04      	subs	r3, #4
 8008c7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008c84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	3b04      	subs	r3, #4
 8008c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	f023 0201 	bic.w	r2, r3, #1
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	3b04      	subs	r3, #4
 8008c9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c9c:	4a0c      	ldr	r2, [pc, #48]	; (8008cd0 <pxPortInitialiseStack+0x64>)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	3b14      	subs	r3, #20
 8008ca6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	3b04      	subs	r3, #4
 8008cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f06f 0202 	mvn.w	r2, #2
 8008cba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	3b20      	subs	r3, #32
 8008cc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3714      	adds	r7, #20
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr
 8008cd0:	08008cd5 	.word	0x08008cd5

08008cd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b085      	sub	sp, #20
 8008cd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008cde:	4b12      	ldr	r3, [pc, #72]	; (8008d28 <prvTaskExitError+0x54>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce6:	d00a      	beq.n	8008cfe <prvTaskExitError+0x2a>
	__asm volatile
 8008ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cec:	f383 8811 	msr	BASEPRI, r3
 8008cf0:	f3bf 8f6f 	isb	sy
 8008cf4:	f3bf 8f4f 	dsb	sy
 8008cf8:	60fb      	str	r3, [r7, #12]
}
 8008cfa:	bf00      	nop
 8008cfc:	e7fe      	b.n	8008cfc <prvTaskExitError+0x28>
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	60bb      	str	r3, [r7, #8]
}
 8008d10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d12:	bf00      	nop
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d0fc      	beq.n	8008d14 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d1a:	bf00      	nop
 8008d1c:	bf00      	nop
 8008d1e:	3714      	adds	r7, #20
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr
 8008d28:	20000028 	.word	0x20000028
 8008d2c:	00000000 	.word	0x00000000

08008d30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d30:	4b07      	ldr	r3, [pc, #28]	; (8008d50 <pxCurrentTCBConst2>)
 8008d32:	6819      	ldr	r1, [r3, #0]
 8008d34:	6808      	ldr	r0, [r1, #0]
 8008d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d3a:	f380 8809 	msr	PSP, r0
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f04f 0000 	mov.w	r0, #0
 8008d46:	f380 8811 	msr	BASEPRI, r0
 8008d4a:	4770      	bx	lr
 8008d4c:	f3af 8000 	nop.w

08008d50 <pxCurrentTCBConst2>:
 8008d50:	20000a50 	.word	0x20000a50
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d54:	bf00      	nop
 8008d56:	bf00      	nop

08008d58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d58:	4808      	ldr	r0, [pc, #32]	; (8008d7c <prvPortStartFirstTask+0x24>)
 8008d5a:	6800      	ldr	r0, [r0, #0]
 8008d5c:	6800      	ldr	r0, [r0, #0]
 8008d5e:	f380 8808 	msr	MSP, r0
 8008d62:	f04f 0000 	mov.w	r0, #0
 8008d66:	f380 8814 	msr	CONTROL, r0
 8008d6a:	b662      	cpsie	i
 8008d6c:	b661      	cpsie	f
 8008d6e:	f3bf 8f4f 	dsb	sy
 8008d72:	f3bf 8f6f 	isb	sy
 8008d76:	df00      	svc	0
 8008d78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d7a:	bf00      	nop
 8008d7c:	e000ed08 	.word	0xe000ed08

08008d80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b086      	sub	sp, #24
 8008d84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d86:	4b46      	ldr	r3, [pc, #280]	; (8008ea0 <xPortStartScheduler+0x120>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a46      	ldr	r2, [pc, #280]	; (8008ea4 <xPortStartScheduler+0x124>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d10a      	bne.n	8008da6 <xPortStartScheduler+0x26>
	__asm volatile
 8008d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d94:	f383 8811 	msr	BASEPRI, r3
 8008d98:	f3bf 8f6f 	isb	sy
 8008d9c:	f3bf 8f4f 	dsb	sy
 8008da0:	613b      	str	r3, [r7, #16]
}
 8008da2:	bf00      	nop
 8008da4:	e7fe      	b.n	8008da4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008da6:	4b3e      	ldr	r3, [pc, #248]	; (8008ea0 <xPortStartScheduler+0x120>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a3f      	ldr	r2, [pc, #252]	; (8008ea8 <xPortStartScheduler+0x128>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d10a      	bne.n	8008dc6 <xPortStartScheduler+0x46>
	__asm volatile
 8008db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	60fb      	str	r3, [r7, #12]
}
 8008dc2:	bf00      	nop
 8008dc4:	e7fe      	b.n	8008dc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008dc6:	4b39      	ldr	r3, [pc, #228]	; (8008eac <xPortStartScheduler+0x12c>)
 8008dc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	b2db      	uxtb	r3, r3
 8008dd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	22ff      	movs	r2, #255	; 0xff
 8008dd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008de0:	78fb      	ldrb	r3, [r7, #3]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	4b31      	ldr	r3, [pc, #196]	; (8008eb0 <xPortStartScheduler+0x130>)
 8008dec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dee:	4b31      	ldr	r3, [pc, #196]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008df0:	2207      	movs	r2, #7
 8008df2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008df4:	e009      	b.n	8008e0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008df6:	4b2f      	ldr	r3, [pc, #188]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	4a2d      	ldr	r2, [pc, #180]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008dfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e00:	78fb      	ldrb	r3, [r7, #3]
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	005b      	lsls	r3, r3, #1
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e0a:	78fb      	ldrb	r3, [r7, #3]
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e12:	2b80      	cmp	r3, #128	; 0x80
 8008e14:	d0ef      	beq.n	8008df6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e16:	4b27      	ldr	r3, [pc, #156]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f1c3 0307 	rsb	r3, r3, #7
 8008e1e:	2b04      	cmp	r3, #4
 8008e20:	d00a      	beq.n	8008e38 <xPortStartScheduler+0xb8>
	__asm volatile
 8008e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e26:	f383 8811 	msr	BASEPRI, r3
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	60bb      	str	r3, [r7, #8]
}
 8008e34:	bf00      	nop
 8008e36:	e7fe      	b.n	8008e36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e38:	4b1e      	ldr	r3, [pc, #120]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	021b      	lsls	r3, r3, #8
 8008e3e:	4a1d      	ldr	r2, [pc, #116]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008e40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e42:	4b1c      	ldr	r3, [pc, #112]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e4a:	4a1a      	ldr	r2, [pc, #104]	; (8008eb4 <xPortStartScheduler+0x134>)
 8008e4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e56:	4b18      	ldr	r3, [pc, #96]	; (8008eb8 <xPortStartScheduler+0x138>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a17      	ldr	r2, [pc, #92]	; (8008eb8 <xPortStartScheduler+0x138>)
 8008e5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e62:	4b15      	ldr	r3, [pc, #84]	; (8008eb8 <xPortStartScheduler+0x138>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a14      	ldr	r2, [pc, #80]	; (8008eb8 <xPortStartScheduler+0x138>)
 8008e68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008e6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e6e:	f000 f8dd 	bl	800902c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e72:	4b12      	ldr	r3, [pc, #72]	; (8008ebc <xPortStartScheduler+0x13c>)
 8008e74:	2200      	movs	r2, #0
 8008e76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e78:	f000 f8fc 	bl	8009074 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e7c:	4b10      	ldr	r3, [pc, #64]	; (8008ec0 <xPortStartScheduler+0x140>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a0f      	ldr	r2, [pc, #60]	; (8008ec0 <xPortStartScheduler+0x140>)
 8008e82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008e86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e88:	f7ff ff66 	bl	8008d58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e8c:	f7ff f84a 	bl	8007f24 <vTaskSwitchContext>
	prvTaskExitError();
 8008e90:	f7ff ff20 	bl	8008cd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3718      	adds	r7, #24
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
 8008e9e:	bf00      	nop
 8008ea0:	e000ed00 	.word	0xe000ed00
 8008ea4:	410fc271 	.word	0x410fc271
 8008ea8:	410fc270 	.word	0x410fc270
 8008eac:	e000e400 	.word	0xe000e400
 8008eb0:	2000107c 	.word	0x2000107c
 8008eb4:	20001080 	.word	0x20001080
 8008eb8:	e000ed20 	.word	0xe000ed20
 8008ebc:	20000028 	.word	0x20000028
 8008ec0:	e000ef34 	.word	0xe000ef34

08008ec4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
	__asm volatile
 8008eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ece:	f383 8811 	msr	BASEPRI, r3
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	f3bf 8f4f 	dsb	sy
 8008eda:	607b      	str	r3, [r7, #4]
}
 8008edc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008ede:	4b0f      	ldr	r3, [pc, #60]	; (8008f1c <vPortEnterCritical+0x58>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	4a0d      	ldr	r2, [pc, #52]	; (8008f1c <vPortEnterCritical+0x58>)
 8008ee6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ee8:	4b0c      	ldr	r3, [pc, #48]	; (8008f1c <vPortEnterCritical+0x58>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d10f      	bne.n	8008f10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ef0:	4b0b      	ldr	r3, [pc, #44]	; (8008f20 <vPortEnterCritical+0x5c>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00a      	beq.n	8008f10 <vPortEnterCritical+0x4c>
	__asm volatile
 8008efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008efe:	f383 8811 	msr	BASEPRI, r3
 8008f02:	f3bf 8f6f 	isb	sy
 8008f06:	f3bf 8f4f 	dsb	sy
 8008f0a:	603b      	str	r3, [r7, #0]
}
 8008f0c:	bf00      	nop
 8008f0e:	e7fe      	b.n	8008f0e <vPortEnterCritical+0x4a>
	}
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr
 8008f1c:	20000028 	.word	0x20000028
 8008f20:	e000ed04 	.word	0xe000ed04

08008f24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f24:	b480      	push	{r7}
 8008f26:	b083      	sub	sp, #12
 8008f28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f2a:	4b12      	ldr	r3, [pc, #72]	; (8008f74 <vPortExitCritical+0x50>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d10a      	bne.n	8008f48 <vPortExitCritical+0x24>
	__asm volatile
 8008f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f36:	f383 8811 	msr	BASEPRI, r3
 8008f3a:	f3bf 8f6f 	isb	sy
 8008f3e:	f3bf 8f4f 	dsb	sy
 8008f42:	607b      	str	r3, [r7, #4]
}
 8008f44:	bf00      	nop
 8008f46:	e7fe      	b.n	8008f46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f48:	4b0a      	ldr	r3, [pc, #40]	; (8008f74 <vPortExitCritical+0x50>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	3b01      	subs	r3, #1
 8008f4e:	4a09      	ldr	r2, [pc, #36]	; (8008f74 <vPortExitCritical+0x50>)
 8008f50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f52:	4b08      	ldr	r3, [pc, #32]	; (8008f74 <vPortExitCritical+0x50>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d105      	bne.n	8008f66 <vPortExitCritical+0x42>
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	f383 8811 	msr	BASEPRI, r3
}
 8008f64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f66:	bf00      	nop
 8008f68:	370c      	adds	r7, #12
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr
 8008f72:	bf00      	nop
 8008f74:	20000028 	.word	0x20000028
	...

08008f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f80:	f3ef 8009 	mrs	r0, PSP
 8008f84:	f3bf 8f6f 	isb	sy
 8008f88:	4b15      	ldr	r3, [pc, #84]	; (8008fe0 <pxCurrentTCBConst>)
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	f01e 0f10 	tst.w	lr, #16
 8008f90:	bf08      	it	eq
 8008f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9a:	6010      	str	r0, [r2, #0]
 8008f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008fa0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008fa4:	f380 8811 	msr	BASEPRI, r0
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	f3bf 8f6f 	isb	sy
 8008fb0:	f7fe ffb8 	bl	8007f24 <vTaskSwitchContext>
 8008fb4:	f04f 0000 	mov.w	r0, #0
 8008fb8:	f380 8811 	msr	BASEPRI, r0
 8008fbc:	bc09      	pop	{r0, r3}
 8008fbe:	6819      	ldr	r1, [r3, #0]
 8008fc0:	6808      	ldr	r0, [r1, #0]
 8008fc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc6:	f01e 0f10 	tst.w	lr, #16
 8008fca:	bf08      	it	eq
 8008fcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fd0:	f380 8809 	msr	PSP, r0
 8008fd4:	f3bf 8f6f 	isb	sy
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	f3af 8000 	nop.w

08008fe0 <pxCurrentTCBConst>:
 8008fe0:	20000a50 	.word	0x20000a50
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008fe4:	bf00      	nop
 8008fe6:	bf00      	nop

08008fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
	__asm volatile
 8008fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ff2:	f383 8811 	msr	BASEPRI, r3
 8008ff6:	f3bf 8f6f 	isb	sy
 8008ffa:	f3bf 8f4f 	dsb	sy
 8008ffe:	607b      	str	r3, [r7, #4]
}
 8009000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009002:	f7fe fed5 	bl	8007db0 <xTaskIncrementTick>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	d003      	beq.n	8009014 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800900c:	4b06      	ldr	r3, [pc, #24]	; (8009028 <xPortSysTickHandler+0x40>)
 800900e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009012:	601a      	str	r2, [r3, #0]
 8009014:	2300      	movs	r3, #0
 8009016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	f383 8811 	msr	BASEPRI, r3
}
 800901e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009020:	bf00      	nop
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}
 8009028:	e000ed04 	.word	0xe000ed04

0800902c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800902c:	b480      	push	{r7}
 800902e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009030:	4b0b      	ldr	r3, [pc, #44]	; (8009060 <vPortSetupTimerInterrupt+0x34>)
 8009032:	2200      	movs	r2, #0
 8009034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009036:	4b0b      	ldr	r3, [pc, #44]	; (8009064 <vPortSetupTimerInterrupt+0x38>)
 8009038:	2200      	movs	r2, #0
 800903a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800903c:	4b0a      	ldr	r3, [pc, #40]	; (8009068 <vPortSetupTimerInterrupt+0x3c>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a0a      	ldr	r2, [pc, #40]	; (800906c <vPortSetupTimerInterrupt+0x40>)
 8009042:	fba2 2303 	umull	r2, r3, r2, r3
 8009046:	099b      	lsrs	r3, r3, #6
 8009048:	4a09      	ldr	r2, [pc, #36]	; (8009070 <vPortSetupTimerInterrupt+0x44>)
 800904a:	3b01      	subs	r3, #1
 800904c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800904e:	4b04      	ldr	r3, [pc, #16]	; (8009060 <vPortSetupTimerInterrupt+0x34>)
 8009050:	2207      	movs	r2, #7
 8009052:	601a      	str	r2, [r3, #0]
}
 8009054:	bf00      	nop
 8009056:	46bd      	mov	sp, r7
 8009058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800905c:	4770      	bx	lr
 800905e:	bf00      	nop
 8009060:	e000e010 	.word	0xe000e010
 8009064:	e000e018 	.word	0xe000e018
 8009068:	20000000 	.word	0x20000000
 800906c:	10624dd3 	.word	0x10624dd3
 8009070:	e000e014 	.word	0xe000e014

08009074 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009074:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009084 <vPortEnableVFP+0x10>
 8009078:	6801      	ldr	r1, [r0, #0]
 800907a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800907e:	6001      	str	r1, [r0, #0]
 8009080:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009082:	bf00      	nop
 8009084:	e000ed88 	.word	0xe000ed88

08009088 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009088:	b480      	push	{r7}
 800908a:	b085      	sub	sp, #20
 800908c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800908e:	f3ef 8305 	mrs	r3, IPSR
 8009092:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2b0f      	cmp	r3, #15
 8009098:	d914      	bls.n	80090c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800909a:	4a17      	ldr	r2, [pc, #92]	; (80090f8 <vPortValidateInterruptPriority+0x70>)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	4413      	add	r3, r2
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80090a4:	4b15      	ldr	r3, [pc, #84]	; (80090fc <vPortValidateInterruptPriority+0x74>)
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	7afa      	ldrb	r2, [r7, #11]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d20a      	bcs.n	80090c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80090ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b2:	f383 8811 	msr	BASEPRI, r3
 80090b6:	f3bf 8f6f 	isb	sy
 80090ba:	f3bf 8f4f 	dsb	sy
 80090be:	607b      	str	r3, [r7, #4]
}
 80090c0:	bf00      	nop
 80090c2:	e7fe      	b.n	80090c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090c4:	4b0e      	ldr	r3, [pc, #56]	; (8009100 <vPortValidateInterruptPriority+0x78>)
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80090cc:	4b0d      	ldr	r3, [pc, #52]	; (8009104 <vPortValidateInterruptPriority+0x7c>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d90a      	bls.n	80090ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80090d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	603b      	str	r3, [r7, #0]
}
 80090e6:	bf00      	nop
 80090e8:	e7fe      	b.n	80090e8 <vPortValidateInterruptPriority+0x60>
	}
 80090ea:	bf00      	nop
 80090ec:	3714      	adds	r7, #20
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	e000e3f0 	.word	0xe000e3f0
 80090fc:	2000107c 	.word	0x2000107c
 8009100:	e000ed0c 	.word	0xe000ed0c
 8009104:	20001080 	.word	0x20001080

08009108 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b08a      	sub	sp, #40	; 0x28
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009110:	2300      	movs	r3, #0
 8009112:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009114:	f7fe fd90 	bl	8007c38 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009118:	4b5b      	ldr	r3, [pc, #364]	; (8009288 <pvPortMalloc+0x180>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d101      	bne.n	8009124 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009120:	f000 f920 	bl	8009364 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009124:	4b59      	ldr	r3, [pc, #356]	; (800928c <pvPortMalloc+0x184>)
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4013      	ands	r3, r2
 800912c:	2b00      	cmp	r3, #0
 800912e:	f040 8093 	bne.w	8009258 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d01d      	beq.n	8009174 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009138:	2208      	movs	r2, #8
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4413      	add	r3, r2
 800913e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f003 0307 	and.w	r3, r3, #7
 8009146:	2b00      	cmp	r3, #0
 8009148:	d014      	beq.n	8009174 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f023 0307 	bic.w	r3, r3, #7
 8009150:	3308      	adds	r3, #8
 8009152:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f003 0307 	and.w	r3, r3, #7
 800915a:	2b00      	cmp	r3, #0
 800915c:	d00a      	beq.n	8009174 <pvPortMalloc+0x6c>
	__asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009162:	f383 8811 	msr	BASEPRI, r3
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	617b      	str	r3, [r7, #20]
}
 8009170:	bf00      	nop
 8009172:	e7fe      	b.n	8009172 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d06e      	beq.n	8009258 <pvPortMalloc+0x150>
 800917a:	4b45      	ldr	r3, [pc, #276]	; (8009290 <pvPortMalloc+0x188>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	429a      	cmp	r2, r3
 8009182:	d869      	bhi.n	8009258 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009184:	4b43      	ldr	r3, [pc, #268]	; (8009294 <pvPortMalloc+0x18c>)
 8009186:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009188:	4b42      	ldr	r3, [pc, #264]	; (8009294 <pvPortMalloc+0x18c>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800918e:	e004      	b.n	800919a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009192:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800919a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	687a      	ldr	r2, [r7, #4]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d903      	bls.n	80091ac <pvPortMalloc+0xa4>
 80091a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1f1      	bne.n	8009190 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091ac:	4b36      	ldr	r3, [pc, #216]	; (8009288 <pvPortMalloc+0x180>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d050      	beq.n	8009258 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2208      	movs	r2, #8
 80091bc:	4413      	add	r3, r2
 80091be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	1ad2      	subs	r2, r2, r3
 80091d0:	2308      	movs	r3, #8
 80091d2:	005b      	lsls	r3, r3, #1
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d91f      	bls.n	8009218 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4413      	add	r3, r2
 80091de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	f003 0307 	and.w	r3, r3, #7
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00a      	beq.n	8009200 <pvPortMalloc+0xf8>
	__asm volatile
 80091ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ee:	f383 8811 	msr	BASEPRI, r3
 80091f2:	f3bf 8f6f 	isb	sy
 80091f6:	f3bf 8f4f 	dsb	sy
 80091fa:	613b      	str	r3, [r7, #16]
}
 80091fc:	bf00      	nop
 80091fe:	e7fe      	b.n	80091fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009202:	685a      	ldr	r2, [r3, #4]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	1ad2      	subs	r2, r2, r3
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800920c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009212:	69b8      	ldr	r0, [r7, #24]
 8009214:	f000 f908 	bl	8009428 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009218:	4b1d      	ldr	r3, [pc, #116]	; (8009290 <pvPortMalloc+0x188>)
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	4a1b      	ldr	r2, [pc, #108]	; (8009290 <pvPortMalloc+0x188>)
 8009224:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009226:	4b1a      	ldr	r3, [pc, #104]	; (8009290 <pvPortMalloc+0x188>)
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	4b1b      	ldr	r3, [pc, #108]	; (8009298 <pvPortMalloc+0x190>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	429a      	cmp	r2, r3
 8009230:	d203      	bcs.n	800923a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009232:	4b17      	ldr	r3, [pc, #92]	; (8009290 <pvPortMalloc+0x188>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a18      	ldr	r2, [pc, #96]	; (8009298 <pvPortMalloc+0x190>)
 8009238:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800923a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800923c:	685a      	ldr	r2, [r3, #4]
 800923e:	4b13      	ldr	r3, [pc, #76]	; (800928c <pvPortMalloc+0x184>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	431a      	orrs	r2, r3
 8009244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009246:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924a:	2200      	movs	r2, #0
 800924c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800924e:	4b13      	ldr	r3, [pc, #76]	; (800929c <pvPortMalloc+0x194>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	3301      	adds	r3, #1
 8009254:	4a11      	ldr	r2, [pc, #68]	; (800929c <pvPortMalloc+0x194>)
 8009256:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009258:	f7fe fcfc 	bl	8007c54 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	f003 0307 	and.w	r3, r3, #7
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00a      	beq.n	800927c <pvPortMalloc+0x174>
	__asm volatile
 8009266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926a:	f383 8811 	msr	BASEPRI, r3
 800926e:	f3bf 8f6f 	isb	sy
 8009272:	f3bf 8f4f 	dsb	sy
 8009276:	60fb      	str	r3, [r7, #12]
}
 8009278:	bf00      	nop
 800927a:	e7fe      	b.n	800927a <pvPortMalloc+0x172>
	return pvReturn;
 800927c:	69fb      	ldr	r3, [r7, #28]
}
 800927e:	4618      	mov	r0, r3
 8009280:	3728      	adds	r7, #40	; 0x28
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20004c8c 	.word	0x20004c8c
 800928c:	20004ca0 	.word	0x20004ca0
 8009290:	20004c90 	.word	0x20004c90
 8009294:	20004c84 	.word	0x20004c84
 8009298:	20004c94 	.word	0x20004c94
 800929c:	20004c98 	.word	0x20004c98

080092a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d04d      	beq.n	800934e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092b2:	2308      	movs	r3, #8
 80092b4:	425b      	negs	r3, r3
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	4413      	add	r3, r2
 80092ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	4b24      	ldr	r3, [pc, #144]	; (8009358 <vPortFree+0xb8>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4013      	ands	r3, r2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d10a      	bne.n	80092e4 <vPortFree+0x44>
	__asm volatile
 80092ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d2:	f383 8811 	msr	BASEPRI, r3
 80092d6:	f3bf 8f6f 	isb	sy
 80092da:	f3bf 8f4f 	dsb	sy
 80092de:	60fb      	str	r3, [r7, #12]
}
 80092e0:	bf00      	nop
 80092e2:	e7fe      	b.n	80092e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00a      	beq.n	8009302 <vPortFree+0x62>
	__asm volatile
 80092ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092f0:	f383 8811 	msr	BASEPRI, r3
 80092f4:	f3bf 8f6f 	isb	sy
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	60bb      	str	r3, [r7, #8]
}
 80092fe:	bf00      	nop
 8009300:	e7fe      	b.n	8009300 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	685a      	ldr	r2, [r3, #4]
 8009306:	4b14      	ldr	r3, [pc, #80]	; (8009358 <vPortFree+0xb8>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4013      	ands	r3, r2
 800930c:	2b00      	cmp	r3, #0
 800930e:	d01e      	beq.n	800934e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d11a      	bne.n	800934e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009318:	693b      	ldr	r3, [r7, #16]
 800931a:	685a      	ldr	r2, [r3, #4]
 800931c:	4b0e      	ldr	r3, [pc, #56]	; (8009358 <vPortFree+0xb8>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	43db      	mvns	r3, r3
 8009322:	401a      	ands	r2, r3
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009328:	f7fe fc86 	bl	8007c38 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	4b0a      	ldr	r3, [pc, #40]	; (800935c <vPortFree+0xbc>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4413      	add	r3, r2
 8009336:	4a09      	ldr	r2, [pc, #36]	; (800935c <vPortFree+0xbc>)
 8009338:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800933a:	6938      	ldr	r0, [r7, #16]
 800933c:	f000 f874 	bl	8009428 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009340:	4b07      	ldr	r3, [pc, #28]	; (8009360 <vPortFree+0xc0>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	3301      	adds	r3, #1
 8009346:	4a06      	ldr	r2, [pc, #24]	; (8009360 <vPortFree+0xc0>)
 8009348:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800934a:	f7fe fc83 	bl	8007c54 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800934e:	bf00      	nop
 8009350:	3718      	adds	r7, #24
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}
 8009356:	bf00      	nop
 8009358:	20004ca0 	.word	0x20004ca0
 800935c:	20004c90 	.word	0x20004c90
 8009360:	20004c9c 	.word	0x20004c9c

08009364 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800936a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800936e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009370:	4b27      	ldr	r3, [pc, #156]	; (8009410 <prvHeapInit+0xac>)
 8009372:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f003 0307 	and.w	r3, r3, #7
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00c      	beq.n	8009398 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	3307      	adds	r3, #7
 8009382:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f023 0307 	bic.w	r3, r3, #7
 800938a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	4a1f      	ldr	r2, [pc, #124]	; (8009410 <prvHeapInit+0xac>)
 8009394:	4413      	add	r3, r2
 8009396:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800939c:	4a1d      	ldr	r2, [pc, #116]	; (8009414 <prvHeapInit+0xb0>)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093a2:	4b1c      	ldr	r3, [pc, #112]	; (8009414 <prvHeapInit+0xb0>)
 80093a4:	2200      	movs	r2, #0
 80093a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68ba      	ldr	r2, [r7, #8]
 80093ac:	4413      	add	r3, r2
 80093ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093b0:	2208      	movs	r2, #8
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	1a9b      	subs	r3, r3, r2
 80093b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f023 0307 	bic.w	r3, r3, #7
 80093be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4a15      	ldr	r2, [pc, #84]	; (8009418 <prvHeapInit+0xb4>)
 80093c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093c6:	4b14      	ldr	r3, [pc, #80]	; (8009418 <prvHeapInit+0xb4>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2200      	movs	r2, #0
 80093cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ce:	4b12      	ldr	r3, [pc, #72]	; (8009418 <prvHeapInit+0xb4>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	68fa      	ldr	r2, [r7, #12]
 80093de:	1ad2      	subs	r2, r2, r3
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093e4:	4b0c      	ldr	r3, [pc, #48]	; (8009418 <prvHeapInit+0xb4>)
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	4a0a      	ldr	r2, [pc, #40]	; (800941c <prvHeapInit+0xb8>)
 80093f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	4a09      	ldr	r2, [pc, #36]	; (8009420 <prvHeapInit+0xbc>)
 80093fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093fc:	4b09      	ldr	r3, [pc, #36]	; (8009424 <prvHeapInit+0xc0>)
 80093fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009402:	601a      	str	r2, [r3, #0]
}
 8009404:	bf00      	nop
 8009406:	3714      	adds	r7, #20
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr
 8009410:	20001084 	.word	0x20001084
 8009414:	20004c84 	.word	0x20004c84
 8009418:	20004c8c 	.word	0x20004c8c
 800941c:	20004c94 	.word	0x20004c94
 8009420:	20004c90 	.word	0x20004c90
 8009424:	20004ca0 	.word	0x20004ca0

08009428 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009430:	4b28      	ldr	r3, [pc, #160]	; (80094d4 <prvInsertBlockIntoFreeList+0xac>)
 8009432:	60fb      	str	r3, [r7, #12]
 8009434:	e002      	b.n	800943c <prvInsertBlockIntoFreeList+0x14>
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	687a      	ldr	r2, [r7, #4]
 8009442:	429a      	cmp	r2, r3
 8009444:	d8f7      	bhi.n	8009436 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	68ba      	ldr	r2, [r7, #8]
 8009450:	4413      	add	r3, r2
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	429a      	cmp	r2, r3
 8009456:	d108      	bne.n	800946a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	685a      	ldr	r2, [r3, #4]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	441a      	add	r2, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	441a      	add	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	429a      	cmp	r2, r3
 800947c:	d118      	bne.n	80094b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	4b15      	ldr	r3, [pc, #84]	; (80094d8 <prvInsertBlockIntoFreeList+0xb0>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	429a      	cmp	r2, r3
 8009488:	d00d      	beq.n	80094a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	685a      	ldr	r2, [r3, #4]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	441a      	add	r2, r3
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	e008      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094a6:	4b0c      	ldr	r3, [pc, #48]	; (80094d8 <prvInsertBlockIntoFreeList+0xb0>)
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e003      	b.n	80094b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	681a      	ldr	r2, [r3, #0]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d002      	beq.n	80094c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	687a      	ldr	r2, [r7, #4]
 80094c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094c6:	bf00      	nop
 80094c8:	3714      	adds	r7, #20
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	20004c84 	.word	0x20004c84
 80094d8:	20004c8c 	.word	0x20004c8c

080094dc <__errno>:
 80094dc:	4b01      	ldr	r3, [pc, #4]	; (80094e4 <__errno+0x8>)
 80094de:	6818      	ldr	r0, [r3, #0]
 80094e0:	4770      	bx	lr
 80094e2:	bf00      	nop
 80094e4:	2000002c 	.word	0x2000002c

080094e8 <std>:
 80094e8:	2300      	movs	r3, #0
 80094ea:	b510      	push	{r4, lr}
 80094ec:	4604      	mov	r4, r0
 80094ee:	e9c0 3300 	strd	r3, r3, [r0]
 80094f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80094f6:	6083      	str	r3, [r0, #8]
 80094f8:	8181      	strh	r1, [r0, #12]
 80094fa:	6643      	str	r3, [r0, #100]	; 0x64
 80094fc:	81c2      	strh	r2, [r0, #14]
 80094fe:	6183      	str	r3, [r0, #24]
 8009500:	4619      	mov	r1, r3
 8009502:	2208      	movs	r2, #8
 8009504:	305c      	adds	r0, #92	; 0x5c
 8009506:	f000 f92b 	bl	8009760 <memset>
 800950a:	4b05      	ldr	r3, [pc, #20]	; (8009520 <std+0x38>)
 800950c:	6263      	str	r3, [r4, #36]	; 0x24
 800950e:	4b05      	ldr	r3, [pc, #20]	; (8009524 <std+0x3c>)
 8009510:	62a3      	str	r3, [r4, #40]	; 0x28
 8009512:	4b05      	ldr	r3, [pc, #20]	; (8009528 <std+0x40>)
 8009514:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009516:	4b05      	ldr	r3, [pc, #20]	; (800952c <std+0x44>)
 8009518:	6224      	str	r4, [r4, #32]
 800951a:	6323      	str	r3, [r4, #48]	; 0x30
 800951c:	bd10      	pop	{r4, pc}
 800951e:	bf00      	nop
 8009520:	0800a2cd 	.word	0x0800a2cd
 8009524:	0800a2ef 	.word	0x0800a2ef
 8009528:	0800a327 	.word	0x0800a327
 800952c:	0800a34b 	.word	0x0800a34b

08009530 <_cleanup_r>:
 8009530:	4901      	ldr	r1, [pc, #4]	; (8009538 <_cleanup_r+0x8>)
 8009532:	f000 b8af 	b.w	8009694 <_fwalk_reent>
 8009536:	bf00      	nop
 8009538:	0800b195 	.word	0x0800b195

0800953c <__sfmoreglue>:
 800953c:	b570      	push	{r4, r5, r6, lr}
 800953e:	1e4a      	subs	r2, r1, #1
 8009540:	2568      	movs	r5, #104	; 0x68
 8009542:	4355      	muls	r5, r2
 8009544:	460e      	mov	r6, r1
 8009546:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800954a:	f000 f961 	bl	8009810 <_malloc_r>
 800954e:	4604      	mov	r4, r0
 8009550:	b140      	cbz	r0, 8009564 <__sfmoreglue+0x28>
 8009552:	2100      	movs	r1, #0
 8009554:	e9c0 1600 	strd	r1, r6, [r0]
 8009558:	300c      	adds	r0, #12
 800955a:	60a0      	str	r0, [r4, #8]
 800955c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009560:	f000 f8fe 	bl	8009760 <memset>
 8009564:	4620      	mov	r0, r4
 8009566:	bd70      	pop	{r4, r5, r6, pc}

08009568 <__sfp_lock_acquire>:
 8009568:	4801      	ldr	r0, [pc, #4]	; (8009570 <__sfp_lock_acquire+0x8>)
 800956a:	f000 b8d8 	b.w	800971e <__retarget_lock_acquire_recursive>
 800956e:	bf00      	nop
 8009570:	20005a28 	.word	0x20005a28

08009574 <__sfp_lock_release>:
 8009574:	4801      	ldr	r0, [pc, #4]	; (800957c <__sfp_lock_release+0x8>)
 8009576:	f000 b8d3 	b.w	8009720 <__retarget_lock_release_recursive>
 800957a:	bf00      	nop
 800957c:	20005a28 	.word	0x20005a28

08009580 <__sinit_lock_acquire>:
 8009580:	4801      	ldr	r0, [pc, #4]	; (8009588 <__sinit_lock_acquire+0x8>)
 8009582:	f000 b8cc 	b.w	800971e <__retarget_lock_acquire_recursive>
 8009586:	bf00      	nop
 8009588:	20005a23 	.word	0x20005a23

0800958c <__sinit_lock_release>:
 800958c:	4801      	ldr	r0, [pc, #4]	; (8009594 <__sinit_lock_release+0x8>)
 800958e:	f000 b8c7 	b.w	8009720 <__retarget_lock_release_recursive>
 8009592:	bf00      	nop
 8009594:	20005a23 	.word	0x20005a23

08009598 <__sinit>:
 8009598:	b510      	push	{r4, lr}
 800959a:	4604      	mov	r4, r0
 800959c:	f7ff fff0 	bl	8009580 <__sinit_lock_acquire>
 80095a0:	69a3      	ldr	r3, [r4, #24]
 80095a2:	b11b      	cbz	r3, 80095ac <__sinit+0x14>
 80095a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095a8:	f7ff bff0 	b.w	800958c <__sinit_lock_release>
 80095ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80095b0:	6523      	str	r3, [r4, #80]	; 0x50
 80095b2:	4b13      	ldr	r3, [pc, #76]	; (8009600 <__sinit+0x68>)
 80095b4:	4a13      	ldr	r2, [pc, #76]	; (8009604 <__sinit+0x6c>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80095ba:	42a3      	cmp	r3, r4
 80095bc:	bf04      	itt	eq
 80095be:	2301      	moveq	r3, #1
 80095c0:	61a3      	streq	r3, [r4, #24]
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 f820 	bl	8009608 <__sfp>
 80095c8:	6060      	str	r0, [r4, #4]
 80095ca:	4620      	mov	r0, r4
 80095cc:	f000 f81c 	bl	8009608 <__sfp>
 80095d0:	60a0      	str	r0, [r4, #8]
 80095d2:	4620      	mov	r0, r4
 80095d4:	f000 f818 	bl	8009608 <__sfp>
 80095d8:	2200      	movs	r2, #0
 80095da:	60e0      	str	r0, [r4, #12]
 80095dc:	2104      	movs	r1, #4
 80095de:	6860      	ldr	r0, [r4, #4]
 80095e0:	f7ff ff82 	bl	80094e8 <std>
 80095e4:	68a0      	ldr	r0, [r4, #8]
 80095e6:	2201      	movs	r2, #1
 80095e8:	2109      	movs	r1, #9
 80095ea:	f7ff ff7d 	bl	80094e8 <std>
 80095ee:	68e0      	ldr	r0, [r4, #12]
 80095f0:	2202      	movs	r2, #2
 80095f2:	2112      	movs	r1, #18
 80095f4:	f7ff ff78 	bl	80094e8 <std>
 80095f8:	2301      	movs	r3, #1
 80095fa:	61a3      	str	r3, [r4, #24]
 80095fc:	e7d2      	b.n	80095a4 <__sinit+0xc>
 80095fe:	bf00      	nop
 8009600:	0800c524 	.word	0x0800c524
 8009604:	08009531 	.word	0x08009531

08009608 <__sfp>:
 8009608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960a:	4607      	mov	r7, r0
 800960c:	f7ff ffac 	bl	8009568 <__sfp_lock_acquire>
 8009610:	4b1e      	ldr	r3, [pc, #120]	; (800968c <__sfp+0x84>)
 8009612:	681e      	ldr	r6, [r3, #0]
 8009614:	69b3      	ldr	r3, [r6, #24]
 8009616:	b913      	cbnz	r3, 800961e <__sfp+0x16>
 8009618:	4630      	mov	r0, r6
 800961a:	f7ff ffbd 	bl	8009598 <__sinit>
 800961e:	3648      	adds	r6, #72	; 0x48
 8009620:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009624:	3b01      	subs	r3, #1
 8009626:	d503      	bpl.n	8009630 <__sfp+0x28>
 8009628:	6833      	ldr	r3, [r6, #0]
 800962a:	b30b      	cbz	r3, 8009670 <__sfp+0x68>
 800962c:	6836      	ldr	r6, [r6, #0]
 800962e:	e7f7      	b.n	8009620 <__sfp+0x18>
 8009630:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009634:	b9d5      	cbnz	r5, 800966c <__sfp+0x64>
 8009636:	4b16      	ldr	r3, [pc, #88]	; (8009690 <__sfp+0x88>)
 8009638:	60e3      	str	r3, [r4, #12]
 800963a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800963e:	6665      	str	r5, [r4, #100]	; 0x64
 8009640:	f000 f86c 	bl	800971c <__retarget_lock_init_recursive>
 8009644:	f7ff ff96 	bl	8009574 <__sfp_lock_release>
 8009648:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800964c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009650:	6025      	str	r5, [r4, #0]
 8009652:	61a5      	str	r5, [r4, #24]
 8009654:	2208      	movs	r2, #8
 8009656:	4629      	mov	r1, r5
 8009658:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800965c:	f000 f880 	bl	8009760 <memset>
 8009660:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009664:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009668:	4620      	mov	r0, r4
 800966a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800966c:	3468      	adds	r4, #104	; 0x68
 800966e:	e7d9      	b.n	8009624 <__sfp+0x1c>
 8009670:	2104      	movs	r1, #4
 8009672:	4638      	mov	r0, r7
 8009674:	f7ff ff62 	bl	800953c <__sfmoreglue>
 8009678:	4604      	mov	r4, r0
 800967a:	6030      	str	r0, [r6, #0]
 800967c:	2800      	cmp	r0, #0
 800967e:	d1d5      	bne.n	800962c <__sfp+0x24>
 8009680:	f7ff ff78 	bl	8009574 <__sfp_lock_release>
 8009684:	230c      	movs	r3, #12
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	e7ee      	b.n	8009668 <__sfp+0x60>
 800968a:	bf00      	nop
 800968c:	0800c524 	.word	0x0800c524
 8009690:	ffff0001 	.word	0xffff0001

08009694 <_fwalk_reent>:
 8009694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009698:	4606      	mov	r6, r0
 800969a:	4688      	mov	r8, r1
 800969c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096a0:	2700      	movs	r7, #0
 80096a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096a6:	f1b9 0901 	subs.w	r9, r9, #1
 80096aa:	d505      	bpl.n	80096b8 <_fwalk_reent+0x24>
 80096ac:	6824      	ldr	r4, [r4, #0]
 80096ae:	2c00      	cmp	r4, #0
 80096b0:	d1f7      	bne.n	80096a2 <_fwalk_reent+0xe>
 80096b2:	4638      	mov	r0, r7
 80096b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096b8:	89ab      	ldrh	r3, [r5, #12]
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d907      	bls.n	80096ce <_fwalk_reent+0x3a>
 80096be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80096c2:	3301      	adds	r3, #1
 80096c4:	d003      	beq.n	80096ce <_fwalk_reent+0x3a>
 80096c6:	4629      	mov	r1, r5
 80096c8:	4630      	mov	r0, r6
 80096ca:	47c0      	blx	r8
 80096cc:	4307      	orrs	r7, r0
 80096ce:	3568      	adds	r5, #104	; 0x68
 80096d0:	e7e9      	b.n	80096a6 <_fwalk_reent+0x12>
	...

080096d4 <__libc_init_array>:
 80096d4:	b570      	push	{r4, r5, r6, lr}
 80096d6:	4d0d      	ldr	r5, [pc, #52]	; (800970c <__libc_init_array+0x38>)
 80096d8:	4c0d      	ldr	r4, [pc, #52]	; (8009710 <__libc_init_array+0x3c>)
 80096da:	1b64      	subs	r4, r4, r5
 80096dc:	10a4      	asrs	r4, r4, #2
 80096de:	2600      	movs	r6, #0
 80096e0:	42a6      	cmp	r6, r4
 80096e2:	d109      	bne.n	80096f8 <__libc_init_array+0x24>
 80096e4:	4d0b      	ldr	r5, [pc, #44]	; (8009714 <__libc_init_array+0x40>)
 80096e6:	4c0c      	ldr	r4, [pc, #48]	; (8009718 <__libc_init_array+0x44>)
 80096e8:	f002 fe30 	bl	800c34c <_init>
 80096ec:	1b64      	subs	r4, r4, r5
 80096ee:	10a4      	asrs	r4, r4, #2
 80096f0:	2600      	movs	r6, #0
 80096f2:	42a6      	cmp	r6, r4
 80096f4:	d105      	bne.n	8009702 <__libc_init_array+0x2e>
 80096f6:	bd70      	pop	{r4, r5, r6, pc}
 80096f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096fc:	4798      	blx	r3
 80096fe:	3601      	adds	r6, #1
 8009700:	e7ee      	b.n	80096e0 <__libc_init_array+0xc>
 8009702:	f855 3b04 	ldr.w	r3, [r5], #4
 8009706:	4798      	blx	r3
 8009708:	3601      	adds	r6, #1
 800970a:	e7f2      	b.n	80096f2 <__libc_init_array+0x1e>
 800970c:	0800c8ac 	.word	0x0800c8ac
 8009710:	0800c8ac 	.word	0x0800c8ac
 8009714:	0800c8ac 	.word	0x0800c8ac
 8009718:	0800c8b0 	.word	0x0800c8b0

0800971c <__retarget_lock_init_recursive>:
 800971c:	4770      	bx	lr

0800971e <__retarget_lock_acquire_recursive>:
 800971e:	4770      	bx	lr

08009720 <__retarget_lock_release_recursive>:
 8009720:	4770      	bx	lr
	...

08009724 <malloc>:
 8009724:	4b02      	ldr	r3, [pc, #8]	; (8009730 <malloc+0xc>)
 8009726:	4601      	mov	r1, r0
 8009728:	6818      	ldr	r0, [r3, #0]
 800972a:	f000 b871 	b.w	8009810 <_malloc_r>
 800972e:	bf00      	nop
 8009730:	2000002c 	.word	0x2000002c

08009734 <free>:
 8009734:	4b02      	ldr	r3, [pc, #8]	; (8009740 <free+0xc>)
 8009736:	4601      	mov	r1, r0
 8009738:	6818      	ldr	r0, [r3, #0]
 800973a:	f000 b819 	b.w	8009770 <_free_r>
 800973e:	bf00      	nop
 8009740:	2000002c 	.word	0x2000002c

08009744 <memcpy>:
 8009744:	440a      	add	r2, r1
 8009746:	4291      	cmp	r1, r2
 8009748:	f100 33ff 	add.w	r3, r0, #4294967295
 800974c:	d100      	bne.n	8009750 <memcpy+0xc>
 800974e:	4770      	bx	lr
 8009750:	b510      	push	{r4, lr}
 8009752:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009756:	f803 4f01 	strb.w	r4, [r3, #1]!
 800975a:	4291      	cmp	r1, r2
 800975c:	d1f9      	bne.n	8009752 <memcpy+0xe>
 800975e:	bd10      	pop	{r4, pc}

08009760 <memset>:
 8009760:	4402      	add	r2, r0
 8009762:	4603      	mov	r3, r0
 8009764:	4293      	cmp	r3, r2
 8009766:	d100      	bne.n	800976a <memset+0xa>
 8009768:	4770      	bx	lr
 800976a:	f803 1b01 	strb.w	r1, [r3], #1
 800976e:	e7f9      	b.n	8009764 <memset+0x4>

08009770 <_free_r>:
 8009770:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009772:	2900      	cmp	r1, #0
 8009774:	d048      	beq.n	8009808 <_free_r+0x98>
 8009776:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800977a:	9001      	str	r0, [sp, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	f1a1 0404 	sub.w	r4, r1, #4
 8009782:	bfb8      	it	lt
 8009784:	18e4      	addlt	r4, r4, r3
 8009786:	f001 fd57 	bl	800b238 <__malloc_lock>
 800978a:	4a20      	ldr	r2, [pc, #128]	; (800980c <_free_r+0x9c>)
 800978c:	9801      	ldr	r0, [sp, #4]
 800978e:	6813      	ldr	r3, [r2, #0]
 8009790:	4615      	mov	r5, r2
 8009792:	b933      	cbnz	r3, 80097a2 <_free_r+0x32>
 8009794:	6063      	str	r3, [r4, #4]
 8009796:	6014      	str	r4, [r2, #0]
 8009798:	b003      	add	sp, #12
 800979a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800979e:	f001 bd51 	b.w	800b244 <__malloc_unlock>
 80097a2:	42a3      	cmp	r3, r4
 80097a4:	d90b      	bls.n	80097be <_free_r+0x4e>
 80097a6:	6821      	ldr	r1, [r4, #0]
 80097a8:	1862      	adds	r2, r4, r1
 80097aa:	4293      	cmp	r3, r2
 80097ac:	bf04      	itt	eq
 80097ae:	681a      	ldreq	r2, [r3, #0]
 80097b0:	685b      	ldreq	r3, [r3, #4]
 80097b2:	6063      	str	r3, [r4, #4]
 80097b4:	bf04      	itt	eq
 80097b6:	1852      	addeq	r2, r2, r1
 80097b8:	6022      	streq	r2, [r4, #0]
 80097ba:	602c      	str	r4, [r5, #0]
 80097bc:	e7ec      	b.n	8009798 <_free_r+0x28>
 80097be:	461a      	mov	r2, r3
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	b10b      	cbz	r3, 80097c8 <_free_r+0x58>
 80097c4:	42a3      	cmp	r3, r4
 80097c6:	d9fa      	bls.n	80097be <_free_r+0x4e>
 80097c8:	6811      	ldr	r1, [r2, #0]
 80097ca:	1855      	adds	r5, r2, r1
 80097cc:	42a5      	cmp	r5, r4
 80097ce:	d10b      	bne.n	80097e8 <_free_r+0x78>
 80097d0:	6824      	ldr	r4, [r4, #0]
 80097d2:	4421      	add	r1, r4
 80097d4:	1854      	adds	r4, r2, r1
 80097d6:	42a3      	cmp	r3, r4
 80097d8:	6011      	str	r1, [r2, #0]
 80097da:	d1dd      	bne.n	8009798 <_free_r+0x28>
 80097dc:	681c      	ldr	r4, [r3, #0]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	6053      	str	r3, [r2, #4]
 80097e2:	4421      	add	r1, r4
 80097e4:	6011      	str	r1, [r2, #0]
 80097e6:	e7d7      	b.n	8009798 <_free_r+0x28>
 80097e8:	d902      	bls.n	80097f0 <_free_r+0x80>
 80097ea:	230c      	movs	r3, #12
 80097ec:	6003      	str	r3, [r0, #0]
 80097ee:	e7d3      	b.n	8009798 <_free_r+0x28>
 80097f0:	6825      	ldr	r5, [r4, #0]
 80097f2:	1961      	adds	r1, r4, r5
 80097f4:	428b      	cmp	r3, r1
 80097f6:	bf04      	itt	eq
 80097f8:	6819      	ldreq	r1, [r3, #0]
 80097fa:	685b      	ldreq	r3, [r3, #4]
 80097fc:	6063      	str	r3, [r4, #4]
 80097fe:	bf04      	itt	eq
 8009800:	1949      	addeq	r1, r1, r5
 8009802:	6021      	streq	r1, [r4, #0]
 8009804:	6054      	str	r4, [r2, #4]
 8009806:	e7c7      	b.n	8009798 <_free_r+0x28>
 8009808:	b003      	add	sp, #12
 800980a:	bd30      	pop	{r4, r5, pc}
 800980c:	20004ca4 	.word	0x20004ca4

08009810 <_malloc_r>:
 8009810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009812:	1ccd      	adds	r5, r1, #3
 8009814:	f025 0503 	bic.w	r5, r5, #3
 8009818:	3508      	adds	r5, #8
 800981a:	2d0c      	cmp	r5, #12
 800981c:	bf38      	it	cc
 800981e:	250c      	movcc	r5, #12
 8009820:	2d00      	cmp	r5, #0
 8009822:	4606      	mov	r6, r0
 8009824:	db01      	blt.n	800982a <_malloc_r+0x1a>
 8009826:	42a9      	cmp	r1, r5
 8009828:	d903      	bls.n	8009832 <_malloc_r+0x22>
 800982a:	230c      	movs	r3, #12
 800982c:	6033      	str	r3, [r6, #0]
 800982e:	2000      	movs	r0, #0
 8009830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009832:	f001 fd01 	bl	800b238 <__malloc_lock>
 8009836:	4921      	ldr	r1, [pc, #132]	; (80098bc <_malloc_r+0xac>)
 8009838:	680a      	ldr	r2, [r1, #0]
 800983a:	4614      	mov	r4, r2
 800983c:	b99c      	cbnz	r4, 8009866 <_malloc_r+0x56>
 800983e:	4f20      	ldr	r7, [pc, #128]	; (80098c0 <_malloc_r+0xb0>)
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	b923      	cbnz	r3, 800984e <_malloc_r+0x3e>
 8009844:	4621      	mov	r1, r4
 8009846:	4630      	mov	r0, r6
 8009848:	f000 fd10 	bl	800a26c <_sbrk_r>
 800984c:	6038      	str	r0, [r7, #0]
 800984e:	4629      	mov	r1, r5
 8009850:	4630      	mov	r0, r6
 8009852:	f000 fd0b 	bl	800a26c <_sbrk_r>
 8009856:	1c43      	adds	r3, r0, #1
 8009858:	d123      	bne.n	80098a2 <_malloc_r+0x92>
 800985a:	230c      	movs	r3, #12
 800985c:	6033      	str	r3, [r6, #0]
 800985e:	4630      	mov	r0, r6
 8009860:	f001 fcf0 	bl	800b244 <__malloc_unlock>
 8009864:	e7e3      	b.n	800982e <_malloc_r+0x1e>
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	1b5b      	subs	r3, r3, r5
 800986a:	d417      	bmi.n	800989c <_malloc_r+0x8c>
 800986c:	2b0b      	cmp	r3, #11
 800986e:	d903      	bls.n	8009878 <_malloc_r+0x68>
 8009870:	6023      	str	r3, [r4, #0]
 8009872:	441c      	add	r4, r3
 8009874:	6025      	str	r5, [r4, #0]
 8009876:	e004      	b.n	8009882 <_malloc_r+0x72>
 8009878:	6863      	ldr	r3, [r4, #4]
 800987a:	42a2      	cmp	r2, r4
 800987c:	bf0c      	ite	eq
 800987e:	600b      	streq	r3, [r1, #0]
 8009880:	6053      	strne	r3, [r2, #4]
 8009882:	4630      	mov	r0, r6
 8009884:	f001 fcde 	bl	800b244 <__malloc_unlock>
 8009888:	f104 000b 	add.w	r0, r4, #11
 800988c:	1d23      	adds	r3, r4, #4
 800988e:	f020 0007 	bic.w	r0, r0, #7
 8009892:	1ac2      	subs	r2, r0, r3
 8009894:	d0cc      	beq.n	8009830 <_malloc_r+0x20>
 8009896:	1a1b      	subs	r3, r3, r0
 8009898:	50a3      	str	r3, [r4, r2]
 800989a:	e7c9      	b.n	8009830 <_malloc_r+0x20>
 800989c:	4622      	mov	r2, r4
 800989e:	6864      	ldr	r4, [r4, #4]
 80098a0:	e7cc      	b.n	800983c <_malloc_r+0x2c>
 80098a2:	1cc4      	adds	r4, r0, #3
 80098a4:	f024 0403 	bic.w	r4, r4, #3
 80098a8:	42a0      	cmp	r0, r4
 80098aa:	d0e3      	beq.n	8009874 <_malloc_r+0x64>
 80098ac:	1a21      	subs	r1, r4, r0
 80098ae:	4630      	mov	r0, r6
 80098b0:	f000 fcdc 	bl	800a26c <_sbrk_r>
 80098b4:	3001      	adds	r0, #1
 80098b6:	d1dd      	bne.n	8009874 <_malloc_r+0x64>
 80098b8:	e7cf      	b.n	800985a <_malloc_r+0x4a>
 80098ba:	bf00      	nop
 80098bc:	20004ca4 	.word	0x20004ca4
 80098c0:	20004ca8 	.word	0x20004ca8

080098c4 <__cvt>:
 80098c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	ec55 4b10 	vmov	r4, r5, d0
 80098cc:	2d00      	cmp	r5, #0
 80098ce:	460e      	mov	r6, r1
 80098d0:	4619      	mov	r1, r3
 80098d2:	462b      	mov	r3, r5
 80098d4:	bfbb      	ittet	lt
 80098d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80098da:	461d      	movlt	r5, r3
 80098dc:	2300      	movge	r3, #0
 80098de:	232d      	movlt	r3, #45	; 0x2d
 80098e0:	700b      	strb	r3, [r1, #0]
 80098e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80098e8:	4691      	mov	r9, r2
 80098ea:	f023 0820 	bic.w	r8, r3, #32
 80098ee:	bfbc      	itt	lt
 80098f0:	4622      	movlt	r2, r4
 80098f2:	4614      	movlt	r4, r2
 80098f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80098f8:	d005      	beq.n	8009906 <__cvt+0x42>
 80098fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80098fe:	d100      	bne.n	8009902 <__cvt+0x3e>
 8009900:	3601      	adds	r6, #1
 8009902:	2102      	movs	r1, #2
 8009904:	e000      	b.n	8009908 <__cvt+0x44>
 8009906:	2103      	movs	r1, #3
 8009908:	ab03      	add	r3, sp, #12
 800990a:	9301      	str	r3, [sp, #4]
 800990c:	ab02      	add	r3, sp, #8
 800990e:	9300      	str	r3, [sp, #0]
 8009910:	ec45 4b10 	vmov	d0, r4, r5
 8009914:	4653      	mov	r3, sl
 8009916:	4632      	mov	r2, r6
 8009918:	f000 fdca 	bl	800a4b0 <_dtoa_r>
 800991c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009920:	4607      	mov	r7, r0
 8009922:	d102      	bne.n	800992a <__cvt+0x66>
 8009924:	f019 0f01 	tst.w	r9, #1
 8009928:	d022      	beq.n	8009970 <__cvt+0xac>
 800992a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800992e:	eb07 0906 	add.w	r9, r7, r6
 8009932:	d110      	bne.n	8009956 <__cvt+0x92>
 8009934:	783b      	ldrb	r3, [r7, #0]
 8009936:	2b30      	cmp	r3, #48	; 0x30
 8009938:	d10a      	bne.n	8009950 <__cvt+0x8c>
 800993a:	2200      	movs	r2, #0
 800993c:	2300      	movs	r3, #0
 800993e:	4620      	mov	r0, r4
 8009940:	4629      	mov	r1, r5
 8009942:	f7f7 f8d1 	bl	8000ae8 <__aeabi_dcmpeq>
 8009946:	b918      	cbnz	r0, 8009950 <__cvt+0x8c>
 8009948:	f1c6 0601 	rsb	r6, r6, #1
 800994c:	f8ca 6000 	str.w	r6, [sl]
 8009950:	f8da 3000 	ldr.w	r3, [sl]
 8009954:	4499      	add	r9, r3
 8009956:	2200      	movs	r2, #0
 8009958:	2300      	movs	r3, #0
 800995a:	4620      	mov	r0, r4
 800995c:	4629      	mov	r1, r5
 800995e:	f7f7 f8c3 	bl	8000ae8 <__aeabi_dcmpeq>
 8009962:	b108      	cbz	r0, 8009968 <__cvt+0xa4>
 8009964:	f8cd 900c 	str.w	r9, [sp, #12]
 8009968:	2230      	movs	r2, #48	; 0x30
 800996a:	9b03      	ldr	r3, [sp, #12]
 800996c:	454b      	cmp	r3, r9
 800996e:	d307      	bcc.n	8009980 <__cvt+0xbc>
 8009970:	9b03      	ldr	r3, [sp, #12]
 8009972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009974:	1bdb      	subs	r3, r3, r7
 8009976:	4638      	mov	r0, r7
 8009978:	6013      	str	r3, [r2, #0]
 800997a:	b004      	add	sp, #16
 800997c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009980:	1c59      	adds	r1, r3, #1
 8009982:	9103      	str	r1, [sp, #12]
 8009984:	701a      	strb	r2, [r3, #0]
 8009986:	e7f0      	b.n	800996a <__cvt+0xa6>

08009988 <__exponent>:
 8009988:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800998a:	4603      	mov	r3, r0
 800998c:	2900      	cmp	r1, #0
 800998e:	bfb8      	it	lt
 8009990:	4249      	neglt	r1, r1
 8009992:	f803 2b02 	strb.w	r2, [r3], #2
 8009996:	bfb4      	ite	lt
 8009998:	222d      	movlt	r2, #45	; 0x2d
 800999a:	222b      	movge	r2, #43	; 0x2b
 800999c:	2909      	cmp	r1, #9
 800999e:	7042      	strb	r2, [r0, #1]
 80099a0:	dd2a      	ble.n	80099f8 <__exponent+0x70>
 80099a2:	f10d 0407 	add.w	r4, sp, #7
 80099a6:	46a4      	mov	ip, r4
 80099a8:	270a      	movs	r7, #10
 80099aa:	46a6      	mov	lr, r4
 80099ac:	460a      	mov	r2, r1
 80099ae:	fb91 f6f7 	sdiv	r6, r1, r7
 80099b2:	fb07 1516 	mls	r5, r7, r6, r1
 80099b6:	3530      	adds	r5, #48	; 0x30
 80099b8:	2a63      	cmp	r2, #99	; 0x63
 80099ba:	f104 34ff 	add.w	r4, r4, #4294967295
 80099be:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80099c2:	4631      	mov	r1, r6
 80099c4:	dcf1      	bgt.n	80099aa <__exponent+0x22>
 80099c6:	3130      	adds	r1, #48	; 0x30
 80099c8:	f1ae 0502 	sub.w	r5, lr, #2
 80099cc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80099d0:	1c44      	adds	r4, r0, #1
 80099d2:	4629      	mov	r1, r5
 80099d4:	4561      	cmp	r1, ip
 80099d6:	d30a      	bcc.n	80099ee <__exponent+0x66>
 80099d8:	f10d 0209 	add.w	r2, sp, #9
 80099dc:	eba2 020e 	sub.w	r2, r2, lr
 80099e0:	4565      	cmp	r5, ip
 80099e2:	bf88      	it	hi
 80099e4:	2200      	movhi	r2, #0
 80099e6:	4413      	add	r3, r2
 80099e8:	1a18      	subs	r0, r3, r0
 80099ea:	b003      	add	sp, #12
 80099ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099f2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80099f6:	e7ed      	b.n	80099d4 <__exponent+0x4c>
 80099f8:	2330      	movs	r3, #48	; 0x30
 80099fa:	3130      	adds	r1, #48	; 0x30
 80099fc:	7083      	strb	r3, [r0, #2]
 80099fe:	70c1      	strb	r1, [r0, #3]
 8009a00:	1d03      	adds	r3, r0, #4
 8009a02:	e7f1      	b.n	80099e8 <__exponent+0x60>

08009a04 <_printf_float>:
 8009a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a08:	ed2d 8b02 	vpush	{d8}
 8009a0c:	b08d      	sub	sp, #52	; 0x34
 8009a0e:	460c      	mov	r4, r1
 8009a10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a14:	4616      	mov	r6, r2
 8009a16:	461f      	mov	r7, r3
 8009a18:	4605      	mov	r5, r0
 8009a1a:	f001 fbf7 	bl	800b20c <_localeconv_r>
 8009a1e:	f8d0 a000 	ldr.w	sl, [r0]
 8009a22:	4650      	mov	r0, sl
 8009a24:	f7f6 fbe4 	bl	80001f0 <strlen>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	930a      	str	r3, [sp, #40]	; 0x28
 8009a2c:	6823      	ldr	r3, [r4, #0]
 8009a2e:	9305      	str	r3, [sp, #20]
 8009a30:	f8d8 3000 	ldr.w	r3, [r8]
 8009a34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a38:	3307      	adds	r3, #7
 8009a3a:	f023 0307 	bic.w	r3, r3, #7
 8009a3e:	f103 0208 	add.w	r2, r3, #8
 8009a42:	f8c8 2000 	str.w	r2, [r8]
 8009a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009a4e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009a52:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a56:	9307      	str	r3, [sp, #28]
 8009a58:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a5c:	ee08 0a10 	vmov	s16, r0
 8009a60:	4b9f      	ldr	r3, [pc, #636]	; (8009ce0 <_printf_float+0x2dc>)
 8009a62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a66:	f04f 32ff 	mov.w	r2, #4294967295
 8009a6a:	f7f7 f86f 	bl	8000b4c <__aeabi_dcmpun>
 8009a6e:	bb88      	cbnz	r0, 8009ad4 <_printf_float+0xd0>
 8009a70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a74:	4b9a      	ldr	r3, [pc, #616]	; (8009ce0 <_printf_float+0x2dc>)
 8009a76:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7a:	f7f7 f849 	bl	8000b10 <__aeabi_dcmple>
 8009a7e:	bb48      	cbnz	r0, 8009ad4 <_printf_float+0xd0>
 8009a80:	2200      	movs	r2, #0
 8009a82:	2300      	movs	r3, #0
 8009a84:	4640      	mov	r0, r8
 8009a86:	4649      	mov	r1, r9
 8009a88:	f7f7 f838 	bl	8000afc <__aeabi_dcmplt>
 8009a8c:	b110      	cbz	r0, 8009a94 <_printf_float+0x90>
 8009a8e:	232d      	movs	r3, #45	; 0x2d
 8009a90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a94:	4b93      	ldr	r3, [pc, #588]	; (8009ce4 <_printf_float+0x2e0>)
 8009a96:	4894      	ldr	r0, [pc, #592]	; (8009ce8 <_printf_float+0x2e4>)
 8009a98:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009a9c:	bf94      	ite	ls
 8009a9e:	4698      	movls	r8, r3
 8009aa0:	4680      	movhi	r8, r0
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	6123      	str	r3, [r4, #16]
 8009aa6:	9b05      	ldr	r3, [sp, #20]
 8009aa8:	f023 0204 	bic.w	r2, r3, #4
 8009aac:	6022      	str	r2, [r4, #0]
 8009aae:	f04f 0900 	mov.w	r9, #0
 8009ab2:	9700      	str	r7, [sp, #0]
 8009ab4:	4633      	mov	r3, r6
 8009ab6:	aa0b      	add	r2, sp, #44	; 0x2c
 8009ab8:	4621      	mov	r1, r4
 8009aba:	4628      	mov	r0, r5
 8009abc:	f000 f9d8 	bl	8009e70 <_printf_common>
 8009ac0:	3001      	adds	r0, #1
 8009ac2:	f040 8090 	bne.w	8009be6 <_printf_float+0x1e2>
 8009ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aca:	b00d      	add	sp, #52	; 0x34
 8009acc:	ecbd 8b02 	vpop	{d8}
 8009ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad4:	4642      	mov	r2, r8
 8009ad6:	464b      	mov	r3, r9
 8009ad8:	4640      	mov	r0, r8
 8009ada:	4649      	mov	r1, r9
 8009adc:	f7f7 f836 	bl	8000b4c <__aeabi_dcmpun>
 8009ae0:	b140      	cbz	r0, 8009af4 <_printf_float+0xf0>
 8009ae2:	464b      	mov	r3, r9
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	bfbc      	itt	lt
 8009ae8:	232d      	movlt	r3, #45	; 0x2d
 8009aea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009aee:	487f      	ldr	r0, [pc, #508]	; (8009cec <_printf_float+0x2e8>)
 8009af0:	4b7f      	ldr	r3, [pc, #508]	; (8009cf0 <_printf_float+0x2ec>)
 8009af2:	e7d1      	b.n	8009a98 <_printf_float+0x94>
 8009af4:	6863      	ldr	r3, [r4, #4]
 8009af6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009afa:	9206      	str	r2, [sp, #24]
 8009afc:	1c5a      	adds	r2, r3, #1
 8009afe:	d13f      	bne.n	8009b80 <_printf_float+0x17c>
 8009b00:	2306      	movs	r3, #6
 8009b02:	6063      	str	r3, [r4, #4]
 8009b04:	9b05      	ldr	r3, [sp, #20]
 8009b06:	6861      	ldr	r1, [r4, #4]
 8009b08:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	9303      	str	r3, [sp, #12]
 8009b10:	ab0a      	add	r3, sp, #40	; 0x28
 8009b12:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b16:	ab09      	add	r3, sp, #36	; 0x24
 8009b18:	ec49 8b10 	vmov	d0, r8, r9
 8009b1c:	9300      	str	r3, [sp, #0]
 8009b1e:	6022      	str	r2, [r4, #0]
 8009b20:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b24:	4628      	mov	r0, r5
 8009b26:	f7ff fecd 	bl	80098c4 <__cvt>
 8009b2a:	9b06      	ldr	r3, [sp, #24]
 8009b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b2e:	2b47      	cmp	r3, #71	; 0x47
 8009b30:	4680      	mov	r8, r0
 8009b32:	d108      	bne.n	8009b46 <_printf_float+0x142>
 8009b34:	1cc8      	adds	r0, r1, #3
 8009b36:	db02      	blt.n	8009b3e <_printf_float+0x13a>
 8009b38:	6863      	ldr	r3, [r4, #4]
 8009b3a:	4299      	cmp	r1, r3
 8009b3c:	dd41      	ble.n	8009bc2 <_printf_float+0x1be>
 8009b3e:	f1ab 0b02 	sub.w	fp, fp, #2
 8009b42:	fa5f fb8b 	uxtb.w	fp, fp
 8009b46:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b4a:	d820      	bhi.n	8009b8e <_printf_float+0x18a>
 8009b4c:	3901      	subs	r1, #1
 8009b4e:	465a      	mov	r2, fp
 8009b50:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b54:	9109      	str	r1, [sp, #36]	; 0x24
 8009b56:	f7ff ff17 	bl	8009988 <__exponent>
 8009b5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b5c:	1813      	adds	r3, r2, r0
 8009b5e:	2a01      	cmp	r2, #1
 8009b60:	4681      	mov	r9, r0
 8009b62:	6123      	str	r3, [r4, #16]
 8009b64:	dc02      	bgt.n	8009b6c <_printf_float+0x168>
 8009b66:	6822      	ldr	r2, [r4, #0]
 8009b68:	07d2      	lsls	r2, r2, #31
 8009b6a:	d501      	bpl.n	8009b70 <_printf_float+0x16c>
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	6123      	str	r3, [r4, #16]
 8009b70:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d09c      	beq.n	8009ab2 <_printf_float+0xae>
 8009b78:	232d      	movs	r3, #45	; 0x2d
 8009b7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b7e:	e798      	b.n	8009ab2 <_printf_float+0xae>
 8009b80:	9a06      	ldr	r2, [sp, #24]
 8009b82:	2a47      	cmp	r2, #71	; 0x47
 8009b84:	d1be      	bne.n	8009b04 <_printf_float+0x100>
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1bc      	bne.n	8009b04 <_printf_float+0x100>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e7b9      	b.n	8009b02 <_printf_float+0xfe>
 8009b8e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009b92:	d118      	bne.n	8009bc6 <_printf_float+0x1c2>
 8009b94:	2900      	cmp	r1, #0
 8009b96:	6863      	ldr	r3, [r4, #4]
 8009b98:	dd0b      	ble.n	8009bb2 <_printf_float+0x1ae>
 8009b9a:	6121      	str	r1, [r4, #16]
 8009b9c:	b913      	cbnz	r3, 8009ba4 <_printf_float+0x1a0>
 8009b9e:	6822      	ldr	r2, [r4, #0]
 8009ba0:	07d0      	lsls	r0, r2, #31
 8009ba2:	d502      	bpl.n	8009baa <_printf_float+0x1a6>
 8009ba4:	3301      	adds	r3, #1
 8009ba6:	440b      	add	r3, r1
 8009ba8:	6123      	str	r3, [r4, #16]
 8009baa:	65a1      	str	r1, [r4, #88]	; 0x58
 8009bac:	f04f 0900 	mov.w	r9, #0
 8009bb0:	e7de      	b.n	8009b70 <_printf_float+0x16c>
 8009bb2:	b913      	cbnz	r3, 8009bba <_printf_float+0x1b6>
 8009bb4:	6822      	ldr	r2, [r4, #0]
 8009bb6:	07d2      	lsls	r2, r2, #31
 8009bb8:	d501      	bpl.n	8009bbe <_printf_float+0x1ba>
 8009bba:	3302      	adds	r3, #2
 8009bbc:	e7f4      	b.n	8009ba8 <_printf_float+0x1a4>
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	e7f2      	b.n	8009ba8 <_printf_float+0x1a4>
 8009bc2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bc8:	4299      	cmp	r1, r3
 8009bca:	db05      	blt.n	8009bd8 <_printf_float+0x1d4>
 8009bcc:	6823      	ldr	r3, [r4, #0]
 8009bce:	6121      	str	r1, [r4, #16]
 8009bd0:	07d8      	lsls	r0, r3, #31
 8009bd2:	d5ea      	bpl.n	8009baa <_printf_float+0x1a6>
 8009bd4:	1c4b      	adds	r3, r1, #1
 8009bd6:	e7e7      	b.n	8009ba8 <_printf_float+0x1a4>
 8009bd8:	2900      	cmp	r1, #0
 8009bda:	bfd4      	ite	le
 8009bdc:	f1c1 0202 	rsble	r2, r1, #2
 8009be0:	2201      	movgt	r2, #1
 8009be2:	4413      	add	r3, r2
 8009be4:	e7e0      	b.n	8009ba8 <_printf_float+0x1a4>
 8009be6:	6823      	ldr	r3, [r4, #0]
 8009be8:	055a      	lsls	r2, r3, #21
 8009bea:	d407      	bmi.n	8009bfc <_printf_float+0x1f8>
 8009bec:	6923      	ldr	r3, [r4, #16]
 8009bee:	4642      	mov	r2, r8
 8009bf0:	4631      	mov	r1, r6
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	47b8      	blx	r7
 8009bf6:	3001      	adds	r0, #1
 8009bf8:	d12c      	bne.n	8009c54 <_printf_float+0x250>
 8009bfa:	e764      	b.n	8009ac6 <_printf_float+0xc2>
 8009bfc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c00:	f240 80e0 	bls.w	8009dc4 <_printf_float+0x3c0>
 8009c04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c08:	2200      	movs	r2, #0
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f7f6 ff6c 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c10:	2800      	cmp	r0, #0
 8009c12:	d034      	beq.n	8009c7e <_printf_float+0x27a>
 8009c14:	4a37      	ldr	r2, [pc, #220]	; (8009cf4 <_printf_float+0x2f0>)
 8009c16:	2301      	movs	r3, #1
 8009c18:	4631      	mov	r1, r6
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	47b8      	blx	r7
 8009c1e:	3001      	adds	r0, #1
 8009c20:	f43f af51 	beq.w	8009ac6 <_printf_float+0xc2>
 8009c24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	db02      	blt.n	8009c32 <_printf_float+0x22e>
 8009c2c:	6823      	ldr	r3, [r4, #0]
 8009c2e:	07d8      	lsls	r0, r3, #31
 8009c30:	d510      	bpl.n	8009c54 <_printf_float+0x250>
 8009c32:	ee18 3a10 	vmov	r3, s16
 8009c36:	4652      	mov	r2, sl
 8009c38:	4631      	mov	r1, r6
 8009c3a:	4628      	mov	r0, r5
 8009c3c:	47b8      	blx	r7
 8009c3e:	3001      	adds	r0, #1
 8009c40:	f43f af41 	beq.w	8009ac6 <_printf_float+0xc2>
 8009c44:	f04f 0800 	mov.w	r8, #0
 8009c48:	f104 091a 	add.w	r9, r4, #26
 8009c4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	4543      	cmp	r3, r8
 8009c52:	dc09      	bgt.n	8009c68 <_printf_float+0x264>
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	079b      	lsls	r3, r3, #30
 8009c58:	f100 8105 	bmi.w	8009e66 <_printf_float+0x462>
 8009c5c:	68e0      	ldr	r0, [r4, #12]
 8009c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c60:	4298      	cmp	r0, r3
 8009c62:	bfb8      	it	lt
 8009c64:	4618      	movlt	r0, r3
 8009c66:	e730      	b.n	8009aca <_printf_float+0xc6>
 8009c68:	2301      	movs	r3, #1
 8009c6a:	464a      	mov	r2, r9
 8009c6c:	4631      	mov	r1, r6
 8009c6e:	4628      	mov	r0, r5
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	f43f af27 	beq.w	8009ac6 <_printf_float+0xc2>
 8009c78:	f108 0801 	add.w	r8, r8, #1
 8009c7c:	e7e6      	b.n	8009c4c <_printf_float+0x248>
 8009c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	dc39      	bgt.n	8009cf8 <_printf_float+0x2f4>
 8009c84:	4a1b      	ldr	r2, [pc, #108]	; (8009cf4 <_printf_float+0x2f0>)
 8009c86:	2301      	movs	r3, #1
 8009c88:	4631      	mov	r1, r6
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	47b8      	blx	r7
 8009c8e:	3001      	adds	r0, #1
 8009c90:	f43f af19 	beq.w	8009ac6 <_printf_float+0xc2>
 8009c94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	d102      	bne.n	8009ca2 <_printf_float+0x29e>
 8009c9c:	6823      	ldr	r3, [r4, #0]
 8009c9e:	07d9      	lsls	r1, r3, #31
 8009ca0:	d5d8      	bpl.n	8009c54 <_printf_float+0x250>
 8009ca2:	ee18 3a10 	vmov	r3, s16
 8009ca6:	4652      	mov	r2, sl
 8009ca8:	4631      	mov	r1, r6
 8009caa:	4628      	mov	r0, r5
 8009cac:	47b8      	blx	r7
 8009cae:	3001      	adds	r0, #1
 8009cb0:	f43f af09 	beq.w	8009ac6 <_printf_float+0xc2>
 8009cb4:	f04f 0900 	mov.w	r9, #0
 8009cb8:	f104 0a1a 	add.w	sl, r4, #26
 8009cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cbe:	425b      	negs	r3, r3
 8009cc0:	454b      	cmp	r3, r9
 8009cc2:	dc01      	bgt.n	8009cc8 <_printf_float+0x2c4>
 8009cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cc6:	e792      	b.n	8009bee <_printf_float+0x1ea>
 8009cc8:	2301      	movs	r3, #1
 8009cca:	4652      	mov	r2, sl
 8009ccc:	4631      	mov	r1, r6
 8009cce:	4628      	mov	r0, r5
 8009cd0:	47b8      	blx	r7
 8009cd2:	3001      	adds	r0, #1
 8009cd4:	f43f aef7 	beq.w	8009ac6 <_printf_float+0xc2>
 8009cd8:	f109 0901 	add.w	r9, r9, #1
 8009cdc:	e7ee      	b.n	8009cbc <_printf_float+0x2b8>
 8009cde:	bf00      	nop
 8009ce0:	7fefffff 	.word	0x7fefffff
 8009ce4:	0800c528 	.word	0x0800c528
 8009ce8:	0800c52c 	.word	0x0800c52c
 8009cec:	0800c534 	.word	0x0800c534
 8009cf0:	0800c530 	.word	0x0800c530
 8009cf4:	0800c538 	.word	0x0800c538
 8009cf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cfa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	bfa8      	it	ge
 8009d00:	461a      	movge	r2, r3
 8009d02:	2a00      	cmp	r2, #0
 8009d04:	4691      	mov	r9, r2
 8009d06:	dc37      	bgt.n	8009d78 <_printf_float+0x374>
 8009d08:	f04f 0b00 	mov.w	fp, #0
 8009d0c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d10:	f104 021a 	add.w	r2, r4, #26
 8009d14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d16:	9305      	str	r3, [sp, #20]
 8009d18:	eba3 0309 	sub.w	r3, r3, r9
 8009d1c:	455b      	cmp	r3, fp
 8009d1e:	dc33      	bgt.n	8009d88 <_printf_float+0x384>
 8009d20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d24:	429a      	cmp	r2, r3
 8009d26:	db3b      	blt.n	8009da0 <_printf_float+0x39c>
 8009d28:	6823      	ldr	r3, [r4, #0]
 8009d2a:	07da      	lsls	r2, r3, #31
 8009d2c:	d438      	bmi.n	8009da0 <_printf_float+0x39c>
 8009d2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d30:	9b05      	ldr	r3, [sp, #20]
 8009d32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	eba2 0901 	sub.w	r9, r2, r1
 8009d3a:	4599      	cmp	r9, r3
 8009d3c:	bfa8      	it	ge
 8009d3e:	4699      	movge	r9, r3
 8009d40:	f1b9 0f00 	cmp.w	r9, #0
 8009d44:	dc35      	bgt.n	8009db2 <_printf_float+0x3ae>
 8009d46:	f04f 0800 	mov.w	r8, #0
 8009d4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d4e:	f104 0a1a 	add.w	sl, r4, #26
 8009d52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d56:	1a9b      	subs	r3, r3, r2
 8009d58:	eba3 0309 	sub.w	r3, r3, r9
 8009d5c:	4543      	cmp	r3, r8
 8009d5e:	f77f af79 	ble.w	8009c54 <_printf_float+0x250>
 8009d62:	2301      	movs	r3, #1
 8009d64:	4652      	mov	r2, sl
 8009d66:	4631      	mov	r1, r6
 8009d68:	4628      	mov	r0, r5
 8009d6a:	47b8      	blx	r7
 8009d6c:	3001      	adds	r0, #1
 8009d6e:	f43f aeaa 	beq.w	8009ac6 <_printf_float+0xc2>
 8009d72:	f108 0801 	add.w	r8, r8, #1
 8009d76:	e7ec      	b.n	8009d52 <_printf_float+0x34e>
 8009d78:	4613      	mov	r3, r2
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4642      	mov	r2, r8
 8009d7e:	4628      	mov	r0, r5
 8009d80:	47b8      	blx	r7
 8009d82:	3001      	adds	r0, #1
 8009d84:	d1c0      	bne.n	8009d08 <_printf_float+0x304>
 8009d86:	e69e      	b.n	8009ac6 <_printf_float+0xc2>
 8009d88:	2301      	movs	r3, #1
 8009d8a:	4631      	mov	r1, r6
 8009d8c:	4628      	mov	r0, r5
 8009d8e:	9205      	str	r2, [sp, #20]
 8009d90:	47b8      	blx	r7
 8009d92:	3001      	adds	r0, #1
 8009d94:	f43f ae97 	beq.w	8009ac6 <_printf_float+0xc2>
 8009d98:	9a05      	ldr	r2, [sp, #20]
 8009d9a:	f10b 0b01 	add.w	fp, fp, #1
 8009d9e:	e7b9      	b.n	8009d14 <_printf_float+0x310>
 8009da0:	ee18 3a10 	vmov	r3, s16
 8009da4:	4652      	mov	r2, sl
 8009da6:	4631      	mov	r1, r6
 8009da8:	4628      	mov	r0, r5
 8009daa:	47b8      	blx	r7
 8009dac:	3001      	adds	r0, #1
 8009dae:	d1be      	bne.n	8009d2e <_printf_float+0x32a>
 8009db0:	e689      	b.n	8009ac6 <_printf_float+0xc2>
 8009db2:	9a05      	ldr	r2, [sp, #20]
 8009db4:	464b      	mov	r3, r9
 8009db6:	4442      	add	r2, r8
 8009db8:	4631      	mov	r1, r6
 8009dba:	4628      	mov	r0, r5
 8009dbc:	47b8      	blx	r7
 8009dbe:	3001      	adds	r0, #1
 8009dc0:	d1c1      	bne.n	8009d46 <_printf_float+0x342>
 8009dc2:	e680      	b.n	8009ac6 <_printf_float+0xc2>
 8009dc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dc6:	2a01      	cmp	r2, #1
 8009dc8:	dc01      	bgt.n	8009dce <_printf_float+0x3ca>
 8009dca:	07db      	lsls	r3, r3, #31
 8009dcc:	d538      	bpl.n	8009e40 <_printf_float+0x43c>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	4642      	mov	r2, r8
 8009dd2:	4631      	mov	r1, r6
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	47b8      	blx	r7
 8009dd8:	3001      	adds	r0, #1
 8009dda:	f43f ae74 	beq.w	8009ac6 <_printf_float+0xc2>
 8009dde:	ee18 3a10 	vmov	r3, s16
 8009de2:	4652      	mov	r2, sl
 8009de4:	4631      	mov	r1, r6
 8009de6:	4628      	mov	r0, r5
 8009de8:	47b8      	blx	r7
 8009dea:	3001      	adds	r0, #1
 8009dec:	f43f ae6b 	beq.w	8009ac6 <_printf_float+0xc2>
 8009df0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009df4:	2200      	movs	r2, #0
 8009df6:	2300      	movs	r3, #0
 8009df8:	f7f6 fe76 	bl	8000ae8 <__aeabi_dcmpeq>
 8009dfc:	b9d8      	cbnz	r0, 8009e36 <_printf_float+0x432>
 8009dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e00:	f108 0201 	add.w	r2, r8, #1
 8009e04:	3b01      	subs	r3, #1
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	47b8      	blx	r7
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	d10e      	bne.n	8009e2e <_printf_float+0x42a>
 8009e10:	e659      	b.n	8009ac6 <_printf_float+0xc2>
 8009e12:	2301      	movs	r3, #1
 8009e14:	4652      	mov	r2, sl
 8009e16:	4631      	mov	r1, r6
 8009e18:	4628      	mov	r0, r5
 8009e1a:	47b8      	blx	r7
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f43f ae52 	beq.w	8009ac6 <_printf_float+0xc2>
 8009e22:	f108 0801 	add.w	r8, r8, #1
 8009e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e28:	3b01      	subs	r3, #1
 8009e2a:	4543      	cmp	r3, r8
 8009e2c:	dcf1      	bgt.n	8009e12 <_printf_float+0x40e>
 8009e2e:	464b      	mov	r3, r9
 8009e30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e34:	e6dc      	b.n	8009bf0 <_printf_float+0x1ec>
 8009e36:	f04f 0800 	mov.w	r8, #0
 8009e3a:	f104 0a1a 	add.w	sl, r4, #26
 8009e3e:	e7f2      	b.n	8009e26 <_printf_float+0x422>
 8009e40:	2301      	movs	r3, #1
 8009e42:	4642      	mov	r2, r8
 8009e44:	e7df      	b.n	8009e06 <_printf_float+0x402>
 8009e46:	2301      	movs	r3, #1
 8009e48:	464a      	mov	r2, r9
 8009e4a:	4631      	mov	r1, r6
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	47b8      	blx	r7
 8009e50:	3001      	adds	r0, #1
 8009e52:	f43f ae38 	beq.w	8009ac6 <_printf_float+0xc2>
 8009e56:	f108 0801 	add.w	r8, r8, #1
 8009e5a:	68e3      	ldr	r3, [r4, #12]
 8009e5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e5e:	1a5b      	subs	r3, r3, r1
 8009e60:	4543      	cmp	r3, r8
 8009e62:	dcf0      	bgt.n	8009e46 <_printf_float+0x442>
 8009e64:	e6fa      	b.n	8009c5c <_printf_float+0x258>
 8009e66:	f04f 0800 	mov.w	r8, #0
 8009e6a:	f104 0919 	add.w	r9, r4, #25
 8009e6e:	e7f4      	b.n	8009e5a <_printf_float+0x456>

08009e70 <_printf_common>:
 8009e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e74:	4616      	mov	r6, r2
 8009e76:	4699      	mov	r9, r3
 8009e78:	688a      	ldr	r2, [r1, #8]
 8009e7a:	690b      	ldr	r3, [r1, #16]
 8009e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e80:	4293      	cmp	r3, r2
 8009e82:	bfb8      	it	lt
 8009e84:	4613      	movlt	r3, r2
 8009e86:	6033      	str	r3, [r6, #0]
 8009e88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009e8c:	4607      	mov	r7, r0
 8009e8e:	460c      	mov	r4, r1
 8009e90:	b10a      	cbz	r2, 8009e96 <_printf_common+0x26>
 8009e92:	3301      	adds	r3, #1
 8009e94:	6033      	str	r3, [r6, #0]
 8009e96:	6823      	ldr	r3, [r4, #0]
 8009e98:	0699      	lsls	r1, r3, #26
 8009e9a:	bf42      	ittt	mi
 8009e9c:	6833      	ldrmi	r3, [r6, #0]
 8009e9e:	3302      	addmi	r3, #2
 8009ea0:	6033      	strmi	r3, [r6, #0]
 8009ea2:	6825      	ldr	r5, [r4, #0]
 8009ea4:	f015 0506 	ands.w	r5, r5, #6
 8009ea8:	d106      	bne.n	8009eb8 <_printf_common+0x48>
 8009eaa:	f104 0a19 	add.w	sl, r4, #25
 8009eae:	68e3      	ldr	r3, [r4, #12]
 8009eb0:	6832      	ldr	r2, [r6, #0]
 8009eb2:	1a9b      	subs	r3, r3, r2
 8009eb4:	42ab      	cmp	r3, r5
 8009eb6:	dc26      	bgt.n	8009f06 <_printf_common+0x96>
 8009eb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ebc:	1e13      	subs	r3, r2, #0
 8009ebe:	6822      	ldr	r2, [r4, #0]
 8009ec0:	bf18      	it	ne
 8009ec2:	2301      	movne	r3, #1
 8009ec4:	0692      	lsls	r2, r2, #26
 8009ec6:	d42b      	bmi.n	8009f20 <_printf_common+0xb0>
 8009ec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ecc:	4649      	mov	r1, r9
 8009ece:	4638      	mov	r0, r7
 8009ed0:	47c0      	blx	r8
 8009ed2:	3001      	adds	r0, #1
 8009ed4:	d01e      	beq.n	8009f14 <_printf_common+0xa4>
 8009ed6:	6823      	ldr	r3, [r4, #0]
 8009ed8:	68e5      	ldr	r5, [r4, #12]
 8009eda:	6832      	ldr	r2, [r6, #0]
 8009edc:	f003 0306 	and.w	r3, r3, #6
 8009ee0:	2b04      	cmp	r3, #4
 8009ee2:	bf08      	it	eq
 8009ee4:	1aad      	subeq	r5, r5, r2
 8009ee6:	68a3      	ldr	r3, [r4, #8]
 8009ee8:	6922      	ldr	r2, [r4, #16]
 8009eea:	bf0c      	ite	eq
 8009eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ef0:	2500      	movne	r5, #0
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	bfc4      	itt	gt
 8009ef6:	1a9b      	subgt	r3, r3, r2
 8009ef8:	18ed      	addgt	r5, r5, r3
 8009efa:	2600      	movs	r6, #0
 8009efc:	341a      	adds	r4, #26
 8009efe:	42b5      	cmp	r5, r6
 8009f00:	d11a      	bne.n	8009f38 <_printf_common+0xc8>
 8009f02:	2000      	movs	r0, #0
 8009f04:	e008      	b.n	8009f18 <_printf_common+0xa8>
 8009f06:	2301      	movs	r3, #1
 8009f08:	4652      	mov	r2, sl
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	4638      	mov	r0, r7
 8009f0e:	47c0      	blx	r8
 8009f10:	3001      	adds	r0, #1
 8009f12:	d103      	bne.n	8009f1c <_printf_common+0xac>
 8009f14:	f04f 30ff 	mov.w	r0, #4294967295
 8009f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f1c:	3501      	adds	r5, #1
 8009f1e:	e7c6      	b.n	8009eae <_printf_common+0x3e>
 8009f20:	18e1      	adds	r1, r4, r3
 8009f22:	1c5a      	adds	r2, r3, #1
 8009f24:	2030      	movs	r0, #48	; 0x30
 8009f26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f2a:	4422      	add	r2, r4
 8009f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f34:	3302      	adds	r3, #2
 8009f36:	e7c7      	b.n	8009ec8 <_printf_common+0x58>
 8009f38:	2301      	movs	r3, #1
 8009f3a:	4622      	mov	r2, r4
 8009f3c:	4649      	mov	r1, r9
 8009f3e:	4638      	mov	r0, r7
 8009f40:	47c0      	blx	r8
 8009f42:	3001      	adds	r0, #1
 8009f44:	d0e6      	beq.n	8009f14 <_printf_common+0xa4>
 8009f46:	3601      	adds	r6, #1
 8009f48:	e7d9      	b.n	8009efe <_printf_common+0x8e>
	...

08009f4c <_printf_i>:
 8009f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f50:	460c      	mov	r4, r1
 8009f52:	4691      	mov	r9, r2
 8009f54:	7e27      	ldrb	r7, [r4, #24]
 8009f56:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009f58:	2f78      	cmp	r7, #120	; 0x78
 8009f5a:	4680      	mov	r8, r0
 8009f5c:	469a      	mov	sl, r3
 8009f5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f62:	d807      	bhi.n	8009f74 <_printf_i+0x28>
 8009f64:	2f62      	cmp	r7, #98	; 0x62
 8009f66:	d80a      	bhi.n	8009f7e <_printf_i+0x32>
 8009f68:	2f00      	cmp	r7, #0
 8009f6a:	f000 80d8 	beq.w	800a11e <_printf_i+0x1d2>
 8009f6e:	2f58      	cmp	r7, #88	; 0x58
 8009f70:	f000 80a3 	beq.w	800a0ba <_printf_i+0x16e>
 8009f74:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009f7c:	e03a      	b.n	8009ff4 <_printf_i+0xa8>
 8009f7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009f82:	2b15      	cmp	r3, #21
 8009f84:	d8f6      	bhi.n	8009f74 <_printf_i+0x28>
 8009f86:	a001      	add	r0, pc, #4	; (adr r0, 8009f8c <_printf_i+0x40>)
 8009f88:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009f8c:	08009fe5 	.word	0x08009fe5
 8009f90:	08009ff9 	.word	0x08009ff9
 8009f94:	08009f75 	.word	0x08009f75
 8009f98:	08009f75 	.word	0x08009f75
 8009f9c:	08009f75 	.word	0x08009f75
 8009fa0:	08009f75 	.word	0x08009f75
 8009fa4:	08009ff9 	.word	0x08009ff9
 8009fa8:	08009f75 	.word	0x08009f75
 8009fac:	08009f75 	.word	0x08009f75
 8009fb0:	08009f75 	.word	0x08009f75
 8009fb4:	08009f75 	.word	0x08009f75
 8009fb8:	0800a105 	.word	0x0800a105
 8009fbc:	0800a029 	.word	0x0800a029
 8009fc0:	0800a0e7 	.word	0x0800a0e7
 8009fc4:	08009f75 	.word	0x08009f75
 8009fc8:	08009f75 	.word	0x08009f75
 8009fcc:	0800a127 	.word	0x0800a127
 8009fd0:	08009f75 	.word	0x08009f75
 8009fd4:	0800a029 	.word	0x0800a029
 8009fd8:	08009f75 	.word	0x08009f75
 8009fdc:	08009f75 	.word	0x08009f75
 8009fe0:	0800a0ef 	.word	0x0800a0ef
 8009fe4:	680b      	ldr	r3, [r1, #0]
 8009fe6:	1d1a      	adds	r2, r3, #4
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	600a      	str	r2, [r1, #0]
 8009fec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009ff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	e0a3      	b.n	800a140 <_printf_i+0x1f4>
 8009ff8:	6825      	ldr	r5, [r4, #0]
 8009ffa:	6808      	ldr	r0, [r1, #0]
 8009ffc:	062e      	lsls	r6, r5, #24
 8009ffe:	f100 0304 	add.w	r3, r0, #4
 800a002:	d50a      	bpl.n	800a01a <_printf_i+0xce>
 800a004:	6805      	ldr	r5, [r0, #0]
 800a006:	600b      	str	r3, [r1, #0]
 800a008:	2d00      	cmp	r5, #0
 800a00a:	da03      	bge.n	800a014 <_printf_i+0xc8>
 800a00c:	232d      	movs	r3, #45	; 0x2d
 800a00e:	426d      	negs	r5, r5
 800a010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a014:	485e      	ldr	r0, [pc, #376]	; (800a190 <_printf_i+0x244>)
 800a016:	230a      	movs	r3, #10
 800a018:	e019      	b.n	800a04e <_printf_i+0x102>
 800a01a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a01e:	6805      	ldr	r5, [r0, #0]
 800a020:	600b      	str	r3, [r1, #0]
 800a022:	bf18      	it	ne
 800a024:	b22d      	sxthne	r5, r5
 800a026:	e7ef      	b.n	800a008 <_printf_i+0xbc>
 800a028:	680b      	ldr	r3, [r1, #0]
 800a02a:	6825      	ldr	r5, [r4, #0]
 800a02c:	1d18      	adds	r0, r3, #4
 800a02e:	6008      	str	r0, [r1, #0]
 800a030:	0628      	lsls	r0, r5, #24
 800a032:	d501      	bpl.n	800a038 <_printf_i+0xec>
 800a034:	681d      	ldr	r5, [r3, #0]
 800a036:	e002      	b.n	800a03e <_printf_i+0xf2>
 800a038:	0669      	lsls	r1, r5, #25
 800a03a:	d5fb      	bpl.n	800a034 <_printf_i+0xe8>
 800a03c:	881d      	ldrh	r5, [r3, #0]
 800a03e:	4854      	ldr	r0, [pc, #336]	; (800a190 <_printf_i+0x244>)
 800a040:	2f6f      	cmp	r7, #111	; 0x6f
 800a042:	bf0c      	ite	eq
 800a044:	2308      	moveq	r3, #8
 800a046:	230a      	movne	r3, #10
 800a048:	2100      	movs	r1, #0
 800a04a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a04e:	6866      	ldr	r6, [r4, #4]
 800a050:	60a6      	str	r6, [r4, #8]
 800a052:	2e00      	cmp	r6, #0
 800a054:	bfa2      	ittt	ge
 800a056:	6821      	ldrge	r1, [r4, #0]
 800a058:	f021 0104 	bicge.w	r1, r1, #4
 800a05c:	6021      	strge	r1, [r4, #0]
 800a05e:	b90d      	cbnz	r5, 800a064 <_printf_i+0x118>
 800a060:	2e00      	cmp	r6, #0
 800a062:	d04d      	beq.n	800a100 <_printf_i+0x1b4>
 800a064:	4616      	mov	r6, r2
 800a066:	fbb5 f1f3 	udiv	r1, r5, r3
 800a06a:	fb03 5711 	mls	r7, r3, r1, r5
 800a06e:	5dc7      	ldrb	r7, [r0, r7]
 800a070:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a074:	462f      	mov	r7, r5
 800a076:	42bb      	cmp	r3, r7
 800a078:	460d      	mov	r5, r1
 800a07a:	d9f4      	bls.n	800a066 <_printf_i+0x11a>
 800a07c:	2b08      	cmp	r3, #8
 800a07e:	d10b      	bne.n	800a098 <_printf_i+0x14c>
 800a080:	6823      	ldr	r3, [r4, #0]
 800a082:	07df      	lsls	r7, r3, #31
 800a084:	d508      	bpl.n	800a098 <_printf_i+0x14c>
 800a086:	6923      	ldr	r3, [r4, #16]
 800a088:	6861      	ldr	r1, [r4, #4]
 800a08a:	4299      	cmp	r1, r3
 800a08c:	bfde      	ittt	le
 800a08e:	2330      	movle	r3, #48	; 0x30
 800a090:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a094:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a098:	1b92      	subs	r2, r2, r6
 800a09a:	6122      	str	r2, [r4, #16]
 800a09c:	f8cd a000 	str.w	sl, [sp]
 800a0a0:	464b      	mov	r3, r9
 800a0a2:	aa03      	add	r2, sp, #12
 800a0a4:	4621      	mov	r1, r4
 800a0a6:	4640      	mov	r0, r8
 800a0a8:	f7ff fee2 	bl	8009e70 <_printf_common>
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	d14c      	bne.n	800a14a <_printf_i+0x1fe>
 800a0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b4:	b004      	add	sp, #16
 800a0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ba:	4835      	ldr	r0, [pc, #212]	; (800a190 <_printf_i+0x244>)
 800a0bc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a0c0:	6823      	ldr	r3, [r4, #0]
 800a0c2:	680e      	ldr	r6, [r1, #0]
 800a0c4:	061f      	lsls	r7, r3, #24
 800a0c6:	f856 5b04 	ldr.w	r5, [r6], #4
 800a0ca:	600e      	str	r6, [r1, #0]
 800a0cc:	d514      	bpl.n	800a0f8 <_printf_i+0x1ac>
 800a0ce:	07d9      	lsls	r1, r3, #31
 800a0d0:	bf44      	itt	mi
 800a0d2:	f043 0320 	orrmi.w	r3, r3, #32
 800a0d6:	6023      	strmi	r3, [r4, #0]
 800a0d8:	b91d      	cbnz	r5, 800a0e2 <_printf_i+0x196>
 800a0da:	6823      	ldr	r3, [r4, #0]
 800a0dc:	f023 0320 	bic.w	r3, r3, #32
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	2310      	movs	r3, #16
 800a0e4:	e7b0      	b.n	800a048 <_printf_i+0xfc>
 800a0e6:	6823      	ldr	r3, [r4, #0]
 800a0e8:	f043 0320 	orr.w	r3, r3, #32
 800a0ec:	6023      	str	r3, [r4, #0]
 800a0ee:	2378      	movs	r3, #120	; 0x78
 800a0f0:	4828      	ldr	r0, [pc, #160]	; (800a194 <_printf_i+0x248>)
 800a0f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a0f6:	e7e3      	b.n	800a0c0 <_printf_i+0x174>
 800a0f8:	065e      	lsls	r6, r3, #25
 800a0fa:	bf48      	it	mi
 800a0fc:	b2ad      	uxthmi	r5, r5
 800a0fe:	e7e6      	b.n	800a0ce <_printf_i+0x182>
 800a100:	4616      	mov	r6, r2
 800a102:	e7bb      	b.n	800a07c <_printf_i+0x130>
 800a104:	680b      	ldr	r3, [r1, #0]
 800a106:	6826      	ldr	r6, [r4, #0]
 800a108:	6960      	ldr	r0, [r4, #20]
 800a10a:	1d1d      	adds	r5, r3, #4
 800a10c:	600d      	str	r5, [r1, #0]
 800a10e:	0635      	lsls	r5, r6, #24
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	d501      	bpl.n	800a118 <_printf_i+0x1cc>
 800a114:	6018      	str	r0, [r3, #0]
 800a116:	e002      	b.n	800a11e <_printf_i+0x1d2>
 800a118:	0671      	lsls	r1, r6, #25
 800a11a:	d5fb      	bpl.n	800a114 <_printf_i+0x1c8>
 800a11c:	8018      	strh	r0, [r3, #0]
 800a11e:	2300      	movs	r3, #0
 800a120:	6123      	str	r3, [r4, #16]
 800a122:	4616      	mov	r6, r2
 800a124:	e7ba      	b.n	800a09c <_printf_i+0x150>
 800a126:	680b      	ldr	r3, [r1, #0]
 800a128:	1d1a      	adds	r2, r3, #4
 800a12a:	600a      	str	r2, [r1, #0]
 800a12c:	681e      	ldr	r6, [r3, #0]
 800a12e:	6862      	ldr	r2, [r4, #4]
 800a130:	2100      	movs	r1, #0
 800a132:	4630      	mov	r0, r6
 800a134:	f7f6 f864 	bl	8000200 <memchr>
 800a138:	b108      	cbz	r0, 800a13e <_printf_i+0x1f2>
 800a13a:	1b80      	subs	r0, r0, r6
 800a13c:	6060      	str	r0, [r4, #4]
 800a13e:	6863      	ldr	r3, [r4, #4]
 800a140:	6123      	str	r3, [r4, #16]
 800a142:	2300      	movs	r3, #0
 800a144:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a148:	e7a8      	b.n	800a09c <_printf_i+0x150>
 800a14a:	6923      	ldr	r3, [r4, #16]
 800a14c:	4632      	mov	r2, r6
 800a14e:	4649      	mov	r1, r9
 800a150:	4640      	mov	r0, r8
 800a152:	47d0      	blx	sl
 800a154:	3001      	adds	r0, #1
 800a156:	d0ab      	beq.n	800a0b0 <_printf_i+0x164>
 800a158:	6823      	ldr	r3, [r4, #0]
 800a15a:	079b      	lsls	r3, r3, #30
 800a15c:	d413      	bmi.n	800a186 <_printf_i+0x23a>
 800a15e:	68e0      	ldr	r0, [r4, #12]
 800a160:	9b03      	ldr	r3, [sp, #12]
 800a162:	4298      	cmp	r0, r3
 800a164:	bfb8      	it	lt
 800a166:	4618      	movlt	r0, r3
 800a168:	e7a4      	b.n	800a0b4 <_printf_i+0x168>
 800a16a:	2301      	movs	r3, #1
 800a16c:	4632      	mov	r2, r6
 800a16e:	4649      	mov	r1, r9
 800a170:	4640      	mov	r0, r8
 800a172:	47d0      	blx	sl
 800a174:	3001      	adds	r0, #1
 800a176:	d09b      	beq.n	800a0b0 <_printf_i+0x164>
 800a178:	3501      	adds	r5, #1
 800a17a:	68e3      	ldr	r3, [r4, #12]
 800a17c:	9903      	ldr	r1, [sp, #12]
 800a17e:	1a5b      	subs	r3, r3, r1
 800a180:	42ab      	cmp	r3, r5
 800a182:	dcf2      	bgt.n	800a16a <_printf_i+0x21e>
 800a184:	e7eb      	b.n	800a15e <_printf_i+0x212>
 800a186:	2500      	movs	r5, #0
 800a188:	f104 0619 	add.w	r6, r4, #25
 800a18c:	e7f5      	b.n	800a17a <_printf_i+0x22e>
 800a18e:	bf00      	nop
 800a190:	0800c53a 	.word	0x0800c53a
 800a194:	0800c54b 	.word	0x0800c54b

0800a198 <cleanup_glue>:
 800a198:	b538      	push	{r3, r4, r5, lr}
 800a19a:	460c      	mov	r4, r1
 800a19c:	6809      	ldr	r1, [r1, #0]
 800a19e:	4605      	mov	r5, r0
 800a1a0:	b109      	cbz	r1, 800a1a6 <cleanup_glue+0xe>
 800a1a2:	f7ff fff9 	bl	800a198 <cleanup_glue>
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1ae:	f7ff badf 	b.w	8009770 <_free_r>
	...

0800a1b4 <_reclaim_reent>:
 800a1b4:	4b2c      	ldr	r3, [pc, #176]	; (800a268 <_reclaim_reent+0xb4>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4283      	cmp	r3, r0
 800a1ba:	b570      	push	{r4, r5, r6, lr}
 800a1bc:	4604      	mov	r4, r0
 800a1be:	d051      	beq.n	800a264 <_reclaim_reent+0xb0>
 800a1c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a1c2:	b143      	cbz	r3, 800a1d6 <_reclaim_reent+0x22>
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d14a      	bne.n	800a260 <_reclaim_reent+0xac>
 800a1ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1cc:	6819      	ldr	r1, [r3, #0]
 800a1ce:	b111      	cbz	r1, 800a1d6 <_reclaim_reent+0x22>
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	f7ff facd 	bl	8009770 <_free_r>
 800a1d6:	6961      	ldr	r1, [r4, #20]
 800a1d8:	b111      	cbz	r1, 800a1e0 <_reclaim_reent+0x2c>
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f7ff fac8 	bl	8009770 <_free_r>
 800a1e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a1e2:	b111      	cbz	r1, 800a1ea <_reclaim_reent+0x36>
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f7ff fac3 	bl	8009770 <_free_r>
 800a1ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a1ec:	b111      	cbz	r1, 800a1f4 <_reclaim_reent+0x40>
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f7ff fabe 	bl	8009770 <_free_r>
 800a1f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a1f6:	b111      	cbz	r1, 800a1fe <_reclaim_reent+0x4a>
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	f7ff fab9 	bl	8009770 <_free_r>
 800a1fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a200:	b111      	cbz	r1, 800a208 <_reclaim_reent+0x54>
 800a202:	4620      	mov	r0, r4
 800a204:	f7ff fab4 	bl	8009770 <_free_r>
 800a208:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a20a:	b111      	cbz	r1, 800a212 <_reclaim_reent+0x5e>
 800a20c:	4620      	mov	r0, r4
 800a20e:	f7ff faaf 	bl	8009770 <_free_r>
 800a212:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a214:	b111      	cbz	r1, 800a21c <_reclaim_reent+0x68>
 800a216:	4620      	mov	r0, r4
 800a218:	f7ff faaa 	bl	8009770 <_free_r>
 800a21c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a21e:	b111      	cbz	r1, 800a226 <_reclaim_reent+0x72>
 800a220:	4620      	mov	r0, r4
 800a222:	f7ff faa5 	bl	8009770 <_free_r>
 800a226:	69a3      	ldr	r3, [r4, #24]
 800a228:	b1e3      	cbz	r3, 800a264 <_reclaim_reent+0xb0>
 800a22a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a22c:	4620      	mov	r0, r4
 800a22e:	4798      	blx	r3
 800a230:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a232:	b1b9      	cbz	r1, 800a264 <_reclaim_reent+0xb0>
 800a234:	4620      	mov	r0, r4
 800a236:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a23a:	f7ff bfad 	b.w	800a198 <cleanup_glue>
 800a23e:	5949      	ldr	r1, [r1, r5]
 800a240:	b941      	cbnz	r1, 800a254 <_reclaim_reent+0xa0>
 800a242:	3504      	adds	r5, #4
 800a244:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a246:	2d80      	cmp	r5, #128	; 0x80
 800a248:	68d9      	ldr	r1, [r3, #12]
 800a24a:	d1f8      	bne.n	800a23e <_reclaim_reent+0x8a>
 800a24c:	4620      	mov	r0, r4
 800a24e:	f7ff fa8f 	bl	8009770 <_free_r>
 800a252:	e7ba      	b.n	800a1ca <_reclaim_reent+0x16>
 800a254:	680e      	ldr	r6, [r1, #0]
 800a256:	4620      	mov	r0, r4
 800a258:	f7ff fa8a 	bl	8009770 <_free_r>
 800a25c:	4631      	mov	r1, r6
 800a25e:	e7ef      	b.n	800a240 <_reclaim_reent+0x8c>
 800a260:	2500      	movs	r5, #0
 800a262:	e7ef      	b.n	800a244 <_reclaim_reent+0x90>
 800a264:	bd70      	pop	{r4, r5, r6, pc}
 800a266:	bf00      	nop
 800a268:	2000002c 	.word	0x2000002c

0800a26c <_sbrk_r>:
 800a26c:	b538      	push	{r3, r4, r5, lr}
 800a26e:	4d06      	ldr	r5, [pc, #24]	; (800a288 <_sbrk_r+0x1c>)
 800a270:	2300      	movs	r3, #0
 800a272:	4604      	mov	r4, r0
 800a274:	4608      	mov	r0, r1
 800a276:	602b      	str	r3, [r5, #0]
 800a278:	f7f8 f8ac 	bl	80023d4 <_sbrk>
 800a27c:	1c43      	adds	r3, r0, #1
 800a27e:	d102      	bne.n	800a286 <_sbrk_r+0x1a>
 800a280:	682b      	ldr	r3, [r5, #0]
 800a282:	b103      	cbz	r3, 800a286 <_sbrk_r+0x1a>
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	bd38      	pop	{r3, r4, r5, pc}
 800a288:	20005a2c 	.word	0x20005a2c

0800a28c <siprintf>:
 800a28c:	b40e      	push	{r1, r2, r3}
 800a28e:	b500      	push	{lr}
 800a290:	b09c      	sub	sp, #112	; 0x70
 800a292:	ab1d      	add	r3, sp, #116	; 0x74
 800a294:	9002      	str	r0, [sp, #8]
 800a296:	9006      	str	r0, [sp, #24]
 800a298:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a29c:	4809      	ldr	r0, [pc, #36]	; (800a2c4 <siprintf+0x38>)
 800a29e:	9107      	str	r1, [sp, #28]
 800a2a0:	9104      	str	r1, [sp, #16]
 800a2a2:	4909      	ldr	r1, [pc, #36]	; (800a2c8 <siprintf+0x3c>)
 800a2a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a8:	9105      	str	r1, [sp, #20]
 800a2aa:	6800      	ldr	r0, [r0, #0]
 800a2ac:	9301      	str	r3, [sp, #4]
 800a2ae:	a902      	add	r1, sp, #8
 800a2b0:	f001 fbb6 	bl	800ba20 <_svfiprintf_r>
 800a2b4:	9b02      	ldr	r3, [sp, #8]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	701a      	strb	r2, [r3, #0]
 800a2ba:	b01c      	add	sp, #112	; 0x70
 800a2bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2c0:	b003      	add	sp, #12
 800a2c2:	4770      	bx	lr
 800a2c4:	2000002c 	.word	0x2000002c
 800a2c8:	ffff0208 	.word	0xffff0208

0800a2cc <__sread>:
 800a2cc:	b510      	push	{r4, lr}
 800a2ce:	460c      	mov	r4, r1
 800a2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d4:	f001 fca4 	bl	800bc20 <_read_r>
 800a2d8:	2800      	cmp	r0, #0
 800a2da:	bfab      	itete	ge
 800a2dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a2de:	89a3      	ldrhlt	r3, [r4, #12]
 800a2e0:	181b      	addge	r3, r3, r0
 800a2e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2e6:	bfac      	ite	ge
 800a2e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2ea:	81a3      	strhlt	r3, [r4, #12]
 800a2ec:	bd10      	pop	{r4, pc}

0800a2ee <__swrite>:
 800a2ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f2:	461f      	mov	r7, r3
 800a2f4:	898b      	ldrh	r3, [r1, #12]
 800a2f6:	05db      	lsls	r3, r3, #23
 800a2f8:	4605      	mov	r5, r0
 800a2fa:	460c      	mov	r4, r1
 800a2fc:	4616      	mov	r6, r2
 800a2fe:	d505      	bpl.n	800a30c <__swrite+0x1e>
 800a300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a304:	2302      	movs	r3, #2
 800a306:	2200      	movs	r2, #0
 800a308:	f000 ff84 	bl	800b214 <_lseek_r>
 800a30c:	89a3      	ldrh	r3, [r4, #12]
 800a30e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a312:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a316:	81a3      	strh	r3, [r4, #12]
 800a318:	4632      	mov	r2, r6
 800a31a:	463b      	mov	r3, r7
 800a31c:	4628      	mov	r0, r5
 800a31e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a322:	f000 b817 	b.w	800a354 <_write_r>

0800a326 <__sseek>:
 800a326:	b510      	push	{r4, lr}
 800a328:	460c      	mov	r4, r1
 800a32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a32e:	f000 ff71 	bl	800b214 <_lseek_r>
 800a332:	1c43      	adds	r3, r0, #1
 800a334:	89a3      	ldrh	r3, [r4, #12]
 800a336:	bf15      	itete	ne
 800a338:	6560      	strne	r0, [r4, #84]	; 0x54
 800a33a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a33e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a342:	81a3      	strheq	r3, [r4, #12]
 800a344:	bf18      	it	ne
 800a346:	81a3      	strhne	r3, [r4, #12]
 800a348:	bd10      	pop	{r4, pc}

0800a34a <__sclose>:
 800a34a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a34e:	f000 b813 	b.w	800a378 <_close_r>
	...

0800a354 <_write_r>:
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4d07      	ldr	r5, [pc, #28]	; (800a374 <_write_r+0x20>)
 800a358:	4604      	mov	r4, r0
 800a35a:	4608      	mov	r0, r1
 800a35c:	4611      	mov	r1, r2
 800a35e:	2200      	movs	r2, #0
 800a360:	602a      	str	r2, [r5, #0]
 800a362:	461a      	mov	r2, r3
 800a364:	f7f7 ffe5 	bl	8002332 <_write>
 800a368:	1c43      	adds	r3, r0, #1
 800a36a:	d102      	bne.n	800a372 <_write_r+0x1e>
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	b103      	cbz	r3, 800a372 <_write_r+0x1e>
 800a370:	6023      	str	r3, [r4, #0]
 800a372:	bd38      	pop	{r3, r4, r5, pc}
 800a374:	20005a2c 	.word	0x20005a2c

0800a378 <_close_r>:
 800a378:	b538      	push	{r3, r4, r5, lr}
 800a37a:	4d06      	ldr	r5, [pc, #24]	; (800a394 <_close_r+0x1c>)
 800a37c:	2300      	movs	r3, #0
 800a37e:	4604      	mov	r4, r0
 800a380:	4608      	mov	r0, r1
 800a382:	602b      	str	r3, [r5, #0]
 800a384:	f7f7 fff1 	bl	800236a <_close>
 800a388:	1c43      	adds	r3, r0, #1
 800a38a:	d102      	bne.n	800a392 <_close_r+0x1a>
 800a38c:	682b      	ldr	r3, [r5, #0]
 800a38e:	b103      	cbz	r3, 800a392 <_close_r+0x1a>
 800a390:	6023      	str	r3, [r4, #0]
 800a392:	bd38      	pop	{r3, r4, r5, pc}
 800a394:	20005a2c 	.word	0x20005a2c

0800a398 <quorem>:
 800a398:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a39c:	6903      	ldr	r3, [r0, #16]
 800a39e:	690c      	ldr	r4, [r1, #16]
 800a3a0:	42a3      	cmp	r3, r4
 800a3a2:	4607      	mov	r7, r0
 800a3a4:	f2c0 8081 	blt.w	800a4aa <quorem+0x112>
 800a3a8:	3c01      	subs	r4, #1
 800a3aa:	f101 0814 	add.w	r8, r1, #20
 800a3ae:	f100 0514 	add.w	r5, r0, #20
 800a3b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3b6:	9301      	str	r3, [sp, #4]
 800a3b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a3bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	429a      	cmp	r2, r3
 800a3c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a3c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a3cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800a3d0:	d331      	bcc.n	800a436 <quorem+0x9e>
 800a3d2:	f04f 0e00 	mov.w	lr, #0
 800a3d6:	4640      	mov	r0, r8
 800a3d8:	46ac      	mov	ip, r5
 800a3da:	46f2      	mov	sl, lr
 800a3dc:	f850 2b04 	ldr.w	r2, [r0], #4
 800a3e0:	b293      	uxth	r3, r2
 800a3e2:	fb06 e303 	mla	r3, r6, r3, lr
 800a3e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a3ea:	b29b      	uxth	r3, r3
 800a3ec:	ebaa 0303 	sub.w	r3, sl, r3
 800a3f0:	0c12      	lsrs	r2, r2, #16
 800a3f2:	f8dc a000 	ldr.w	sl, [ip]
 800a3f6:	fb06 e202 	mla	r2, r6, r2, lr
 800a3fa:	fa13 f38a 	uxtah	r3, r3, sl
 800a3fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a402:	fa1f fa82 	uxth.w	sl, r2
 800a406:	f8dc 2000 	ldr.w	r2, [ip]
 800a40a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a40e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a412:	b29b      	uxth	r3, r3
 800a414:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a418:	4581      	cmp	r9, r0
 800a41a:	f84c 3b04 	str.w	r3, [ip], #4
 800a41e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a422:	d2db      	bcs.n	800a3dc <quorem+0x44>
 800a424:	f855 300b 	ldr.w	r3, [r5, fp]
 800a428:	b92b      	cbnz	r3, 800a436 <quorem+0x9e>
 800a42a:	9b01      	ldr	r3, [sp, #4]
 800a42c:	3b04      	subs	r3, #4
 800a42e:	429d      	cmp	r5, r3
 800a430:	461a      	mov	r2, r3
 800a432:	d32e      	bcc.n	800a492 <quorem+0xfa>
 800a434:	613c      	str	r4, [r7, #16]
 800a436:	4638      	mov	r0, r7
 800a438:	f001 f988 	bl	800b74c <__mcmp>
 800a43c:	2800      	cmp	r0, #0
 800a43e:	db24      	blt.n	800a48a <quorem+0xf2>
 800a440:	3601      	adds	r6, #1
 800a442:	4628      	mov	r0, r5
 800a444:	f04f 0c00 	mov.w	ip, #0
 800a448:	f858 2b04 	ldr.w	r2, [r8], #4
 800a44c:	f8d0 e000 	ldr.w	lr, [r0]
 800a450:	b293      	uxth	r3, r2
 800a452:	ebac 0303 	sub.w	r3, ip, r3
 800a456:	0c12      	lsrs	r2, r2, #16
 800a458:	fa13 f38e 	uxtah	r3, r3, lr
 800a45c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a460:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a464:	b29b      	uxth	r3, r3
 800a466:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a46a:	45c1      	cmp	r9, r8
 800a46c:	f840 3b04 	str.w	r3, [r0], #4
 800a470:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a474:	d2e8      	bcs.n	800a448 <quorem+0xb0>
 800a476:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a47a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a47e:	b922      	cbnz	r2, 800a48a <quorem+0xf2>
 800a480:	3b04      	subs	r3, #4
 800a482:	429d      	cmp	r5, r3
 800a484:	461a      	mov	r2, r3
 800a486:	d30a      	bcc.n	800a49e <quorem+0x106>
 800a488:	613c      	str	r4, [r7, #16]
 800a48a:	4630      	mov	r0, r6
 800a48c:	b003      	add	sp, #12
 800a48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a492:	6812      	ldr	r2, [r2, #0]
 800a494:	3b04      	subs	r3, #4
 800a496:	2a00      	cmp	r2, #0
 800a498:	d1cc      	bne.n	800a434 <quorem+0x9c>
 800a49a:	3c01      	subs	r4, #1
 800a49c:	e7c7      	b.n	800a42e <quorem+0x96>
 800a49e:	6812      	ldr	r2, [r2, #0]
 800a4a0:	3b04      	subs	r3, #4
 800a4a2:	2a00      	cmp	r2, #0
 800a4a4:	d1f0      	bne.n	800a488 <quorem+0xf0>
 800a4a6:	3c01      	subs	r4, #1
 800a4a8:	e7eb      	b.n	800a482 <quorem+0xea>
 800a4aa:	2000      	movs	r0, #0
 800a4ac:	e7ee      	b.n	800a48c <quorem+0xf4>
	...

0800a4b0 <_dtoa_r>:
 800a4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b4:	ed2d 8b02 	vpush	{d8}
 800a4b8:	ec57 6b10 	vmov	r6, r7, d0
 800a4bc:	b095      	sub	sp, #84	; 0x54
 800a4be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a4c4:	9105      	str	r1, [sp, #20]
 800a4c6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	9209      	str	r2, [sp, #36]	; 0x24
 800a4ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4d0:	b975      	cbnz	r5, 800a4f0 <_dtoa_r+0x40>
 800a4d2:	2010      	movs	r0, #16
 800a4d4:	f7ff f926 	bl	8009724 <malloc>
 800a4d8:	4602      	mov	r2, r0
 800a4da:	6260      	str	r0, [r4, #36]	; 0x24
 800a4dc:	b920      	cbnz	r0, 800a4e8 <_dtoa_r+0x38>
 800a4de:	4bb2      	ldr	r3, [pc, #712]	; (800a7a8 <_dtoa_r+0x2f8>)
 800a4e0:	21ea      	movs	r1, #234	; 0xea
 800a4e2:	48b2      	ldr	r0, [pc, #712]	; (800a7ac <_dtoa_r+0x2fc>)
 800a4e4:	f001 fbae 	bl	800bc44 <__assert_func>
 800a4e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a4ec:	6005      	str	r5, [r0, #0]
 800a4ee:	60c5      	str	r5, [r0, #12]
 800a4f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4f2:	6819      	ldr	r1, [r3, #0]
 800a4f4:	b151      	cbz	r1, 800a50c <_dtoa_r+0x5c>
 800a4f6:	685a      	ldr	r2, [r3, #4]
 800a4f8:	604a      	str	r2, [r1, #4]
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	4093      	lsls	r3, r2
 800a4fe:	608b      	str	r3, [r1, #8]
 800a500:	4620      	mov	r0, r4
 800a502:	f000 fee5 	bl	800b2d0 <_Bfree>
 800a506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a508:	2200      	movs	r2, #0
 800a50a:	601a      	str	r2, [r3, #0]
 800a50c:	1e3b      	subs	r3, r7, #0
 800a50e:	bfb9      	ittee	lt
 800a510:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a514:	9303      	strlt	r3, [sp, #12]
 800a516:	2300      	movge	r3, #0
 800a518:	f8c8 3000 	strge.w	r3, [r8]
 800a51c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a520:	4ba3      	ldr	r3, [pc, #652]	; (800a7b0 <_dtoa_r+0x300>)
 800a522:	bfbc      	itt	lt
 800a524:	2201      	movlt	r2, #1
 800a526:	f8c8 2000 	strlt.w	r2, [r8]
 800a52a:	ea33 0309 	bics.w	r3, r3, r9
 800a52e:	d11b      	bne.n	800a568 <_dtoa_r+0xb8>
 800a530:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a532:	f242 730f 	movw	r3, #9999	; 0x270f
 800a536:	6013      	str	r3, [r2, #0]
 800a538:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a53c:	4333      	orrs	r3, r6
 800a53e:	f000 857a 	beq.w	800b036 <_dtoa_r+0xb86>
 800a542:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a544:	b963      	cbnz	r3, 800a560 <_dtoa_r+0xb0>
 800a546:	4b9b      	ldr	r3, [pc, #620]	; (800a7b4 <_dtoa_r+0x304>)
 800a548:	e024      	b.n	800a594 <_dtoa_r+0xe4>
 800a54a:	4b9b      	ldr	r3, [pc, #620]	; (800a7b8 <_dtoa_r+0x308>)
 800a54c:	9300      	str	r3, [sp, #0]
 800a54e:	3308      	adds	r3, #8
 800a550:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a552:	6013      	str	r3, [r2, #0]
 800a554:	9800      	ldr	r0, [sp, #0]
 800a556:	b015      	add	sp, #84	; 0x54
 800a558:	ecbd 8b02 	vpop	{d8}
 800a55c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a560:	4b94      	ldr	r3, [pc, #592]	; (800a7b4 <_dtoa_r+0x304>)
 800a562:	9300      	str	r3, [sp, #0]
 800a564:	3303      	adds	r3, #3
 800a566:	e7f3      	b.n	800a550 <_dtoa_r+0xa0>
 800a568:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a56c:	2200      	movs	r2, #0
 800a56e:	ec51 0b17 	vmov	r0, r1, d7
 800a572:	2300      	movs	r3, #0
 800a574:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a578:	f7f6 fab6 	bl	8000ae8 <__aeabi_dcmpeq>
 800a57c:	4680      	mov	r8, r0
 800a57e:	b158      	cbz	r0, 800a598 <_dtoa_r+0xe8>
 800a580:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a582:	2301      	movs	r3, #1
 800a584:	6013      	str	r3, [r2, #0]
 800a586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 8551 	beq.w	800b030 <_dtoa_r+0xb80>
 800a58e:	488b      	ldr	r0, [pc, #556]	; (800a7bc <_dtoa_r+0x30c>)
 800a590:	6018      	str	r0, [r3, #0]
 800a592:	1e43      	subs	r3, r0, #1
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	e7dd      	b.n	800a554 <_dtoa_r+0xa4>
 800a598:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a59c:	aa12      	add	r2, sp, #72	; 0x48
 800a59e:	a913      	add	r1, sp, #76	; 0x4c
 800a5a0:	4620      	mov	r0, r4
 800a5a2:	f001 f977 	bl	800b894 <__d2b>
 800a5a6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a5aa:	4683      	mov	fp, r0
 800a5ac:	2d00      	cmp	r5, #0
 800a5ae:	d07c      	beq.n	800a6aa <_dtoa_r+0x1fa>
 800a5b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5b2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a5b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5ba:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a5be:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a5c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a5c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a5ca:	4b7d      	ldr	r3, [pc, #500]	; (800a7c0 <_dtoa_r+0x310>)
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	4630      	mov	r0, r6
 800a5d0:	4639      	mov	r1, r7
 800a5d2:	f7f5 fe69 	bl	80002a8 <__aeabi_dsub>
 800a5d6:	a36e      	add	r3, pc, #440	; (adr r3, 800a790 <_dtoa_r+0x2e0>)
 800a5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5dc:	f7f6 f81c 	bl	8000618 <__aeabi_dmul>
 800a5e0:	a36d      	add	r3, pc, #436	; (adr r3, 800a798 <_dtoa_r+0x2e8>)
 800a5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e6:	f7f5 fe61 	bl	80002ac <__adddf3>
 800a5ea:	4606      	mov	r6, r0
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	460f      	mov	r7, r1
 800a5f0:	f7f5 ffa8 	bl	8000544 <__aeabi_i2d>
 800a5f4:	a36a      	add	r3, pc, #424	; (adr r3, 800a7a0 <_dtoa_r+0x2f0>)
 800a5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fa:	f7f6 f80d 	bl	8000618 <__aeabi_dmul>
 800a5fe:	4602      	mov	r2, r0
 800a600:	460b      	mov	r3, r1
 800a602:	4630      	mov	r0, r6
 800a604:	4639      	mov	r1, r7
 800a606:	f7f5 fe51 	bl	80002ac <__adddf3>
 800a60a:	4606      	mov	r6, r0
 800a60c:	460f      	mov	r7, r1
 800a60e:	f7f6 fab3 	bl	8000b78 <__aeabi_d2iz>
 800a612:	2200      	movs	r2, #0
 800a614:	4682      	mov	sl, r0
 800a616:	2300      	movs	r3, #0
 800a618:	4630      	mov	r0, r6
 800a61a:	4639      	mov	r1, r7
 800a61c:	f7f6 fa6e 	bl	8000afc <__aeabi_dcmplt>
 800a620:	b148      	cbz	r0, 800a636 <_dtoa_r+0x186>
 800a622:	4650      	mov	r0, sl
 800a624:	f7f5 ff8e 	bl	8000544 <__aeabi_i2d>
 800a628:	4632      	mov	r2, r6
 800a62a:	463b      	mov	r3, r7
 800a62c:	f7f6 fa5c 	bl	8000ae8 <__aeabi_dcmpeq>
 800a630:	b908      	cbnz	r0, 800a636 <_dtoa_r+0x186>
 800a632:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a636:	f1ba 0f16 	cmp.w	sl, #22
 800a63a:	d854      	bhi.n	800a6e6 <_dtoa_r+0x236>
 800a63c:	4b61      	ldr	r3, [pc, #388]	; (800a7c4 <_dtoa_r+0x314>)
 800a63e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a646:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a64a:	f7f6 fa57 	bl	8000afc <__aeabi_dcmplt>
 800a64e:	2800      	cmp	r0, #0
 800a650:	d04b      	beq.n	800a6ea <_dtoa_r+0x23a>
 800a652:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a656:	2300      	movs	r3, #0
 800a658:	930e      	str	r3, [sp, #56]	; 0x38
 800a65a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a65c:	1b5d      	subs	r5, r3, r5
 800a65e:	1e6b      	subs	r3, r5, #1
 800a660:	9304      	str	r3, [sp, #16]
 800a662:	bf43      	ittte	mi
 800a664:	2300      	movmi	r3, #0
 800a666:	f1c5 0801 	rsbmi	r8, r5, #1
 800a66a:	9304      	strmi	r3, [sp, #16]
 800a66c:	f04f 0800 	movpl.w	r8, #0
 800a670:	f1ba 0f00 	cmp.w	sl, #0
 800a674:	db3b      	blt.n	800a6ee <_dtoa_r+0x23e>
 800a676:	9b04      	ldr	r3, [sp, #16]
 800a678:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a67c:	4453      	add	r3, sl
 800a67e:	9304      	str	r3, [sp, #16]
 800a680:	2300      	movs	r3, #0
 800a682:	9306      	str	r3, [sp, #24]
 800a684:	9b05      	ldr	r3, [sp, #20]
 800a686:	2b09      	cmp	r3, #9
 800a688:	d869      	bhi.n	800a75e <_dtoa_r+0x2ae>
 800a68a:	2b05      	cmp	r3, #5
 800a68c:	bfc4      	itt	gt
 800a68e:	3b04      	subgt	r3, #4
 800a690:	9305      	strgt	r3, [sp, #20]
 800a692:	9b05      	ldr	r3, [sp, #20]
 800a694:	f1a3 0302 	sub.w	r3, r3, #2
 800a698:	bfcc      	ite	gt
 800a69a:	2500      	movgt	r5, #0
 800a69c:	2501      	movle	r5, #1
 800a69e:	2b03      	cmp	r3, #3
 800a6a0:	d869      	bhi.n	800a776 <_dtoa_r+0x2c6>
 800a6a2:	e8df f003 	tbb	[pc, r3]
 800a6a6:	4e2c      	.short	0x4e2c
 800a6a8:	5a4c      	.short	0x5a4c
 800a6aa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a6ae:	441d      	add	r5, r3
 800a6b0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a6b4:	2b20      	cmp	r3, #32
 800a6b6:	bfc1      	itttt	gt
 800a6b8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a6bc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a6c0:	fa09 f303 	lslgt.w	r3, r9, r3
 800a6c4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a6c8:	bfda      	itte	le
 800a6ca:	f1c3 0320 	rsble	r3, r3, #32
 800a6ce:	fa06 f003 	lslle.w	r0, r6, r3
 800a6d2:	4318      	orrgt	r0, r3
 800a6d4:	f7f5 ff26 	bl	8000524 <__aeabi_ui2d>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	4606      	mov	r6, r0
 800a6dc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a6e0:	3d01      	subs	r5, #1
 800a6e2:	9310      	str	r3, [sp, #64]	; 0x40
 800a6e4:	e771      	b.n	800a5ca <_dtoa_r+0x11a>
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	e7b6      	b.n	800a658 <_dtoa_r+0x1a8>
 800a6ea:	900e      	str	r0, [sp, #56]	; 0x38
 800a6ec:	e7b5      	b.n	800a65a <_dtoa_r+0x1aa>
 800a6ee:	f1ca 0300 	rsb	r3, sl, #0
 800a6f2:	9306      	str	r3, [sp, #24]
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	eba8 080a 	sub.w	r8, r8, sl
 800a6fa:	930d      	str	r3, [sp, #52]	; 0x34
 800a6fc:	e7c2      	b.n	800a684 <_dtoa_r+0x1d4>
 800a6fe:	2300      	movs	r3, #0
 800a700:	9308      	str	r3, [sp, #32]
 800a702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a704:	2b00      	cmp	r3, #0
 800a706:	dc39      	bgt.n	800a77c <_dtoa_r+0x2cc>
 800a708:	f04f 0901 	mov.w	r9, #1
 800a70c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a710:	464b      	mov	r3, r9
 800a712:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a716:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a718:	2200      	movs	r2, #0
 800a71a:	6042      	str	r2, [r0, #4]
 800a71c:	2204      	movs	r2, #4
 800a71e:	f102 0614 	add.w	r6, r2, #20
 800a722:	429e      	cmp	r6, r3
 800a724:	6841      	ldr	r1, [r0, #4]
 800a726:	d92f      	bls.n	800a788 <_dtoa_r+0x2d8>
 800a728:	4620      	mov	r0, r4
 800a72a:	f000 fd91 	bl	800b250 <_Balloc>
 800a72e:	9000      	str	r0, [sp, #0]
 800a730:	2800      	cmp	r0, #0
 800a732:	d14b      	bne.n	800a7cc <_dtoa_r+0x31c>
 800a734:	4b24      	ldr	r3, [pc, #144]	; (800a7c8 <_dtoa_r+0x318>)
 800a736:	4602      	mov	r2, r0
 800a738:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a73c:	e6d1      	b.n	800a4e2 <_dtoa_r+0x32>
 800a73e:	2301      	movs	r3, #1
 800a740:	e7de      	b.n	800a700 <_dtoa_r+0x250>
 800a742:	2300      	movs	r3, #0
 800a744:	9308      	str	r3, [sp, #32]
 800a746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a748:	eb0a 0903 	add.w	r9, sl, r3
 800a74c:	f109 0301 	add.w	r3, r9, #1
 800a750:	2b01      	cmp	r3, #1
 800a752:	9301      	str	r3, [sp, #4]
 800a754:	bfb8      	it	lt
 800a756:	2301      	movlt	r3, #1
 800a758:	e7dd      	b.n	800a716 <_dtoa_r+0x266>
 800a75a:	2301      	movs	r3, #1
 800a75c:	e7f2      	b.n	800a744 <_dtoa_r+0x294>
 800a75e:	2501      	movs	r5, #1
 800a760:	2300      	movs	r3, #0
 800a762:	9305      	str	r3, [sp, #20]
 800a764:	9508      	str	r5, [sp, #32]
 800a766:	f04f 39ff 	mov.w	r9, #4294967295
 800a76a:	2200      	movs	r2, #0
 800a76c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a770:	2312      	movs	r3, #18
 800a772:	9209      	str	r2, [sp, #36]	; 0x24
 800a774:	e7cf      	b.n	800a716 <_dtoa_r+0x266>
 800a776:	2301      	movs	r3, #1
 800a778:	9308      	str	r3, [sp, #32]
 800a77a:	e7f4      	b.n	800a766 <_dtoa_r+0x2b6>
 800a77c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a780:	f8cd 9004 	str.w	r9, [sp, #4]
 800a784:	464b      	mov	r3, r9
 800a786:	e7c6      	b.n	800a716 <_dtoa_r+0x266>
 800a788:	3101      	adds	r1, #1
 800a78a:	6041      	str	r1, [r0, #4]
 800a78c:	0052      	lsls	r2, r2, #1
 800a78e:	e7c6      	b.n	800a71e <_dtoa_r+0x26e>
 800a790:	636f4361 	.word	0x636f4361
 800a794:	3fd287a7 	.word	0x3fd287a7
 800a798:	8b60c8b3 	.word	0x8b60c8b3
 800a79c:	3fc68a28 	.word	0x3fc68a28
 800a7a0:	509f79fb 	.word	0x509f79fb
 800a7a4:	3fd34413 	.word	0x3fd34413
 800a7a8:	0800c569 	.word	0x0800c569
 800a7ac:	0800c580 	.word	0x0800c580
 800a7b0:	7ff00000 	.word	0x7ff00000
 800a7b4:	0800c565 	.word	0x0800c565
 800a7b8:	0800c55c 	.word	0x0800c55c
 800a7bc:	0800c539 	.word	0x0800c539
 800a7c0:	3ff80000 	.word	0x3ff80000
 800a7c4:	0800c678 	.word	0x0800c678
 800a7c8:	0800c5df 	.word	0x0800c5df
 800a7cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7ce:	9a00      	ldr	r2, [sp, #0]
 800a7d0:	601a      	str	r2, [r3, #0]
 800a7d2:	9b01      	ldr	r3, [sp, #4]
 800a7d4:	2b0e      	cmp	r3, #14
 800a7d6:	f200 80ad 	bhi.w	800a934 <_dtoa_r+0x484>
 800a7da:	2d00      	cmp	r5, #0
 800a7dc:	f000 80aa 	beq.w	800a934 <_dtoa_r+0x484>
 800a7e0:	f1ba 0f00 	cmp.w	sl, #0
 800a7e4:	dd36      	ble.n	800a854 <_dtoa_r+0x3a4>
 800a7e6:	4ac3      	ldr	r2, [pc, #780]	; (800aaf4 <_dtoa_r+0x644>)
 800a7e8:	f00a 030f 	and.w	r3, sl, #15
 800a7ec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a7f0:	ed93 7b00 	vldr	d7, [r3]
 800a7f4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a7f8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a7fc:	eeb0 8a47 	vmov.f32	s16, s14
 800a800:	eef0 8a67 	vmov.f32	s17, s15
 800a804:	d016      	beq.n	800a834 <_dtoa_r+0x384>
 800a806:	4bbc      	ldr	r3, [pc, #752]	; (800aaf8 <_dtoa_r+0x648>)
 800a808:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a80c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a810:	f7f6 f82c 	bl	800086c <__aeabi_ddiv>
 800a814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a818:	f007 070f 	and.w	r7, r7, #15
 800a81c:	2503      	movs	r5, #3
 800a81e:	4eb6      	ldr	r6, [pc, #728]	; (800aaf8 <_dtoa_r+0x648>)
 800a820:	b957      	cbnz	r7, 800a838 <_dtoa_r+0x388>
 800a822:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a826:	ec53 2b18 	vmov	r2, r3, d8
 800a82a:	f7f6 f81f 	bl	800086c <__aeabi_ddiv>
 800a82e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a832:	e029      	b.n	800a888 <_dtoa_r+0x3d8>
 800a834:	2502      	movs	r5, #2
 800a836:	e7f2      	b.n	800a81e <_dtoa_r+0x36e>
 800a838:	07f9      	lsls	r1, r7, #31
 800a83a:	d508      	bpl.n	800a84e <_dtoa_r+0x39e>
 800a83c:	ec51 0b18 	vmov	r0, r1, d8
 800a840:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a844:	f7f5 fee8 	bl	8000618 <__aeabi_dmul>
 800a848:	ec41 0b18 	vmov	d8, r0, r1
 800a84c:	3501      	adds	r5, #1
 800a84e:	107f      	asrs	r7, r7, #1
 800a850:	3608      	adds	r6, #8
 800a852:	e7e5      	b.n	800a820 <_dtoa_r+0x370>
 800a854:	f000 80a6 	beq.w	800a9a4 <_dtoa_r+0x4f4>
 800a858:	f1ca 0600 	rsb	r6, sl, #0
 800a85c:	4ba5      	ldr	r3, [pc, #660]	; (800aaf4 <_dtoa_r+0x644>)
 800a85e:	4fa6      	ldr	r7, [pc, #664]	; (800aaf8 <_dtoa_r+0x648>)
 800a860:	f006 020f 	and.w	r2, r6, #15
 800a864:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a86c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a870:	f7f5 fed2 	bl	8000618 <__aeabi_dmul>
 800a874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a878:	1136      	asrs	r6, r6, #4
 800a87a:	2300      	movs	r3, #0
 800a87c:	2502      	movs	r5, #2
 800a87e:	2e00      	cmp	r6, #0
 800a880:	f040 8085 	bne.w	800a98e <_dtoa_r+0x4de>
 800a884:	2b00      	cmp	r3, #0
 800a886:	d1d2      	bne.n	800a82e <_dtoa_r+0x37e>
 800a888:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	f000 808c 	beq.w	800a9a8 <_dtoa_r+0x4f8>
 800a890:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a894:	4b99      	ldr	r3, [pc, #612]	; (800aafc <_dtoa_r+0x64c>)
 800a896:	2200      	movs	r2, #0
 800a898:	4630      	mov	r0, r6
 800a89a:	4639      	mov	r1, r7
 800a89c:	f7f6 f92e 	bl	8000afc <__aeabi_dcmplt>
 800a8a0:	2800      	cmp	r0, #0
 800a8a2:	f000 8081 	beq.w	800a9a8 <_dtoa_r+0x4f8>
 800a8a6:	9b01      	ldr	r3, [sp, #4]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d07d      	beq.n	800a9a8 <_dtoa_r+0x4f8>
 800a8ac:	f1b9 0f00 	cmp.w	r9, #0
 800a8b0:	dd3c      	ble.n	800a92c <_dtoa_r+0x47c>
 800a8b2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a8b6:	9307      	str	r3, [sp, #28]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	4b91      	ldr	r3, [pc, #580]	; (800ab00 <_dtoa_r+0x650>)
 800a8bc:	4630      	mov	r0, r6
 800a8be:	4639      	mov	r1, r7
 800a8c0:	f7f5 feaa 	bl	8000618 <__aeabi_dmul>
 800a8c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8c8:	3501      	adds	r5, #1
 800a8ca:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a8ce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	f7f5 fe36 	bl	8000544 <__aeabi_i2d>
 800a8d8:	4632      	mov	r2, r6
 800a8da:	463b      	mov	r3, r7
 800a8dc:	f7f5 fe9c 	bl	8000618 <__aeabi_dmul>
 800a8e0:	4b88      	ldr	r3, [pc, #544]	; (800ab04 <_dtoa_r+0x654>)
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	f7f5 fce2 	bl	80002ac <__adddf3>
 800a8e8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a8ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8f0:	9303      	str	r3, [sp, #12]
 800a8f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d15c      	bne.n	800a9b2 <_dtoa_r+0x502>
 800a8f8:	4b83      	ldr	r3, [pc, #524]	; (800ab08 <_dtoa_r+0x658>)
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4630      	mov	r0, r6
 800a8fe:	4639      	mov	r1, r7
 800a900:	f7f5 fcd2 	bl	80002a8 <__aeabi_dsub>
 800a904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a908:	4606      	mov	r6, r0
 800a90a:	460f      	mov	r7, r1
 800a90c:	f7f6 f914 	bl	8000b38 <__aeabi_dcmpgt>
 800a910:	2800      	cmp	r0, #0
 800a912:	f040 8296 	bne.w	800ae42 <_dtoa_r+0x992>
 800a916:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a91a:	4630      	mov	r0, r6
 800a91c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a920:	4639      	mov	r1, r7
 800a922:	f7f6 f8eb 	bl	8000afc <__aeabi_dcmplt>
 800a926:	2800      	cmp	r0, #0
 800a928:	f040 8288 	bne.w	800ae3c <_dtoa_r+0x98c>
 800a92c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a930:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a934:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a936:	2b00      	cmp	r3, #0
 800a938:	f2c0 8158 	blt.w	800abec <_dtoa_r+0x73c>
 800a93c:	f1ba 0f0e 	cmp.w	sl, #14
 800a940:	f300 8154 	bgt.w	800abec <_dtoa_r+0x73c>
 800a944:	4b6b      	ldr	r3, [pc, #428]	; (800aaf4 <_dtoa_r+0x644>)
 800a946:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a94a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a94e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a950:	2b00      	cmp	r3, #0
 800a952:	f280 80e3 	bge.w	800ab1c <_dtoa_r+0x66c>
 800a956:	9b01      	ldr	r3, [sp, #4]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	f300 80df 	bgt.w	800ab1c <_dtoa_r+0x66c>
 800a95e:	f040 826d 	bne.w	800ae3c <_dtoa_r+0x98c>
 800a962:	4b69      	ldr	r3, [pc, #420]	; (800ab08 <_dtoa_r+0x658>)
 800a964:	2200      	movs	r2, #0
 800a966:	4640      	mov	r0, r8
 800a968:	4649      	mov	r1, r9
 800a96a:	f7f5 fe55 	bl	8000618 <__aeabi_dmul>
 800a96e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a972:	f7f6 f8d7 	bl	8000b24 <__aeabi_dcmpge>
 800a976:	9e01      	ldr	r6, [sp, #4]
 800a978:	4637      	mov	r7, r6
 800a97a:	2800      	cmp	r0, #0
 800a97c:	f040 8243 	bne.w	800ae06 <_dtoa_r+0x956>
 800a980:	9d00      	ldr	r5, [sp, #0]
 800a982:	2331      	movs	r3, #49	; 0x31
 800a984:	f805 3b01 	strb.w	r3, [r5], #1
 800a988:	f10a 0a01 	add.w	sl, sl, #1
 800a98c:	e23f      	b.n	800ae0e <_dtoa_r+0x95e>
 800a98e:	07f2      	lsls	r2, r6, #31
 800a990:	d505      	bpl.n	800a99e <_dtoa_r+0x4ee>
 800a992:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a996:	f7f5 fe3f 	bl	8000618 <__aeabi_dmul>
 800a99a:	3501      	adds	r5, #1
 800a99c:	2301      	movs	r3, #1
 800a99e:	1076      	asrs	r6, r6, #1
 800a9a0:	3708      	adds	r7, #8
 800a9a2:	e76c      	b.n	800a87e <_dtoa_r+0x3ce>
 800a9a4:	2502      	movs	r5, #2
 800a9a6:	e76f      	b.n	800a888 <_dtoa_r+0x3d8>
 800a9a8:	9b01      	ldr	r3, [sp, #4]
 800a9aa:	f8cd a01c 	str.w	sl, [sp, #28]
 800a9ae:	930c      	str	r3, [sp, #48]	; 0x30
 800a9b0:	e78d      	b.n	800a8ce <_dtoa_r+0x41e>
 800a9b2:	9900      	ldr	r1, [sp, #0]
 800a9b4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a9b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a9b8:	4b4e      	ldr	r3, [pc, #312]	; (800aaf4 <_dtoa_r+0x644>)
 800a9ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9be:	4401      	add	r1, r0
 800a9c0:	9102      	str	r1, [sp, #8]
 800a9c2:	9908      	ldr	r1, [sp, #32]
 800a9c4:	eeb0 8a47 	vmov.f32	s16, s14
 800a9c8:	eef0 8a67 	vmov.f32	s17, s15
 800a9cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a9d4:	2900      	cmp	r1, #0
 800a9d6:	d045      	beq.n	800aa64 <_dtoa_r+0x5b4>
 800a9d8:	494c      	ldr	r1, [pc, #304]	; (800ab0c <_dtoa_r+0x65c>)
 800a9da:	2000      	movs	r0, #0
 800a9dc:	f7f5 ff46 	bl	800086c <__aeabi_ddiv>
 800a9e0:	ec53 2b18 	vmov	r2, r3, d8
 800a9e4:	f7f5 fc60 	bl	80002a8 <__aeabi_dsub>
 800a9e8:	9d00      	ldr	r5, [sp, #0]
 800a9ea:	ec41 0b18 	vmov	d8, r0, r1
 800a9ee:	4639      	mov	r1, r7
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f7f6 f8c1 	bl	8000b78 <__aeabi_d2iz>
 800a9f6:	900c      	str	r0, [sp, #48]	; 0x30
 800a9f8:	f7f5 fda4 	bl	8000544 <__aeabi_i2d>
 800a9fc:	4602      	mov	r2, r0
 800a9fe:	460b      	mov	r3, r1
 800aa00:	4630      	mov	r0, r6
 800aa02:	4639      	mov	r1, r7
 800aa04:	f7f5 fc50 	bl	80002a8 <__aeabi_dsub>
 800aa08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa0a:	3330      	adds	r3, #48	; 0x30
 800aa0c:	f805 3b01 	strb.w	r3, [r5], #1
 800aa10:	ec53 2b18 	vmov	r2, r3, d8
 800aa14:	4606      	mov	r6, r0
 800aa16:	460f      	mov	r7, r1
 800aa18:	f7f6 f870 	bl	8000afc <__aeabi_dcmplt>
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	d165      	bne.n	800aaec <_dtoa_r+0x63c>
 800aa20:	4632      	mov	r2, r6
 800aa22:	463b      	mov	r3, r7
 800aa24:	4935      	ldr	r1, [pc, #212]	; (800aafc <_dtoa_r+0x64c>)
 800aa26:	2000      	movs	r0, #0
 800aa28:	f7f5 fc3e 	bl	80002a8 <__aeabi_dsub>
 800aa2c:	ec53 2b18 	vmov	r2, r3, d8
 800aa30:	f7f6 f864 	bl	8000afc <__aeabi_dcmplt>
 800aa34:	2800      	cmp	r0, #0
 800aa36:	f040 80b9 	bne.w	800abac <_dtoa_r+0x6fc>
 800aa3a:	9b02      	ldr	r3, [sp, #8]
 800aa3c:	429d      	cmp	r5, r3
 800aa3e:	f43f af75 	beq.w	800a92c <_dtoa_r+0x47c>
 800aa42:	4b2f      	ldr	r3, [pc, #188]	; (800ab00 <_dtoa_r+0x650>)
 800aa44:	ec51 0b18 	vmov	r0, r1, d8
 800aa48:	2200      	movs	r2, #0
 800aa4a:	f7f5 fde5 	bl	8000618 <__aeabi_dmul>
 800aa4e:	4b2c      	ldr	r3, [pc, #176]	; (800ab00 <_dtoa_r+0x650>)
 800aa50:	ec41 0b18 	vmov	d8, r0, r1
 800aa54:	2200      	movs	r2, #0
 800aa56:	4630      	mov	r0, r6
 800aa58:	4639      	mov	r1, r7
 800aa5a:	f7f5 fddd 	bl	8000618 <__aeabi_dmul>
 800aa5e:	4606      	mov	r6, r0
 800aa60:	460f      	mov	r7, r1
 800aa62:	e7c4      	b.n	800a9ee <_dtoa_r+0x53e>
 800aa64:	ec51 0b17 	vmov	r0, r1, d7
 800aa68:	f7f5 fdd6 	bl	8000618 <__aeabi_dmul>
 800aa6c:	9b02      	ldr	r3, [sp, #8]
 800aa6e:	9d00      	ldr	r5, [sp, #0]
 800aa70:	930c      	str	r3, [sp, #48]	; 0x30
 800aa72:	ec41 0b18 	vmov	d8, r0, r1
 800aa76:	4639      	mov	r1, r7
 800aa78:	4630      	mov	r0, r6
 800aa7a:	f7f6 f87d 	bl	8000b78 <__aeabi_d2iz>
 800aa7e:	9011      	str	r0, [sp, #68]	; 0x44
 800aa80:	f7f5 fd60 	bl	8000544 <__aeabi_i2d>
 800aa84:	4602      	mov	r2, r0
 800aa86:	460b      	mov	r3, r1
 800aa88:	4630      	mov	r0, r6
 800aa8a:	4639      	mov	r1, r7
 800aa8c:	f7f5 fc0c 	bl	80002a8 <__aeabi_dsub>
 800aa90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa92:	3330      	adds	r3, #48	; 0x30
 800aa94:	f805 3b01 	strb.w	r3, [r5], #1
 800aa98:	9b02      	ldr	r3, [sp, #8]
 800aa9a:	429d      	cmp	r5, r3
 800aa9c:	4606      	mov	r6, r0
 800aa9e:	460f      	mov	r7, r1
 800aaa0:	f04f 0200 	mov.w	r2, #0
 800aaa4:	d134      	bne.n	800ab10 <_dtoa_r+0x660>
 800aaa6:	4b19      	ldr	r3, [pc, #100]	; (800ab0c <_dtoa_r+0x65c>)
 800aaa8:	ec51 0b18 	vmov	r0, r1, d8
 800aaac:	f7f5 fbfe 	bl	80002ac <__adddf3>
 800aab0:	4602      	mov	r2, r0
 800aab2:	460b      	mov	r3, r1
 800aab4:	4630      	mov	r0, r6
 800aab6:	4639      	mov	r1, r7
 800aab8:	f7f6 f83e 	bl	8000b38 <__aeabi_dcmpgt>
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d175      	bne.n	800abac <_dtoa_r+0x6fc>
 800aac0:	ec53 2b18 	vmov	r2, r3, d8
 800aac4:	4911      	ldr	r1, [pc, #68]	; (800ab0c <_dtoa_r+0x65c>)
 800aac6:	2000      	movs	r0, #0
 800aac8:	f7f5 fbee 	bl	80002a8 <__aeabi_dsub>
 800aacc:	4602      	mov	r2, r0
 800aace:	460b      	mov	r3, r1
 800aad0:	4630      	mov	r0, r6
 800aad2:	4639      	mov	r1, r7
 800aad4:	f7f6 f812 	bl	8000afc <__aeabi_dcmplt>
 800aad8:	2800      	cmp	r0, #0
 800aada:	f43f af27 	beq.w	800a92c <_dtoa_r+0x47c>
 800aade:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aae0:	1e6b      	subs	r3, r5, #1
 800aae2:	930c      	str	r3, [sp, #48]	; 0x30
 800aae4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aae8:	2b30      	cmp	r3, #48	; 0x30
 800aaea:	d0f8      	beq.n	800aade <_dtoa_r+0x62e>
 800aaec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aaf0:	e04a      	b.n	800ab88 <_dtoa_r+0x6d8>
 800aaf2:	bf00      	nop
 800aaf4:	0800c678 	.word	0x0800c678
 800aaf8:	0800c650 	.word	0x0800c650
 800aafc:	3ff00000 	.word	0x3ff00000
 800ab00:	40240000 	.word	0x40240000
 800ab04:	401c0000 	.word	0x401c0000
 800ab08:	40140000 	.word	0x40140000
 800ab0c:	3fe00000 	.word	0x3fe00000
 800ab10:	4baf      	ldr	r3, [pc, #700]	; (800add0 <_dtoa_r+0x920>)
 800ab12:	f7f5 fd81 	bl	8000618 <__aeabi_dmul>
 800ab16:	4606      	mov	r6, r0
 800ab18:	460f      	mov	r7, r1
 800ab1a:	e7ac      	b.n	800aa76 <_dtoa_r+0x5c6>
 800ab1c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ab20:	9d00      	ldr	r5, [sp, #0]
 800ab22:	4642      	mov	r2, r8
 800ab24:	464b      	mov	r3, r9
 800ab26:	4630      	mov	r0, r6
 800ab28:	4639      	mov	r1, r7
 800ab2a:	f7f5 fe9f 	bl	800086c <__aeabi_ddiv>
 800ab2e:	f7f6 f823 	bl	8000b78 <__aeabi_d2iz>
 800ab32:	9002      	str	r0, [sp, #8]
 800ab34:	f7f5 fd06 	bl	8000544 <__aeabi_i2d>
 800ab38:	4642      	mov	r2, r8
 800ab3a:	464b      	mov	r3, r9
 800ab3c:	f7f5 fd6c 	bl	8000618 <__aeabi_dmul>
 800ab40:	4602      	mov	r2, r0
 800ab42:	460b      	mov	r3, r1
 800ab44:	4630      	mov	r0, r6
 800ab46:	4639      	mov	r1, r7
 800ab48:	f7f5 fbae 	bl	80002a8 <__aeabi_dsub>
 800ab4c:	9e02      	ldr	r6, [sp, #8]
 800ab4e:	9f01      	ldr	r7, [sp, #4]
 800ab50:	3630      	adds	r6, #48	; 0x30
 800ab52:	f805 6b01 	strb.w	r6, [r5], #1
 800ab56:	9e00      	ldr	r6, [sp, #0]
 800ab58:	1bae      	subs	r6, r5, r6
 800ab5a:	42b7      	cmp	r7, r6
 800ab5c:	4602      	mov	r2, r0
 800ab5e:	460b      	mov	r3, r1
 800ab60:	d137      	bne.n	800abd2 <_dtoa_r+0x722>
 800ab62:	f7f5 fba3 	bl	80002ac <__adddf3>
 800ab66:	4642      	mov	r2, r8
 800ab68:	464b      	mov	r3, r9
 800ab6a:	4606      	mov	r6, r0
 800ab6c:	460f      	mov	r7, r1
 800ab6e:	f7f5 ffe3 	bl	8000b38 <__aeabi_dcmpgt>
 800ab72:	b9c8      	cbnz	r0, 800aba8 <_dtoa_r+0x6f8>
 800ab74:	4642      	mov	r2, r8
 800ab76:	464b      	mov	r3, r9
 800ab78:	4630      	mov	r0, r6
 800ab7a:	4639      	mov	r1, r7
 800ab7c:	f7f5 ffb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800ab80:	b110      	cbz	r0, 800ab88 <_dtoa_r+0x6d8>
 800ab82:	9b02      	ldr	r3, [sp, #8]
 800ab84:	07d9      	lsls	r1, r3, #31
 800ab86:	d40f      	bmi.n	800aba8 <_dtoa_r+0x6f8>
 800ab88:	4620      	mov	r0, r4
 800ab8a:	4659      	mov	r1, fp
 800ab8c:	f000 fba0 	bl	800b2d0 <_Bfree>
 800ab90:	2300      	movs	r3, #0
 800ab92:	702b      	strb	r3, [r5, #0]
 800ab94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab96:	f10a 0001 	add.w	r0, sl, #1
 800ab9a:	6018      	str	r0, [r3, #0]
 800ab9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f43f acd8 	beq.w	800a554 <_dtoa_r+0xa4>
 800aba4:	601d      	str	r5, [r3, #0]
 800aba6:	e4d5      	b.n	800a554 <_dtoa_r+0xa4>
 800aba8:	f8cd a01c 	str.w	sl, [sp, #28]
 800abac:	462b      	mov	r3, r5
 800abae:	461d      	mov	r5, r3
 800abb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abb4:	2a39      	cmp	r2, #57	; 0x39
 800abb6:	d108      	bne.n	800abca <_dtoa_r+0x71a>
 800abb8:	9a00      	ldr	r2, [sp, #0]
 800abba:	429a      	cmp	r2, r3
 800abbc:	d1f7      	bne.n	800abae <_dtoa_r+0x6fe>
 800abbe:	9a07      	ldr	r2, [sp, #28]
 800abc0:	9900      	ldr	r1, [sp, #0]
 800abc2:	3201      	adds	r2, #1
 800abc4:	9207      	str	r2, [sp, #28]
 800abc6:	2230      	movs	r2, #48	; 0x30
 800abc8:	700a      	strb	r2, [r1, #0]
 800abca:	781a      	ldrb	r2, [r3, #0]
 800abcc:	3201      	adds	r2, #1
 800abce:	701a      	strb	r2, [r3, #0]
 800abd0:	e78c      	b.n	800aaec <_dtoa_r+0x63c>
 800abd2:	4b7f      	ldr	r3, [pc, #508]	; (800add0 <_dtoa_r+0x920>)
 800abd4:	2200      	movs	r2, #0
 800abd6:	f7f5 fd1f 	bl	8000618 <__aeabi_dmul>
 800abda:	2200      	movs	r2, #0
 800abdc:	2300      	movs	r3, #0
 800abde:	4606      	mov	r6, r0
 800abe0:	460f      	mov	r7, r1
 800abe2:	f7f5 ff81 	bl	8000ae8 <__aeabi_dcmpeq>
 800abe6:	2800      	cmp	r0, #0
 800abe8:	d09b      	beq.n	800ab22 <_dtoa_r+0x672>
 800abea:	e7cd      	b.n	800ab88 <_dtoa_r+0x6d8>
 800abec:	9a08      	ldr	r2, [sp, #32]
 800abee:	2a00      	cmp	r2, #0
 800abf0:	f000 80c4 	beq.w	800ad7c <_dtoa_r+0x8cc>
 800abf4:	9a05      	ldr	r2, [sp, #20]
 800abf6:	2a01      	cmp	r2, #1
 800abf8:	f300 80a8 	bgt.w	800ad4c <_dtoa_r+0x89c>
 800abfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800abfe:	2a00      	cmp	r2, #0
 800ac00:	f000 80a0 	beq.w	800ad44 <_dtoa_r+0x894>
 800ac04:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac08:	9e06      	ldr	r6, [sp, #24]
 800ac0a:	4645      	mov	r5, r8
 800ac0c:	9a04      	ldr	r2, [sp, #16]
 800ac0e:	2101      	movs	r1, #1
 800ac10:	441a      	add	r2, r3
 800ac12:	4620      	mov	r0, r4
 800ac14:	4498      	add	r8, r3
 800ac16:	9204      	str	r2, [sp, #16]
 800ac18:	f000 fc16 	bl	800b448 <__i2b>
 800ac1c:	4607      	mov	r7, r0
 800ac1e:	2d00      	cmp	r5, #0
 800ac20:	dd0b      	ble.n	800ac3a <_dtoa_r+0x78a>
 800ac22:	9b04      	ldr	r3, [sp, #16]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	dd08      	ble.n	800ac3a <_dtoa_r+0x78a>
 800ac28:	42ab      	cmp	r3, r5
 800ac2a:	9a04      	ldr	r2, [sp, #16]
 800ac2c:	bfa8      	it	ge
 800ac2e:	462b      	movge	r3, r5
 800ac30:	eba8 0803 	sub.w	r8, r8, r3
 800ac34:	1aed      	subs	r5, r5, r3
 800ac36:	1ad3      	subs	r3, r2, r3
 800ac38:	9304      	str	r3, [sp, #16]
 800ac3a:	9b06      	ldr	r3, [sp, #24]
 800ac3c:	b1fb      	cbz	r3, 800ac7e <_dtoa_r+0x7ce>
 800ac3e:	9b08      	ldr	r3, [sp, #32]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f000 809f 	beq.w	800ad84 <_dtoa_r+0x8d4>
 800ac46:	2e00      	cmp	r6, #0
 800ac48:	dd11      	ble.n	800ac6e <_dtoa_r+0x7be>
 800ac4a:	4639      	mov	r1, r7
 800ac4c:	4632      	mov	r2, r6
 800ac4e:	4620      	mov	r0, r4
 800ac50:	f000 fcb6 	bl	800b5c0 <__pow5mult>
 800ac54:	465a      	mov	r2, fp
 800ac56:	4601      	mov	r1, r0
 800ac58:	4607      	mov	r7, r0
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	f000 fc0a 	bl	800b474 <__multiply>
 800ac60:	4659      	mov	r1, fp
 800ac62:	9007      	str	r0, [sp, #28]
 800ac64:	4620      	mov	r0, r4
 800ac66:	f000 fb33 	bl	800b2d0 <_Bfree>
 800ac6a:	9b07      	ldr	r3, [sp, #28]
 800ac6c:	469b      	mov	fp, r3
 800ac6e:	9b06      	ldr	r3, [sp, #24]
 800ac70:	1b9a      	subs	r2, r3, r6
 800ac72:	d004      	beq.n	800ac7e <_dtoa_r+0x7ce>
 800ac74:	4659      	mov	r1, fp
 800ac76:	4620      	mov	r0, r4
 800ac78:	f000 fca2 	bl	800b5c0 <__pow5mult>
 800ac7c:	4683      	mov	fp, r0
 800ac7e:	2101      	movs	r1, #1
 800ac80:	4620      	mov	r0, r4
 800ac82:	f000 fbe1 	bl	800b448 <__i2b>
 800ac86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	4606      	mov	r6, r0
 800ac8c:	dd7c      	ble.n	800ad88 <_dtoa_r+0x8d8>
 800ac8e:	461a      	mov	r2, r3
 800ac90:	4601      	mov	r1, r0
 800ac92:	4620      	mov	r0, r4
 800ac94:	f000 fc94 	bl	800b5c0 <__pow5mult>
 800ac98:	9b05      	ldr	r3, [sp, #20]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	4606      	mov	r6, r0
 800ac9e:	dd76      	ble.n	800ad8e <_dtoa_r+0x8de>
 800aca0:	2300      	movs	r3, #0
 800aca2:	9306      	str	r3, [sp, #24]
 800aca4:	6933      	ldr	r3, [r6, #16]
 800aca6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800acaa:	6918      	ldr	r0, [r3, #16]
 800acac:	f000 fb7c 	bl	800b3a8 <__hi0bits>
 800acb0:	f1c0 0020 	rsb	r0, r0, #32
 800acb4:	9b04      	ldr	r3, [sp, #16]
 800acb6:	4418      	add	r0, r3
 800acb8:	f010 001f 	ands.w	r0, r0, #31
 800acbc:	f000 8086 	beq.w	800adcc <_dtoa_r+0x91c>
 800acc0:	f1c0 0320 	rsb	r3, r0, #32
 800acc4:	2b04      	cmp	r3, #4
 800acc6:	dd7f      	ble.n	800adc8 <_dtoa_r+0x918>
 800acc8:	f1c0 001c 	rsb	r0, r0, #28
 800accc:	9b04      	ldr	r3, [sp, #16]
 800acce:	4403      	add	r3, r0
 800acd0:	4480      	add	r8, r0
 800acd2:	4405      	add	r5, r0
 800acd4:	9304      	str	r3, [sp, #16]
 800acd6:	f1b8 0f00 	cmp.w	r8, #0
 800acda:	dd05      	ble.n	800ace8 <_dtoa_r+0x838>
 800acdc:	4659      	mov	r1, fp
 800acde:	4642      	mov	r2, r8
 800ace0:	4620      	mov	r0, r4
 800ace2:	f000 fcc7 	bl	800b674 <__lshift>
 800ace6:	4683      	mov	fp, r0
 800ace8:	9b04      	ldr	r3, [sp, #16]
 800acea:	2b00      	cmp	r3, #0
 800acec:	dd05      	ble.n	800acfa <_dtoa_r+0x84a>
 800acee:	4631      	mov	r1, r6
 800acf0:	461a      	mov	r2, r3
 800acf2:	4620      	mov	r0, r4
 800acf4:	f000 fcbe 	bl	800b674 <__lshift>
 800acf8:	4606      	mov	r6, r0
 800acfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d069      	beq.n	800add4 <_dtoa_r+0x924>
 800ad00:	4631      	mov	r1, r6
 800ad02:	4658      	mov	r0, fp
 800ad04:	f000 fd22 	bl	800b74c <__mcmp>
 800ad08:	2800      	cmp	r0, #0
 800ad0a:	da63      	bge.n	800add4 <_dtoa_r+0x924>
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	4659      	mov	r1, fp
 800ad10:	220a      	movs	r2, #10
 800ad12:	4620      	mov	r0, r4
 800ad14:	f000 fafe 	bl	800b314 <__multadd>
 800ad18:	9b08      	ldr	r3, [sp, #32]
 800ad1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad1e:	4683      	mov	fp, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	f000 818f 	beq.w	800b044 <_dtoa_r+0xb94>
 800ad26:	4639      	mov	r1, r7
 800ad28:	2300      	movs	r3, #0
 800ad2a:	220a      	movs	r2, #10
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	f000 faf1 	bl	800b314 <__multadd>
 800ad32:	f1b9 0f00 	cmp.w	r9, #0
 800ad36:	4607      	mov	r7, r0
 800ad38:	f300 808e 	bgt.w	800ae58 <_dtoa_r+0x9a8>
 800ad3c:	9b05      	ldr	r3, [sp, #20]
 800ad3e:	2b02      	cmp	r3, #2
 800ad40:	dc50      	bgt.n	800ade4 <_dtoa_r+0x934>
 800ad42:	e089      	b.n	800ae58 <_dtoa_r+0x9a8>
 800ad44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ad46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ad4a:	e75d      	b.n	800ac08 <_dtoa_r+0x758>
 800ad4c:	9b01      	ldr	r3, [sp, #4]
 800ad4e:	1e5e      	subs	r6, r3, #1
 800ad50:	9b06      	ldr	r3, [sp, #24]
 800ad52:	42b3      	cmp	r3, r6
 800ad54:	bfbf      	itttt	lt
 800ad56:	9b06      	ldrlt	r3, [sp, #24]
 800ad58:	9606      	strlt	r6, [sp, #24]
 800ad5a:	1af2      	sublt	r2, r6, r3
 800ad5c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800ad5e:	bfb6      	itet	lt
 800ad60:	189b      	addlt	r3, r3, r2
 800ad62:	1b9e      	subge	r6, r3, r6
 800ad64:	930d      	strlt	r3, [sp, #52]	; 0x34
 800ad66:	9b01      	ldr	r3, [sp, #4]
 800ad68:	bfb8      	it	lt
 800ad6a:	2600      	movlt	r6, #0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	bfb5      	itete	lt
 800ad70:	eba8 0503 	sublt.w	r5, r8, r3
 800ad74:	9b01      	ldrge	r3, [sp, #4]
 800ad76:	2300      	movlt	r3, #0
 800ad78:	4645      	movge	r5, r8
 800ad7a:	e747      	b.n	800ac0c <_dtoa_r+0x75c>
 800ad7c:	9e06      	ldr	r6, [sp, #24]
 800ad7e:	9f08      	ldr	r7, [sp, #32]
 800ad80:	4645      	mov	r5, r8
 800ad82:	e74c      	b.n	800ac1e <_dtoa_r+0x76e>
 800ad84:	9a06      	ldr	r2, [sp, #24]
 800ad86:	e775      	b.n	800ac74 <_dtoa_r+0x7c4>
 800ad88:	9b05      	ldr	r3, [sp, #20]
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	dc18      	bgt.n	800adc0 <_dtoa_r+0x910>
 800ad8e:	9b02      	ldr	r3, [sp, #8]
 800ad90:	b9b3      	cbnz	r3, 800adc0 <_dtoa_r+0x910>
 800ad92:	9b03      	ldr	r3, [sp, #12]
 800ad94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad98:	b9a3      	cbnz	r3, 800adc4 <_dtoa_r+0x914>
 800ad9a:	9b03      	ldr	r3, [sp, #12]
 800ad9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ada0:	0d1b      	lsrs	r3, r3, #20
 800ada2:	051b      	lsls	r3, r3, #20
 800ada4:	b12b      	cbz	r3, 800adb2 <_dtoa_r+0x902>
 800ada6:	9b04      	ldr	r3, [sp, #16]
 800ada8:	3301      	adds	r3, #1
 800adaa:	9304      	str	r3, [sp, #16]
 800adac:	f108 0801 	add.w	r8, r8, #1
 800adb0:	2301      	movs	r3, #1
 800adb2:	9306      	str	r3, [sp, #24]
 800adb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	f47f af74 	bne.w	800aca4 <_dtoa_r+0x7f4>
 800adbc:	2001      	movs	r0, #1
 800adbe:	e779      	b.n	800acb4 <_dtoa_r+0x804>
 800adc0:	2300      	movs	r3, #0
 800adc2:	e7f6      	b.n	800adb2 <_dtoa_r+0x902>
 800adc4:	9b02      	ldr	r3, [sp, #8]
 800adc6:	e7f4      	b.n	800adb2 <_dtoa_r+0x902>
 800adc8:	d085      	beq.n	800acd6 <_dtoa_r+0x826>
 800adca:	4618      	mov	r0, r3
 800adcc:	301c      	adds	r0, #28
 800adce:	e77d      	b.n	800accc <_dtoa_r+0x81c>
 800add0:	40240000 	.word	0x40240000
 800add4:	9b01      	ldr	r3, [sp, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	dc38      	bgt.n	800ae4c <_dtoa_r+0x99c>
 800adda:	9b05      	ldr	r3, [sp, #20]
 800addc:	2b02      	cmp	r3, #2
 800adde:	dd35      	ble.n	800ae4c <_dtoa_r+0x99c>
 800ade0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ade4:	f1b9 0f00 	cmp.w	r9, #0
 800ade8:	d10d      	bne.n	800ae06 <_dtoa_r+0x956>
 800adea:	4631      	mov	r1, r6
 800adec:	464b      	mov	r3, r9
 800adee:	2205      	movs	r2, #5
 800adf0:	4620      	mov	r0, r4
 800adf2:	f000 fa8f 	bl	800b314 <__multadd>
 800adf6:	4601      	mov	r1, r0
 800adf8:	4606      	mov	r6, r0
 800adfa:	4658      	mov	r0, fp
 800adfc:	f000 fca6 	bl	800b74c <__mcmp>
 800ae00:	2800      	cmp	r0, #0
 800ae02:	f73f adbd 	bgt.w	800a980 <_dtoa_r+0x4d0>
 800ae06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae08:	9d00      	ldr	r5, [sp, #0]
 800ae0a:	ea6f 0a03 	mvn.w	sl, r3
 800ae0e:	f04f 0800 	mov.w	r8, #0
 800ae12:	4631      	mov	r1, r6
 800ae14:	4620      	mov	r0, r4
 800ae16:	f000 fa5b 	bl	800b2d0 <_Bfree>
 800ae1a:	2f00      	cmp	r7, #0
 800ae1c:	f43f aeb4 	beq.w	800ab88 <_dtoa_r+0x6d8>
 800ae20:	f1b8 0f00 	cmp.w	r8, #0
 800ae24:	d005      	beq.n	800ae32 <_dtoa_r+0x982>
 800ae26:	45b8      	cmp	r8, r7
 800ae28:	d003      	beq.n	800ae32 <_dtoa_r+0x982>
 800ae2a:	4641      	mov	r1, r8
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f000 fa4f 	bl	800b2d0 <_Bfree>
 800ae32:	4639      	mov	r1, r7
 800ae34:	4620      	mov	r0, r4
 800ae36:	f000 fa4b 	bl	800b2d0 <_Bfree>
 800ae3a:	e6a5      	b.n	800ab88 <_dtoa_r+0x6d8>
 800ae3c:	2600      	movs	r6, #0
 800ae3e:	4637      	mov	r7, r6
 800ae40:	e7e1      	b.n	800ae06 <_dtoa_r+0x956>
 800ae42:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ae44:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ae48:	4637      	mov	r7, r6
 800ae4a:	e599      	b.n	800a980 <_dtoa_r+0x4d0>
 800ae4c:	9b08      	ldr	r3, [sp, #32]
 800ae4e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	f000 80fd 	beq.w	800b052 <_dtoa_r+0xba2>
 800ae58:	2d00      	cmp	r5, #0
 800ae5a:	dd05      	ble.n	800ae68 <_dtoa_r+0x9b8>
 800ae5c:	4639      	mov	r1, r7
 800ae5e:	462a      	mov	r2, r5
 800ae60:	4620      	mov	r0, r4
 800ae62:	f000 fc07 	bl	800b674 <__lshift>
 800ae66:	4607      	mov	r7, r0
 800ae68:	9b06      	ldr	r3, [sp, #24]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d05c      	beq.n	800af28 <_dtoa_r+0xa78>
 800ae6e:	6879      	ldr	r1, [r7, #4]
 800ae70:	4620      	mov	r0, r4
 800ae72:	f000 f9ed 	bl	800b250 <_Balloc>
 800ae76:	4605      	mov	r5, r0
 800ae78:	b928      	cbnz	r0, 800ae86 <_dtoa_r+0x9d6>
 800ae7a:	4b80      	ldr	r3, [pc, #512]	; (800b07c <_dtoa_r+0xbcc>)
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ae82:	f7ff bb2e 	b.w	800a4e2 <_dtoa_r+0x32>
 800ae86:	693a      	ldr	r2, [r7, #16]
 800ae88:	3202      	adds	r2, #2
 800ae8a:	0092      	lsls	r2, r2, #2
 800ae8c:	f107 010c 	add.w	r1, r7, #12
 800ae90:	300c      	adds	r0, #12
 800ae92:	f7fe fc57 	bl	8009744 <memcpy>
 800ae96:	2201      	movs	r2, #1
 800ae98:	4629      	mov	r1, r5
 800ae9a:	4620      	mov	r0, r4
 800ae9c:	f000 fbea 	bl	800b674 <__lshift>
 800aea0:	9b00      	ldr	r3, [sp, #0]
 800aea2:	3301      	adds	r3, #1
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	9b00      	ldr	r3, [sp, #0]
 800aea8:	444b      	add	r3, r9
 800aeaa:	9307      	str	r3, [sp, #28]
 800aeac:	9b02      	ldr	r3, [sp, #8]
 800aeae:	f003 0301 	and.w	r3, r3, #1
 800aeb2:	46b8      	mov	r8, r7
 800aeb4:	9306      	str	r3, [sp, #24]
 800aeb6:	4607      	mov	r7, r0
 800aeb8:	9b01      	ldr	r3, [sp, #4]
 800aeba:	4631      	mov	r1, r6
 800aebc:	3b01      	subs	r3, #1
 800aebe:	4658      	mov	r0, fp
 800aec0:	9302      	str	r3, [sp, #8]
 800aec2:	f7ff fa69 	bl	800a398 <quorem>
 800aec6:	4603      	mov	r3, r0
 800aec8:	3330      	adds	r3, #48	; 0x30
 800aeca:	9004      	str	r0, [sp, #16]
 800aecc:	4641      	mov	r1, r8
 800aece:	4658      	mov	r0, fp
 800aed0:	9308      	str	r3, [sp, #32]
 800aed2:	f000 fc3b 	bl	800b74c <__mcmp>
 800aed6:	463a      	mov	r2, r7
 800aed8:	4681      	mov	r9, r0
 800aeda:	4631      	mov	r1, r6
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 fc51 	bl	800b784 <__mdiff>
 800aee2:	68c2      	ldr	r2, [r0, #12]
 800aee4:	9b08      	ldr	r3, [sp, #32]
 800aee6:	4605      	mov	r5, r0
 800aee8:	bb02      	cbnz	r2, 800af2c <_dtoa_r+0xa7c>
 800aeea:	4601      	mov	r1, r0
 800aeec:	4658      	mov	r0, fp
 800aeee:	f000 fc2d 	bl	800b74c <__mcmp>
 800aef2:	9b08      	ldr	r3, [sp, #32]
 800aef4:	4602      	mov	r2, r0
 800aef6:	4629      	mov	r1, r5
 800aef8:	4620      	mov	r0, r4
 800aefa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800aefe:	f000 f9e7 	bl	800b2d0 <_Bfree>
 800af02:	9b05      	ldr	r3, [sp, #20]
 800af04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af06:	9d01      	ldr	r5, [sp, #4]
 800af08:	ea43 0102 	orr.w	r1, r3, r2
 800af0c:	9b06      	ldr	r3, [sp, #24]
 800af0e:	430b      	orrs	r3, r1
 800af10:	9b08      	ldr	r3, [sp, #32]
 800af12:	d10d      	bne.n	800af30 <_dtoa_r+0xa80>
 800af14:	2b39      	cmp	r3, #57	; 0x39
 800af16:	d029      	beq.n	800af6c <_dtoa_r+0xabc>
 800af18:	f1b9 0f00 	cmp.w	r9, #0
 800af1c:	dd01      	ble.n	800af22 <_dtoa_r+0xa72>
 800af1e:	9b04      	ldr	r3, [sp, #16]
 800af20:	3331      	adds	r3, #49	; 0x31
 800af22:	9a02      	ldr	r2, [sp, #8]
 800af24:	7013      	strb	r3, [r2, #0]
 800af26:	e774      	b.n	800ae12 <_dtoa_r+0x962>
 800af28:	4638      	mov	r0, r7
 800af2a:	e7b9      	b.n	800aea0 <_dtoa_r+0x9f0>
 800af2c:	2201      	movs	r2, #1
 800af2e:	e7e2      	b.n	800aef6 <_dtoa_r+0xa46>
 800af30:	f1b9 0f00 	cmp.w	r9, #0
 800af34:	db06      	blt.n	800af44 <_dtoa_r+0xa94>
 800af36:	9905      	ldr	r1, [sp, #20]
 800af38:	ea41 0909 	orr.w	r9, r1, r9
 800af3c:	9906      	ldr	r1, [sp, #24]
 800af3e:	ea59 0101 	orrs.w	r1, r9, r1
 800af42:	d120      	bne.n	800af86 <_dtoa_r+0xad6>
 800af44:	2a00      	cmp	r2, #0
 800af46:	ddec      	ble.n	800af22 <_dtoa_r+0xa72>
 800af48:	4659      	mov	r1, fp
 800af4a:	2201      	movs	r2, #1
 800af4c:	4620      	mov	r0, r4
 800af4e:	9301      	str	r3, [sp, #4]
 800af50:	f000 fb90 	bl	800b674 <__lshift>
 800af54:	4631      	mov	r1, r6
 800af56:	4683      	mov	fp, r0
 800af58:	f000 fbf8 	bl	800b74c <__mcmp>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	9b01      	ldr	r3, [sp, #4]
 800af60:	dc02      	bgt.n	800af68 <_dtoa_r+0xab8>
 800af62:	d1de      	bne.n	800af22 <_dtoa_r+0xa72>
 800af64:	07da      	lsls	r2, r3, #31
 800af66:	d5dc      	bpl.n	800af22 <_dtoa_r+0xa72>
 800af68:	2b39      	cmp	r3, #57	; 0x39
 800af6a:	d1d8      	bne.n	800af1e <_dtoa_r+0xa6e>
 800af6c:	9a02      	ldr	r2, [sp, #8]
 800af6e:	2339      	movs	r3, #57	; 0x39
 800af70:	7013      	strb	r3, [r2, #0]
 800af72:	462b      	mov	r3, r5
 800af74:	461d      	mov	r5, r3
 800af76:	3b01      	subs	r3, #1
 800af78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800af7c:	2a39      	cmp	r2, #57	; 0x39
 800af7e:	d050      	beq.n	800b022 <_dtoa_r+0xb72>
 800af80:	3201      	adds	r2, #1
 800af82:	701a      	strb	r2, [r3, #0]
 800af84:	e745      	b.n	800ae12 <_dtoa_r+0x962>
 800af86:	2a00      	cmp	r2, #0
 800af88:	dd03      	ble.n	800af92 <_dtoa_r+0xae2>
 800af8a:	2b39      	cmp	r3, #57	; 0x39
 800af8c:	d0ee      	beq.n	800af6c <_dtoa_r+0xabc>
 800af8e:	3301      	adds	r3, #1
 800af90:	e7c7      	b.n	800af22 <_dtoa_r+0xa72>
 800af92:	9a01      	ldr	r2, [sp, #4]
 800af94:	9907      	ldr	r1, [sp, #28]
 800af96:	f802 3c01 	strb.w	r3, [r2, #-1]
 800af9a:	428a      	cmp	r2, r1
 800af9c:	d02a      	beq.n	800aff4 <_dtoa_r+0xb44>
 800af9e:	4659      	mov	r1, fp
 800afa0:	2300      	movs	r3, #0
 800afa2:	220a      	movs	r2, #10
 800afa4:	4620      	mov	r0, r4
 800afa6:	f000 f9b5 	bl	800b314 <__multadd>
 800afaa:	45b8      	cmp	r8, r7
 800afac:	4683      	mov	fp, r0
 800afae:	f04f 0300 	mov.w	r3, #0
 800afb2:	f04f 020a 	mov.w	r2, #10
 800afb6:	4641      	mov	r1, r8
 800afb8:	4620      	mov	r0, r4
 800afba:	d107      	bne.n	800afcc <_dtoa_r+0xb1c>
 800afbc:	f000 f9aa 	bl	800b314 <__multadd>
 800afc0:	4680      	mov	r8, r0
 800afc2:	4607      	mov	r7, r0
 800afc4:	9b01      	ldr	r3, [sp, #4]
 800afc6:	3301      	adds	r3, #1
 800afc8:	9301      	str	r3, [sp, #4]
 800afca:	e775      	b.n	800aeb8 <_dtoa_r+0xa08>
 800afcc:	f000 f9a2 	bl	800b314 <__multadd>
 800afd0:	4639      	mov	r1, r7
 800afd2:	4680      	mov	r8, r0
 800afd4:	2300      	movs	r3, #0
 800afd6:	220a      	movs	r2, #10
 800afd8:	4620      	mov	r0, r4
 800afda:	f000 f99b 	bl	800b314 <__multadd>
 800afde:	4607      	mov	r7, r0
 800afe0:	e7f0      	b.n	800afc4 <_dtoa_r+0xb14>
 800afe2:	f1b9 0f00 	cmp.w	r9, #0
 800afe6:	9a00      	ldr	r2, [sp, #0]
 800afe8:	bfcc      	ite	gt
 800afea:	464d      	movgt	r5, r9
 800afec:	2501      	movle	r5, #1
 800afee:	4415      	add	r5, r2
 800aff0:	f04f 0800 	mov.w	r8, #0
 800aff4:	4659      	mov	r1, fp
 800aff6:	2201      	movs	r2, #1
 800aff8:	4620      	mov	r0, r4
 800affa:	9301      	str	r3, [sp, #4]
 800affc:	f000 fb3a 	bl	800b674 <__lshift>
 800b000:	4631      	mov	r1, r6
 800b002:	4683      	mov	fp, r0
 800b004:	f000 fba2 	bl	800b74c <__mcmp>
 800b008:	2800      	cmp	r0, #0
 800b00a:	dcb2      	bgt.n	800af72 <_dtoa_r+0xac2>
 800b00c:	d102      	bne.n	800b014 <_dtoa_r+0xb64>
 800b00e:	9b01      	ldr	r3, [sp, #4]
 800b010:	07db      	lsls	r3, r3, #31
 800b012:	d4ae      	bmi.n	800af72 <_dtoa_r+0xac2>
 800b014:	462b      	mov	r3, r5
 800b016:	461d      	mov	r5, r3
 800b018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b01c:	2a30      	cmp	r2, #48	; 0x30
 800b01e:	d0fa      	beq.n	800b016 <_dtoa_r+0xb66>
 800b020:	e6f7      	b.n	800ae12 <_dtoa_r+0x962>
 800b022:	9a00      	ldr	r2, [sp, #0]
 800b024:	429a      	cmp	r2, r3
 800b026:	d1a5      	bne.n	800af74 <_dtoa_r+0xac4>
 800b028:	f10a 0a01 	add.w	sl, sl, #1
 800b02c:	2331      	movs	r3, #49	; 0x31
 800b02e:	e779      	b.n	800af24 <_dtoa_r+0xa74>
 800b030:	4b13      	ldr	r3, [pc, #76]	; (800b080 <_dtoa_r+0xbd0>)
 800b032:	f7ff baaf 	b.w	800a594 <_dtoa_r+0xe4>
 800b036:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f47f aa86 	bne.w	800a54a <_dtoa_r+0x9a>
 800b03e:	4b11      	ldr	r3, [pc, #68]	; (800b084 <_dtoa_r+0xbd4>)
 800b040:	f7ff baa8 	b.w	800a594 <_dtoa_r+0xe4>
 800b044:	f1b9 0f00 	cmp.w	r9, #0
 800b048:	dc03      	bgt.n	800b052 <_dtoa_r+0xba2>
 800b04a:	9b05      	ldr	r3, [sp, #20]
 800b04c:	2b02      	cmp	r3, #2
 800b04e:	f73f aec9 	bgt.w	800ade4 <_dtoa_r+0x934>
 800b052:	9d00      	ldr	r5, [sp, #0]
 800b054:	4631      	mov	r1, r6
 800b056:	4658      	mov	r0, fp
 800b058:	f7ff f99e 	bl	800a398 <quorem>
 800b05c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b060:	f805 3b01 	strb.w	r3, [r5], #1
 800b064:	9a00      	ldr	r2, [sp, #0]
 800b066:	1aaa      	subs	r2, r5, r2
 800b068:	4591      	cmp	r9, r2
 800b06a:	ddba      	ble.n	800afe2 <_dtoa_r+0xb32>
 800b06c:	4659      	mov	r1, fp
 800b06e:	2300      	movs	r3, #0
 800b070:	220a      	movs	r2, #10
 800b072:	4620      	mov	r0, r4
 800b074:	f000 f94e 	bl	800b314 <__multadd>
 800b078:	4683      	mov	fp, r0
 800b07a:	e7eb      	b.n	800b054 <_dtoa_r+0xba4>
 800b07c:	0800c5df 	.word	0x0800c5df
 800b080:	0800c538 	.word	0x0800c538
 800b084:	0800c55c 	.word	0x0800c55c

0800b088 <__sflush_r>:
 800b088:	898a      	ldrh	r2, [r1, #12]
 800b08a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b08e:	4605      	mov	r5, r0
 800b090:	0710      	lsls	r0, r2, #28
 800b092:	460c      	mov	r4, r1
 800b094:	d458      	bmi.n	800b148 <__sflush_r+0xc0>
 800b096:	684b      	ldr	r3, [r1, #4]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	dc05      	bgt.n	800b0a8 <__sflush_r+0x20>
 800b09c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	dc02      	bgt.n	800b0a8 <__sflush_r+0x20>
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0aa:	2e00      	cmp	r6, #0
 800b0ac:	d0f9      	beq.n	800b0a2 <__sflush_r+0x1a>
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b0b4:	682f      	ldr	r7, [r5, #0]
 800b0b6:	602b      	str	r3, [r5, #0]
 800b0b8:	d032      	beq.n	800b120 <__sflush_r+0x98>
 800b0ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0bc:	89a3      	ldrh	r3, [r4, #12]
 800b0be:	075a      	lsls	r2, r3, #29
 800b0c0:	d505      	bpl.n	800b0ce <__sflush_r+0x46>
 800b0c2:	6863      	ldr	r3, [r4, #4]
 800b0c4:	1ac0      	subs	r0, r0, r3
 800b0c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0c8:	b10b      	cbz	r3, 800b0ce <__sflush_r+0x46>
 800b0ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0cc:	1ac0      	subs	r0, r0, r3
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0d4:	6a21      	ldr	r1, [r4, #32]
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	47b0      	blx	r6
 800b0da:	1c43      	adds	r3, r0, #1
 800b0dc:	89a3      	ldrh	r3, [r4, #12]
 800b0de:	d106      	bne.n	800b0ee <__sflush_r+0x66>
 800b0e0:	6829      	ldr	r1, [r5, #0]
 800b0e2:	291d      	cmp	r1, #29
 800b0e4:	d82c      	bhi.n	800b140 <__sflush_r+0xb8>
 800b0e6:	4a2a      	ldr	r2, [pc, #168]	; (800b190 <__sflush_r+0x108>)
 800b0e8:	40ca      	lsrs	r2, r1
 800b0ea:	07d6      	lsls	r6, r2, #31
 800b0ec:	d528      	bpl.n	800b140 <__sflush_r+0xb8>
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	6062      	str	r2, [r4, #4]
 800b0f2:	04d9      	lsls	r1, r3, #19
 800b0f4:	6922      	ldr	r2, [r4, #16]
 800b0f6:	6022      	str	r2, [r4, #0]
 800b0f8:	d504      	bpl.n	800b104 <__sflush_r+0x7c>
 800b0fa:	1c42      	adds	r2, r0, #1
 800b0fc:	d101      	bne.n	800b102 <__sflush_r+0x7a>
 800b0fe:	682b      	ldr	r3, [r5, #0]
 800b100:	b903      	cbnz	r3, 800b104 <__sflush_r+0x7c>
 800b102:	6560      	str	r0, [r4, #84]	; 0x54
 800b104:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b106:	602f      	str	r7, [r5, #0]
 800b108:	2900      	cmp	r1, #0
 800b10a:	d0ca      	beq.n	800b0a2 <__sflush_r+0x1a>
 800b10c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b110:	4299      	cmp	r1, r3
 800b112:	d002      	beq.n	800b11a <__sflush_r+0x92>
 800b114:	4628      	mov	r0, r5
 800b116:	f7fe fb2b 	bl	8009770 <_free_r>
 800b11a:	2000      	movs	r0, #0
 800b11c:	6360      	str	r0, [r4, #52]	; 0x34
 800b11e:	e7c1      	b.n	800b0a4 <__sflush_r+0x1c>
 800b120:	6a21      	ldr	r1, [r4, #32]
 800b122:	2301      	movs	r3, #1
 800b124:	4628      	mov	r0, r5
 800b126:	47b0      	blx	r6
 800b128:	1c41      	adds	r1, r0, #1
 800b12a:	d1c7      	bne.n	800b0bc <__sflush_r+0x34>
 800b12c:	682b      	ldr	r3, [r5, #0]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d0c4      	beq.n	800b0bc <__sflush_r+0x34>
 800b132:	2b1d      	cmp	r3, #29
 800b134:	d001      	beq.n	800b13a <__sflush_r+0xb2>
 800b136:	2b16      	cmp	r3, #22
 800b138:	d101      	bne.n	800b13e <__sflush_r+0xb6>
 800b13a:	602f      	str	r7, [r5, #0]
 800b13c:	e7b1      	b.n	800b0a2 <__sflush_r+0x1a>
 800b13e:	89a3      	ldrh	r3, [r4, #12]
 800b140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b144:	81a3      	strh	r3, [r4, #12]
 800b146:	e7ad      	b.n	800b0a4 <__sflush_r+0x1c>
 800b148:	690f      	ldr	r7, [r1, #16]
 800b14a:	2f00      	cmp	r7, #0
 800b14c:	d0a9      	beq.n	800b0a2 <__sflush_r+0x1a>
 800b14e:	0793      	lsls	r3, r2, #30
 800b150:	680e      	ldr	r6, [r1, #0]
 800b152:	bf08      	it	eq
 800b154:	694b      	ldreq	r3, [r1, #20]
 800b156:	600f      	str	r7, [r1, #0]
 800b158:	bf18      	it	ne
 800b15a:	2300      	movne	r3, #0
 800b15c:	eba6 0807 	sub.w	r8, r6, r7
 800b160:	608b      	str	r3, [r1, #8]
 800b162:	f1b8 0f00 	cmp.w	r8, #0
 800b166:	dd9c      	ble.n	800b0a2 <__sflush_r+0x1a>
 800b168:	6a21      	ldr	r1, [r4, #32]
 800b16a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b16c:	4643      	mov	r3, r8
 800b16e:	463a      	mov	r2, r7
 800b170:	4628      	mov	r0, r5
 800b172:	47b0      	blx	r6
 800b174:	2800      	cmp	r0, #0
 800b176:	dc06      	bgt.n	800b186 <__sflush_r+0xfe>
 800b178:	89a3      	ldrh	r3, [r4, #12]
 800b17a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b17e:	81a3      	strh	r3, [r4, #12]
 800b180:	f04f 30ff 	mov.w	r0, #4294967295
 800b184:	e78e      	b.n	800b0a4 <__sflush_r+0x1c>
 800b186:	4407      	add	r7, r0
 800b188:	eba8 0800 	sub.w	r8, r8, r0
 800b18c:	e7e9      	b.n	800b162 <__sflush_r+0xda>
 800b18e:	bf00      	nop
 800b190:	20400001 	.word	0x20400001

0800b194 <_fflush_r>:
 800b194:	b538      	push	{r3, r4, r5, lr}
 800b196:	690b      	ldr	r3, [r1, #16]
 800b198:	4605      	mov	r5, r0
 800b19a:	460c      	mov	r4, r1
 800b19c:	b913      	cbnz	r3, 800b1a4 <_fflush_r+0x10>
 800b19e:	2500      	movs	r5, #0
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	bd38      	pop	{r3, r4, r5, pc}
 800b1a4:	b118      	cbz	r0, 800b1ae <_fflush_r+0x1a>
 800b1a6:	6983      	ldr	r3, [r0, #24]
 800b1a8:	b90b      	cbnz	r3, 800b1ae <_fflush_r+0x1a>
 800b1aa:	f7fe f9f5 	bl	8009598 <__sinit>
 800b1ae:	4b14      	ldr	r3, [pc, #80]	; (800b200 <_fflush_r+0x6c>)
 800b1b0:	429c      	cmp	r4, r3
 800b1b2:	d11b      	bne.n	800b1ec <_fflush_r+0x58>
 800b1b4:	686c      	ldr	r4, [r5, #4]
 800b1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d0ef      	beq.n	800b19e <_fflush_r+0xa>
 800b1be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1c0:	07d0      	lsls	r0, r2, #31
 800b1c2:	d404      	bmi.n	800b1ce <_fflush_r+0x3a>
 800b1c4:	0599      	lsls	r1, r3, #22
 800b1c6:	d402      	bmi.n	800b1ce <_fflush_r+0x3a>
 800b1c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1ca:	f7fe faa8 	bl	800971e <__retarget_lock_acquire_recursive>
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	4621      	mov	r1, r4
 800b1d2:	f7ff ff59 	bl	800b088 <__sflush_r>
 800b1d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1d8:	07da      	lsls	r2, r3, #31
 800b1da:	4605      	mov	r5, r0
 800b1dc:	d4e0      	bmi.n	800b1a0 <_fflush_r+0xc>
 800b1de:	89a3      	ldrh	r3, [r4, #12]
 800b1e0:	059b      	lsls	r3, r3, #22
 800b1e2:	d4dd      	bmi.n	800b1a0 <_fflush_r+0xc>
 800b1e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1e6:	f7fe fa9b 	bl	8009720 <__retarget_lock_release_recursive>
 800b1ea:	e7d9      	b.n	800b1a0 <_fflush_r+0xc>
 800b1ec:	4b05      	ldr	r3, [pc, #20]	; (800b204 <_fflush_r+0x70>)
 800b1ee:	429c      	cmp	r4, r3
 800b1f0:	d101      	bne.n	800b1f6 <_fflush_r+0x62>
 800b1f2:	68ac      	ldr	r4, [r5, #8]
 800b1f4:	e7df      	b.n	800b1b6 <_fflush_r+0x22>
 800b1f6:	4b04      	ldr	r3, [pc, #16]	; (800b208 <_fflush_r+0x74>)
 800b1f8:	429c      	cmp	r4, r3
 800b1fa:	bf08      	it	eq
 800b1fc:	68ec      	ldreq	r4, [r5, #12]
 800b1fe:	e7da      	b.n	800b1b6 <_fflush_r+0x22>
 800b200:	0800c4e4 	.word	0x0800c4e4
 800b204:	0800c504 	.word	0x0800c504
 800b208:	0800c4c4 	.word	0x0800c4c4

0800b20c <_localeconv_r>:
 800b20c:	4800      	ldr	r0, [pc, #0]	; (800b210 <_localeconv_r+0x4>)
 800b20e:	4770      	bx	lr
 800b210:	20000180 	.word	0x20000180

0800b214 <_lseek_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	4d07      	ldr	r5, [pc, #28]	; (800b234 <_lseek_r+0x20>)
 800b218:	4604      	mov	r4, r0
 800b21a:	4608      	mov	r0, r1
 800b21c:	4611      	mov	r1, r2
 800b21e:	2200      	movs	r2, #0
 800b220:	602a      	str	r2, [r5, #0]
 800b222:	461a      	mov	r2, r3
 800b224:	f7f7 f8c8 	bl	80023b8 <_lseek>
 800b228:	1c43      	adds	r3, r0, #1
 800b22a:	d102      	bne.n	800b232 <_lseek_r+0x1e>
 800b22c:	682b      	ldr	r3, [r5, #0]
 800b22e:	b103      	cbz	r3, 800b232 <_lseek_r+0x1e>
 800b230:	6023      	str	r3, [r4, #0]
 800b232:	bd38      	pop	{r3, r4, r5, pc}
 800b234:	20005a2c 	.word	0x20005a2c

0800b238 <__malloc_lock>:
 800b238:	4801      	ldr	r0, [pc, #4]	; (800b240 <__malloc_lock+0x8>)
 800b23a:	f7fe ba70 	b.w	800971e <__retarget_lock_acquire_recursive>
 800b23e:	bf00      	nop
 800b240:	20005a24 	.word	0x20005a24

0800b244 <__malloc_unlock>:
 800b244:	4801      	ldr	r0, [pc, #4]	; (800b24c <__malloc_unlock+0x8>)
 800b246:	f7fe ba6b 	b.w	8009720 <__retarget_lock_release_recursive>
 800b24a:	bf00      	nop
 800b24c:	20005a24 	.word	0x20005a24

0800b250 <_Balloc>:
 800b250:	b570      	push	{r4, r5, r6, lr}
 800b252:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b254:	4604      	mov	r4, r0
 800b256:	460d      	mov	r5, r1
 800b258:	b976      	cbnz	r6, 800b278 <_Balloc+0x28>
 800b25a:	2010      	movs	r0, #16
 800b25c:	f7fe fa62 	bl	8009724 <malloc>
 800b260:	4602      	mov	r2, r0
 800b262:	6260      	str	r0, [r4, #36]	; 0x24
 800b264:	b920      	cbnz	r0, 800b270 <_Balloc+0x20>
 800b266:	4b18      	ldr	r3, [pc, #96]	; (800b2c8 <_Balloc+0x78>)
 800b268:	4818      	ldr	r0, [pc, #96]	; (800b2cc <_Balloc+0x7c>)
 800b26a:	2166      	movs	r1, #102	; 0x66
 800b26c:	f000 fcea 	bl	800bc44 <__assert_func>
 800b270:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b274:	6006      	str	r6, [r0, #0]
 800b276:	60c6      	str	r6, [r0, #12]
 800b278:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b27a:	68f3      	ldr	r3, [r6, #12]
 800b27c:	b183      	cbz	r3, 800b2a0 <_Balloc+0x50>
 800b27e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b280:	68db      	ldr	r3, [r3, #12]
 800b282:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b286:	b9b8      	cbnz	r0, 800b2b8 <_Balloc+0x68>
 800b288:	2101      	movs	r1, #1
 800b28a:	fa01 f605 	lsl.w	r6, r1, r5
 800b28e:	1d72      	adds	r2, r6, #5
 800b290:	0092      	lsls	r2, r2, #2
 800b292:	4620      	mov	r0, r4
 800b294:	f000 fb5a 	bl	800b94c <_calloc_r>
 800b298:	b160      	cbz	r0, 800b2b4 <_Balloc+0x64>
 800b29a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b29e:	e00e      	b.n	800b2be <_Balloc+0x6e>
 800b2a0:	2221      	movs	r2, #33	; 0x21
 800b2a2:	2104      	movs	r1, #4
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	f000 fb51 	bl	800b94c <_calloc_r>
 800b2aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2ac:	60f0      	str	r0, [r6, #12]
 800b2ae:	68db      	ldr	r3, [r3, #12]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d1e4      	bne.n	800b27e <_Balloc+0x2e>
 800b2b4:	2000      	movs	r0, #0
 800b2b6:	bd70      	pop	{r4, r5, r6, pc}
 800b2b8:	6802      	ldr	r2, [r0, #0]
 800b2ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b2be:	2300      	movs	r3, #0
 800b2c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b2c4:	e7f7      	b.n	800b2b6 <_Balloc+0x66>
 800b2c6:	bf00      	nop
 800b2c8:	0800c569 	.word	0x0800c569
 800b2cc:	0800c5f0 	.word	0x0800c5f0

0800b2d0 <_Bfree>:
 800b2d0:	b570      	push	{r4, r5, r6, lr}
 800b2d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2d4:	4605      	mov	r5, r0
 800b2d6:	460c      	mov	r4, r1
 800b2d8:	b976      	cbnz	r6, 800b2f8 <_Bfree+0x28>
 800b2da:	2010      	movs	r0, #16
 800b2dc:	f7fe fa22 	bl	8009724 <malloc>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	6268      	str	r0, [r5, #36]	; 0x24
 800b2e4:	b920      	cbnz	r0, 800b2f0 <_Bfree+0x20>
 800b2e6:	4b09      	ldr	r3, [pc, #36]	; (800b30c <_Bfree+0x3c>)
 800b2e8:	4809      	ldr	r0, [pc, #36]	; (800b310 <_Bfree+0x40>)
 800b2ea:	218a      	movs	r1, #138	; 0x8a
 800b2ec:	f000 fcaa 	bl	800bc44 <__assert_func>
 800b2f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2f4:	6006      	str	r6, [r0, #0]
 800b2f6:	60c6      	str	r6, [r0, #12]
 800b2f8:	b13c      	cbz	r4, 800b30a <_Bfree+0x3a>
 800b2fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b2fc:	6862      	ldr	r2, [r4, #4]
 800b2fe:	68db      	ldr	r3, [r3, #12]
 800b300:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b304:	6021      	str	r1, [r4, #0]
 800b306:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b30a:	bd70      	pop	{r4, r5, r6, pc}
 800b30c:	0800c569 	.word	0x0800c569
 800b310:	0800c5f0 	.word	0x0800c5f0

0800b314 <__multadd>:
 800b314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b318:	690e      	ldr	r6, [r1, #16]
 800b31a:	4607      	mov	r7, r0
 800b31c:	4698      	mov	r8, r3
 800b31e:	460c      	mov	r4, r1
 800b320:	f101 0014 	add.w	r0, r1, #20
 800b324:	2300      	movs	r3, #0
 800b326:	6805      	ldr	r5, [r0, #0]
 800b328:	b2a9      	uxth	r1, r5
 800b32a:	fb02 8101 	mla	r1, r2, r1, r8
 800b32e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b332:	0c2d      	lsrs	r5, r5, #16
 800b334:	fb02 c505 	mla	r5, r2, r5, ip
 800b338:	b289      	uxth	r1, r1
 800b33a:	3301      	adds	r3, #1
 800b33c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b340:	429e      	cmp	r6, r3
 800b342:	f840 1b04 	str.w	r1, [r0], #4
 800b346:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b34a:	dcec      	bgt.n	800b326 <__multadd+0x12>
 800b34c:	f1b8 0f00 	cmp.w	r8, #0
 800b350:	d022      	beq.n	800b398 <__multadd+0x84>
 800b352:	68a3      	ldr	r3, [r4, #8]
 800b354:	42b3      	cmp	r3, r6
 800b356:	dc19      	bgt.n	800b38c <__multadd+0x78>
 800b358:	6861      	ldr	r1, [r4, #4]
 800b35a:	4638      	mov	r0, r7
 800b35c:	3101      	adds	r1, #1
 800b35e:	f7ff ff77 	bl	800b250 <_Balloc>
 800b362:	4605      	mov	r5, r0
 800b364:	b928      	cbnz	r0, 800b372 <__multadd+0x5e>
 800b366:	4602      	mov	r2, r0
 800b368:	4b0d      	ldr	r3, [pc, #52]	; (800b3a0 <__multadd+0x8c>)
 800b36a:	480e      	ldr	r0, [pc, #56]	; (800b3a4 <__multadd+0x90>)
 800b36c:	21b5      	movs	r1, #181	; 0xb5
 800b36e:	f000 fc69 	bl	800bc44 <__assert_func>
 800b372:	6922      	ldr	r2, [r4, #16]
 800b374:	3202      	adds	r2, #2
 800b376:	f104 010c 	add.w	r1, r4, #12
 800b37a:	0092      	lsls	r2, r2, #2
 800b37c:	300c      	adds	r0, #12
 800b37e:	f7fe f9e1 	bl	8009744 <memcpy>
 800b382:	4621      	mov	r1, r4
 800b384:	4638      	mov	r0, r7
 800b386:	f7ff ffa3 	bl	800b2d0 <_Bfree>
 800b38a:	462c      	mov	r4, r5
 800b38c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b390:	3601      	adds	r6, #1
 800b392:	f8c3 8014 	str.w	r8, [r3, #20]
 800b396:	6126      	str	r6, [r4, #16]
 800b398:	4620      	mov	r0, r4
 800b39a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b39e:	bf00      	nop
 800b3a0:	0800c5df 	.word	0x0800c5df
 800b3a4:	0800c5f0 	.word	0x0800c5f0

0800b3a8 <__hi0bits>:
 800b3a8:	0c03      	lsrs	r3, r0, #16
 800b3aa:	041b      	lsls	r3, r3, #16
 800b3ac:	b9d3      	cbnz	r3, 800b3e4 <__hi0bits+0x3c>
 800b3ae:	0400      	lsls	r0, r0, #16
 800b3b0:	2310      	movs	r3, #16
 800b3b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b3b6:	bf04      	itt	eq
 800b3b8:	0200      	lsleq	r0, r0, #8
 800b3ba:	3308      	addeq	r3, #8
 800b3bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b3c0:	bf04      	itt	eq
 800b3c2:	0100      	lsleq	r0, r0, #4
 800b3c4:	3304      	addeq	r3, #4
 800b3c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b3ca:	bf04      	itt	eq
 800b3cc:	0080      	lsleq	r0, r0, #2
 800b3ce:	3302      	addeq	r3, #2
 800b3d0:	2800      	cmp	r0, #0
 800b3d2:	db05      	blt.n	800b3e0 <__hi0bits+0x38>
 800b3d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b3d8:	f103 0301 	add.w	r3, r3, #1
 800b3dc:	bf08      	it	eq
 800b3de:	2320      	moveq	r3, #32
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	4770      	bx	lr
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	e7e4      	b.n	800b3b2 <__hi0bits+0xa>

0800b3e8 <__lo0bits>:
 800b3e8:	6803      	ldr	r3, [r0, #0]
 800b3ea:	f013 0207 	ands.w	r2, r3, #7
 800b3ee:	4601      	mov	r1, r0
 800b3f0:	d00b      	beq.n	800b40a <__lo0bits+0x22>
 800b3f2:	07da      	lsls	r2, r3, #31
 800b3f4:	d424      	bmi.n	800b440 <__lo0bits+0x58>
 800b3f6:	0798      	lsls	r0, r3, #30
 800b3f8:	bf49      	itett	mi
 800b3fa:	085b      	lsrmi	r3, r3, #1
 800b3fc:	089b      	lsrpl	r3, r3, #2
 800b3fe:	2001      	movmi	r0, #1
 800b400:	600b      	strmi	r3, [r1, #0]
 800b402:	bf5c      	itt	pl
 800b404:	600b      	strpl	r3, [r1, #0]
 800b406:	2002      	movpl	r0, #2
 800b408:	4770      	bx	lr
 800b40a:	b298      	uxth	r0, r3
 800b40c:	b9b0      	cbnz	r0, 800b43c <__lo0bits+0x54>
 800b40e:	0c1b      	lsrs	r3, r3, #16
 800b410:	2010      	movs	r0, #16
 800b412:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b416:	bf04      	itt	eq
 800b418:	0a1b      	lsreq	r3, r3, #8
 800b41a:	3008      	addeq	r0, #8
 800b41c:	071a      	lsls	r2, r3, #28
 800b41e:	bf04      	itt	eq
 800b420:	091b      	lsreq	r3, r3, #4
 800b422:	3004      	addeq	r0, #4
 800b424:	079a      	lsls	r2, r3, #30
 800b426:	bf04      	itt	eq
 800b428:	089b      	lsreq	r3, r3, #2
 800b42a:	3002      	addeq	r0, #2
 800b42c:	07da      	lsls	r2, r3, #31
 800b42e:	d403      	bmi.n	800b438 <__lo0bits+0x50>
 800b430:	085b      	lsrs	r3, r3, #1
 800b432:	f100 0001 	add.w	r0, r0, #1
 800b436:	d005      	beq.n	800b444 <__lo0bits+0x5c>
 800b438:	600b      	str	r3, [r1, #0]
 800b43a:	4770      	bx	lr
 800b43c:	4610      	mov	r0, r2
 800b43e:	e7e8      	b.n	800b412 <__lo0bits+0x2a>
 800b440:	2000      	movs	r0, #0
 800b442:	4770      	bx	lr
 800b444:	2020      	movs	r0, #32
 800b446:	4770      	bx	lr

0800b448 <__i2b>:
 800b448:	b510      	push	{r4, lr}
 800b44a:	460c      	mov	r4, r1
 800b44c:	2101      	movs	r1, #1
 800b44e:	f7ff feff 	bl	800b250 <_Balloc>
 800b452:	4602      	mov	r2, r0
 800b454:	b928      	cbnz	r0, 800b462 <__i2b+0x1a>
 800b456:	4b05      	ldr	r3, [pc, #20]	; (800b46c <__i2b+0x24>)
 800b458:	4805      	ldr	r0, [pc, #20]	; (800b470 <__i2b+0x28>)
 800b45a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b45e:	f000 fbf1 	bl	800bc44 <__assert_func>
 800b462:	2301      	movs	r3, #1
 800b464:	6144      	str	r4, [r0, #20]
 800b466:	6103      	str	r3, [r0, #16]
 800b468:	bd10      	pop	{r4, pc}
 800b46a:	bf00      	nop
 800b46c:	0800c5df 	.word	0x0800c5df
 800b470:	0800c5f0 	.word	0x0800c5f0

0800b474 <__multiply>:
 800b474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b478:	4614      	mov	r4, r2
 800b47a:	690a      	ldr	r2, [r1, #16]
 800b47c:	6923      	ldr	r3, [r4, #16]
 800b47e:	429a      	cmp	r2, r3
 800b480:	bfb8      	it	lt
 800b482:	460b      	movlt	r3, r1
 800b484:	460d      	mov	r5, r1
 800b486:	bfbc      	itt	lt
 800b488:	4625      	movlt	r5, r4
 800b48a:	461c      	movlt	r4, r3
 800b48c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b490:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b494:	68ab      	ldr	r3, [r5, #8]
 800b496:	6869      	ldr	r1, [r5, #4]
 800b498:	eb0a 0709 	add.w	r7, sl, r9
 800b49c:	42bb      	cmp	r3, r7
 800b49e:	b085      	sub	sp, #20
 800b4a0:	bfb8      	it	lt
 800b4a2:	3101      	addlt	r1, #1
 800b4a4:	f7ff fed4 	bl	800b250 <_Balloc>
 800b4a8:	b930      	cbnz	r0, 800b4b8 <__multiply+0x44>
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	4b42      	ldr	r3, [pc, #264]	; (800b5b8 <__multiply+0x144>)
 800b4ae:	4843      	ldr	r0, [pc, #268]	; (800b5bc <__multiply+0x148>)
 800b4b0:	f240 115d 	movw	r1, #349	; 0x15d
 800b4b4:	f000 fbc6 	bl	800bc44 <__assert_func>
 800b4b8:	f100 0614 	add.w	r6, r0, #20
 800b4bc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b4c0:	4633      	mov	r3, r6
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	4543      	cmp	r3, r8
 800b4c6:	d31e      	bcc.n	800b506 <__multiply+0x92>
 800b4c8:	f105 0c14 	add.w	ip, r5, #20
 800b4cc:	f104 0314 	add.w	r3, r4, #20
 800b4d0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b4d4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b4d8:	9202      	str	r2, [sp, #8]
 800b4da:	ebac 0205 	sub.w	r2, ip, r5
 800b4de:	3a15      	subs	r2, #21
 800b4e0:	f022 0203 	bic.w	r2, r2, #3
 800b4e4:	3204      	adds	r2, #4
 800b4e6:	f105 0115 	add.w	r1, r5, #21
 800b4ea:	458c      	cmp	ip, r1
 800b4ec:	bf38      	it	cc
 800b4ee:	2204      	movcc	r2, #4
 800b4f0:	9201      	str	r2, [sp, #4]
 800b4f2:	9a02      	ldr	r2, [sp, #8]
 800b4f4:	9303      	str	r3, [sp, #12]
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d808      	bhi.n	800b50c <__multiply+0x98>
 800b4fa:	2f00      	cmp	r7, #0
 800b4fc:	dc55      	bgt.n	800b5aa <__multiply+0x136>
 800b4fe:	6107      	str	r7, [r0, #16]
 800b500:	b005      	add	sp, #20
 800b502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b506:	f843 2b04 	str.w	r2, [r3], #4
 800b50a:	e7db      	b.n	800b4c4 <__multiply+0x50>
 800b50c:	f8b3 a000 	ldrh.w	sl, [r3]
 800b510:	f1ba 0f00 	cmp.w	sl, #0
 800b514:	d020      	beq.n	800b558 <__multiply+0xe4>
 800b516:	f105 0e14 	add.w	lr, r5, #20
 800b51a:	46b1      	mov	r9, r6
 800b51c:	2200      	movs	r2, #0
 800b51e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b522:	f8d9 b000 	ldr.w	fp, [r9]
 800b526:	b2a1      	uxth	r1, r4
 800b528:	fa1f fb8b 	uxth.w	fp, fp
 800b52c:	fb0a b101 	mla	r1, sl, r1, fp
 800b530:	4411      	add	r1, r2
 800b532:	f8d9 2000 	ldr.w	r2, [r9]
 800b536:	0c24      	lsrs	r4, r4, #16
 800b538:	0c12      	lsrs	r2, r2, #16
 800b53a:	fb0a 2404 	mla	r4, sl, r4, r2
 800b53e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b542:	b289      	uxth	r1, r1
 800b544:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b548:	45f4      	cmp	ip, lr
 800b54a:	f849 1b04 	str.w	r1, [r9], #4
 800b54e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b552:	d8e4      	bhi.n	800b51e <__multiply+0xaa>
 800b554:	9901      	ldr	r1, [sp, #4]
 800b556:	5072      	str	r2, [r6, r1]
 800b558:	9a03      	ldr	r2, [sp, #12]
 800b55a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b55e:	3304      	adds	r3, #4
 800b560:	f1b9 0f00 	cmp.w	r9, #0
 800b564:	d01f      	beq.n	800b5a6 <__multiply+0x132>
 800b566:	6834      	ldr	r4, [r6, #0]
 800b568:	f105 0114 	add.w	r1, r5, #20
 800b56c:	46b6      	mov	lr, r6
 800b56e:	f04f 0a00 	mov.w	sl, #0
 800b572:	880a      	ldrh	r2, [r1, #0]
 800b574:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b578:	fb09 b202 	mla	r2, r9, r2, fp
 800b57c:	4492      	add	sl, r2
 800b57e:	b2a4      	uxth	r4, r4
 800b580:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b584:	f84e 4b04 	str.w	r4, [lr], #4
 800b588:	f851 4b04 	ldr.w	r4, [r1], #4
 800b58c:	f8be 2000 	ldrh.w	r2, [lr]
 800b590:	0c24      	lsrs	r4, r4, #16
 800b592:	fb09 2404 	mla	r4, r9, r4, r2
 800b596:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b59a:	458c      	cmp	ip, r1
 800b59c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b5a0:	d8e7      	bhi.n	800b572 <__multiply+0xfe>
 800b5a2:	9a01      	ldr	r2, [sp, #4]
 800b5a4:	50b4      	str	r4, [r6, r2]
 800b5a6:	3604      	adds	r6, #4
 800b5a8:	e7a3      	b.n	800b4f2 <__multiply+0x7e>
 800b5aa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1a5      	bne.n	800b4fe <__multiply+0x8a>
 800b5b2:	3f01      	subs	r7, #1
 800b5b4:	e7a1      	b.n	800b4fa <__multiply+0x86>
 800b5b6:	bf00      	nop
 800b5b8:	0800c5df 	.word	0x0800c5df
 800b5bc:	0800c5f0 	.word	0x0800c5f0

0800b5c0 <__pow5mult>:
 800b5c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5c4:	4615      	mov	r5, r2
 800b5c6:	f012 0203 	ands.w	r2, r2, #3
 800b5ca:	4606      	mov	r6, r0
 800b5cc:	460f      	mov	r7, r1
 800b5ce:	d007      	beq.n	800b5e0 <__pow5mult+0x20>
 800b5d0:	4c25      	ldr	r4, [pc, #148]	; (800b668 <__pow5mult+0xa8>)
 800b5d2:	3a01      	subs	r2, #1
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b5da:	f7ff fe9b 	bl	800b314 <__multadd>
 800b5de:	4607      	mov	r7, r0
 800b5e0:	10ad      	asrs	r5, r5, #2
 800b5e2:	d03d      	beq.n	800b660 <__pow5mult+0xa0>
 800b5e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b5e6:	b97c      	cbnz	r4, 800b608 <__pow5mult+0x48>
 800b5e8:	2010      	movs	r0, #16
 800b5ea:	f7fe f89b 	bl	8009724 <malloc>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	6270      	str	r0, [r6, #36]	; 0x24
 800b5f2:	b928      	cbnz	r0, 800b600 <__pow5mult+0x40>
 800b5f4:	4b1d      	ldr	r3, [pc, #116]	; (800b66c <__pow5mult+0xac>)
 800b5f6:	481e      	ldr	r0, [pc, #120]	; (800b670 <__pow5mult+0xb0>)
 800b5f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b5fc:	f000 fb22 	bl	800bc44 <__assert_func>
 800b600:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b604:	6004      	str	r4, [r0, #0]
 800b606:	60c4      	str	r4, [r0, #12]
 800b608:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b60c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b610:	b94c      	cbnz	r4, 800b626 <__pow5mult+0x66>
 800b612:	f240 2171 	movw	r1, #625	; 0x271
 800b616:	4630      	mov	r0, r6
 800b618:	f7ff ff16 	bl	800b448 <__i2b>
 800b61c:	2300      	movs	r3, #0
 800b61e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b622:	4604      	mov	r4, r0
 800b624:	6003      	str	r3, [r0, #0]
 800b626:	f04f 0900 	mov.w	r9, #0
 800b62a:	07eb      	lsls	r3, r5, #31
 800b62c:	d50a      	bpl.n	800b644 <__pow5mult+0x84>
 800b62e:	4639      	mov	r1, r7
 800b630:	4622      	mov	r2, r4
 800b632:	4630      	mov	r0, r6
 800b634:	f7ff ff1e 	bl	800b474 <__multiply>
 800b638:	4639      	mov	r1, r7
 800b63a:	4680      	mov	r8, r0
 800b63c:	4630      	mov	r0, r6
 800b63e:	f7ff fe47 	bl	800b2d0 <_Bfree>
 800b642:	4647      	mov	r7, r8
 800b644:	106d      	asrs	r5, r5, #1
 800b646:	d00b      	beq.n	800b660 <__pow5mult+0xa0>
 800b648:	6820      	ldr	r0, [r4, #0]
 800b64a:	b938      	cbnz	r0, 800b65c <__pow5mult+0x9c>
 800b64c:	4622      	mov	r2, r4
 800b64e:	4621      	mov	r1, r4
 800b650:	4630      	mov	r0, r6
 800b652:	f7ff ff0f 	bl	800b474 <__multiply>
 800b656:	6020      	str	r0, [r4, #0]
 800b658:	f8c0 9000 	str.w	r9, [r0]
 800b65c:	4604      	mov	r4, r0
 800b65e:	e7e4      	b.n	800b62a <__pow5mult+0x6a>
 800b660:	4638      	mov	r0, r7
 800b662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b666:	bf00      	nop
 800b668:	0800c740 	.word	0x0800c740
 800b66c:	0800c569 	.word	0x0800c569
 800b670:	0800c5f0 	.word	0x0800c5f0

0800b674 <__lshift>:
 800b674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b678:	460c      	mov	r4, r1
 800b67a:	6849      	ldr	r1, [r1, #4]
 800b67c:	6923      	ldr	r3, [r4, #16]
 800b67e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b682:	68a3      	ldr	r3, [r4, #8]
 800b684:	4607      	mov	r7, r0
 800b686:	4691      	mov	r9, r2
 800b688:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b68c:	f108 0601 	add.w	r6, r8, #1
 800b690:	42b3      	cmp	r3, r6
 800b692:	db0b      	blt.n	800b6ac <__lshift+0x38>
 800b694:	4638      	mov	r0, r7
 800b696:	f7ff fddb 	bl	800b250 <_Balloc>
 800b69a:	4605      	mov	r5, r0
 800b69c:	b948      	cbnz	r0, 800b6b2 <__lshift+0x3e>
 800b69e:	4602      	mov	r2, r0
 800b6a0:	4b28      	ldr	r3, [pc, #160]	; (800b744 <__lshift+0xd0>)
 800b6a2:	4829      	ldr	r0, [pc, #164]	; (800b748 <__lshift+0xd4>)
 800b6a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b6a8:	f000 facc 	bl	800bc44 <__assert_func>
 800b6ac:	3101      	adds	r1, #1
 800b6ae:	005b      	lsls	r3, r3, #1
 800b6b0:	e7ee      	b.n	800b690 <__lshift+0x1c>
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	f100 0114 	add.w	r1, r0, #20
 800b6b8:	f100 0210 	add.w	r2, r0, #16
 800b6bc:	4618      	mov	r0, r3
 800b6be:	4553      	cmp	r3, sl
 800b6c0:	db33      	blt.n	800b72a <__lshift+0xb6>
 800b6c2:	6920      	ldr	r0, [r4, #16]
 800b6c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6c8:	f104 0314 	add.w	r3, r4, #20
 800b6cc:	f019 091f 	ands.w	r9, r9, #31
 800b6d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b6d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b6d8:	d02b      	beq.n	800b732 <__lshift+0xbe>
 800b6da:	f1c9 0e20 	rsb	lr, r9, #32
 800b6de:	468a      	mov	sl, r1
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	6818      	ldr	r0, [r3, #0]
 800b6e4:	fa00 f009 	lsl.w	r0, r0, r9
 800b6e8:	4302      	orrs	r2, r0
 800b6ea:	f84a 2b04 	str.w	r2, [sl], #4
 800b6ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6f2:	459c      	cmp	ip, r3
 800b6f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b6f8:	d8f3      	bhi.n	800b6e2 <__lshift+0x6e>
 800b6fa:	ebac 0304 	sub.w	r3, ip, r4
 800b6fe:	3b15      	subs	r3, #21
 800b700:	f023 0303 	bic.w	r3, r3, #3
 800b704:	3304      	adds	r3, #4
 800b706:	f104 0015 	add.w	r0, r4, #21
 800b70a:	4584      	cmp	ip, r0
 800b70c:	bf38      	it	cc
 800b70e:	2304      	movcc	r3, #4
 800b710:	50ca      	str	r2, [r1, r3]
 800b712:	b10a      	cbz	r2, 800b718 <__lshift+0xa4>
 800b714:	f108 0602 	add.w	r6, r8, #2
 800b718:	3e01      	subs	r6, #1
 800b71a:	4638      	mov	r0, r7
 800b71c:	612e      	str	r6, [r5, #16]
 800b71e:	4621      	mov	r1, r4
 800b720:	f7ff fdd6 	bl	800b2d0 <_Bfree>
 800b724:	4628      	mov	r0, r5
 800b726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b72a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b72e:	3301      	adds	r3, #1
 800b730:	e7c5      	b.n	800b6be <__lshift+0x4a>
 800b732:	3904      	subs	r1, #4
 800b734:	f853 2b04 	ldr.w	r2, [r3], #4
 800b738:	f841 2f04 	str.w	r2, [r1, #4]!
 800b73c:	459c      	cmp	ip, r3
 800b73e:	d8f9      	bhi.n	800b734 <__lshift+0xc0>
 800b740:	e7ea      	b.n	800b718 <__lshift+0xa4>
 800b742:	bf00      	nop
 800b744:	0800c5df 	.word	0x0800c5df
 800b748:	0800c5f0 	.word	0x0800c5f0

0800b74c <__mcmp>:
 800b74c:	b530      	push	{r4, r5, lr}
 800b74e:	6902      	ldr	r2, [r0, #16]
 800b750:	690c      	ldr	r4, [r1, #16]
 800b752:	1b12      	subs	r2, r2, r4
 800b754:	d10e      	bne.n	800b774 <__mcmp+0x28>
 800b756:	f100 0314 	add.w	r3, r0, #20
 800b75a:	3114      	adds	r1, #20
 800b75c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b760:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b764:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b768:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b76c:	42a5      	cmp	r5, r4
 800b76e:	d003      	beq.n	800b778 <__mcmp+0x2c>
 800b770:	d305      	bcc.n	800b77e <__mcmp+0x32>
 800b772:	2201      	movs	r2, #1
 800b774:	4610      	mov	r0, r2
 800b776:	bd30      	pop	{r4, r5, pc}
 800b778:	4283      	cmp	r3, r0
 800b77a:	d3f3      	bcc.n	800b764 <__mcmp+0x18>
 800b77c:	e7fa      	b.n	800b774 <__mcmp+0x28>
 800b77e:	f04f 32ff 	mov.w	r2, #4294967295
 800b782:	e7f7      	b.n	800b774 <__mcmp+0x28>

0800b784 <__mdiff>:
 800b784:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b788:	460c      	mov	r4, r1
 800b78a:	4606      	mov	r6, r0
 800b78c:	4611      	mov	r1, r2
 800b78e:	4620      	mov	r0, r4
 800b790:	4617      	mov	r7, r2
 800b792:	f7ff ffdb 	bl	800b74c <__mcmp>
 800b796:	1e05      	subs	r5, r0, #0
 800b798:	d110      	bne.n	800b7bc <__mdiff+0x38>
 800b79a:	4629      	mov	r1, r5
 800b79c:	4630      	mov	r0, r6
 800b79e:	f7ff fd57 	bl	800b250 <_Balloc>
 800b7a2:	b930      	cbnz	r0, 800b7b2 <__mdiff+0x2e>
 800b7a4:	4b39      	ldr	r3, [pc, #228]	; (800b88c <__mdiff+0x108>)
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	f240 2132 	movw	r1, #562	; 0x232
 800b7ac:	4838      	ldr	r0, [pc, #224]	; (800b890 <__mdiff+0x10c>)
 800b7ae:	f000 fa49 	bl	800bc44 <__assert_func>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b7b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7bc:	bfa4      	itt	ge
 800b7be:	463b      	movge	r3, r7
 800b7c0:	4627      	movge	r7, r4
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	6879      	ldr	r1, [r7, #4]
 800b7c6:	bfa6      	itte	ge
 800b7c8:	461c      	movge	r4, r3
 800b7ca:	2500      	movge	r5, #0
 800b7cc:	2501      	movlt	r5, #1
 800b7ce:	f7ff fd3f 	bl	800b250 <_Balloc>
 800b7d2:	b920      	cbnz	r0, 800b7de <__mdiff+0x5a>
 800b7d4:	4b2d      	ldr	r3, [pc, #180]	; (800b88c <__mdiff+0x108>)
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b7dc:	e7e6      	b.n	800b7ac <__mdiff+0x28>
 800b7de:	693e      	ldr	r6, [r7, #16]
 800b7e0:	60c5      	str	r5, [r0, #12]
 800b7e2:	6925      	ldr	r5, [r4, #16]
 800b7e4:	f107 0114 	add.w	r1, r7, #20
 800b7e8:	f104 0914 	add.w	r9, r4, #20
 800b7ec:	f100 0e14 	add.w	lr, r0, #20
 800b7f0:	f107 0210 	add.w	r2, r7, #16
 800b7f4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b7f8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b7fc:	46f2      	mov	sl, lr
 800b7fe:	2700      	movs	r7, #0
 800b800:	f859 3b04 	ldr.w	r3, [r9], #4
 800b804:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b808:	fa1f f883 	uxth.w	r8, r3
 800b80c:	fa17 f78b 	uxtah	r7, r7, fp
 800b810:	0c1b      	lsrs	r3, r3, #16
 800b812:	eba7 0808 	sub.w	r8, r7, r8
 800b816:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b81a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b81e:	fa1f f888 	uxth.w	r8, r8
 800b822:	141f      	asrs	r7, r3, #16
 800b824:	454d      	cmp	r5, r9
 800b826:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b82a:	f84a 3b04 	str.w	r3, [sl], #4
 800b82e:	d8e7      	bhi.n	800b800 <__mdiff+0x7c>
 800b830:	1b2b      	subs	r3, r5, r4
 800b832:	3b15      	subs	r3, #21
 800b834:	f023 0303 	bic.w	r3, r3, #3
 800b838:	3304      	adds	r3, #4
 800b83a:	3415      	adds	r4, #21
 800b83c:	42a5      	cmp	r5, r4
 800b83e:	bf38      	it	cc
 800b840:	2304      	movcc	r3, #4
 800b842:	4419      	add	r1, r3
 800b844:	4473      	add	r3, lr
 800b846:	469e      	mov	lr, r3
 800b848:	460d      	mov	r5, r1
 800b84a:	4565      	cmp	r5, ip
 800b84c:	d30e      	bcc.n	800b86c <__mdiff+0xe8>
 800b84e:	f10c 0203 	add.w	r2, ip, #3
 800b852:	1a52      	subs	r2, r2, r1
 800b854:	f022 0203 	bic.w	r2, r2, #3
 800b858:	3903      	subs	r1, #3
 800b85a:	458c      	cmp	ip, r1
 800b85c:	bf38      	it	cc
 800b85e:	2200      	movcc	r2, #0
 800b860:	441a      	add	r2, r3
 800b862:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b866:	b17b      	cbz	r3, 800b888 <__mdiff+0x104>
 800b868:	6106      	str	r6, [r0, #16]
 800b86a:	e7a5      	b.n	800b7b8 <__mdiff+0x34>
 800b86c:	f855 8b04 	ldr.w	r8, [r5], #4
 800b870:	fa17 f488 	uxtah	r4, r7, r8
 800b874:	1422      	asrs	r2, r4, #16
 800b876:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b87a:	b2a4      	uxth	r4, r4
 800b87c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b880:	f84e 4b04 	str.w	r4, [lr], #4
 800b884:	1417      	asrs	r7, r2, #16
 800b886:	e7e0      	b.n	800b84a <__mdiff+0xc6>
 800b888:	3e01      	subs	r6, #1
 800b88a:	e7ea      	b.n	800b862 <__mdiff+0xde>
 800b88c:	0800c5df 	.word	0x0800c5df
 800b890:	0800c5f0 	.word	0x0800c5f0

0800b894 <__d2b>:
 800b894:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b898:	4689      	mov	r9, r1
 800b89a:	2101      	movs	r1, #1
 800b89c:	ec57 6b10 	vmov	r6, r7, d0
 800b8a0:	4690      	mov	r8, r2
 800b8a2:	f7ff fcd5 	bl	800b250 <_Balloc>
 800b8a6:	4604      	mov	r4, r0
 800b8a8:	b930      	cbnz	r0, 800b8b8 <__d2b+0x24>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	4b25      	ldr	r3, [pc, #148]	; (800b944 <__d2b+0xb0>)
 800b8ae:	4826      	ldr	r0, [pc, #152]	; (800b948 <__d2b+0xb4>)
 800b8b0:	f240 310a 	movw	r1, #778	; 0x30a
 800b8b4:	f000 f9c6 	bl	800bc44 <__assert_func>
 800b8b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b8bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8c0:	bb35      	cbnz	r5, 800b910 <__d2b+0x7c>
 800b8c2:	2e00      	cmp	r6, #0
 800b8c4:	9301      	str	r3, [sp, #4]
 800b8c6:	d028      	beq.n	800b91a <__d2b+0x86>
 800b8c8:	4668      	mov	r0, sp
 800b8ca:	9600      	str	r6, [sp, #0]
 800b8cc:	f7ff fd8c 	bl	800b3e8 <__lo0bits>
 800b8d0:	9900      	ldr	r1, [sp, #0]
 800b8d2:	b300      	cbz	r0, 800b916 <__d2b+0x82>
 800b8d4:	9a01      	ldr	r2, [sp, #4]
 800b8d6:	f1c0 0320 	rsb	r3, r0, #32
 800b8da:	fa02 f303 	lsl.w	r3, r2, r3
 800b8de:	430b      	orrs	r3, r1
 800b8e0:	40c2      	lsrs	r2, r0
 800b8e2:	6163      	str	r3, [r4, #20]
 800b8e4:	9201      	str	r2, [sp, #4]
 800b8e6:	9b01      	ldr	r3, [sp, #4]
 800b8e8:	61a3      	str	r3, [r4, #24]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	bf14      	ite	ne
 800b8ee:	2202      	movne	r2, #2
 800b8f0:	2201      	moveq	r2, #1
 800b8f2:	6122      	str	r2, [r4, #16]
 800b8f4:	b1d5      	cbz	r5, 800b92c <__d2b+0x98>
 800b8f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b8fa:	4405      	add	r5, r0
 800b8fc:	f8c9 5000 	str.w	r5, [r9]
 800b900:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b904:	f8c8 0000 	str.w	r0, [r8]
 800b908:	4620      	mov	r0, r4
 800b90a:	b003      	add	sp, #12
 800b90c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b910:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b914:	e7d5      	b.n	800b8c2 <__d2b+0x2e>
 800b916:	6161      	str	r1, [r4, #20]
 800b918:	e7e5      	b.n	800b8e6 <__d2b+0x52>
 800b91a:	a801      	add	r0, sp, #4
 800b91c:	f7ff fd64 	bl	800b3e8 <__lo0bits>
 800b920:	9b01      	ldr	r3, [sp, #4]
 800b922:	6163      	str	r3, [r4, #20]
 800b924:	2201      	movs	r2, #1
 800b926:	6122      	str	r2, [r4, #16]
 800b928:	3020      	adds	r0, #32
 800b92a:	e7e3      	b.n	800b8f4 <__d2b+0x60>
 800b92c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b930:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b934:	f8c9 0000 	str.w	r0, [r9]
 800b938:	6918      	ldr	r0, [r3, #16]
 800b93a:	f7ff fd35 	bl	800b3a8 <__hi0bits>
 800b93e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b942:	e7df      	b.n	800b904 <__d2b+0x70>
 800b944:	0800c5df 	.word	0x0800c5df
 800b948:	0800c5f0 	.word	0x0800c5f0

0800b94c <_calloc_r>:
 800b94c:	b513      	push	{r0, r1, r4, lr}
 800b94e:	434a      	muls	r2, r1
 800b950:	4611      	mov	r1, r2
 800b952:	9201      	str	r2, [sp, #4]
 800b954:	f7fd ff5c 	bl	8009810 <_malloc_r>
 800b958:	4604      	mov	r4, r0
 800b95a:	b118      	cbz	r0, 800b964 <_calloc_r+0x18>
 800b95c:	9a01      	ldr	r2, [sp, #4]
 800b95e:	2100      	movs	r1, #0
 800b960:	f7fd fefe 	bl	8009760 <memset>
 800b964:	4620      	mov	r0, r4
 800b966:	b002      	add	sp, #8
 800b968:	bd10      	pop	{r4, pc}

0800b96a <__ssputs_r>:
 800b96a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b96e:	688e      	ldr	r6, [r1, #8]
 800b970:	429e      	cmp	r6, r3
 800b972:	4682      	mov	sl, r0
 800b974:	460c      	mov	r4, r1
 800b976:	4690      	mov	r8, r2
 800b978:	461f      	mov	r7, r3
 800b97a:	d838      	bhi.n	800b9ee <__ssputs_r+0x84>
 800b97c:	898a      	ldrh	r2, [r1, #12]
 800b97e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b982:	d032      	beq.n	800b9ea <__ssputs_r+0x80>
 800b984:	6825      	ldr	r5, [r4, #0]
 800b986:	6909      	ldr	r1, [r1, #16]
 800b988:	eba5 0901 	sub.w	r9, r5, r1
 800b98c:	6965      	ldr	r5, [r4, #20]
 800b98e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b992:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b996:	3301      	adds	r3, #1
 800b998:	444b      	add	r3, r9
 800b99a:	106d      	asrs	r5, r5, #1
 800b99c:	429d      	cmp	r5, r3
 800b99e:	bf38      	it	cc
 800b9a0:	461d      	movcc	r5, r3
 800b9a2:	0553      	lsls	r3, r2, #21
 800b9a4:	d531      	bpl.n	800ba0a <__ssputs_r+0xa0>
 800b9a6:	4629      	mov	r1, r5
 800b9a8:	f7fd ff32 	bl	8009810 <_malloc_r>
 800b9ac:	4606      	mov	r6, r0
 800b9ae:	b950      	cbnz	r0, 800b9c6 <__ssputs_r+0x5c>
 800b9b0:	230c      	movs	r3, #12
 800b9b2:	f8ca 3000 	str.w	r3, [sl]
 800b9b6:	89a3      	ldrh	r3, [r4, #12]
 800b9b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9bc:	81a3      	strh	r3, [r4, #12]
 800b9be:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9c6:	6921      	ldr	r1, [r4, #16]
 800b9c8:	464a      	mov	r2, r9
 800b9ca:	f7fd febb 	bl	8009744 <memcpy>
 800b9ce:	89a3      	ldrh	r3, [r4, #12]
 800b9d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b9d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9d8:	81a3      	strh	r3, [r4, #12]
 800b9da:	6126      	str	r6, [r4, #16]
 800b9dc:	6165      	str	r5, [r4, #20]
 800b9de:	444e      	add	r6, r9
 800b9e0:	eba5 0509 	sub.w	r5, r5, r9
 800b9e4:	6026      	str	r6, [r4, #0]
 800b9e6:	60a5      	str	r5, [r4, #8]
 800b9e8:	463e      	mov	r6, r7
 800b9ea:	42be      	cmp	r6, r7
 800b9ec:	d900      	bls.n	800b9f0 <__ssputs_r+0x86>
 800b9ee:	463e      	mov	r6, r7
 800b9f0:	4632      	mov	r2, r6
 800b9f2:	6820      	ldr	r0, [r4, #0]
 800b9f4:	4641      	mov	r1, r8
 800b9f6:	f000 f967 	bl	800bcc8 <memmove>
 800b9fa:	68a3      	ldr	r3, [r4, #8]
 800b9fc:	6822      	ldr	r2, [r4, #0]
 800b9fe:	1b9b      	subs	r3, r3, r6
 800ba00:	4432      	add	r2, r6
 800ba02:	60a3      	str	r3, [r4, #8]
 800ba04:	6022      	str	r2, [r4, #0]
 800ba06:	2000      	movs	r0, #0
 800ba08:	e7db      	b.n	800b9c2 <__ssputs_r+0x58>
 800ba0a:	462a      	mov	r2, r5
 800ba0c:	f000 f976 	bl	800bcfc <_realloc_r>
 800ba10:	4606      	mov	r6, r0
 800ba12:	2800      	cmp	r0, #0
 800ba14:	d1e1      	bne.n	800b9da <__ssputs_r+0x70>
 800ba16:	6921      	ldr	r1, [r4, #16]
 800ba18:	4650      	mov	r0, sl
 800ba1a:	f7fd fea9 	bl	8009770 <_free_r>
 800ba1e:	e7c7      	b.n	800b9b0 <__ssputs_r+0x46>

0800ba20 <_svfiprintf_r>:
 800ba20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba24:	4698      	mov	r8, r3
 800ba26:	898b      	ldrh	r3, [r1, #12]
 800ba28:	061b      	lsls	r3, r3, #24
 800ba2a:	b09d      	sub	sp, #116	; 0x74
 800ba2c:	4607      	mov	r7, r0
 800ba2e:	460d      	mov	r5, r1
 800ba30:	4614      	mov	r4, r2
 800ba32:	d50e      	bpl.n	800ba52 <_svfiprintf_r+0x32>
 800ba34:	690b      	ldr	r3, [r1, #16]
 800ba36:	b963      	cbnz	r3, 800ba52 <_svfiprintf_r+0x32>
 800ba38:	2140      	movs	r1, #64	; 0x40
 800ba3a:	f7fd fee9 	bl	8009810 <_malloc_r>
 800ba3e:	6028      	str	r0, [r5, #0]
 800ba40:	6128      	str	r0, [r5, #16]
 800ba42:	b920      	cbnz	r0, 800ba4e <_svfiprintf_r+0x2e>
 800ba44:	230c      	movs	r3, #12
 800ba46:	603b      	str	r3, [r7, #0]
 800ba48:	f04f 30ff 	mov.w	r0, #4294967295
 800ba4c:	e0d1      	b.n	800bbf2 <_svfiprintf_r+0x1d2>
 800ba4e:	2340      	movs	r3, #64	; 0x40
 800ba50:	616b      	str	r3, [r5, #20]
 800ba52:	2300      	movs	r3, #0
 800ba54:	9309      	str	r3, [sp, #36]	; 0x24
 800ba56:	2320      	movs	r3, #32
 800ba58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba60:	2330      	movs	r3, #48	; 0x30
 800ba62:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bc0c <_svfiprintf_r+0x1ec>
 800ba66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba6a:	f04f 0901 	mov.w	r9, #1
 800ba6e:	4623      	mov	r3, r4
 800ba70:	469a      	mov	sl, r3
 800ba72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba76:	b10a      	cbz	r2, 800ba7c <_svfiprintf_r+0x5c>
 800ba78:	2a25      	cmp	r2, #37	; 0x25
 800ba7a:	d1f9      	bne.n	800ba70 <_svfiprintf_r+0x50>
 800ba7c:	ebba 0b04 	subs.w	fp, sl, r4
 800ba80:	d00b      	beq.n	800ba9a <_svfiprintf_r+0x7a>
 800ba82:	465b      	mov	r3, fp
 800ba84:	4622      	mov	r2, r4
 800ba86:	4629      	mov	r1, r5
 800ba88:	4638      	mov	r0, r7
 800ba8a:	f7ff ff6e 	bl	800b96a <__ssputs_r>
 800ba8e:	3001      	adds	r0, #1
 800ba90:	f000 80aa 	beq.w	800bbe8 <_svfiprintf_r+0x1c8>
 800ba94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba96:	445a      	add	r2, fp
 800ba98:	9209      	str	r2, [sp, #36]	; 0x24
 800ba9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	f000 80a2 	beq.w	800bbe8 <_svfiprintf_r+0x1c8>
 800baa4:	2300      	movs	r3, #0
 800baa6:	f04f 32ff 	mov.w	r2, #4294967295
 800baaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800baae:	f10a 0a01 	add.w	sl, sl, #1
 800bab2:	9304      	str	r3, [sp, #16]
 800bab4:	9307      	str	r3, [sp, #28]
 800bab6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800baba:	931a      	str	r3, [sp, #104]	; 0x68
 800babc:	4654      	mov	r4, sl
 800babe:	2205      	movs	r2, #5
 800bac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bac4:	4851      	ldr	r0, [pc, #324]	; (800bc0c <_svfiprintf_r+0x1ec>)
 800bac6:	f7f4 fb9b 	bl	8000200 <memchr>
 800baca:	9a04      	ldr	r2, [sp, #16]
 800bacc:	b9d8      	cbnz	r0, 800bb06 <_svfiprintf_r+0xe6>
 800bace:	06d0      	lsls	r0, r2, #27
 800bad0:	bf44      	itt	mi
 800bad2:	2320      	movmi	r3, #32
 800bad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bad8:	0711      	lsls	r1, r2, #28
 800bada:	bf44      	itt	mi
 800badc:	232b      	movmi	r3, #43	; 0x2b
 800bade:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bae2:	f89a 3000 	ldrb.w	r3, [sl]
 800bae6:	2b2a      	cmp	r3, #42	; 0x2a
 800bae8:	d015      	beq.n	800bb16 <_svfiprintf_r+0xf6>
 800baea:	9a07      	ldr	r2, [sp, #28]
 800baec:	4654      	mov	r4, sl
 800baee:	2000      	movs	r0, #0
 800baf0:	f04f 0c0a 	mov.w	ip, #10
 800baf4:	4621      	mov	r1, r4
 800baf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bafa:	3b30      	subs	r3, #48	; 0x30
 800bafc:	2b09      	cmp	r3, #9
 800bafe:	d94e      	bls.n	800bb9e <_svfiprintf_r+0x17e>
 800bb00:	b1b0      	cbz	r0, 800bb30 <_svfiprintf_r+0x110>
 800bb02:	9207      	str	r2, [sp, #28]
 800bb04:	e014      	b.n	800bb30 <_svfiprintf_r+0x110>
 800bb06:	eba0 0308 	sub.w	r3, r0, r8
 800bb0a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	9304      	str	r3, [sp, #16]
 800bb12:	46a2      	mov	sl, r4
 800bb14:	e7d2      	b.n	800babc <_svfiprintf_r+0x9c>
 800bb16:	9b03      	ldr	r3, [sp, #12]
 800bb18:	1d19      	adds	r1, r3, #4
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	9103      	str	r1, [sp, #12]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	bfbb      	ittet	lt
 800bb22:	425b      	neglt	r3, r3
 800bb24:	f042 0202 	orrlt.w	r2, r2, #2
 800bb28:	9307      	strge	r3, [sp, #28]
 800bb2a:	9307      	strlt	r3, [sp, #28]
 800bb2c:	bfb8      	it	lt
 800bb2e:	9204      	strlt	r2, [sp, #16]
 800bb30:	7823      	ldrb	r3, [r4, #0]
 800bb32:	2b2e      	cmp	r3, #46	; 0x2e
 800bb34:	d10c      	bne.n	800bb50 <_svfiprintf_r+0x130>
 800bb36:	7863      	ldrb	r3, [r4, #1]
 800bb38:	2b2a      	cmp	r3, #42	; 0x2a
 800bb3a:	d135      	bne.n	800bba8 <_svfiprintf_r+0x188>
 800bb3c:	9b03      	ldr	r3, [sp, #12]
 800bb3e:	1d1a      	adds	r2, r3, #4
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	9203      	str	r2, [sp, #12]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	bfb8      	it	lt
 800bb48:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb4c:	3402      	adds	r4, #2
 800bb4e:	9305      	str	r3, [sp, #20]
 800bb50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bc1c <_svfiprintf_r+0x1fc>
 800bb54:	7821      	ldrb	r1, [r4, #0]
 800bb56:	2203      	movs	r2, #3
 800bb58:	4650      	mov	r0, sl
 800bb5a:	f7f4 fb51 	bl	8000200 <memchr>
 800bb5e:	b140      	cbz	r0, 800bb72 <_svfiprintf_r+0x152>
 800bb60:	2340      	movs	r3, #64	; 0x40
 800bb62:	eba0 000a 	sub.w	r0, r0, sl
 800bb66:	fa03 f000 	lsl.w	r0, r3, r0
 800bb6a:	9b04      	ldr	r3, [sp, #16]
 800bb6c:	4303      	orrs	r3, r0
 800bb6e:	3401      	adds	r4, #1
 800bb70:	9304      	str	r3, [sp, #16]
 800bb72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb76:	4826      	ldr	r0, [pc, #152]	; (800bc10 <_svfiprintf_r+0x1f0>)
 800bb78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bb7c:	2206      	movs	r2, #6
 800bb7e:	f7f4 fb3f 	bl	8000200 <memchr>
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d038      	beq.n	800bbf8 <_svfiprintf_r+0x1d8>
 800bb86:	4b23      	ldr	r3, [pc, #140]	; (800bc14 <_svfiprintf_r+0x1f4>)
 800bb88:	bb1b      	cbnz	r3, 800bbd2 <_svfiprintf_r+0x1b2>
 800bb8a:	9b03      	ldr	r3, [sp, #12]
 800bb8c:	3307      	adds	r3, #7
 800bb8e:	f023 0307 	bic.w	r3, r3, #7
 800bb92:	3308      	adds	r3, #8
 800bb94:	9303      	str	r3, [sp, #12]
 800bb96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb98:	4433      	add	r3, r6
 800bb9a:	9309      	str	r3, [sp, #36]	; 0x24
 800bb9c:	e767      	b.n	800ba6e <_svfiprintf_r+0x4e>
 800bb9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bba2:	460c      	mov	r4, r1
 800bba4:	2001      	movs	r0, #1
 800bba6:	e7a5      	b.n	800baf4 <_svfiprintf_r+0xd4>
 800bba8:	2300      	movs	r3, #0
 800bbaa:	3401      	adds	r4, #1
 800bbac:	9305      	str	r3, [sp, #20]
 800bbae:	4619      	mov	r1, r3
 800bbb0:	f04f 0c0a 	mov.w	ip, #10
 800bbb4:	4620      	mov	r0, r4
 800bbb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbba:	3a30      	subs	r2, #48	; 0x30
 800bbbc:	2a09      	cmp	r2, #9
 800bbbe:	d903      	bls.n	800bbc8 <_svfiprintf_r+0x1a8>
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d0c5      	beq.n	800bb50 <_svfiprintf_r+0x130>
 800bbc4:	9105      	str	r1, [sp, #20]
 800bbc6:	e7c3      	b.n	800bb50 <_svfiprintf_r+0x130>
 800bbc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bbcc:	4604      	mov	r4, r0
 800bbce:	2301      	movs	r3, #1
 800bbd0:	e7f0      	b.n	800bbb4 <_svfiprintf_r+0x194>
 800bbd2:	ab03      	add	r3, sp, #12
 800bbd4:	9300      	str	r3, [sp, #0]
 800bbd6:	462a      	mov	r2, r5
 800bbd8:	4b0f      	ldr	r3, [pc, #60]	; (800bc18 <_svfiprintf_r+0x1f8>)
 800bbda:	a904      	add	r1, sp, #16
 800bbdc:	4638      	mov	r0, r7
 800bbde:	f7fd ff11 	bl	8009a04 <_printf_float>
 800bbe2:	1c42      	adds	r2, r0, #1
 800bbe4:	4606      	mov	r6, r0
 800bbe6:	d1d6      	bne.n	800bb96 <_svfiprintf_r+0x176>
 800bbe8:	89ab      	ldrh	r3, [r5, #12]
 800bbea:	065b      	lsls	r3, r3, #25
 800bbec:	f53f af2c 	bmi.w	800ba48 <_svfiprintf_r+0x28>
 800bbf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bbf2:	b01d      	add	sp, #116	; 0x74
 800bbf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbf8:	ab03      	add	r3, sp, #12
 800bbfa:	9300      	str	r3, [sp, #0]
 800bbfc:	462a      	mov	r2, r5
 800bbfe:	4b06      	ldr	r3, [pc, #24]	; (800bc18 <_svfiprintf_r+0x1f8>)
 800bc00:	a904      	add	r1, sp, #16
 800bc02:	4638      	mov	r0, r7
 800bc04:	f7fe f9a2 	bl	8009f4c <_printf_i>
 800bc08:	e7eb      	b.n	800bbe2 <_svfiprintf_r+0x1c2>
 800bc0a:	bf00      	nop
 800bc0c:	0800c74c 	.word	0x0800c74c
 800bc10:	0800c756 	.word	0x0800c756
 800bc14:	08009a05 	.word	0x08009a05
 800bc18:	0800b96b 	.word	0x0800b96b
 800bc1c:	0800c752 	.word	0x0800c752

0800bc20 <_read_r>:
 800bc20:	b538      	push	{r3, r4, r5, lr}
 800bc22:	4d07      	ldr	r5, [pc, #28]	; (800bc40 <_read_r+0x20>)
 800bc24:	4604      	mov	r4, r0
 800bc26:	4608      	mov	r0, r1
 800bc28:	4611      	mov	r1, r2
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	602a      	str	r2, [r5, #0]
 800bc2e:	461a      	mov	r2, r3
 800bc30:	f7f6 fb62 	bl	80022f8 <_read>
 800bc34:	1c43      	adds	r3, r0, #1
 800bc36:	d102      	bne.n	800bc3e <_read_r+0x1e>
 800bc38:	682b      	ldr	r3, [r5, #0]
 800bc3a:	b103      	cbz	r3, 800bc3e <_read_r+0x1e>
 800bc3c:	6023      	str	r3, [r4, #0]
 800bc3e:	bd38      	pop	{r3, r4, r5, pc}
 800bc40:	20005a2c 	.word	0x20005a2c

0800bc44 <__assert_func>:
 800bc44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc46:	4614      	mov	r4, r2
 800bc48:	461a      	mov	r2, r3
 800bc4a:	4b09      	ldr	r3, [pc, #36]	; (800bc70 <__assert_func+0x2c>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	4605      	mov	r5, r0
 800bc50:	68d8      	ldr	r0, [r3, #12]
 800bc52:	b14c      	cbz	r4, 800bc68 <__assert_func+0x24>
 800bc54:	4b07      	ldr	r3, [pc, #28]	; (800bc74 <__assert_func+0x30>)
 800bc56:	9100      	str	r1, [sp, #0]
 800bc58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc5c:	4906      	ldr	r1, [pc, #24]	; (800bc78 <__assert_func+0x34>)
 800bc5e:	462b      	mov	r3, r5
 800bc60:	f000 f80e 	bl	800bc80 <fiprintf>
 800bc64:	f000 fa98 	bl	800c198 <abort>
 800bc68:	4b04      	ldr	r3, [pc, #16]	; (800bc7c <__assert_func+0x38>)
 800bc6a:	461c      	mov	r4, r3
 800bc6c:	e7f3      	b.n	800bc56 <__assert_func+0x12>
 800bc6e:	bf00      	nop
 800bc70:	2000002c 	.word	0x2000002c
 800bc74:	0800c75d 	.word	0x0800c75d
 800bc78:	0800c76a 	.word	0x0800c76a
 800bc7c:	0800c798 	.word	0x0800c798

0800bc80 <fiprintf>:
 800bc80:	b40e      	push	{r1, r2, r3}
 800bc82:	b503      	push	{r0, r1, lr}
 800bc84:	4601      	mov	r1, r0
 800bc86:	ab03      	add	r3, sp, #12
 800bc88:	4805      	ldr	r0, [pc, #20]	; (800bca0 <fiprintf+0x20>)
 800bc8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc8e:	6800      	ldr	r0, [r0, #0]
 800bc90:	9301      	str	r3, [sp, #4]
 800bc92:	f000 f883 	bl	800bd9c <_vfiprintf_r>
 800bc96:	b002      	add	sp, #8
 800bc98:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc9c:	b003      	add	sp, #12
 800bc9e:	4770      	bx	lr
 800bca0:	2000002c 	.word	0x2000002c

0800bca4 <__ascii_mbtowc>:
 800bca4:	b082      	sub	sp, #8
 800bca6:	b901      	cbnz	r1, 800bcaa <__ascii_mbtowc+0x6>
 800bca8:	a901      	add	r1, sp, #4
 800bcaa:	b142      	cbz	r2, 800bcbe <__ascii_mbtowc+0x1a>
 800bcac:	b14b      	cbz	r3, 800bcc2 <__ascii_mbtowc+0x1e>
 800bcae:	7813      	ldrb	r3, [r2, #0]
 800bcb0:	600b      	str	r3, [r1, #0]
 800bcb2:	7812      	ldrb	r2, [r2, #0]
 800bcb4:	1e10      	subs	r0, r2, #0
 800bcb6:	bf18      	it	ne
 800bcb8:	2001      	movne	r0, #1
 800bcba:	b002      	add	sp, #8
 800bcbc:	4770      	bx	lr
 800bcbe:	4610      	mov	r0, r2
 800bcc0:	e7fb      	b.n	800bcba <__ascii_mbtowc+0x16>
 800bcc2:	f06f 0001 	mvn.w	r0, #1
 800bcc6:	e7f8      	b.n	800bcba <__ascii_mbtowc+0x16>

0800bcc8 <memmove>:
 800bcc8:	4288      	cmp	r0, r1
 800bcca:	b510      	push	{r4, lr}
 800bccc:	eb01 0402 	add.w	r4, r1, r2
 800bcd0:	d902      	bls.n	800bcd8 <memmove+0x10>
 800bcd2:	4284      	cmp	r4, r0
 800bcd4:	4623      	mov	r3, r4
 800bcd6:	d807      	bhi.n	800bce8 <memmove+0x20>
 800bcd8:	1e43      	subs	r3, r0, #1
 800bcda:	42a1      	cmp	r1, r4
 800bcdc:	d008      	beq.n	800bcf0 <memmove+0x28>
 800bcde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bce2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bce6:	e7f8      	b.n	800bcda <memmove+0x12>
 800bce8:	4402      	add	r2, r0
 800bcea:	4601      	mov	r1, r0
 800bcec:	428a      	cmp	r2, r1
 800bcee:	d100      	bne.n	800bcf2 <memmove+0x2a>
 800bcf0:	bd10      	pop	{r4, pc}
 800bcf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bcf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bcfa:	e7f7      	b.n	800bcec <memmove+0x24>

0800bcfc <_realloc_r>:
 800bcfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcfe:	4607      	mov	r7, r0
 800bd00:	4614      	mov	r4, r2
 800bd02:	460e      	mov	r6, r1
 800bd04:	b921      	cbnz	r1, 800bd10 <_realloc_r+0x14>
 800bd06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	f7fd bd80 	b.w	8009810 <_malloc_r>
 800bd10:	b922      	cbnz	r2, 800bd1c <_realloc_r+0x20>
 800bd12:	f7fd fd2d 	bl	8009770 <_free_r>
 800bd16:	4625      	mov	r5, r4
 800bd18:	4628      	mov	r0, r5
 800bd1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd1c:	f000 faa8 	bl	800c270 <_malloc_usable_size_r>
 800bd20:	42a0      	cmp	r0, r4
 800bd22:	d20f      	bcs.n	800bd44 <_realloc_r+0x48>
 800bd24:	4621      	mov	r1, r4
 800bd26:	4638      	mov	r0, r7
 800bd28:	f7fd fd72 	bl	8009810 <_malloc_r>
 800bd2c:	4605      	mov	r5, r0
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	d0f2      	beq.n	800bd18 <_realloc_r+0x1c>
 800bd32:	4631      	mov	r1, r6
 800bd34:	4622      	mov	r2, r4
 800bd36:	f7fd fd05 	bl	8009744 <memcpy>
 800bd3a:	4631      	mov	r1, r6
 800bd3c:	4638      	mov	r0, r7
 800bd3e:	f7fd fd17 	bl	8009770 <_free_r>
 800bd42:	e7e9      	b.n	800bd18 <_realloc_r+0x1c>
 800bd44:	4635      	mov	r5, r6
 800bd46:	e7e7      	b.n	800bd18 <_realloc_r+0x1c>

0800bd48 <__sfputc_r>:
 800bd48:	6893      	ldr	r3, [r2, #8]
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	b410      	push	{r4}
 800bd50:	6093      	str	r3, [r2, #8]
 800bd52:	da08      	bge.n	800bd66 <__sfputc_r+0x1e>
 800bd54:	6994      	ldr	r4, [r2, #24]
 800bd56:	42a3      	cmp	r3, r4
 800bd58:	db01      	blt.n	800bd5e <__sfputc_r+0x16>
 800bd5a:	290a      	cmp	r1, #10
 800bd5c:	d103      	bne.n	800bd66 <__sfputc_r+0x1e>
 800bd5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd62:	f000 b94b 	b.w	800bffc <__swbuf_r>
 800bd66:	6813      	ldr	r3, [r2, #0]
 800bd68:	1c58      	adds	r0, r3, #1
 800bd6a:	6010      	str	r0, [r2, #0]
 800bd6c:	7019      	strb	r1, [r3, #0]
 800bd6e:	4608      	mov	r0, r1
 800bd70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd74:	4770      	bx	lr

0800bd76 <__sfputs_r>:
 800bd76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd78:	4606      	mov	r6, r0
 800bd7a:	460f      	mov	r7, r1
 800bd7c:	4614      	mov	r4, r2
 800bd7e:	18d5      	adds	r5, r2, r3
 800bd80:	42ac      	cmp	r4, r5
 800bd82:	d101      	bne.n	800bd88 <__sfputs_r+0x12>
 800bd84:	2000      	movs	r0, #0
 800bd86:	e007      	b.n	800bd98 <__sfputs_r+0x22>
 800bd88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd8c:	463a      	mov	r2, r7
 800bd8e:	4630      	mov	r0, r6
 800bd90:	f7ff ffda 	bl	800bd48 <__sfputc_r>
 800bd94:	1c43      	adds	r3, r0, #1
 800bd96:	d1f3      	bne.n	800bd80 <__sfputs_r+0xa>
 800bd98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bd9c <_vfiprintf_r>:
 800bd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda0:	460d      	mov	r5, r1
 800bda2:	b09d      	sub	sp, #116	; 0x74
 800bda4:	4614      	mov	r4, r2
 800bda6:	4698      	mov	r8, r3
 800bda8:	4606      	mov	r6, r0
 800bdaa:	b118      	cbz	r0, 800bdb4 <_vfiprintf_r+0x18>
 800bdac:	6983      	ldr	r3, [r0, #24]
 800bdae:	b90b      	cbnz	r3, 800bdb4 <_vfiprintf_r+0x18>
 800bdb0:	f7fd fbf2 	bl	8009598 <__sinit>
 800bdb4:	4b89      	ldr	r3, [pc, #548]	; (800bfdc <_vfiprintf_r+0x240>)
 800bdb6:	429d      	cmp	r5, r3
 800bdb8:	d11b      	bne.n	800bdf2 <_vfiprintf_r+0x56>
 800bdba:	6875      	ldr	r5, [r6, #4]
 800bdbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdbe:	07d9      	lsls	r1, r3, #31
 800bdc0:	d405      	bmi.n	800bdce <_vfiprintf_r+0x32>
 800bdc2:	89ab      	ldrh	r3, [r5, #12]
 800bdc4:	059a      	lsls	r2, r3, #22
 800bdc6:	d402      	bmi.n	800bdce <_vfiprintf_r+0x32>
 800bdc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdca:	f7fd fca8 	bl	800971e <__retarget_lock_acquire_recursive>
 800bdce:	89ab      	ldrh	r3, [r5, #12]
 800bdd0:	071b      	lsls	r3, r3, #28
 800bdd2:	d501      	bpl.n	800bdd8 <_vfiprintf_r+0x3c>
 800bdd4:	692b      	ldr	r3, [r5, #16]
 800bdd6:	b9eb      	cbnz	r3, 800be14 <_vfiprintf_r+0x78>
 800bdd8:	4629      	mov	r1, r5
 800bdda:	4630      	mov	r0, r6
 800bddc:	f000 f96e 	bl	800c0bc <__swsetup_r>
 800bde0:	b1c0      	cbz	r0, 800be14 <_vfiprintf_r+0x78>
 800bde2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bde4:	07dc      	lsls	r4, r3, #31
 800bde6:	d50e      	bpl.n	800be06 <_vfiprintf_r+0x6a>
 800bde8:	f04f 30ff 	mov.w	r0, #4294967295
 800bdec:	b01d      	add	sp, #116	; 0x74
 800bdee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdf2:	4b7b      	ldr	r3, [pc, #492]	; (800bfe0 <_vfiprintf_r+0x244>)
 800bdf4:	429d      	cmp	r5, r3
 800bdf6:	d101      	bne.n	800bdfc <_vfiprintf_r+0x60>
 800bdf8:	68b5      	ldr	r5, [r6, #8]
 800bdfa:	e7df      	b.n	800bdbc <_vfiprintf_r+0x20>
 800bdfc:	4b79      	ldr	r3, [pc, #484]	; (800bfe4 <_vfiprintf_r+0x248>)
 800bdfe:	429d      	cmp	r5, r3
 800be00:	bf08      	it	eq
 800be02:	68f5      	ldreq	r5, [r6, #12]
 800be04:	e7da      	b.n	800bdbc <_vfiprintf_r+0x20>
 800be06:	89ab      	ldrh	r3, [r5, #12]
 800be08:	0598      	lsls	r0, r3, #22
 800be0a:	d4ed      	bmi.n	800bde8 <_vfiprintf_r+0x4c>
 800be0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be0e:	f7fd fc87 	bl	8009720 <__retarget_lock_release_recursive>
 800be12:	e7e9      	b.n	800bde8 <_vfiprintf_r+0x4c>
 800be14:	2300      	movs	r3, #0
 800be16:	9309      	str	r3, [sp, #36]	; 0x24
 800be18:	2320      	movs	r3, #32
 800be1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be1e:	f8cd 800c 	str.w	r8, [sp, #12]
 800be22:	2330      	movs	r3, #48	; 0x30
 800be24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bfe8 <_vfiprintf_r+0x24c>
 800be28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be2c:	f04f 0901 	mov.w	r9, #1
 800be30:	4623      	mov	r3, r4
 800be32:	469a      	mov	sl, r3
 800be34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be38:	b10a      	cbz	r2, 800be3e <_vfiprintf_r+0xa2>
 800be3a:	2a25      	cmp	r2, #37	; 0x25
 800be3c:	d1f9      	bne.n	800be32 <_vfiprintf_r+0x96>
 800be3e:	ebba 0b04 	subs.w	fp, sl, r4
 800be42:	d00b      	beq.n	800be5c <_vfiprintf_r+0xc0>
 800be44:	465b      	mov	r3, fp
 800be46:	4622      	mov	r2, r4
 800be48:	4629      	mov	r1, r5
 800be4a:	4630      	mov	r0, r6
 800be4c:	f7ff ff93 	bl	800bd76 <__sfputs_r>
 800be50:	3001      	adds	r0, #1
 800be52:	f000 80aa 	beq.w	800bfaa <_vfiprintf_r+0x20e>
 800be56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be58:	445a      	add	r2, fp
 800be5a:	9209      	str	r2, [sp, #36]	; 0x24
 800be5c:	f89a 3000 	ldrb.w	r3, [sl]
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 80a2 	beq.w	800bfaa <_vfiprintf_r+0x20e>
 800be66:	2300      	movs	r3, #0
 800be68:	f04f 32ff 	mov.w	r2, #4294967295
 800be6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be70:	f10a 0a01 	add.w	sl, sl, #1
 800be74:	9304      	str	r3, [sp, #16]
 800be76:	9307      	str	r3, [sp, #28]
 800be78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be7c:	931a      	str	r3, [sp, #104]	; 0x68
 800be7e:	4654      	mov	r4, sl
 800be80:	2205      	movs	r2, #5
 800be82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be86:	4858      	ldr	r0, [pc, #352]	; (800bfe8 <_vfiprintf_r+0x24c>)
 800be88:	f7f4 f9ba 	bl	8000200 <memchr>
 800be8c:	9a04      	ldr	r2, [sp, #16]
 800be8e:	b9d8      	cbnz	r0, 800bec8 <_vfiprintf_r+0x12c>
 800be90:	06d1      	lsls	r1, r2, #27
 800be92:	bf44      	itt	mi
 800be94:	2320      	movmi	r3, #32
 800be96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be9a:	0713      	lsls	r3, r2, #28
 800be9c:	bf44      	itt	mi
 800be9e:	232b      	movmi	r3, #43	; 0x2b
 800bea0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bea4:	f89a 3000 	ldrb.w	r3, [sl]
 800bea8:	2b2a      	cmp	r3, #42	; 0x2a
 800beaa:	d015      	beq.n	800bed8 <_vfiprintf_r+0x13c>
 800beac:	9a07      	ldr	r2, [sp, #28]
 800beae:	4654      	mov	r4, sl
 800beb0:	2000      	movs	r0, #0
 800beb2:	f04f 0c0a 	mov.w	ip, #10
 800beb6:	4621      	mov	r1, r4
 800beb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bebc:	3b30      	subs	r3, #48	; 0x30
 800bebe:	2b09      	cmp	r3, #9
 800bec0:	d94e      	bls.n	800bf60 <_vfiprintf_r+0x1c4>
 800bec2:	b1b0      	cbz	r0, 800bef2 <_vfiprintf_r+0x156>
 800bec4:	9207      	str	r2, [sp, #28]
 800bec6:	e014      	b.n	800bef2 <_vfiprintf_r+0x156>
 800bec8:	eba0 0308 	sub.w	r3, r0, r8
 800becc:	fa09 f303 	lsl.w	r3, r9, r3
 800bed0:	4313      	orrs	r3, r2
 800bed2:	9304      	str	r3, [sp, #16]
 800bed4:	46a2      	mov	sl, r4
 800bed6:	e7d2      	b.n	800be7e <_vfiprintf_r+0xe2>
 800bed8:	9b03      	ldr	r3, [sp, #12]
 800beda:	1d19      	adds	r1, r3, #4
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	9103      	str	r1, [sp, #12]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	bfbb      	ittet	lt
 800bee4:	425b      	neglt	r3, r3
 800bee6:	f042 0202 	orrlt.w	r2, r2, #2
 800beea:	9307      	strge	r3, [sp, #28]
 800beec:	9307      	strlt	r3, [sp, #28]
 800beee:	bfb8      	it	lt
 800bef0:	9204      	strlt	r2, [sp, #16]
 800bef2:	7823      	ldrb	r3, [r4, #0]
 800bef4:	2b2e      	cmp	r3, #46	; 0x2e
 800bef6:	d10c      	bne.n	800bf12 <_vfiprintf_r+0x176>
 800bef8:	7863      	ldrb	r3, [r4, #1]
 800befa:	2b2a      	cmp	r3, #42	; 0x2a
 800befc:	d135      	bne.n	800bf6a <_vfiprintf_r+0x1ce>
 800befe:	9b03      	ldr	r3, [sp, #12]
 800bf00:	1d1a      	adds	r2, r3, #4
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	9203      	str	r2, [sp, #12]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	bfb8      	it	lt
 800bf0a:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf0e:	3402      	adds	r4, #2
 800bf10:	9305      	str	r3, [sp, #20]
 800bf12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bff8 <_vfiprintf_r+0x25c>
 800bf16:	7821      	ldrb	r1, [r4, #0]
 800bf18:	2203      	movs	r2, #3
 800bf1a:	4650      	mov	r0, sl
 800bf1c:	f7f4 f970 	bl	8000200 <memchr>
 800bf20:	b140      	cbz	r0, 800bf34 <_vfiprintf_r+0x198>
 800bf22:	2340      	movs	r3, #64	; 0x40
 800bf24:	eba0 000a 	sub.w	r0, r0, sl
 800bf28:	fa03 f000 	lsl.w	r0, r3, r0
 800bf2c:	9b04      	ldr	r3, [sp, #16]
 800bf2e:	4303      	orrs	r3, r0
 800bf30:	3401      	adds	r4, #1
 800bf32:	9304      	str	r3, [sp, #16]
 800bf34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf38:	482c      	ldr	r0, [pc, #176]	; (800bfec <_vfiprintf_r+0x250>)
 800bf3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf3e:	2206      	movs	r2, #6
 800bf40:	f7f4 f95e 	bl	8000200 <memchr>
 800bf44:	2800      	cmp	r0, #0
 800bf46:	d03f      	beq.n	800bfc8 <_vfiprintf_r+0x22c>
 800bf48:	4b29      	ldr	r3, [pc, #164]	; (800bff0 <_vfiprintf_r+0x254>)
 800bf4a:	bb1b      	cbnz	r3, 800bf94 <_vfiprintf_r+0x1f8>
 800bf4c:	9b03      	ldr	r3, [sp, #12]
 800bf4e:	3307      	adds	r3, #7
 800bf50:	f023 0307 	bic.w	r3, r3, #7
 800bf54:	3308      	adds	r3, #8
 800bf56:	9303      	str	r3, [sp, #12]
 800bf58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf5a:	443b      	add	r3, r7
 800bf5c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf5e:	e767      	b.n	800be30 <_vfiprintf_r+0x94>
 800bf60:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf64:	460c      	mov	r4, r1
 800bf66:	2001      	movs	r0, #1
 800bf68:	e7a5      	b.n	800beb6 <_vfiprintf_r+0x11a>
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	3401      	adds	r4, #1
 800bf6e:	9305      	str	r3, [sp, #20]
 800bf70:	4619      	mov	r1, r3
 800bf72:	f04f 0c0a 	mov.w	ip, #10
 800bf76:	4620      	mov	r0, r4
 800bf78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf7c:	3a30      	subs	r2, #48	; 0x30
 800bf7e:	2a09      	cmp	r2, #9
 800bf80:	d903      	bls.n	800bf8a <_vfiprintf_r+0x1ee>
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d0c5      	beq.n	800bf12 <_vfiprintf_r+0x176>
 800bf86:	9105      	str	r1, [sp, #20]
 800bf88:	e7c3      	b.n	800bf12 <_vfiprintf_r+0x176>
 800bf8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf8e:	4604      	mov	r4, r0
 800bf90:	2301      	movs	r3, #1
 800bf92:	e7f0      	b.n	800bf76 <_vfiprintf_r+0x1da>
 800bf94:	ab03      	add	r3, sp, #12
 800bf96:	9300      	str	r3, [sp, #0]
 800bf98:	462a      	mov	r2, r5
 800bf9a:	4b16      	ldr	r3, [pc, #88]	; (800bff4 <_vfiprintf_r+0x258>)
 800bf9c:	a904      	add	r1, sp, #16
 800bf9e:	4630      	mov	r0, r6
 800bfa0:	f7fd fd30 	bl	8009a04 <_printf_float>
 800bfa4:	4607      	mov	r7, r0
 800bfa6:	1c78      	adds	r0, r7, #1
 800bfa8:	d1d6      	bne.n	800bf58 <_vfiprintf_r+0x1bc>
 800bfaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfac:	07d9      	lsls	r1, r3, #31
 800bfae:	d405      	bmi.n	800bfbc <_vfiprintf_r+0x220>
 800bfb0:	89ab      	ldrh	r3, [r5, #12]
 800bfb2:	059a      	lsls	r2, r3, #22
 800bfb4:	d402      	bmi.n	800bfbc <_vfiprintf_r+0x220>
 800bfb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfb8:	f7fd fbb2 	bl	8009720 <__retarget_lock_release_recursive>
 800bfbc:	89ab      	ldrh	r3, [r5, #12]
 800bfbe:	065b      	lsls	r3, r3, #25
 800bfc0:	f53f af12 	bmi.w	800bde8 <_vfiprintf_r+0x4c>
 800bfc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfc6:	e711      	b.n	800bdec <_vfiprintf_r+0x50>
 800bfc8:	ab03      	add	r3, sp, #12
 800bfca:	9300      	str	r3, [sp, #0]
 800bfcc:	462a      	mov	r2, r5
 800bfce:	4b09      	ldr	r3, [pc, #36]	; (800bff4 <_vfiprintf_r+0x258>)
 800bfd0:	a904      	add	r1, sp, #16
 800bfd2:	4630      	mov	r0, r6
 800bfd4:	f7fd ffba 	bl	8009f4c <_printf_i>
 800bfd8:	e7e4      	b.n	800bfa4 <_vfiprintf_r+0x208>
 800bfda:	bf00      	nop
 800bfdc:	0800c4e4 	.word	0x0800c4e4
 800bfe0:	0800c504 	.word	0x0800c504
 800bfe4:	0800c4c4 	.word	0x0800c4c4
 800bfe8:	0800c74c 	.word	0x0800c74c
 800bfec:	0800c756 	.word	0x0800c756
 800bff0:	08009a05 	.word	0x08009a05
 800bff4:	0800bd77 	.word	0x0800bd77
 800bff8:	0800c752 	.word	0x0800c752

0800bffc <__swbuf_r>:
 800bffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffe:	460e      	mov	r6, r1
 800c000:	4614      	mov	r4, r2
 800c002:	4605      	mov	r5, r0
 800c004:	b118      	cbz	r0, 800c00e <__swbuf_r+0x12>
 800c006:	6983      	ldr	r3, [r0, #24]
 800c008:	b90b      	cbnz	r3, 800c00e <__swbuf_r+0x12>
 800c00a:	f7fd fac5 	bl	8009598 <__sinit>
 800c00e:	4b21      	ldr	r3, [pc, #132]	; (800c094 <__swbuf_r+0x98>)
 800c010:	429c      	cmp	r4, r3
 800c012:	d12b      	bne.n	800c06c <__swbuf_r+0x70>
 800c014:	686c      	ldr	r4, [r5, #4]
 800c016:	69a3      	ldr	r3, [r4, #24]
 800c018:	60a3      	str	r3, [r4, #8]
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	071a      	lsls	r2, r3, #28
 800c01e:	d52f      	bpl.n	800c080 <__swbuf_r+0x84>
 800c020:	6923      	ldr	r3, [r4, #16]
 800c022:	b36b      	cbz	r3, 800c080 <__swbuf_r+0x84>
 800c024:	6923      	ldr	r3, [r4, #16]
 800c026:	6820      	ldr	r0, [r4, #0]
 800c028:	1ac0      	subs	r0, r0, r3
 800c02a:	6963      	ldr	r3, [r4, #20]
 800c02c:	b2f6      	uxtb	r6, r6
 800c02e:	4283      	cmp	r3, r0
 800c030:	4637      	mov	r7, r6
 800c032:	dc04      	bgt.n	800c03e <__swbuf_r+0x42>
 800c034:	4621      	mov	r1, r4
 800c036:	4628      	mov	r0, r5
 800c038:	f7ff f8ac 	bl	800b194 <_fflush_r>
 800c03c:	bb30      	cbnz	r0, 800c08c <__swbuf_r+0x90>
 800c03e:	68a3      	ldr	r3, [r4, #8]
 800c040:	3b01      	subs	r3, #1
 800c042:	60a3      	str	r3, [r4, #8]
 800c044:	6823      	ldr	r3, [r4, #0]
 800c046:	1c5a      	adds	r2, r3, #1
 800c048:	6022      	str	r2, [r4, #0]
 800c04a:	701e      	strb	r6, [r3, #0]
 800c04c:	6963      	ldr	r3, [r4, #20]
 800c04e:	3001      	adds	r0, #1
 800c050:	4283      	cmp	r3, r0
 800c052:	d004      	beq.n	800c05e <__swbuf_r+0x62>
 800c054:	89a3      	ldrh	r3, [r4, #12]
 800c056:	07db      	lsls	r3, r3, #31
 800c058:	d506      	bpl.n	800c068 <__swbuf_r+0x6c>
 800c05a:	2e0a      	cmp	r6, #10
 800c05c:	d104      	bne.n	800c068 <__swbuf_r+0x6c>
 800c05e:	4621      	mov	r1, r4
 800c060:	4628      	mov	r0, r5
 800c062:	f7ff f897 	bl	800b194 <_fflush_r>
 800c066:	b988      	cbnz	r0, 800c08c <__swbuf_r+0x90>
 800c068:	4638      	mov	r0, r7
 800c06a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c06c:	4b0a      	ldr	r3, [pc, #40]	; (800c098 <__swbuf_r+0x9c>)
 800c06e:	429c      	cmp	r4, r3
 800c070:	d101      	bne.n	800c076 <__swbuf_r+0x7a>
 800c072:	68ac      	ldr	r4, [r5, #8]
 800c074:	e7cf      	b.n	800c016 <__swbuf_r+0x1a>
 800c076:	4b09      	ldr	r3, [pc, #36]	; (800c09c <__swbuf_r+0xa0>)
 800c078:	429c      	cmp	r4, r3
 800c07a:	bf08      	it	eq
 800c07c:	68ec      	ldreq	r4, [r5, #12]
 800c07e:	e7ca      	b.n	800c016 <__swbuf_r+0x1a>
 800c080:	4621      	mov	r1, r4
 800c082:	4628      	mov	r0, r5
 800c084:	f000 f81a 	bl	800c0bc <__swsetup_r>
 800c088:	2800      	cmp	r0, #0
 800c08a:	d0cb      	beq.n	800c024 <__swbuf_r+0x28>
 800c08c:	f04f 37ff 	mov.w	r7, #4294967295
 800c090:	e7ea      	b.n	800c068 <__swbuf_r+0x6c>
 800c092:	bf00      	nop
 800c094:	0800c4e4 	.word	0x0800c4e4
 800c098:	0800c504 	.word	0x0800c504
 800c09c:	0800c4c4 	.word	0x0800c4c4

0800c0a0 <__ascii_wctomb>:
 800c0a0:	b149      	cbz	r1, 800c0b6 <__ascii_wctomb+0x16>
 800c0a2:	2aff      	cmp	r2, #255	; 0xff
 800c0a4:	bf85      	ittet	hi
 800c0a6:	238a      	movhi	r3, #138	; 0x8a
 800c0a8:	6003      	strhi	r3, [r0, #0]
 800c0aa:	700a      	strbls	r2, [r1, #0]
 800c0ac:	f04f 30ff 	movhi.w	r0, #4294967295
 800c0b0:	bf98      	it	ls
 800c0b2:	2001      	movls	r0, #1
 800c0b4:	4770      	bx	lr
 800c0b6:	4608      	mov	r0, r1
 800c0b8:	4770      	bx	lr
	...

0800c0bc <__swsetup_r>:
 800c0bc:	4b32      	ldr	r3, [pc, #200]	; (800c188 <__swsetup_r+0xcc>)
 800c0be:	b570      	push	{r4, r5, r6, lr}
 800c0c0:	681d      	ldr	r5, [r3, #0]
 800c0c2:	4606      	mov	r6, r0
 800c0c4:	460c      	mov	r4, r1
 800c0c6:	b125      	cbz	r5, 800c0d2 <__swsetup_r+0x16>
 800c0c8:	69ab      	ldr	r3, [r5, #24]
 800c0ca:	b913      	cbnz	r3, 800c0d2 <__swsetup_r+0x16>
 800c0cc:	4628      	mov	r0, r5
 800c0ce:	f7fd fa63 	bl	8009598 <__sinit>
 800c0d2:	4b2e      	ldr	r3, [pc, #184]	; (800c18c <__swsetup_r+0xd0>)
 800c0d4:	429c      	cmp	r4, r3
 800c0d6:	d10f      	bne.n	800c0f8 <__swsetup_r+0x3c>
 800c0d8:	686c      	ldr	r4, [r5, #4]
 800c0da:	89a3      	ldrh	r3, [r4, #12]
 800c0dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c0e0:	0719      	lsls	r1, r3, #28
 800c0e2:	d42c      	bmi.n	800c13e <__swsetup_r+0x82>
 800c0e4:	06dd      	lsls	r5, r3, #27
 800c0e6:	d411      	bmi.n	800c10c <__swsetup_r+0x50>
 800c0e8:	2309      	movs	r3, #9
 800c0ea:	6033      	str	r3, [r6, #0]
 800c0ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c0f0:	81a3      	strh	r3, [r4, #12]
 800c0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0f6:	e03e      	b.n	800c176 <__swsetup_r+0xba>
 800c0f8:	4b25      	ldr	r3, [pc, #148]	; (800c190 <__swsetup_r+0xd4>)
 800c0fa:	429c      	cmp	r4, r3
 800c0fc:	d101      	bne.n	800c102 <__swsetup_r+0x46>
 800c0fe:	68ac      	ldr	r4, [r5, #8]
 800c100:	e7eb      	b.n	800c0da <__swsetup_r+0x1e>
 800c102:	4b24      	ldr	r3, [pc, #144]	; (800c194 <__swsetup_r+0xd8>)
 800c104:	429c      	cmp	r4, r3
 800c106:	bf08      	it	eq
 800c108:	68ec      	ldreq	r4, [r5, #12]
 800c10a:	e7e6      	b.n	800c0da <__swsetup_r+0x1e>
 800c10c:	0758      	lsls	r0, r3, #29
 800c10e:	d512      	bpl.n	800c136 <__swsetup_r+0x7a>
 800c110:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c112:	b141      	cbz	r1, 800c126 <__swsetup_r+0x6a>
 800c114:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c118:	4299      	cmp	r1, r3
 800c11a:	d002      	beq.n	800c122 <__swsetup_r+0x66>
 800c11c:	4630      	mov	r0, r6
 800c11e:	f7fd fb27 	bl	8009770 <_free_r>
 800c122:	2300      	movs	r3, #0
 800c124:	6363      	str	r3, [r4, #52]	; 0x34
 800c126:	89a3      	ldrh	r3, [r4, #12]
 800c128:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c12c:	81a3      	strh	r3, [r4, #12]
 800c12e:	2300      	movs	r3, #0
 800c130:	6063      	str	r3, [r4, #4]
 800c132:	6923      	ldr	r3, [r4, #16]
 800c134:	6023      	str	r3, [r4, #0]
 800c136:	89a3      	ldrh	r3, [r4, #12]
 800c138:	f043 0308 	orr.w	r3, r3, #8
 800c13c:	81a3      	strh	r3, [r4, #12]
 800c13e:	6923      	ldr	r3, [r4, #16]
 800c140:	b94b      	cbnz	r3, 800c156 <__swsetup_r+0x9a>
 800c142:	89a3      	ldrh	r3, [r4, #12]
 800c144:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c148:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c14c:	d003      	beq.n	800c156 <__swsetup_r+0x9a>
 800c14e:	4621      	mov	r1, r4
 800c150:	4630      	mov	r0, r6
 800c152:	f000 f84d 	bl	800c1f0 <__smakebuf_r>
 800c156:	89a0      	ldrh	r0, [r4, #12]
 800c158:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c15c:	f010 0301 	ands.w	r3, r0, #1
 800c160:	d00a      	beq.n	800c178 <__swsetup_r+0xbc>
 800c162:	2300      	movs	r3, #0
 800c164:	60a3      	str	r3, [r4, #8]
 800c166:	6963      	ldr	r3, [r4, #20]
 800c168:	425b      	negs	r3, r3
 800c16a:	61a3      	str	r3, [r4, #24]
 800c16c:	6923      	ldr	r3, [r4, #16]
 800c16e:	b943      	cbnz	r3, 800c182 <__swsetup_r+0xc6>
 800c170:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c174:	d1ba      	bne.n	800c0ec <__swsetup_r+0x30>
 800c176:	bd70      	pop	{r4, r5, r6, pc}
 800c178:	0781      	lsls	r1, r0, #30
 800c17a:	bf58      	it	pl
 800c17c:	6963      	ldrpl	r3, [r4, #20]
 800c17e:	60a3      	str	r3, [r4, #8]
 800c180:	e7f4      	b.n	800c16c <__swsetup_r+0xb0>
 800c182:	2000      	movs	r0, #0
 800c184:	e7f7      	b.n	800c176 <__swsetup_r+0xba>
 800c186:	bf00      	nop
 800c188:	2000002c 	.word	0x2000002c
 800c18c:	0800c4e4 	.word	0x0800c4e4
 800c190:	0800c504 	.word	0x0800c504
 800c194:	0800c4c4 	.word	0x0800c4c4

0800c198 <abort>:
 800c198:	b508      	push	{r3, lr}
 800c19a:	2006      	movs	r0, #6
 800c19c:	f000 f898 	bl	800c2d0 <raise>
 800c1a0:	2001      	movs	r0, #1
 800c1a2:	f7f6 f89f 	bl	80022e4 <_exit>

0800c1a6 <__swhatbuf_r>:
 800c1a6:	b570      	push	{r4, r5, r6, lr}
 800c1a8:	460e      	mov	r6, r1
 800c1aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1ae:	2900      	cmp	r1, #0
 800c1b0:	b096      	sub	sp, #88	; 0x58
 800c1b2:	4614      	mov	r4, r2
 800c1b4:	461d      	mov	r5, r3
 800c1b6:	da07      	bge.n	800c1c8 <__swhatbuf_r+0x22>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	602b      	str	r3, [r5, #0]
 800c1bc:	89b3      	ldrh	r3, [r6, #12]
 800c1be:	061a      	lsls	r2, r3, #24
 800c1c0:	d410      	bmi.n	800c1e4 <__swhatbuf_r+0x3e>
 800c1c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c1c6:	e00e      	b.n	800c1e6 <__swhatbuf_r+0x40>
 800c1c8:	466a      	mov	r2, sp
 800c1ca:	f000 f89d 	bl	800c308 <_fstat_r>
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	dbf2      	blt.n	800c1b8 <__swhatbuf_r+0x12>
 800c1d2:	9a01      	ldr	r2, [sp, #4]
 800c1d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c1d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c1dc:	425a      	negs	r2, r3
 800c1de:	415a      	adcs	r2, r3
 800c1e0:	602a      	str	r2, [r5, #0]
 800c1e2:	e7ee      	b.n	800c1c2 <__swhatbuf_r+0x1c>
 800c1e4:	2340      	movs	r3, #64	; 0x40
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	6023      	str	r3, [r4, #0]
 800c1ea:	b016      	add	sp, #88	; 0x58
 800c1ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1f0 <__smakebuf_r>:
 800c1f0:	898b      	ldrh	r3, [r1, #12]
 800c1f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c1f4:	079d      	lsls	r5, r3, #30
 800c1f6:	4606      	mov	r6, r0
 800c1f8:	460c      	mov	r4, r1
 800c1fa:	d507      	bpl.n	800c20c <__smakebuf_r+0x1c>
 800c1fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c200:	6023      	str	r3, [r4, #0]
 800c202:	6123      	str	r3, [r4, #16]
 800c204:	2301      	movs	r3, #1
 800c206:	6163      	str	r3, [r4, #20]
 800c208:	b002      	add	sp, #8
 800c20a:	bd70      	pop	{r4, r5, r6, pc}
 800c20c:	ab01      	add	r3, sp, #4
 800c20e:	466a      	mov	r2, sp
 800c210:	f7ff ffc9 	bl	800c1a6 <__swhatbuf_r>
 800c214:	9900      	ldr	r1, [sp, #0]
 800c216:	4605      	mov	r5, r0
 800c218:	4630      	mov	r0, r6
 800c21a:	f7fd faf9 	bl	8009810 <_malloc_r>
 800c21e:	b948      	cbnz	r0, 800c234 <__smakebuf_r+0x44>
 800c220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c224:	059a      	lsls	r2, r3, #22
 800c226:	d4ef      	bmi.n	800c208 <__smakebuf_r+0x18>
 800c228:	f023 0303 	bic.w	r3, r3, #3
 800c22c:	f043 0302 	orr.w	r3, r3, #2
 800c230:	81a3      	strh	r3, [r4, #12]
 800c232:	e7e3      	b.n	800c1fc <__smakebuf_r+0xc>
 800c234:	4b0d      	ldr	r3, [pc, #52]	; (800c26c <__smakebuf_r+0x7c>)
 800c236:	62b3      	str	r3, [r6, #40]	; 0x28
 800c238:	89a3      	ldrh	r3, [r4, #12]
 800c23a:	6020      	str	r0, [r4, #0]
 800c23c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c240:	81a3      	strh	r3, [r4, #12]
 800c242:	9b00      	ldr	r3, [sp, #0]
 800c244:	6163      	str	r3, [r4, #20]
 800c246:	9b01      	ldr	r3, [sp, #4]
 800c248:	6120      	str	r0, [r4, #16]
 800c24a:	b15b      	cbz	r3, 800c264 <__smakebuf_r+0x74>
 800c24c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c250:	4630      	mov	r0, r6
 800c252:	f000 f86b 	bl	800c32c <_isatty_r>
 800c256:	b128      	cbz	r0, 800c264 <__smakebuf_r+0x74>
 800c258:	89a3      	ldrh	r3, [r4, #12]
 800c25a:	f023 0303 	bic.w	r3, r3, #3
 800c25e:	f043 0301 	orr.w	r3, r3, #1
 800c262:	81a3      	strh	r3, [r4, #12]
 800c264:	89a0      	ldrh	r0, [r4, #12]
 800c266:	4305      	orrs	r5, r0
 800c268:	81a5      	strh	r5, [r4, #12]
 800c26a:	e7cd      	b.n	800c208 <__smakebuf_r+0x18>
 800c26c:	08009531 	.word	0x08009531

0800c270 <_malloc_usable_size_r>:
 800c270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c274:	1f18      	subs	r0, r3, #4
 800c276:	2b00      	cmp	r3, #0
 800c278:	bfbc      	itt	lt
 800c27a:	580b      	ldrlt	r3, [r1, r0]
 800c27c:	18c0      	addlt	r0, r0, r3
 800c27e:	4770      	bx	lr

0800c280 <_raise_r>:
 800c280:	291f      	cmp	r1, #31
 800c282:	b538      	push	{r3, r4, r5, lr}
 800c284:	4604      	mov	r4, r0
 800c286:	460d      	mov	r5, r1
 800c288:	d904      	bls.n	800c294 <_raise_r+0x14>
 800c28a:	2316      	movs	r3, #22
 800c28c:	6003      	str	r3, [r0, #0]
 800c28e:	f04f 30ff 	mov.w	r0, #4294967295
 800c292:	bd38      	pop	{r3, r4, r5, pc}
 800c294:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c296:	b112      	cbz	r2, 800c29e <_raise_r+0x1e>
 800c298:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c29c:	b94b      	cbnz	r3, 800c2b2 <_raise_r+0x32>
 800c29e:	4620      	mov	r0, r4
 800c2a0:	f000 f830 	bl	800c304 <_getpid_r>
 800c2a4:	462a      	mov	r2, r5
 800c2a6:	4601      	mov	r1, r0
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c2ae:	f000 b817 	b.w	800c2e0 <_kill_r>
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	d00a      	beq.n	800c2cc <_raise_r+0x4c>
 800c2b6:	1c59      	adds	r1, r3, #1
 800c2b8:	d103      	bne.n	800c2c2 <_raise_r+0x42>
 800c2ba:	2316      	movs	r3, #22
 800c2bc:	6003      	str	r3, [r0, #0]
 800c2be:	2001      	movs	r0, #1
 800c2c0:	e7e7      	b.n	800c292 <_raise_r+0x12>
 800c2c2:	2400      	movs	r4, #0
 800c2c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	4798      	blx	r3
 800c2cc:	2000      	movs	r0, #0
 800c2ce:	e7e0      	b.n	800c292 <_raise_r+0x12>

0800c2d0 <raise>:
 800c2d0:	4b02      	ldr	r3, [pc, #8]	; (800c2dc <raise+0xc>)
 800c2d2:	4601      	mov	r1, r0
 800c2d4:	6818      	ldr	r0, [r3, #0]
 800c2d6:	f7ff bfd3 	b.w	800c280 <_raise_r>
 800c2da:	bf00      	nop
 800c2dc:	2000002c 	.word	0x2000002c

0800c2e0 <_kill_r>:
 800c2e0:	b538      	push	{r3, r4, r5, lr}
 800c2e2:	4d07      	ldr	r5, [pc, #28]	; (800c300 <_kill_r+0x20>)
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	4604      	mov	r4, r0
 800c2e8:	4608      	mov	r0, r1
 800c2ea:	4611      	mov	r1, r2
 800c2ec:	602b      	str	r3, [r5, #0]
 800c2ee:	f7f5 ffe9 	bl	80022c4 <_kill>
 800c2f2:	1c43      	adds	r3, r0, #1
 800c2f4:	d102      	bne.n	800c2fc <_kill_r+0x1c>
 800c2f6:	682b      	ldr	r3, [r5, #0]
 800c2f8:	b103      	cbz	r3, 800c2fc <_kill_r+0x1c>
 800c2fa:	6023      	str	r3, [r4, #0]
 800c2fc:	bd38      	pop	{r3, r4, r5, pc}
 800c2fe:	bf00      	nop
 800c300:	20005a2c 	.word	0x20005a2c

0800c304 <_getpid_r>:
 800c304:	f7f5 bfd6 	b.w	80022b4 <_getpid>

0800c308 <_fstat_r>:
 800c308:	b538      	push	{r3, r4, r5, lr}
 800c30a:	4d07      	ldr	r5, [pc, #28]	; (800c328 <_fstat_r+0x20>)
 800c30c:	2300      	movs	r3, #0
 800c30e:	4604      	mov	r4, r0
 800c310:	4608      	mov	r0, r1
 800c312:	4611      	mov	r1, r2
 800c314:	602b      	str	r3, [r5, #0]
 800c316:	f7f6 f834 	bl	8002382 <_fstat>
 800c31a:	1c43      	adds	r3, r0, #1
 800c31c:	d102      	bne.n	800c324 <_fstat_r+0x1c>
 800c31e:	682b      	ldr	r3, [r5, #0]
 800c320:	b103      	cbz	r3, 800c324 <_fstat_r+0x1c>
 800c322:	6023      	str	r3, [r4, #0]
 800c324:	bd38      	pop	{r3, r4, r5, pc}
 800c326:	bf00      	nop
 800c328:	20005a2c 	.word	0x20005a2c

0800c32c <_isatty_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	4d06      	ldr	r5, [pc, #24]	; (800c348 <_isatty_r+0x1c>)
 800c330:	2300      	movs	r3, #0
 800c332:	4604      	mov	r4, r0
 800c334:	4608      	mov	r0, r1
 800c336:	602b      	str	r3, [r5, #0]
 800c338:	f7f6 f833 	bl	80023a2 <_isatty>
 800c33c:	1c43      	adds	r3, r0, #1
 800c33e:	d102      	bne.n	800c346 <_isatty_r+0x1a>
 800c340:	682b      	ldr	r3, [r5, #0]
 800c342:	b103      	cbz	r3, 800c346 <_isatty_r+0x1a>
 800c344:	6023      	str	r3, [r4, #0]
 800c346:	bd38      	pop	{r3, r4, r5, pc}
 800c348:	20005a2c 	.word	0x20005a2c

0800c34c <_init>:
 800c34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c34e:	bf00      	nop
 800c350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c352:	bc08      	pop	{r3}
 800c354:	469e      	mov	lr, r3
 800c356:	4770      	bx	lr

0800c358 <_fini>:
 800c358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c35a:	bf00      	nop
 800c35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c35e:	bc08      	pop	{r3}
 800c360:	469e      	mov	lr, r3
 800c362:	4770      	bx	lr
