{"Source Block": ["hdl/library/common/up_axi.v@133:143@HdlIdDef", "  reg     [31:0]  up_access_rdata = 'd0;\n\n  // internal wires\n\n  wire            up_axi_wr_s;\n  wire            up_axi_rd_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_ack_s;\n\n  // responses are always okay\n\n"], "Clone Blocks": [["hdl/library/common/up_axi.v@132:142", "  reg             up_access_ack = 'd0;\n  reg     [31:0]  up_access_rdata = 'd0;\n\n  // internal wires\n\n  wire            up_axi_wr_s;\n  wire            up_axi_rd_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_ack_s;\n\n  // responses are always okay\n"], ["hdl/library/common/up_axi.v@134:144", "\n  // internal wires\n\n  wire            up_axi_wr_s;\n  wire            up_axi_rd_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_ack_s;\n\n  // responses are always okay\n\n  assign up_axi_bresp = 2'd0;\n"]], "Diff Content": {"Delete": [], "Add": [[138, "  wire            up_axi_ack_s;\n"]]}}