-- VHDL netlist generated by SCUBA Diamond (64-bit) 3.4.0.80
-- Module  Version: 5.0
--/opt/lattice/diamond/3.4_x64/ispfpga/bin/lin64/scuba -w -n fifo_36x32k_oreg -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00m -type ebfifo -sync_mode -depth 32768 -width 36 -regout -no_enable -pe -1 -pf 0 -reset_rel SYNC -fill -fdc /home/cugur/Projects/TDC_on_TRB3/trbnet/lattice/ecp5/FIFO/fifo_36x32k_oreg/fifo_36x32k_oreg.fdc 

-- Fri Mar 20 11:40:23 2015

library IEEE;
use IEEE.std_logic_1164.all;
library ecp5um;
use ecp5um.components.all;

entity fifo_36x32k_oreg is
    port (
        Data: in  std_logic_vector(35 downto 0); 
        Clock: in  std_logic; 
        WrEn: in  std_logic; 
        RdEn: in  std_logic; 
        Reset: in  std_logic; 
        AmFullThresh: in  std_logic_vector(14 downto 0); 
        Q: out  std_logic_vector(35 downto 0); 
        WCNT: out  std_logic_vector(15 downto 0); 
        Empty: out  std_logic; 
        Full: out  std_logic; 
        AlmostFull: out  std_logic);
end fifo_36x32k_oreg;

architecture Structure of fifo_36x32k_oreg is

    -- internal signal declarations
    signal invout_2: std_logic;
    signal invout_1: std_logic;
    signal rden_i_inv: std_logic;
    signal wptr_14_inv: std_logic;
    signal rptr_14_inv: std_logic;
    signal wptr_13_inv: std_logic;
    signal rptr_13_inv: std_logic;
    signal wptr_12_inv: std_logic;
    signal rptr_12_inv: std_logic;
    signal wptr_11_inv: std_logic;
    signal rptr_11_inv: std_logic;
    signal invout_0: std_logic;
    signal r_nw: std_logic;
    signal dec1_r10: std_logic;
    signal dec0_p00: std_logic;
    signal dec3_r10: std_logic;
    signal dec2_p00: std_logic;
    signal dec5_r10: std_logic;
    signal dec4_p00: std_logic;
    signal dec7_r10: std_logic;
    signal dec6_p00: std_logic;
    signal dec9_r11: std_logic;
    signal dec8_p01: std_logic;
    signal dec11_r11: std_logic;
    signal dec10_p01: std_logic;
    signal dec13_r11: std_logic;
    signal dec12_p01: std_logic;
    signal dec15_r11: std_logic;
    signal dec14_p01: std_logic;
    signal dec17_r12: std_logic;
    signal dec16_p02: std_logic;
    signal dec19_r12: std_logic;
    signal dec18_p02: std_logic;
    signal dec21_r12: std_logic;
    signal dec20_p02: std_logic;
    signal dec23_r12: std_logic;
    signal dec22_p02: std_logic;
    signal dec25_r13: std_logic;
    signal dec24_p03: std_logic;
    signal dec27_r13: std_logic;
    signal dec26_p03: std_logic;
    signal dec29_r13: std_logic;
    signal dec28_p03: std_logic;
    signal dec31_r13: std_logic;
    signal dec30_p03: std_logic;
    signal dec33_r14: std_logic;
    signal dec32_p04: std_logic;
    signal dec35_r14: std_logic;
    signal dec34_p04: std_logic;
    signal dec37_r14: std_logic;
    signal dec36_p04: std_logic;
    signal dec39_r14: std_logic;
    signal dec38_p04: std_logic;
    signal dec41_r15: std_logic;
    signal dec40_p05: std_logic;
    signal dec43_r15: std_logic;
    signal dec42_p05: std_logic;
    signal dec45_r15: std_logic;
    signal dec44_p05: std_logic;
    signal dec47_r15: std_logic;
    signal dec46_p05: std_logic;
    signal dec49_r16: std_logic;
    signal dec48_p06: std_logic;
    signal dec51_r16: std_logic;
    signal dec50_p06: std_logic;
    signal dec53_r16: std_logic;
    signal dec52_p06: std_logic;
    signal dec55_r16: std_logic;
    signal dec54_p06: std_logic;
    signal dec57_r17: std_logic;
    signal dec56_p07: std_logic;
    signal dec59_r17: std_logic;
    signal dec58_p07: std_logic;
    signal dec61_r17: std_logic;
    signal dec60_p07: std_logic;
    signal dec63_r17: std_logic;
    signal dec62_p07: std_logic;
    signal dec65_r18: std_logic;
    signal dec64_p08: std_logic;
    signal dec67_r18: std_logic;
    signal dec66_p08: std_logic;
    signal dec69_r18: std_logic;
    signal dec68_p08: std_logic;
    signal dec71_r18: std_logic;
    signal dec70_p08: std_logic;
    signal dec73_r19: std_logic;
    signal dec72_p09: std_logic;
    signal dec75_r19: std_logic;
    signal dec74_p09: std_logic;
    signal dec77_r19: std_logic;
    signal dec76_p09: std_logic;
    signal dec79_r19: std_logic;
    signal dec78_p09: std_logic;
    signal dec81_r110: std_logic;
    signal dec80_p010: std_logic;
    signal dec83_r110: std_logic;
    signal dec82_p010: std_logic;
    signal dec85_r110: std_logic;
    signal dec84_p010: std_logic;
    signal dec87_r110: std_logic;
    signal dec86_p010: std_logic;
    signal dec89_r111: std_logic;
    signal dec88_p011: std_logic;
    signal dec91_r111: std_logic;
    signal dec90_p011: std_logic;
    signal dec93_r111: std_logic;
    signal dec92_p011: std_logic;
    signal dec95_r111: std_logic;
    signal dec94_p011: std_logic;
    signal dec97_r112: std_logic;
    signal dec96_p012: std_logic;
    signal dec99_r112: std_logic;
    signal dec98_p012: std_logic;
    signal dec101_r112: std_logic;
    signal dec100_p012: std_logic;
    signal dec103_r112: std_logic;
    signal dec102_p012: std_logic;
    signal dec105_r113: std_logic;
    signal dec104_p013: std_logic;
    signal dec107_r113: std_logic;
    signal dec106_p013: std_logic;
    signal dec109_r113: std_logic;
    signal dec108_p013: std_logic;
    signal dec111_r113: std_logic;
    signal dec110_p013: std_logic;
    signal dec113_r114: std_logic;
    signal dec112_p014: std_logic;
    signal dec115_r114: std_logic;
    signal dec114_p014: std_logic;
    signal dec117_r114: std_logic;
    signal dec116_p014: std_logic;
    signal dec119_r114: std_logic;
    signal dec118_p014: std_logic;
    signal dec121_r115: std_logic;
    signal dec120_p015: std_logic;
    signal dec123_r115: std_logic;
    signal dec122_p015: std_logic;
    signal dec125_r115: std_logic;
    signal dec124_p015: std_logic;
    signal dec127_r115: std_logic;
    signal dec126_p015: std_logic;
    signal fcnt_en: std_logic;
    signal empty_i: std_logic;
    signal empty_d: std_logic;
    signal full_i: std_logic;
    signal full_d: std_logic;
    signal wptr_0: std_logic;
    signal wptr_1: std_logic;
    signal wptr_2: std_logic;
    signal wptr_3: std_logic;
    signal wptr_4: std_logic;
    signal wptr_5: std_logic;
    signal wptr_6: std_logic;
    signal wptr_7: std_logic;
    signal wptr_8: std_logic;
    signal wptr_9: std_logic;
    signal wptr_10: std_logic;
    signal wptr_11: std_logic;
    signal wptr_12: std_logic;
    signal wptr_13: std_logic;
    signal wptr_14: std_logic;
    signal wptr_15: std_logic;
    signal rptr_15: std_logic;
    signal rptr_11_ff: std_logic;
    signal rptr_12_ff: std_logic;
    signal rptr_13_ff: std_logic;
    signal rptr_14_ff: std_logic;
    signal ifcount_0: std_logic;
    signal ifcount_1: std_logic;
    signal bdcnt_bctr_ci: std_logic;
    signal ifcount_2: std_logic;
    signal ifcount_3: std_logic;
    signal co0: std_logic;
    signal ifcount_4: std_logic;
    signal ifcount_5: std_logic;
    signal co1: std_logic;
    signal ifcount_6: std_logic;
    signal ifcount_7: std_logic;
    signal co2: std_logic;
    signal ifcount_8: std_logic;
    signal ifcount_9: std_logic;
    signal co3: std_logic;
    signal ifcount_10: std_logic;
    signal ifcount_11: std_logic;
    signal co4: std_logic;
    signal ifcount_12: std_logic;
    signal ifcount_13: std_logic;
    signal co5: std_logic;
    signal ifcount_14: std_logic;
    signal ifcount_15: std_logic;
    signal co7: std_logic;
    signal co6: std_logic;
    signal cmp_ci: std_logic;
    signal rden_i: std_logic;
    signal co0_1: std_logic;
    signal co1_1: std_logic;
    signal co2_1: std_logic;
    signal co3_1: std_logic;
    signal co4_1: std_logic;
    signal co5_1: std_logic;
    signal co6_1: std_logic;
    signal cmp_le_1: std_logic;
    signal cmp_le_1_c: std_logic;
    signal cmp_ci_1: std_logic;
    signal fcount_0: std_logic;
    signal fcount_1: std_logic;
    signal co0_2: std_logic;
    signal fcount_2: std_logic;
    signal fcount_3: std_logic;
    signal co1_2: std_logic;
    signal fcount_4: std_logic;
    signal fcount_5: std_logic;
    signal co2_2: std_logic;
    signal fcount_6: std_logic;
    signal fcount_7: std_logic;
    signal co3_2: std_logic;
    signal fcount_8: std_logic;
    signal fcount_9: std_logic;
    signal co4_2: std_logic;
    signal fcount_10: std_logic;
    signal fcount_11: std_logic;
    signal co5_2: std_logic;
    signal fcount_12: std_logic;
    signal fcount_13: std_logic;
    signal co6_2: std_logic;
    signal wren_i_inv: std_logic;
    signal fcount_14: std_logic;
    signal fcount_15: std_logic;
    signal cmp_ge_d1: std_logic;
    signal cmp_ge_d1_c: std_logic;
    signal iwcount_0: std_logic;
    signal iwcount_1: std_logic;
    signal w_ctr_ci: std_logic;
    signal iwcount_2: std_logic;
    signal iwcount_3: std_logic;
    signal co0_3: std_logic;
    signal iwcount_4: std_logic;
    signal iwcount_5: std_logic;
    signal co1_3: std_logic;
    signal iwcount_6: std_logic;
    signal iwcount_7: std_logic;
    signal co2_3: std_logic;
    signal iwcount_8: std_logic;
    signal iwcount_9: std_logic;
    signal co3_3: std_logic;
    signal iwcount_10: std_logic;
    signal iwcount_11: std_logic;
    signal co4_3: std_logic;
    signal iwcount_12: std_logic;
    signal iwcount_13: std_logic;
    signal co5_3: std_logic;
    signal iwcount_14: std_logic;
    signal iwcount_15: std_logic;
    signal co7_1: std_logic;
    signal co6_3: std_logic;
    signal wcount_15: std_logic;
    signal ircount_0: std_logic;
    signal ircount_1: std_logic;
    signal r_ctr_ci: std_logic;
    signal rcount_0: std_logic;
    signal rcount_1: std_logic;
    signal ircount_2: std_logic;
    signal ircount_3: std_logic;
    signal co0_4: std_logic;
    signal rcount_2: std_logic;
    signal rcount_3: std_logic;
    signal ircount_4: std_logic;
    signal ircount_5: std_logic;
    signal co1_4: std_logic;
    signal rcount_4: std_logic;
    signal rcount_5: std_logic;
    signal ircount_6: std_logic;
    signal ircount_7: std_logic;
    signal co2_4: std_logic;
    signal rcount_6: std_logic;
    signal rcount_7: std_logic;
    signal ircount_8: std_logic;
    signal ircount_9: std_logic;
    signal co3_4: std_logic;
    signal rcount_8: std_logic;
    signal rcount_9: std_logic;
    signal ircount_10: std_logic;
    signal ircount_11: std_logic;
    signal co4_4: std_logic;
    signal rcount_10: std_logic;
    signal rcount_11: std_logic;
    signal ircount_12: std_logic;
    signal ircount_13: std_logic;
    signal co5_4: std_logic;
    signal rcount_12: std_logic;
    signal rcount_13: std_logic;
    signal ircount_14: std_logic;
    signal ircount_15: std_logic;
    signal co7_2: std_logic;
    signal co6_4: std_logic;
    signal rcount_14: std_logic;
    signal rcount_15: std_logic;
    signal mdout1_15_0: std_logic;
    signal mdout1_14_0: std_logic;
    signal mdout1_13_0: std_logic;
    signal mdout1_12_0: std_logic;
    signal mdout1_11_0: std_logic;
    signal mdout1_10_0: std_logic;
    signal mdout1_9_0: std_logic;
    signal mdout1_8_0: std_logic;
    signal mdout1_7_0: std_logic;
    signal mdout1_6_0: std_logic;
    signal mdout1_5_0: std_logic;
    signal mdout1_4_0: std_logic;
    signal mdout1_3_0: std_logic;
    signal mdout1_2_0: std_logic;
    signal mdout1_1_0: std_logic;
    signal mdout1_0_0: std_logic;
    signal mdout1_15_1: std_logic;
    signal mdout1_14_1: std_logic;
    signal mdout1_13_1: std_logic;
    signal mdout1_12_1: std_logic;
    signal mdout1_11_1: std_logic;
    signal mdout1_10_1: std_logic;
    signal mdout1_9_1: std_logic;
    signal mdout1_8_1: std_logic;
    signal mdout1_7_1: std_logic;
    signal mdout1_6_1: std_logic;
    signal mdout1_5_1: std_logic;
    signal mdout1_4_1: std_logic;
    signal mdout1_3_1: std_logic;
    signal mdout1_2_1: std_logic;
    signal mdout1_1_1: std_logic;
    signal mdout1_0_1: std_logic;
    signal mdout1_15_2: std_logic;
    signal mdout1_14_2: std_logic;
    signal mdout1_13_2: std_logic;
    signal mdout1_12_2: std_logic;
    signal mdout1_11_2: std_logic;
    signal mdout1_10_2: std_logic;
    signal mdout1_9_2: std_logic;
    signal mdout1_8_2: std_logic;
    signal mdout1_7_2: std_logic;
    signal mdout1_6_2: std_logic;
    signal mdout1_5_2: std_logic;
    signal mdout1_4_2: std_logic;
    signal mdout1_3_2: std_logic;
    signal mdout1_2_2: std_logic;
    signal mdout1_1_2: std_logic;
    signal mdout1_0_2: std_logic;
    signal mdout1_15_3: std_logic;
    signal mdout1_14_3: std_logic;
    signal mdout1_13_3: std_logic;
    signal mdout1_12_3: std_logic;
    signal mdout1_11_3: std_logic;
    signal mdout1_10_3: std_logic;
    signal mdout1_9_3: std_logic;
    signal mdout1_8_3: std_logic;
    signal mdout1_7_3: std_logic;
    signal mdout1_6_3: std_logic;
    signal mdout1_5_3: std_logic;
    signal mdout1_4_3: std_logic;
    signal mdout1_3_3: std_logic;
    signal mdout1_2_3: std_logic;
    signal mdout1_1_3: std_logic;
    signal mdout1_0_3: std_logic;
    signal mdout1_15_4: std_logic;
    signal mdout1_14_4: std_logic;
    signal mdout1_13_4: std_logic;
    signal mdout1_12_4: std_logic;
    signal mdout1_11_4: std_logic;
    signal mdout1_10_4: std_logic;
    signal mdout1_9_4: std_logic;
    signal mdout1_8_4: std_logic;
    signal mdout1_7_4: std_logic;
    signal mdout1_6_4: std_logic;
    signal mdout1_5_4: std_logic;
    signal mdout1_4_4: std_logic;
    signal mdout1_3_4: std_logic;
    signal mdout1_2_4: std_logic;
    signal mdout1_1_4: std_logic;
    signal mdout1_0_4: std_logic;
    signal mdout1_15_5: std_logic;
    signal mdout1_14_5: std_logic;
    signal mdout1_13_5: std_logic;
    signal mdout1_12_5: std_logic;
    signal mdout1_11_5: std_logic;
    signal mdout1_10_5: std_logic;
    signal mdout1_9_5: std_logic;
    signal mdout1_8_5: std_logic;
    signal mdout1_7_5: std_logic;
    signal mdout1_6_5: std_logic;
    signal mdout1_5_5: std_logic;
    signal mdout1_4_5: std_logic;
    signal mdout1_3_5: std_logic;
    signal mdout1_2_5: std_logic;
    signal mdout1_1_5: std_logic;
    signal mdout1_0_5: std_logic;
    signal mdout1_15_6: std_logic;
    signal mdout1_14_6: std_logic;
    signal mdout1_13_6: std_logic;
    signal mdout1_12_6: std_logic;
    signal mdout1_11_6: std_logic;
    signal mdout1_10_6: std_logic;
    signal mdout1_9_6: std_logic;
    signal mdout1_8_6: std_logic;
    signal mdout1_7_6: std_logic;
    signal mdout1_6_6: std_logic;
    signal mdout1_5_6: std_logic;
    signal mdout1_4_6: std_logic;
    signal mdout1_3_6: std_logic;
    signal mdout1_2_6: std_logic;
    signal mdout1_1_6: std_logic;
    signal mdout1_0_6: std_logic;
    signal mdout1_15_7: std_logic;
    signal mdout1_14_7: std_logic;
    signal mdout1_13_7: std_logic;
    signal mdout1_12_7: std_logic;
    signal mdout1_11_7: std_logic;
    signal mdout1_10_7: std_logic;
    signal mdout1_9_7: std_logic;
    signal mdout1_8_7: std_logic;
    signal mdout1_7_7: std_logic;
    signal mdout1_6_7: std_logic;
    signal mdout1_5_7: std_logic;
    signal mdout1_4_7: std_logic;
    signal mdout1_3_7: std_logic;
    signal mdout1_2_7: std_logic;
    signal mdout1_1_7: std_logic;
    signal mdout1_0_7: std_logic;
    signal mdout1_15_8: std_logic;
    signal mdout1_14_8: std_logic;
    signal mdout1_13_8: std_logic;
    signal mdout1_12_8: std_logic;
    signal mdout1_11_8: std_logic;
    signal mdout1_10_8: std_logic;
    signal mdout1_9_8: std_logic;
    signal mdout1_8_8: std_logic;
    signal mdout1_7_8: std_logic;
    signal mdout1_6_8: std_logic;
    signal mdout1_5_8: std_logic;
    signal mdout1_4_8: std_logic;
    signal mdout1_3_8: std_logic;
    signal mdout1_2_8: std_logic;
    signal mdout1_1_8: std_logic;
    signal mdout1_0_8: std_logic;
    signal mdout1_15_9: std_logic;
    signal mdout1_14_9: std_logic;
    signal mdout1_13_9: std_logic;
    signal mdout1_12_9: std_logic;
    signal mdout1_11_9: std_logic;
    signal mdout1_10_9: std_logic;
    signal mdout1_9_9: std_logic;
    signal mdout1_8_9: std_logic;
    signal mdout1_7_9: std_logic;
    signal mdout1_6_9: std_logic;
    signal mdout1_5_9: std_logic;
    signal mdout1_4_9: std_logic;
    signal mdout1_3_9: std_logic;
    signal mdout1_2_9: std_logic;
    signal mdout1_1_9: std_logic;
    signal mdout1_0_9: std_logic;
    signal mdout1_15_10: std_logic;
    signal mdout1_14_10: std_logic;
    signal mdout1_13_10: std_logic;
    signal mdout1_12_10: std_logic;
    signal mdout1_11_10: std_logic;
    signal mdout1_10_10: std_logic;
    signal mdout1_9_10: std_logic;
    signal mdout1_8_10: std_logic;
    signal mdout1_7_10: std_logic;
    signal mdout1_6_10: std_logic;
    signal mdout1_5_10: std_logic;
    signal mdout1_4_10: std_logic;
    signal mdout1_3_10: std_logic;
    signal mdout1_2_10: std_logic;
    signal mdout1_1_10: std_logic;
    signal mdout1_0_10: std_logic;
    signal mdout1_15_11: std_logic;
    signal mdout1_14_11: std_logic;
    signal mdout1_13_11: std_logic;
    signal mdout1_12_11: std_logic;
    signal mdout1_11_11: std_logic;
    signal mdout1_10_11: std_logic;
    signal mdout1_9_11: std_logic;
    signal mdout1_8_11: std_logic;
    signal mdout1_7_11: std_logic;
    signal mdout1_6_11: std_logic;
    signal mdout1_5_11: std_logic;
    signal mdout1_4_11: std_logic;
    signal mdout1_3_11: std_logic;
    signal mdout1_2_11: std_logic;
    signal mdout1_1_11: std_logic;
    signal mdout1_0_11: std_logic;
    signal mdout1_15_12: std_logic;
    signal mdout1_14_12: std_logic;
    signal mdout1_13_12: std_logic;
    signal mdout1_12_12: std_logic;
    signal mdout1_11_12: std_logic;
    signal mdout1_10_12: std_logic;
    signal mdout1_9_12: std_logic;
    signal mdout1_8_12: std_logic;
    signal mdout1_7_12: std_logic;
    signal mdout1_6_12: std_logic;
    signal mdout1_5_12: std_logic;
    signal mdout1_4_12: std_logic;
    signal mdout1_3_12: std_logic;
    signal mdout1_2_12: std_logic;
    signal mdout1_1_12: std_logic;
    signal mdout1_0_12: std_logic;
    signal mdout1_15_13: std_logic;
    signal mdout1_14_13: std_logic;
    signal mdout1_13_13: std_logic;
    signal mdout1_12_13: std_logic;
    signal mdout1_11_13: std_logic;
    signal mdout1_10_13: std_logic;
    signal mdout1_9_13: std_logic;
    signal mdout1_8_13: std_logic;
    signal mdout1_7_13: std_logic;
    signal mdout1_6_13: std_logic;
    signal mdout1_5_13: std_logic;
    signal mdout1_4_13: std_logic;
    signal mdout1_3_13: std_logic;
    signal mdout1_2_13: std_logic;
    signal mdout1_1_13: std_logic;
    signal mdout1_0_13: std_logic;
    signal mdout1_15_14: std_logic;
    signal mdout1_14_14: std_logic;
    signal mdout1_13_14: std_logic;
    signal mdout1_12_14: std_logic;
    signal mdout1_11_14: std_logic;
    signal mdout1_10_14: std_logic;
    signal mdout1_9_14: std_logic;
    signal mdout1_8_14: std_logic;
    signal mdout1_7_14: std_logic;
    signal mdout1_6_14: std_logic;
    signal mdout1_5_14: std_logic;
    signal mdout1_4_14: std_logic;
    signal mdout1_3_14: std_logic;
    signal mdout1_2_14: std_logic;
    signal mdout1_1_14: std_logic;
    signal mdout1_0_14: std_logic;
    signal mdout1_15_15: std_logic;
    signal mdout1_14_15: std_logic;
    signal mdout1_13_15: std_logic;
    signal mdout1_12_15: std_logic;
    signal mdout1_11_15: std_logic;
    signal mdout1_10_15: std_logic;
    signal mdout1_9_15: std_logic;
    signal mdout1_8_15: std_logic;
    signal mdout1_7_15: std_logic;
    signal mdout1_6_15: std_logic;
    signal mdout1_5_15: std_logic;
    signal mdout1_4_15: std_logic;
    signal mdout1_3_15: std_logic;
    signal mdout1_2_15: std_logic;
    signal mdout1_1_15: std_logic;
    signal mdout1_0_15: std_logic;
    signal mdout1_15_16: std_logic;
    signal mdout1_14_16: std_logic;
    signal mdout1_13_16: std_logic;
    signal mdout1_12_16: std_logic;
    signal mdout1_11_16: std_logic;
    signal mdout1_10_16: std_logic;
    signal mdout1_9_16: std_logic;
    signal mdout1_8_16: std_logic;
    signal mdout1_7_16: std_logic;
    signal mdout1_6_16: std_logic;
    signal mdout1_5_16: std_logic;
    signal mdout1_4_16: std_logic;
    signal mdout1_3_16: std_logic;
    signal mdout1_2_16: std_logic;
    signal mdout1_1_16: std_logic;
    signal mdout1_0_16: std_logic;
    signal mdout1_15_17: std_logic;
    signal mdout1_14_17: std_logic;
    signal mdout1_13_17: std_logic;
    signal mdout1_12_17: std_logic;
    signal mdout1_11_17: std_logic;
    signal mdout1_10_17: std_logic;
    signal mdout1_9_17: std_logic;
    signal mdout1_8_17: std_logic;
    signal mdout1_7_17: std_logic;
    signal mdout1_6_17: std_logic;
    signal mdout1_5_17: std_logic;
    signal mdout1_4_17: std_logic;
    signal mdout1_3_17: std_logic;
    signal mdout1_2_17: std_logic;
    signal mdout1_1_17: std_logic;
    signal mdout1_0_17: std_logic;
    signal mdout1_15_18: std_logic;
    signal mdout1_14_18: std_logic;
    signal mdout1_13_18: std_logic;
    signal mdout1_12_18: std_logic;
    signal mdout1_11_18: std_logic;
    signal mdout1_10_18: std_logic;
    signal mdout1_9_18: std_logic;
    signal mdout1_8_18: std_logic;
    signal mdout1_7_18: std_logic;
    signal mdout1_6_18: std_logic;
    signal mdout1_5_18: std_logic;
    signal mdout1_4_18: std_logic;
    signal mdout1_3_18: std_logic;
    signal mdout1_2_18: std_logic;
    signal mdout1_1_18: std_logic;
    signal mdout1_0_18: std_logic;
    signal mdout1_15_19: std_logic;
    signal mdout1_14_19: std_logic;
    signal mdout1_13_19: std_logic;
    signal mdout1_12_19: std_logic;
    signal mdout1_11_19: std_logic;
    signal mdout1_10_19: std_logic;
    signal mdout1_9_19: std_logic;
    signal mdout1_8_19: std_logic;
    signal mdout1_7_19: std_logic;
    signal mdout1_6_19: std_logic;
    signal mdout1_5_19: std_logic;
    signal mdout1_4_19: std_logic;
    signal mdout1_3_19: std_logic;
    signal mdout1_2_19: std_logic;
    signal mdout1_1_19: std_logic;
    signal mdout1_0_19: std_logic;
    signal mdout1_15_20: std_logic;
    signal mdout1_14_20: std_logic;
    signal mdout1_13_20: std_logic;
    signal mdout1_12_20: std_logic;
    signal mdout1_11_20: std_logic;
    signal mdout1_10_20: std_logic;
    signal mdout1_9_20: std_logic;
    signal mdout1_8_20: std_logic;
    signal mdout1_7_20: std_logic;
    signal mdout1_6_20: std_logic;
    signal mdout1_5_20: std_logic;
    signal mdout1_4_20: std_logic;
    signal mdout1_3_20: std_logic;
    signal mdout1_2_20: std_logic;
    signal mdout1_1_20: std_logic;
    signal mdout1_0_20: std_logic;
    signal mdout1_15_21: std_logic;
    signal mdout1_14_21: std_logic;
    signal mdout1_13_21: std_logic;
    signal mdout1_12_21: std_logic;
    signal mdout1_11_21: std_logic;
    signal mdout1_10_21: std_logic;
    signal mdout1_9_21: std_logic;
    signal mdout1_8_21: std_logic;
    signal mdout1_7_21: std_logic;
    signal mdout1_6_21: std_logic;
    signal mdout1_5_21: std_logic;
    signal mdout1_4_21: std_logic;
    signal mdout1_3_21: std_logic;
    signal mdout1_2_21: std_logic;
    signal mdout1_1_21: std_logic;
    signal mdout1_0_21: std_logic;
    signal mdout1_15_22: std_logic;
    signal mdout1_14_22: std_logic;
    signal mdout1_13_22: std_logic;
    signal mdout1_12_22: std_logic;
    signal mdout1_11_22: std_logic;
    signal mdout1_10_22: std_logic;
    signal mdout1_9_22: std_logic;
    signal mdout1_8_22: std_logic;
    signal mdout1_7_22: std_logic;
    signal mdout1_6_22: std_logic;
    signal mdout1_5_22: std_logic;
    signal mdout1_4_22: std_logic;
    signal mdout1_3_22: std_logic;
    signal mdout1_2_22: std_logic;
    signal mdout1_1_22: std_logic;
    signal mdout1_0_22: std_logic;
    signal mdout1_15_23: std_logic;
    signal mdout1_14_23: std_logic;
    signal mdout1_13_23: std_logic;
    signal mdout1_12_23: std_logic;
    signal mdout1_11_23: std_logic;
    signal mdout1_10_23: std_logic;
    signal mdout1_9_23: std_logic;
    signal mdout1_8_23: std_logic;
    signal mdout1_7_23: std_logic;
    signal mdout1_6_23: std_logic;
    signal mdout1_5_23: std_logic;
    signal mdout1_4_23: std_logic;
    signal mdout1_3_23: std_logic;
    signal mdout1_2_23: std_logic;
    signal mdout1_1_23: std_logic;
    signal mdout1_0_23: std_logic;
    signal mdout1_15_24: std_logic;
    signal mdout1_14_24: std_logic;
    signal mdout1_13_24: std_logic;
    signal mdout1_12_24: std_logic;
    signal mdout1_11_24: std_logic;
    signal mdout1_10_24: std_logic;
    signal mdout1_9_24: std_logic;
    signal mdout1_8_24: std_logic;
    signal mdout1_7_24: std_logic;
    signal mdout1_6_24: std_logic;
    signal mdout1_5_24: std_logic;
    signal mdout1_4_24: std_logic;
    signal mdout1_3_24: std_logic;
    signal mdout1_2_24: std_logic;
    signal mdout1_1_24: std_logic;
    signal mdout1_0_24: std_logic;
    signal mdout1_15_25: std_logic;
    signal mdout1_14_25: std_logic;
    signal mdout1_13_25: std_logic;
    signal mdout1_12_25: std_logic;
    signal mdout1_11_25: std_logic;
    signal mdout1_10_25: std_logic;
    signal mdout1_9_25: std_logic;
    signal mdout1_8_25: std_logic;
    signal mdout1_7_25: std_logic;
    signal mdout1_6_25: std_logic;
    signal mdout1_5_25: std_logic;
    signal mdout1_4_25: std_logic;
    signal mdout1_3_25: std_logic;
    signal mdout1_2_25: std_logic;
    signal mdout1_1_25: std_logic;
    signal mdout1_0_25: std_logic;
    signal mdout1_15_26: std_logic;
    signal mdout1_14_26: std_logic;
    signal mdout1_13_26: std_logic;
    signal mdout1_12_26: std_logic;
    signal mdout1_11_26: std_logic;
    signal mdout1_10_26: std_logic;
    signal mdout1_9_26: std_logic;
    signal mdout1_8_26: std_logic;
    signal mdout1_7_26: std_logic;
    signal mdout1_6_26: std_logic;
    signal mdout1_5_26: std_logic;
    signal mdout1_4_26: std_logic;
    signal mdout1_3_26: std_logic;
    signal mdout1_2_26: std_logic;
    signal mdout1_1_26: std_logic;
    signal mdout1_0_26: std_logic;
    signal mdout1_15_27: std_logic;
    signal mdout1_14_27: std_logic;
    signal mdout1_13_27: std_logic;
    signal mdout1_12_27: std_logic;
    signal mdout1_11_27: std_logic;
    signal mdout1_10_27: std_logic;
    signal mdout1_9_27: std_logic;
    signal mdout1_8_27: std_logic;
    signal mdout1_7_27: std_logic;
    signal mdout1_6_27: std_logic;
    signal mdout1_5_27: std_logic;
    signal mdout1_4_27: std_logic;
    signal mdout1_3_27: std_logic;
    signal mdout1_2_27: std_logic;
    signal mdout1_1_27: std_logic;
    signal mdout1_0_27: std_logic;
    signal mdout1_15_28: std_logic;
    signal mdout1_14_28: std_logic;
    signal mdout1_13_28: std_logic;
    signal mdout1_12_28: std_logic;
    signal mdout1_11_28: std_logic;
    signal mdout1_10_28: std_logic;
    signal mdout1_9_28: std_logic;
    signal mdout1_8_28: std_logic;
    signal mdout1_7_28: std_logic;
    signal mdout1_6_28: std_logic;
    signal mdout1_5_28: std_logic;
    signal mdout1_4_28: std_logic;
    signal mdout1_3_28: std_logic;
    signal mdout1_2_28: std_logic;
    signal mdout1_1_28: std_logic;
    signal mdout1_0_28: std_logic;
    signal mdout1_15_29: std_logic;
    signal mdout1_14_29: std_logic;
    signal mdout1_13_29: std_logic;
    signal mdout1_12_29: std_logic;
    signal mdout1_11_29: std_logic;
    signal mdout1_10_29: std_logic;
    signal mdout1_9_29: std_logic;
    signal mdout1_8_29: std_logic;
    signal mdout1_7_29: std_logic;
    signal mdout1_6_29: std_logic;
    signal mdout1_5_29: std_logic;
    signal mdout1_4_29: std_logic;
    signal mdout1_3_29: std_logic;
    signal mdout1_2_29: std_logic;
    signal mdout1_1_29: std_logic;
    signal mdout1_0_29: std_logic;
    signal mdout1_15_30: std_logic;
    signal mdout1_14_30: std_logic;
    signal mdout1_13_30: std_logic;
    signal mdout1_12_30: std_logic;
    signal mdout1_11_30: std_logic;
    signal mdout1_10_30: std_logic;
    signal mdout1_9_30: std_logic;
    signal mdout1_8_30: std_logic;
    signal mdout1_7_30: std_logic;
    signal mdout1_6_30: std_logic;
    signal mdout1_5_30: std_logic;
    signal mdout1_4_30: std_logic;
    signal mdout1_3_30: std_logic;
    signal mdout1_2_30: std_logic;
    signal mdout1_1_30: std_logic;
    signal mdout1_0_30: std_logic;
    signal mdout1_15_31: std_logic;
    signal mdout1_14_31: std_logic;
    signal mdout1_13_31: std_logic;
    signal mdout1_12_31: std_logic;
    signal mdout1_11_31: std_logic;
    signal mdout1_10_31: std_logic;
    signal mdout1_9_31: std_logic;
    signal mdout1_8_31: std_logic;
    signal mdout1_7_31: std_logic;
    signal mdout1_6_31: std_logic;
    signal mdout1_5_31: std_logic;
    signal mdout1_4_31: std_logic;
    signal mdout1_3_31: std_logic;
    signal mdout1_2_31: std_logic;
    signal mdout1_1_31: std_logic;
    signal mdout1_0_31: std_logic;
    signal mdout1_15_32: std_logic;
    signal mdout1_14_32: std_logic;
    signal mdout1_13_32: std_logic;
    signal mdout1_12_32: std_logic;
    signal mdout1_11_32: std_logic;
    signal mdout1_10_32: std_logic;
    signal mdout1_9_32: std_logic;
    signal mdout1_8_32: std_logic;
    signal mdout1_7_32: std_logic;
    signal mdout1_6_32: std_logic;
    signal mdout1_5_32: std_logic;
    signal mdout1_4_32: std_logic;
    signal mdout1_3_32: std_logic;
    signal mdout1_2_32: std_logic;
    signal mdout1_1_32: std_logic;
    signal mdout1_0_32: std_logic;
    signal mdout1_15_33: std_logic;
    signal mdout1_14_33: std_logic;
    signal mdout1_13_33: std_logic;
    signal mdout1_12_33: std_logic;
    signal mdout1_11_33: std_logic;
    signal mdout1_10_33: std_logic;
    signal mdout1_9_33: std_logic;
    signal mdout1_8_33: std_logic;
    signal mdout1_7_33: std_logic;
    signal mdout1_6_33: std_logic;
    signal mdout1_5_33: std_logic;
    signal mdout1_4_33: std_logic;
    signal mdout1_3_33: std_logic;
    signal mdout1_2_33: std_logic;
    signal mdout1_1_33: std_logic;
    signal mdout1_0_33: std_logic;
    signal mdout1_15_34: std_logic;
    signal mdout1_14_34: std_logic;
    signal mdout1_13_34: std_logic;
    signal mdout1_12_34: std_logic;
    signal mdout1_11_34: std_logic;
    signal mdout1_10_34: std_logic;
    signal mdout1_9_34: std_logic;
    signal mdout1_8_34: std_logic;
    signal mdout1_7_34: std_logic;
    signal mdout1_6_34: std_logic;
    signal mdout1_5_34: std_logic;
    signal mdout1_4_34: std_logic;
    signal mdout1_3_34: std_logic;
    signal mdout1_2_34: std_logic;
    signal mdout1_1_34: std_logic;
    signal mdout1_0_34: std_logic;
    signal rptr_14_ff2: std_logic;
    signal rptr_13_ff2: std_logic;
    signal rptr_12_ff2: std_logic;
    signal rptr_11_ff2: std_logic;
    signal mdout1_15_35: std_logic;
    signal mdout1_14_35: std_logic;
    signal mdout1_13_35: std_logic;
    signal mdout1_12_35: std_logic;
    signal mdout1_11_35: std_logic;
    signal mdout1_10_35: std_logic;
    signal mdout1_9_35: std_logic;
    signal mdout1_8_35: std_logic;
    signal mdout1_7_35: std_logic;
    signal mdout1_6_35: std_logic;
    signal mdout1_5_35: std_logic;
    signal mdout1_4_35: std_logic;
    signal mdout1_3_35: std_logic;
    signal mdout1_2_35: std_logic;
    signal mdout1_1_35: std_logic;
    signal mdout1_0_35: std_logic;
    signal wcnt_sub_0: std_logic;
    signal rptr_0: std_logic;
    signal cnt_con_inv: std_logic;
    signal wcount_0: std_logic;
    signal cnt_con: std_logic;
    signal precin: std_logic;
    signal wcnt_sub_1: std_logic;
    signal wcnt_sub_2: std_logic;
    signal rptr_2: std_logic;
    signal rptr_1: std_logic;
    signal wcount_2: std_logic;
    signal wcount_1: std_logic;
    signal co0_5: std_logic;
    signal wcnt_sub_3: std_logic;
    signal wcnt_sub_4: std_logic;
    signal rptr_4: std_logic;
    signal rptr_3: std_logic;
    signal wcount_4: std_logic;
    signal wcount_3: std_logic;
    signal co1_5: std_logic;
    signal wcnt_sub_5: std_logic;
    signal wcnt_sub_6: std_logic;
    signal rptr_6: std_logic;
    signal rptr_5: std_logic;
    signal wcount_6: std_logic;
    signal wcount_5: std_logic;
    signal co2_5: std_logic;
    signal wcnt_sub_7: std_logic;
    signal wcnt_sub_8: std_logic;
    signal rptr_8: std_logic;
    signal rptr_7: std_logic;
    signal wcount_8: std_logic;
    signal wcount_7: std_logic;
    signal co3_5: std_logic;
    signal wcnt_sub_9: std_logic;
    signal wcnt_sub_10: std_logic;
    signal rptr_10: std_logic;
    signal rptr_9: std_logic;
    signal wcount_10: std_logic;
    signal wcount_9: std_logic;
    signal co4_5: std_logic;
    signal wcnt_sub_11: std_logic;
    signal wcnt_sub_12: std_logic;
    signal rptr_12: std_logic;
    signal rptr_11: std_logic;
    signal wcount_12: std_logic;
    signal wcount_11: std_logic;
    signal co5_5: std_logic;
    signal wcnt_sub_13: std_logic;
    signal wcnt_sub_14: std_logic;
    signal rptr_14: std_logic;
    signal rptr_13: std_logic;
    signal wcount_14: std_logic;
    signal wcount_13: std_logic;
    signal co6_5: std_logic;
    signal wcnt_sub_15: std_logic;
    signal wcnt_sub_msb: std_logic;
    signal co7_3: std_logic;
    signal wren_i: std_logic;
    signal cmp_ci_2: std_logic;
    signal wcnt_reg_0: std_logic;
    signal wcnt_reg_1: std_logic;
    signal co0_6: std_logic;
    signal wcnt_reg_2: std_logic;
    signal wcnt_reg_3: std_logic;
    signal co1_6: std_logic;
    signal wcnt_reg_4: std_logic;
    signal wcnt_reg_5: std_logic;
    signal co2_6: std_logic;
    signal wcnt_reg_6: std_logic;
    signal wcnt_reg_7: std_logic;
    signal co3_6: std_logic;
    signal wcnt_reg_8: std_logic;
    signal wcnt_reg_9: std_logic;
    signal co4_6: std_logic;
    signal wcnt_reg_10: std_logic;
    signal wcnt_reg_11: std_logic;
    signal co5_6: std_logic;
    signal wcnt_reg_12: std_logic;
    signal wcnt_reg_13: std_logic;
    signal co6_6: std_logic;
    signal wcnt_reg_14: std_logic;
    signal wcnt_reg_15: std_logic;
    signal af_set: std_logic;
    signal scuba_vhi: std_logic;
    signal scuba_vlo: std_logic;
    signal af_set_c: std_logic;

    attribute MEM_LPC_FILE : string; 
    attribute MEM_INIT_FILE : string; 
    attribute GSR : string; 
    attribute MEM_LPC_FILE of pdp_ram_0_0_63 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_0_63 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_0_1_62 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_1_62 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_0_2_61 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_2_61 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_0_3_60 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_3_60 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_1_0_59 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_0_59 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_1_1_58 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_1_58 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_1_2_57 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_2_57 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_1_3_56 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_3_56 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_2_0_55 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_0_55 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_2_1_54 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_1_54 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_2_2_53 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_2_53 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_2_3_52 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_3_52 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_3_0_51 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_0_51 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_3_1_50 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_1_50 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_3_2_49 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_2_49 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_3_3_48 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_3_48 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_4_0_47 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_0_47 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_4_1_46 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_1_46 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_4_2_45 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_2_45 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_4_3_44 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_3_44 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_5_0_43 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_0_43 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_5_1_42 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_1_42 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_5_2_41 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_2_41 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_5_3_40 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_3_40 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_6_0_39 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_0_39 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_6_1_38 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_1_38 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_6_2_37 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_2_37 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_6_3_36 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_3_36 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_7_0_35 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_0_35 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_7_1_34 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_1_34 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_7_2_33 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_2_33 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_7_3_32 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_3_32 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_8_0_31 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_8_0_31 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_8_1_30 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_8_1_30 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_8_2_29 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_8_2_29 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_8_3_28 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_8_3_28 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_9_0_27 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_9_0_27 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_9_1_26 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_9_1_26 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_9_2_25 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_9_2_25 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_9_3_24 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_9_3_24 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_10_0_23 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_10_0_23 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_10_1_22 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_10_1_22 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_10_2_21 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_10_2_21 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_10_3_20 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_10_3_20 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_11_0_19 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_11_0_19 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_11_1_18 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_11_1_18 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_11_2_17 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_11_2_17 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_11_3_16 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_11_3_16 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_12_0_15 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_12_0_15 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_12_1_14 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_12_1_14 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_12_2_13 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_12_2_13 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_12_3_12 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_12_3_12 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_13_0_11 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_13_0_11 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_13_1_10 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_13_1_10 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_13_2_9 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_13_2_9 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_13_3_8 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_13_3_8 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_14_0_7 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_14_0_7 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_14_1_6 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_14_1_6 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_14_2_5 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_14_2_5 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_14_3_4 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_14_3_4 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_15_0_3 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_15_0_3 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_15_1_2 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_15_1_2 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_15_2_1 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_15_2_1 : label is "";
    attribute MEM_LPC_FILE of pdp_ram_15_3_0 : label is "fifo_36x32k_oreg.lpc";
    attribute MEM_INIT_FILE of pdp_ram_15_3_0 : label is "";
    attribute GSR of FF_106 : label is "ENABLED";
    attribute GSR of FF_105 : label is "ENABLED";
    attribute GSR of FF_104 : label is "ENABLED";
    attribute GSR of FF_103 : label is "ENABLED";
    attribute GSR of FF_102 : label is "ENABLED";
    attribute GSR of FF_101 : label is "ENABLED";
    attribute GSR of FF_100 : label is "ENABLED";
    attribute GSR of FF_99 : label is "ENABLED";
    attribute GSR of FF_98 : label is "ENABLED";
    attribute GSR of FF_97 : label is "ENABLED";
    attribute GSR of FF_96 : label is "ENABLED";
    attribute GSR of FF_95 : label is "ENABLED";
    attribute GSR of FF_94 : label is "ENABLED";
    attribute GSR of FF_93 : label is "ENABLED";
    attribute GSR of FF_92 : label is "ENABLED";
    attribute GSR of FF_91 : label is "ENABLED";
    attribute GSR of FF_90 : label is "ENABLED";
    attribute GSR of FF_89 : label is "ENABLED";
    attribute GSR of FF_88 : label is "ENABLED";
    attribute GSR of FF_87 : label is "ENABLED";
    attribute GSR of FF_86 : label is "ENABLED";
    attribute GSR of FF_85 : label is "ENABLED";
    attribute GSR of FF_84 : label is "ENABLED";
    attribute GSR of FF_83 : label is "ENABLED";
    attribute GSR of FF_82 : label is "ENABLED";
    attribute GSR of FF_81 : label is "ENABLED";
    attribute GSR of FF_80 : label is "ENABLED";
    attribute GSR of FF_79 : label is "ENABLED";
    attribute GSR of FF_78 : label is "ENABLED";
    attribute GSR of FF_77 : label is "ENABLED";
    attribute GSR of FF_76 : label is "ENABLED";
    attribute GSR of FF_75 : label is "ENABLED";
    attribute GSR of FF_74 : label is "ENABLED";
    attribute GSR of FF_73 : label is "ENABLED";
    attribute GSR of FF_72 : label is "ENABLED";
    attribute GSR of FF_71 : label is "ENABLED";
    attribute GSR of FF_70 : label is "ENABLED";
    attribute GSR of FF_69 : label is "ENABLED";
    attribute GSR of FF_68 : label is "ENABLED";
    attribute GSR of FF_67 : label is "ENABLED";
    attribute GSR of FF_66 : label is "ENABLED";
    attribute GSR of FF_65 : label is "ENABLED";
    attribute GSR of FF_64 : label is "ENABLED";
    attribute GSR of FF_63 : label is "ENABLED";
    attribute GSR of FF_62 : label is "ENABLED";
    attribute GSR of FF_61 : label is "ENABLED";
    attribute GSR of FF_60 : label is "ENABLED";
    attribute GSR of FF_59 : label is "ENABLED";
    attribute GSR of FF_58 : label is "ENABLED";
    attribute GSR of FF_57 : label is "ENABLED";
    attribute GSR of FF_56 : label is "ENABLED";
    attribute GSR of FF_55 : label is "ENABLED";
    attribute GSR of FF_54 : label is "ENABLED";
    attribute GSR of FF_53 : label is "ENABLED";
    attribute GSR of FF_52 : label is "ENABLED";
    attribute GSR of FF_51 : label is "ENABLED";
    attribute GSR of FF_50 : label is "ENABLED";
    attribute GSR of FF_49 : label is "ENABLED";
    attribute GSR of FF_48 : label is "ENABLED";
    attribute GSR of FF_47 : label is "ENABLED";
    attribute GSR of FF_46 : label is "ENABLED";
    attribute GSR of FF_45 : label is "ENABLED";
    attribute GSR of FF_44 : label is "ENABLED";
    attribute GSR of FF_43 : label is "ENABLED";
    attribute GSR of FF_42 : label is "ENABLED";
    attribute GSR of FF_41 : label is "ENABLED";
    attribute GSR of FF_40 : label is "ENABLED";
    attribute GSR of FF_39 : label is "ENABLED";
    attribute GSR of FF_38 : label is "ENABLED";
    attribute GSR of FF_37 : label is "ENABLED";
    attribute GSR of FF_36 : label is "ENABLED";
    attribute GSR of FF_35 : label is "ENABLED";
    attribute GSR of FF_34 : label is "ENABLED";
    attribute GSR of FF_33 : label is "ENABLED";
    attribute GSR of FF_32 : label is "ENABLED";
    attribute GSR of FF_31 : label is "ENABLED";
    attribute GSR of FF_30 : label is "ENABLED";
    attribute GSR of FF_29 : label is "ENABLED";
    attribute GSR of FF_28 : label is "ENABLED";
    attribute GSR of FF_27 : label is "ENABLED";
    attribute GSR of FF_26 : label is "ENABLED";
    attribute GSR of FF_25 : label is "ENABLED";
    attribute GSR of FF_24 : label is "ENABLED";
    attribute GSR of FF_23 : label is "ENABLED";
    attribute GSR of FF_22 : label is "ENABLED";
    attribute GSR of FF_21 : label is "ENABLED";
    attribute GSR of FF_20 : label is "ENABLED";
    attribute GSR of FF_19 : label is "ENABLED";
    attribute GSR of FF_18 : label is "ENABLED";
    attribute GSR of FF_17 : label is "ENABLED";
    attribute GSR of FF_16 : label is "ENABLED";
    attribute GSR of FF_15 : label is "ENABLED";
    attribute GSR of FF_14 : label is "ENABLED";
    attribute GSR of FF_13 : label is "ENABLED";
    attribute GSR of FF_12 : label is "ENABLED";
    attribute GSR of FF_11 : label is "ENABLED";
    attribute GSR of FF_10 : label is "ENABLED";
    attribute GSR of FF_9 : label is "ENABLED";
    attribute GSR of FF_8 : label is "ENABLED";
    attribute GSR of FF_7 : label is "ENABLED";
    attribute GSR of FF_6 : label is "ENABLED";
    attribute GSR of FF_5 : label is "ENABLED";
    attribute GSR of FF_4 : label is "ENABLED";
    attribute GSR of FF_3 : label is "ENABLED";
    attribute GSR of FF_2 : label is "ENABLED";
    attribute GSR of FF_1 : label is "ENABLED";
    attribute GSR of FF_0 : label is "ENABLED";
    attribute syn_keep : boolean;
    attribute NGD_DRC_MASK : integer;
    attribute NGD_DRC_MASK of Structure : architecture is 1;

begin
    -- component instantiation statements
    AND2_t5: AND2
        port map (A=>WrEn, B=>invout_2, Z=>wren_i);

    INV_13: INV
        port map (A=>full_i, Z=>invout_2);

    AND2_t4: AND2
        port map (A=>RdEn, B=>invout_1, Z=>rden_i);

    INV_12: INV
        port map (A=>empty_i, Z=>invout_1);

    AND2_t3: AND2
        port map (A=>wren_i, B=>rden_i_inv, Z=>cnt_con);

    XOR2_t2: XOR2
        port map (A=>wren_i, B=>rden_i, Z=>fcnt_en);

    INV_11: INV
        port map (A=>rden_i, Z=>rden_i_inv);

    INV_10: INV
        port map (A=>wren_i, Z=>wren_i_inv);

    LUT4_129: ROM16X1A
        generic map (initval=> X"3232")
        port map (AD3=>scuba_vlo, AD2=>cmp_le_1, AD1=>wren_i, 
            AD0=>empty_i, DO0=>empty_d);

    LUT4_128: ROM16X1A
        generic map (initval=> X"3232")
        port map (AD3=>scuba_vlo, AD2=>cmp_ge_d1, AD1=>rden_i, 
            AD0=>full_i, DO0=>full_d);

    INV_9: INV
        port map (A=>wptr_11, Z=>wptr_11_inv);

    INV_8: INV
        port map (A=>wptr_12, Z=>wptr_12_inv);

    INV_7: INV
        port map (A=>wptr_13, Z=>wptr_13_inv);

    INV_6: INV
        port map (A=>wptr_14, Z=>wptr_14_inv);

    LUT4_127: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec0_p00);

    INV_5: INV
        port map (A=>rptr_11, Z=>rptr_11_inv);

    INV_4: INV
        port map (A=>rptr_12, Z=>rptr_12_inv);

    INV_3: INV
        port map (A=>rptr_13, Z=>rptr_13_inv);

    INV_2: INV
        port map (A=>rptr_14, Z=>rptr_14_inv);

    LUT4_126: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec1_r10);

    LUT4_125: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec2_p00);

    LUT4_124: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec3_r10);

    LUT4_123: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec4_p00);

    LUT4_122: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec5_r10);

    LUT4_121: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec6_p00);

    LUT4_120: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec7_r10);

    LUT4_119: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec8_p01);

    LUT4_118: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec9_r11);

    LUT4_117: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec10_p01);

    LUT4_116: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec11_r11);

    LUT4_115: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec12_p01);

    LUT4_114: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec13_r11);

    LUT4_113: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec14_p01);

    LUT4_112: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec15_r11);

    LUT4_111: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec16_p02);

    LUT4_110: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec17_r12);

    LUT4_109: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec18_p02);

    LUT4_108: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec19_r12);

    LUT4_107: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec20_p02);

    LUT4_106: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec21_r12);

    LUT4_105: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec22_p02);

    LUT4_104: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec23_r12);

    LUT4_103: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec24_p03);

    LUT4_102: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec25_r13);

    LUT4_101: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec26_p03);

    LUT4_100: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec27_r13);

    LUT4_99: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec28_p03);

    LUT4_98: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec29_r13);

    LUT4_97: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec30_p03);

    LUT4_96: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec31_r13);

    LUT4_95: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec32_p04);

    LUT4_94: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec33_r14);

    LUT4_93: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec34_p04);

    LUT4_92: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec35_r14);

    LUT4_91: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec36_p04);

    LUT4_90: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec37_r14);

    LUT4_89: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec38_p04);

    LUT4_88: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec39_r14);

    LUT4_87: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec40_p05);

    LUT4_86: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec41_r15);

    LUT4_85: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec42_p05);

    LUT4_84: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec43_r15);

    LUT4_83: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec44_p05);

    LUT4_82: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec45_r15);

    LUT4_81: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec46_p05);

    LUT4_80: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec47_r15);

    LUT4_79: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec48_p06);

    LUT4_78: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec49_r16);

    LUT4_77: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec50_p06);

    LUT4_76: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec51_r16);

    LUT4_75: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec52_p06);

    LUT4_74: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec53_r16);

    LUT4_73: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec54_p06);

    LUT4_72: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec55_r16);

    LUT4_71: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec56_p07);

    LUT4_70: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec57_r17);

    LUT4_69: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec58_p07);

    LUT4_68: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec59_r17);

    LUT4_67: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec60_p07);

    LUT4_66: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec61_r17);

    LUT4_65: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec62_p07);

    LUT4_64: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec63_r17);

    LUT4_63: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec64_p08);

    LUT4_62: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec65_r18);

    LUT4_61: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec66_p08);

    LUT4_60: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec67_r18);

    LUT4_59: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec68_p08);

    LUT4_58: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec69_r18);

    LUT4_57: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec70_p08);

    LUT4_56: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec71_r18);

    LUT4_55: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec72_p09);

    LUT4_54: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec73_r19);

    LUT4_53: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec74_p09);

    LUT4_52: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec75_r19);

    LUT4_51: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec76_p09);

    LUT4_50: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec77_r19);

    LUT4_49: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec78_p09);

    LUT4_48: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec79_r19);

    LUT4_47: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec80_p010);

    LUT4_46: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec81_r110);

    LUT4_45: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec82_p010);

    LUT4_44: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec83_r110);

    LUT4_43: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec84_p010);

    LUT4_42: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec85_r110);

    LUT4_41: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec86_p010);

    LUT4_40: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec87_r110);

    LUT4_39: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec88_p011);

    LUT4_38: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec89_r111);

    LUT4_37: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec90_p011);

    LUT4_36: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec91_r111);

    LUT4_35: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec92_p011);

    LUT4_34: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec93_r111);

    LUT4_33: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec94_p011);

    LUT4_32: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec95_r111);

    LUT4_31: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec96_p012);

    LUT4_30: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec97_r112);

    LUT4_29: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec98_p012);

    LUT4_28: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec99_r112);

    LUT4_27: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec100_p012);

    LUT4_26: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec101_r112);

    LUT4_25: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec102_p012);

    LUT4_24: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec103_r112);

    LUT4_23: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec104_p013);

    LUT4_22: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec105_r113);

    LUT4_21: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec106_p013);

    LUT4_20: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec107_r113);

    LUT4_19: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec108_p013);

    LUT4_18: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec109_r113);

    LUT4_17: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec110_p013);

    LUT4_16: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec111_r113);

    LUT4_15: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec112_p014);

    LUT4_14: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec113_r114);

    LUT4_13: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec114_p014);

    LUT4_12: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec115_r114);

    LUT4_11: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec116_p014);

    LUT4_10: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec117_r114);

    LUT4_9: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec118_p014);

    LUT4_8: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec119_r114);

    LUT4_7: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, AD0=>wptr_14, 
            DO0=>dec120_p015);

    LUT4_6: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, AD0=>rptr_14, 
            DO0=>dec121_r115);

    LUT4_5: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, AD0=>wptr_14, 
            DO0=>dec122_p015);

    LUT4_4: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, AD0=>rptr_14, 
            DO0=>dec123_r115);

    LUT4_3: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, AD0=>wptr_14, 
            DO0=>dec124_p015);

    LUT4_2: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, AD0=>rptr_14, 
            DO0=>dec125_r115);

    LUT4_1: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, AD0=>wptr_14, 
            DO0=>dec126_p015);

    LUT4_0: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, AD0=>rptr_14, 
            DO0=>dec127_r115);

    AND2_t1: AND2
        port map (A=>rden_i, B=>invout_0, Z=>r_nw);

    INV_1: INV
        port map (A=>wren_i, Z=>invout_0);

    XOR2_t0: XOR2
        port map (A=>wcount_15, B=>rptr_15, Z=>wcnt_sub_msb);

    INV_0: INV
        port map (A=>cnt_con, Z=>cnt_con_inv);

    pdp_ram_0_0_63: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec0_p00, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec1_r10, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_0_8, 
            DOB7=>mdout1_0_7, DOB6=>mdout1_0_6, DOB5=>mdout1_0_5, 
            DOB4=>mdout1_0_4, DOB3=>mdout1_0_3, DOB2=>mdout1_0_2, 
            DOB1=>mdout1_0_1, DOB0=>mdout1_0_0);

    pdp_ram_0_1_62: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec2_p00, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec3_r10, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_0_17, 
            DOB7=>mdout1_0_16, DOB6=>mdout1_0_15, DOB5=>mdout1_0_14, 
            DOB4=>mdout1_0_13, DOB3=>mdout1_0_12, DOB2=>mdout1_0_11, 
            DOB1=>mdout1_0_10, DOB0=>mdout1_0_9);

    pdp_ram_0_2_61: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec4_p00, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec5_r10, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_0_26, 
            DOB7=>mdout1_0_25, DOB6=>mdout1_0_24, DOB5=>mdout1_0_23, 
            DOB4=>mdout1_0_22, DOB3=>mdout1_0_21, DOB2=>mdout1_0_20, 
            DOB1=>mdout1_0_19, DOB0=>mdout1_0_18);

    pdp_ram_0_3_60: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec6_p00, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec7_r10, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_0_35, 
            DOB7=>mdout1_0_34, DOB6=>mdout1_0_33, DOB5=>mdout1_0_32, 
            DOB4=>mdout1_0_31, DOB3=>mdout1_0_30, DOB2=>mdout1_0_29, 
            DOB1=>mdout1_0_28, DOB0=>mdout1_0_27);

    pdp_ram_1_0_59: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec8_p01, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec9_r11, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_1_8, 
            DOB7=>mdout1_1_7, DOB6=>mdout1_1_6, DOB5=>mdout1_1_5, 
            DOB4=>mdout1_1_4, DOB3=>mdout1_1_3, DOB2=>mdout1_1_2, 
            DOB1=>mdout1_1_1, DOB0=>mdout1_1_0);

    pdp_ram_1_1_58: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec10_p01, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec11_r11, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_1_17, 
            DOB7=>mdout1_1_16, DOB6=>mdout1_1_15, DOB5=>mdout1_1_14, 
            DOB4=>mdout1_1_13, DOB3=>mdout1_1_12, DOB2=>mdout1_1_11, 
            DOB1=>mdout1_1_10, DOB0=>mdout1_1_9);

    pdp_ram_1_2_57: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec12_p01, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec13_r11, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_1_26, 
            DOB7=>mdout1_1_25, DOB6=>mdout1_1_24, DOB5=>mdout1_1_23, 
            DOB4=>mdout1_1_22, DOB3=>mdout1_1_21, DOB2=>mdout1_1_20, 
            DOB1=>mdout1_1_19, DOB0=>mdout1_1_18);

    pdp_ram_1_3_56: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec14_p01, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec15_r11, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_1_35, 
            DOB7=>mdout1_1_34, DOB6=>mdout1_1_33, DOB5=>mdout1_1_32, 
            DOB4=>mdout1_1_31, DOB3=>mdout1_1_30, DOB2=>mdout1_1_29, 
            DOB1=>mdout1_1_28, DOB0=>mdout1_1_27);

    pdp_ram_2_0_55: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec16_p02, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec17_r12, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_2_8, 
            DOB7=>mdout1_2_7, DOB6=>mdout1_2_6, DOB5=>mdout1_2_5, 
            DOB4=>mdout1_2_4, DOB3=>mdout1_2_3, DOB2=>mdout1_2_2, 
            DOB1=>mdout1_2_1, DOB0=>mdout1_2_0);

    pdp_ram_2_1_54: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec18_p02, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec19_r12, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_2_17, 
            DOB7=>mdout1_2_16, DOB6=>mdout1_2_15, DOB5=>mdout1_2_14, 
            DOB4=>mdout1_2_13, DOB3=>mdout1_2_12, DOB2=>mdout1_2_11, 
            DOB1=>mdout1_2_10, DOB0=>mdout1_2_9);

    pdp_ram_2_2_53: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec20_p02, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec21_r12, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_2_26, 
            DOB7=>mdout1_2_25, DOB6=>mdout1_2_24, DOB5=>mdout1_2_23, 
            DOB4=>mdout1_2_22, DOB3=>mdout1_2_21, DOB2=>mdout1_2_20, 
            DOB1=>mdout1_2_19, DOB0=>mdout1_2_18);

    pdp_ram_2_3_52: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec22_p02, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec23_r12, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_2_35, 
            DOB7=>mdout1_2_34, DOB6=>mdout1_2_33, DOB5=>mdout1_2_32, 
            DOB4=>mdout1_2_31, DOB3=>mdout1_2_30, DOB2=>mdout1_2_29, 
            DOB1=>mdout1_2_28, DOB0=>mdout1_2_27);

    pdp_ram_3_0_51: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec24_p03, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec25_r13, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_3_8, 
            DOB7=>mdout1_3_7, DOB6=>mdout1_3_6, DOB5=>mdout1_3_5, 
            DOB4=>mdout1_3_4, DOB3=>mdout1_3_3, DOB2=>mdout1_3_2, 
            DOB1=>mdout1_3_1, DOB0=>mdout1_3_0);

    pdp_ram_3_1_50: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec26_p03, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec27_r13, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_3_17, 
            DOB7=>mdout1_3_16, DOB6=>mdout1_3_15, DOB5=>mdout1_3_14, 
            DOB4=>mdout1_3_13, DOB3=>mdout1_3_12, DOB2=>mdout1_3_11, 
            DOB1=>mdout1_3_10, DOB0=>mdout1_3_9);

    pdp_ram_3_2_49: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec28_p03, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec29_r13, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_3_26, 
            DOB7=>mdout1_3_25, DOB6=>mdout1_3_24, DOB5=>mdout1_3_23, 
            DOB4=>mdout1_3_22, DOB3=>mdout1_3_21, DOB2=>mdout1_3_20, 
            DOB1=>mdout1_3_19, DOB0=>mdout1_3_18);

    pdp_ram_3_3_48: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec30_p03, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec31_r13, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_3_35, 
            DOB7=>mdout1_3_34, DOB6=>mdout1_3_33, DOB5=>mdout1_3_32, 
            DOB4=>mdout1_3_31, DOB3=>mdout1_3_30, DOB2=>mdout1_3_29, 
            DOB1=>mdout1_3_28, DOB0=>mdout1_3_27);

    pdp_ram_4_0_47: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec32_p04, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec33_r14, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_4_8, 
            DOB7=>mdout1_4_7, DOB6=>mdout1_4_6, DOB5=>mdout1_4_5, 
            DOB4=>mdout1_4_4, DOB3=>mdout1_4_3, DOB2=>mdout1_4_2, 
            DOB1=>mdout1_4_1, DOB0=>mdout1_4_0);

    pdp_ram_4_1_46: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec34_p04, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec35_r14, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_4_17, 
            DOB7=>mdout1_4_16, DOB6=>mdout1_4_15, DOB5=>mdout1_4_14, 
            DOB4=>mdout1_4_13, DOB3=>mdout1_4_12, DOB2=>mdout1_4_11, 
            DOB1=>mdout1_4_10, DOB0=>mdout1_4_9);

    pdp_ram_4_2_45: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec36_p04, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec37_r14, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_4_26, 
            DOB7=>mdout1_4_25, DOB6=>mdout1_4_24, DOB5=>mdout1_4_23, 
            DOB4=>mdout1_4_22, DOB3=>mdout1_4_21, DOB2=>mdout1_4_20, 
            DOB1=>mdout1_4_19, DOB0=>mdout1_4_18);

    pdp_ram_4_3_44: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec38_p04, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec39_r14, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_4_35, 
            DOB7=>mdout1_4_34, DOB6=>mdout1_4_33, DOB5=>mdout1_4_32, 
            DOB4=>mdout1_4_31, DOB3=>mdout1_4_30, DOB2=>mdout1_4_29, 
            DOB1=>mdout1_4_28, DOB0=>mdout1_4_27);

    pdp_ram_5_0_43: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec40_p05, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec41_r15, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_5_8, 
            DOB7=>mdout1_5_7, DOB6=>mdout1_5_6, DOB5=>mdout1_5_5, 
            DOB4=>mdout1_5_4, DOB3=>mdout1_5_3, DOB2=>mdout1_5_2, 
            DOB1=>mdout1_5_1, DOB0=>mdout1_5_0);

    pdp_ram_5_1_42: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec42_p05, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec43_r15, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_5_17, 
            DOB7=>mdout1_5_16, DOB6=>mdout1_5_15, DOB5=>mdout1_5_14, 
            DOB4=>mdout1_5_13, DOB3=>mdout1_5_12, DOB2=>mdout1_5_11, 
            DOB1=>mdout1_5_10, DOB0=>mdout1_5_9);

    pdp_ram_5_2_41: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec44_p05, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec45_r15, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_5_26, 
            DOB7=>mdout1_5_25, DOB6=>mdout1_5_24, DOB5=>mdout1_5_23, 
            DOB4=>mdout1_5_22, DOB3=>mdout1_5_21, DOB2=>mdout1_5_20, 
            DOB1=>mdout1_5_19, DOB0=>mdout1_5_18);

    pdp_ram_5_3_40: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec46_p05, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec47_r15, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_5_35, 
            DOB7=>mdout1_5_34, DOB6=>mdout1_5_33, DOB5=>mdout1_5_32, 
            DOB4=>mdout1_5_31, DOB3=>mdout1_5_30, DOB2=>mdout1_5_29, 
            DOB1=>mdout1_5_28, DOB0=>mdout1_5_27);

    pdp_ram_6_0_39: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec48_p06, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec49_r16, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_6_8, 
            DOB7=>mdout1_6_7, DOB6=>mdout1_6_6, DOB5=>mdout1_6_5, 
            DOB4=>mdout1_6_4, DOB3=>mdout1_6_3, DOB2=>mdout1_6_2, 
            DOB1=>mdout1_6_1, DOB0=>mdout1_6_0);

    pdp_ram_6_1_38: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec50_p06, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec51_r16, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_6_17, 
            DOB7=>mdout1_6_16, DOB6=>mdout1_6_15, DOB5=>mdout1_6_14, 
            DOB4=>mdout1_6_13, DOB3=>mdout1_6_12, DOB2=>mdout1_6_11, 
            DOB1=>mdout1_6_10, DOB0=>mdout1_6_9);

    pdp_ram_6_2_37: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec52_p06, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec53_r16, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_6_26, 
            DOB7=>mdout1_6_25, DOB6=>mdout1_6_24, DOB5=>mdout1_6_23, 
            DOB4=>mdout1_6_22, DOB3=>mdout1_6_21, DOB2=>mdout1_6_20, 
            DOB1=>mdout1_6_19, DOB0=>mdout1_6_18);

    pdp_ram_6_3_36: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec54_p06, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec55_r16, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_6_35, 
            DOB7=>mdout1_6_34, DOB6=>mdout1_6_33, DOB5=>mdout1_6_32, 
            DOB4=>mdout1_6_31, DOB3=>mdout1_6_30, DOB2=>mdout1_6_29, 
            DOB1=>mdout1_6_28, DOB0=>mdout1_6_27);

    pdp_ram_7_0_35: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec56_p07, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec57_r17, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_7_8, 
            DOB7=>mdout1_7_7, DOB6=>mdout1_7_6, DOB5=>mdout1_7_5, 
            DOB4=>mdout1_7_4, DOB3=>mdout1_7_3, DOB2=>mdout1_7_2, 
            DOB1=>mdout1_7_1, DOB0=>mdout1_7_0);

    pdp_ram_7_1_34: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec58_p07, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec59_r17, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_7_17, 
            DOB7=>mdout1_7_16, DOB6=>mdout1_7_15, DOB5=>mdout1_7_14, 
            DOB4=>mdout1_7_13, DOB3=>mdout1_7_12, DOB2=>mdout1_7_11, 
            DOB1=>mdout1_7_10, DOB0=>mdout1_7_9);

    pdp_ram_7_2_33: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec60_p07, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec61_r17, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_7_26, 
            DOB7=>mdout1_7_25, DOB6=>mdout1_7_24, DOB5=>mdout1_7_23, 
            DOB4=>mdout1_7_22, DOB3=>mdout1_7_21, DOB2=>mdout1_7_20, 
            DOB1=>mdout1_7_19, DOB0=>mdout1_7_18);

    pdp_ram_7_3_32: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec62_p07, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec63_r17, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_7_35, 
            DOB7=>mdout1_7_34, DOB6=>mdout1_7_33, DOB5=>mdout1_7_32, 
            DOB4=>mdout1_7_31, DOB3=>mdout1_7_30, DOB2=>mdout1_7_29, 
            DOB1=>mdout1_7_28, DOB0=>mdout1_7_27);

    pdp_ram_8_0_31: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec64_p08, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec65_r18, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_8_8, 
            DOB7=>mdout1_8_7, DOB6=>mdout1_8_6, DOB5=>mdout1_8_5, 
            DOB4=>mdout1_8_4, DOB3=>mdout1_8_3, DOB2=>mdout1_8_2, 
            DOB1=>mdout1_8_1, DOB0=>mdout1_8_0);

    pdp_ram_8_1_30: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec66_p08, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec67_r18, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_8_17, 
            DOB7=>mdout1_8_16, DOB6=>mdout1_8_15, DOB5=>mdout1_8_14, 
            DOB4=>mdout1_8_13, DOB3=>mdout1_8_12, DOB2=>mdout1_8_11, 
            DOB1=>mdout1_8_10, DOB0=>mdout1_8_9);

    pdp_ram_8_2_29: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec68_p08, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec69_r18, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_8_26, 
            DOB7=>mdout1_8_25, DOB6=>mdout1_8_24, DOB5=>mdout1_8_23, 
            DOB4=>mdout1_8_22, DOB3=>mdout1_8_21, DOB2=>mdout1_8_20, 
            DOB1=>mdout1_8_19, DOB0=>mdout1_8_18);

    pdp_ram_8_3_28: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec70_p08, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec71_r18, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_8_35, 
            DOB7=>mdout1_8_34, DOB6=>mdout1_8_33, DOB5=>mdout1_8_32, 
            DOB4=>mdout1_8_31, DOB3=>mdout1_8_30, DOB2=>mdout1_8_29, 
            DOB1=>mdout1_8_28, DOB0=>mdout1_8_27);

    pdp_ram_9_0_27: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec72_p09, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec73_r19, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_9_8, 
            DOB7=>mdout1_9_7, DOB6=>mdout1_9_6, DOB5=>mdout1_9_5, 
            DOB4=>mdout1_9_4, DOB3=>mdout1_9_3, DOB2=>mdout1_9_2, 
            DOB1=>mdout1_9_1, DOB0=>mdout1_9_0);

    pdp_ram_9_1_26: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec74_p09, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec75_r19, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_9_17, 
            DOB7=>mdout1_9_16, DOB6=>mdout1_9_15, DOB5=>mdout1_9_14, 
            DOB4=>mdout1_9_13, DOB3=>mdout1_9_12, DOB2=>mdout1_9_11, 
            DOB1=>mdout1_9_10, DOB0=>mdout1_9_9);

    pdp_ram_9_2_25: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec76_p09, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec77_r19, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_9_26, 
            DOB7=>mdout1_9_25, DOB6=>mdout1_9_24, DOB5=>mdout1_9_23, 
            DOB4=>mdout1_9_22, DOB3=>mdout1_9_21, DOB2=>mdout1_9_20, 
            DOB1=>mdout1_9_19, DOB0=>mdout1_9_18);

    pdp_ram_9_3_24: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec78_p09, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec79_r19, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_9_35, 
            DOB7=>mdout1_9_34, DOB6=>mdout1_9_33, DOB5=>mdout1_9_32, 
            DOB4=>mdout1_9_31, DOB3=>mdout1_9_30, DOB2=>mdout1_9_29, 
            DOB1=>mdout1_9_28, DOB0=>mdout1_9_27);

    pdp_ram_10_0_23: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec80_p010, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec81_r110, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_10_8, 
            DOB7=>mdout1_10_7, DOB6=>mdout1_10_6, DOB5=>mdout1_10_5, 
            DOB4=>mdout1_10_4, DOB3=>mdout1_10_3, DOB2=>mdout1_10_2, 
            DOB1=>mdout1_10_1, DOB0=>mdout1_10_0);

    pdp_ram_10_1_22: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec82_p010, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec83_r110, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_10_17, 
            DOB7=>mdout1_10_16, DOB6=>mdout1_10_15, DOB5=>mdout1_10_14, 
            DOB4=>mdout1_10_13, DOB3=>mdout1_10_12, DOB2=>mdout1_10_11, 
            DOB1=>mdout1_10_10, DOB0=>mdout1_10_9);

    pdp_ram_10_2_21: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec84_p010, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec85_r110, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_10_26, 
            DOB7=>mdout1_10_25, DOB6=>mdout1_10_24, DOB5=>mdout1_10_23, 
            DOB4=>mdout1_10_22, DOB3=>mdout1_10_21, DOB2=>mdout1_10_20, 
            DOB1=>mdout1_10_19, DOB0=>mdout1_10_18);

    pdp_ram_10_3_20: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec86_p010, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec87_r110, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_10_35, 
            DOB7=>mdout1_10_34, DOB6=>mdout1_10_33, DOB5=>mdout1_10_32, 
            DOB4=>mdout1_10_31, DOB3=>mdout1_10_30, DOB2=>mdout1_10_29, 
            DOB1=>mdout1_10_28, DOB0=>mdout1_10_27);

    pdp_ram_11_0_19: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec88_p011, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec89_r111, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_11_8, 
            DOB7=>mdout1_11_7, DOB6=>mdout1_11_6, DOB5=>mdout1_11_5, 
            DOB4=>mdout1_11_4, DOB3=>mdout1_11_3, DOB2=>mdout1_11_2, 
            DOB1=>mdout1_11_1, DOB0=>mdout1_11_0);

    pdp_ram_11_1_18: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec90_p011, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec91_r111, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_11_17, 
            DOB7=>mdout1_11_16, DOB6=>mdout1_11_15, DOB5=>mdout1_11_14, 
            DOB4=>mdout1_11_13, DOB3=>mdout1_11_12, DOB2=>mdout1_11_11, 
            DOB1=>mdout1_11_10, DOB0=>mdout1_11_9);

    pdp_ram_11_2_17: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec92_p011, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec93_r111, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_11_26, 
            DOB7=>mdout1_11_25, DOB6=>mdout1_11_24, DOB5=>mdout1_11_23, 
            DOB4=>mdout1_11_22, DOB3=>mdout1_11_21, DOB2=>mdout1_11_20, 
            DOB1=>mdout1_11_19, DOB0=>mdout1_11_18);

    pdp_ram_11_3_16: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec94_p011, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec95_r111, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_11_35, 
            DOB7=>mdout1_11_34, DOB6=>mdout1_11_33, DOB5=>mdout1_11_32, 
            DOB4=>mdout1_11_31, DOB3=>mdout1_11_30, DOB2=>mdout1_11_29, 
            DOB1=>mdout1_11_28, DOB0=>mdout1_11_27);

    pdp_ram_12_0_15: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec96_p012, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec97_r112, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_12_8, 
            DOB7=>mdout1_12_7, DOB6=>mdout1_12_6, DOB5=>mdout1_12_5, 
            DOB4=>mdout1_12_4, DOB3=>mdout1_12_3, DOB2=>mdout1_12_2, 
            DOB1=>mdout1_12_1, DOB0=>mdout1_12_0);

    pdp_ram_12_1_14: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec98_p012, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec99_r112, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_12_17, 
            DOB7=>mdout1_12_16, DOB6=>mdout1_12_15, DOB5=>mdout1_12_14, 
            DOB4=>mdout1_12_13, DOB3=>mdout1_12_12, DOB2=>mdout1_12_11, 
            DOB1=>mdout1_12_10, DOB0=>mdout1_12_9);

    pdp_ram_12_2_13: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec100_p012, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec101_r112, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_12_26, 
            DOB7=>mdout1_12_25, DOB6=>mdout1_12_24, DOB5=>mdout1_12_23, 
            DOB4=>mdout1_12_22, DOB3=>mdout1_12_21, DOB2=>mdout1_12_20, 
            DOB1=>mdout1_12_19, DOB0=>mdout1_12_18);

    pdp_ram_12_3_12: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec102_p012, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec103_r112, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_12_35, 
            DOB7=>mdout1_12_34, DOB6=>mdout1_12_33, DOB5=>mdout1_12_32, 
            DOB4=>mdout1_12_31, DOB3=>mdout1_12_30, DOB2=>mdout1_12_29, 
            DOB1=>mdout1_12_28, DOB0=>mdout1_12_27);

    pdp_ram_13_0_11: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec104_p013, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec105_r113, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_13_8, 
            DOB7=>mdout1_13_7, DOB6=>mdout1_13_6, DOB5=>mdout1_13_5, 
            DOB4=>mdout1_13_4, DOB3=>mdout1_13_3, DOB2=>mdout1_13_2, 
            DOB1=>mdout1_13_1, DOB0=>mdout1_13_0);

    pdp_ram_13_1_10: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec106_p013, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec107_r113, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_13_17, 
            DOB7=>mdout1_13_16, DOB6=>mdout1_13_15, DOB5=>mdout1_13_14, 
            DOB4=>mdout1_13_13, DOB3=>mdout1_13_12, DOB2=>mdout1_13_11, 
            DOB1=>mdout1_13_10, DOB0=>mdout1_13_9);

    pdp_ram_13_2_9: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec108_p013, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec109_r113, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_13_26, 
            DOB7=>mdout1_13_25, DOB6=>mdout1_13_24, DOB5=>mdout1_13_23, 
            DOB4=>mdout1_13_22, DOB3=>mdout1_13_21, DOB2=>mdout1_13_20, 
            DOB1=>mdout1_13_19, DOB0=>mdout1_13_18);

    pdp_ram_13_3_8: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec110_p013, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec111_r113, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_13_35, 
            DOB7=>mdout1_13_34, DOB6=>mdout1_13_33, DOB5=>mdout1_13_32, 
            DOB4=>mdout1_13_31, DOB3=>mdout1_13_30, DOB2=>mdout1_13_29, 
            DOB1=>mdout1_13_28, DOB0=>mdout1_13_27);

    pdp_ram_14_0_7: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec112_p014, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec113_r114, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_14_8, 
            DOB7=>mdout1_14_7, DOB6=>mdout1_14_6, DOB5=>mdout1_14_5, 
            DOB4=>mdout1_14_4, DOB3=>mdout1_14_3, DOB2=>mdout1_14_2, 
            DOB1=>mdout1_14_1, DOB0=>mdout1_14_0);

    pdp_ram_14_1_6: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec114_p014, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec115_r114, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_14_17, 
            DOB7=>mdout1_14_16, DOB6=>mdout1_14_15, DOB5=>mdout1_14_14, 
            DOB4=>mdout1_14_13, DOB3=>mdout1_14_12, DOB2=>mdout1_14_11, 
            DOB1=>mdout1_14_10, DOB0=>mdout1_14_9);

    pdp_ram_14_2_5: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec116_p014, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec117_r114, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_14_26, 
            DOB7=>mdout1_14_25, DOB6=>mdout1_14_24, DOB5=>mdout1_14_23, 
            DOB4=>mdout1_14_22, DOB3=>mdout1_14_21, DOB2=>mdout1_14_20, 
            DOB1=>mdout1_14_19, DOB0=>mdout1_14_18);

    pdp_ram_14_3_4: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec118_p014, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec119_r114, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_14_35, 
            DOB7=>mdout1_14_34, DOB6=>mdout1_14_33, DOB5=>mdout1_14_32, 
            DOB4=>mdout1_14_31, DOB3=>mdout1_14_30, DOB2=>mdout1_14_29, 
            DOB1=>mdout1_14_28, DOB0=>mdout1_14_27);

    pdp_ram_15_0_3: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(8), DIA7=>Data(7), DIA6=>Data(6), DIA5=>Data(5), 
            DIA4=>Data(4), DIA3=>Data(3), DIA2=>Data(2), DIA1=>Data(1), 
            DIA0=>Data(0), ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, 
            ADA10=>wptr_7, ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, 
            ADA6=>wptr_3, ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, 
            ADA2=>scuba_vlo, ADA1=>scuba_vlo, ADA0=>scuba_vlo, 
            CEA=>wren_i, OCEA=>wren_i, CLKA=>Clock, WEA=>scuba_vhi, 
            CSA2=>scuba_vlo, CSA1=>scuba_vlo, CSA0=>dec120_p015, 
            RSTA=>Reset, DIB17=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB14=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB11=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB8=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB5=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB2=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB0=>scuba_vlo, ADB13=>rptr_10, ADB12=>rptr_9, 
            ADB11=>rptr_8, ADB10=>rptr_7, ADB9=>rptr_6, ADB8=>rptr_5, 
            ADB7=>rptr_4, ADB6=>rptr_3, ADB5=>rptr_2, ADB4=>rptr_1, 
            ADB3=>rptr_0, ADB2=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB0=>scuba_vlo, CEB=>rden_i, OCEB=>scuba_vhi, CLKB=>Clock, 
            WEB=>scuba_vlo, CSB2=>scuba_vlo, CSB1=>scuba_vlo, 
            CSB0=>dec121_r115, RSTB=>Reset, DOA17=>open, DOA16=>open, 
            DOA15=>open, DOA14=>open, DOA13=>open, DOA12=>open, 
            DOA11=>open, DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, 
            DOA6=>open, DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, 
            DOA1=>open, DOA0=>open, DOB17=>open, DOB16=>open, 
            DOB15=>open, DOB14=>open, DOB13=>open, DOB12=>open, 
            DOB11=>open, DOB10=>open, DOB9=>open, DOB8=>mdout1_15_8, 
            DOB7=>mdout1_15_7, DOB6=>mdout1_15_6, DOB5=>mdout1_15_5, 
            DOB4=>mdout1_15_4, DOB3=>mdout1_15_3, DOB2=>mdout1_15_2, 
            DOB1=>mdout1_15_1, DOB0=>mdout1_15_0);

    pdp_ram_15_1_2: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(17), DIA7=>Data(16), DIA6=>Data(15), 
            DIA5=>Data(14), DIA4=>Data(13), DIA3=>Data(12), 
            DIA2=>Data(11), DIA1=>Data(10), DIA0=>Data(9), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec122_p015, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec123_r115, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_15_17, 
            DOB7=>mdout1_15_16, DOB6=>mdout1_15_15, DOB5=>mdout1_15_14, 
            DOB4=>mdout1_15_13, DOB3=>mdout1_15_12, DOB2=>mdout1_15_11, 
            DOB1=>mdout1_15_10, DOB0=>mdout1_15_9);

    pdp_ram_15_2_1: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(26), DIA7=>Data(25), DIA6=>Data(24), 
            DIA5=>Data(23), DIA4=>Data(22), DIA3=>Data(21), 
            DIA2=>Data(20), DIA1=>Data(19), DIA0=>Data(18), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec124_p015, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec125_r115, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_15_26, 
            DOB7=>mdout1_15_25, DOB6=>mdout1_15_24, DOB5=>mdout1_15_23, 
            DOB4=>mdout1_15_22, DOB3=>mdout1_15_21, DOB2=>mdout1_15_20, 
            DOB1=>mdout1_15_19, DOB0=>mdout1_15_18);

    pdp_ram_15_3_0: DP16KD
        generic map (INIT_DATA=> "STATIC", ASYNC_RESET_RELEASE=> "SYNC", 
        CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", WRITEMODE_B=> "NORMAL", 
        WRITEMODE_A=> "NORMAL", GSR=> "ENABLED", RESETMODE=> "ASYNC", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA17=>scuba_vlo, DIA16=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA14=>scuba_vlo, DIA13=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA11=>scuba_vlo, DIA10=>scuba_vlo, DIA9=>scuba_vlo, 
            DIA8=>Data(35), DIA7=>Data(34), DIA6=>Data(33), 
            DIA5=>Data(32), DIA4=>Data(31), DIA3=>Data(30), 
            DIA2=>Data(29), DIA1=>Data(28), DIA0=>Data(27), 
            ADA13=>wptr_10, ADA12=>wptr_9, ADA11=>wptr_8, ADA10=>wptr_7, 
            ADA9=>wptr_6, ADA8=>wptr_5, ADA7=>wptr_4, ADA6=>wptr_3, 
            ADA5=>wptr_2, ADA4=>wptr_1, ADA3=>wptr_0, ADA2=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA0=>scuba_vlo, CEA=>wren_i, OCEA=>wren_i, 
            CLKA=>Clock, WEA=>scuba_vhi, CSA2=>scuba_vlo, 
            CSA1=>scuba_vlo, CSA0=>dec126_p015, RSTA=>Reset, 
            DIB17=>scuba_vlo, DIB16=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB13=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB10=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB7=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB4=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB1=>scuba_vlo, DIB0=>scuba_vlo, 
            ADB13=>rptr_10, ADB12=>rptr_9, ADB11=>rptr_8, ADB10=>rptr_7, 
            ADB9=>rptr_6, ADB8=>rptr_5, ADB7=>rptr_4, ADB6=>rptr_3, 
            ADB5=>rptr_2, ADB4=>rptr_1, ADB3=>rptr_0, ADB2=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB0=>scuba_vlo, CEB=>rden_i, 
            OCEB=>scuba_vhi, CLKB=>Clock, WEB=>scuba_vlo, 
            CSB2=>scuba_vlo, CSB1=>scuba_vlo, CSB0=>dec127_r115, 
            RSTB=>Reset, DOA17=>open, DOA16=>open, DOA15=>open, 
            DOA14=>open, DOA13=>open, DOA12=>open, DOA11=>open, 
            DOA10=>open, DOA9=>open, DOA8=>open, DOA7=>open, DOA6=>open, 
            DOA5=>open, DOA4=>open, DOA3=>open, DOA2=>open, DOA1=>open, 
            DOA0=>open, DOB17=>open, DOB16=>open, DOB15=>open, 
            DOB14=>open, DOB13=>open, DOB12=>open, DOB11=>open, 
            DOB10=>open, DOB9=>open, DOB8=>mdout1_15_35, 
            DOB7=>mdout1_15_34, DOB6=>mdout1_15_33, DOB5=>mdout1_15_32, 
            DOB4=>mdout1_15_31, DOB3=>mdout1_15_30, DOB2=>mdout1_15_29, 
            DOB1=>mdout1_15_28, DOB0=>mdout1_15_27);

    FF_106: FD1P3DX
        port map (D=>ifcount_0, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_0);

    FF_105: FD1P3DX
        port map (D=>ifcount_1, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_1);

    FF_104: FD1P3DX
        port map (D=>ifcount_2, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_2);

    FF_103: FD1P3DX
        port map (D=>ifcount_3, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_3);

    FF_102: FD1P3DX
        port map (D=>ifcount_4, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_4);

    FF_101: FD1P3DX
        port map (D=>ifcount_5, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_5);

    FF_100: FD1P3DX
        port map (D=>ifcount_6, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_6);

    FF_99: FD1P3DX
        port map (D=>ifcount_7, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_7);

    FF_98: FD1P3DX
        port map (D=>ifcount_8, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_8);

    FF_97: FD1P3DX
        port map (D=>ifcount_9, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_9);

    FF_96: FD1P3DX
        port map (D=>ifcount_10, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_10);

    FF_95: FD1P3DX
        port map (D=>ifcount_11, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_11);

    FF_94: FD1P3DX
        port map (D=>ifcount_12, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_12);

    FF_93: FD1P3DX
        port map (D=>ifcount_13, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_13);

    FF_92: FD1P3DX
        port map (D=>ifcount_14, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_14);

    FF_91: FD1P3DX
        port map (D=>ifcount_15, SP=>fcnt_en, CK=>Clock, CD=>Reset, 
            Q=>fcount_15);

    FF_90: FD1S3BX
        port map (D=>empty_d, CK=>Clock, PD=>Reset, Q=>empty_i);

    FF_89: FD1S3DX
        port map (D=>full_d, CK=>Clock, CD=>Reset, Q=>full_i);

    FF_88: FD1P3BX
        port map (D=>iwcount_0, SP=>wren_i, CK=>Clock, PD=>Reset, 
            Q=>wcount_0);

    FF_87: FD1P3DX
        port map (D=>iwcount_1, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_1);

    FF_86: FD1P3DX
        port map (D=>iwcount_2, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_2);

    FF_85: FD1P3DX
        port map (D=>iwcount_3, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_3);

    FF_84: FD1P3DX
        port map (D=>iwcount_4, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_4);

    FF_83: FD1P3DX
        port map (D=>iwcount_5, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_5);

    FF_82: FD1P3DX
        port map (D=>iwcount_6, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_6);

    FF_81: FD1P3DX
        port map (D=>iwcount_7, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_7);

    FF_80: FD1P3DX
        port map (D=>iwcount_8, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_8);

    FF_79: FD1P3DX
        port map (D=>iwcount_9, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_9);

    FF_78: FD1P3DX
        port map (D=>iwcount_10, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_10);

    FF_77: FD1P3DX
        port map (D=>iwcount_11, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_11);

    FF_76: FD1P3DX
        port map (D=>iwcount_12, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_12);

    FF_75: FD1P3DX
        port map (D=>iwcount_13, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_13);

    FF_74: FD1P3DX
        port map (D=>iwcount_14, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_14);

    FF_73: FD1P3DX
        port map (D=>iwcount_15, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wcount_15);

    FF_72: FD1P3BX
        port map (D=>ircount_0, SP=>rden_i, CK=>Clock, PD=>Reset, 
            Q=>rcount_0);

    FF_71: FD1P3DX
        port map (D=>ircount_1, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_1);

    FF_70: FD1P3DX
        port map (D=>ircount_2, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_2);

    FF_69: FD1P3DX
        port map (D=>ircount_3, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_3);

    FF_68: FD1P3DX
        port map (D=>ircount_4, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_4);

    FF_67: FD1P3DX
        port map (D=>ircount_5, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_5);

    FF_66: FD1P3DX
        port map (D=>ircount_6, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_6);

    FF_65: FD1P3DX
        port map (D=>ircount_7, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_7);

    FF_64: FD1P3DX
        port map (D=>ircount_8, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_8);

    FF_63: FD1P3DX
        port map (D=>ircount_9, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_9);

    FF_62: FD1P3DX
        port map (D=>ircount_10, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_10);

    FF_61: FD1P3DX
        port map (D=>ircount_11, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_11);

    FF_60: FD1P3DX
        port map (D=>ircount_12, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_12);

    FF_59: FD1P3DX
        port map (D=>ircount_13, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_13);

    FF_58: FD1P3DX
        port map (D=>ircount_14, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_14);

    FF_57: FD1P3DX
        port map (D=>ircount_15, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rcount_15);

    FF_56: FD1P3DX
        port map (D=>wcount_0, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_0);

    FF_55: FD1P3DX
        port map (D=>wcount_1, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_1);

    FF_54: FD1P3DX
        port map (D=>wcount_2, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_2);

    FF_53: FD1P3DX
        port map (D=>wcount_3, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_3);

    FF_52: FD1P3DX
        port map (D=>wcount_4, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_4);

    FF_51: FD1P3DX
        port map (D=>wcount_5, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_5);

    FF_50: FD1P3DX
        port map (D=>wcount_6, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_6);

    FF_49: FD1P3DX
        port map (D=>wcount_7, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_7);

    FF_48: FD1P3DX
        port map (D=>wcount_8, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_8);

    FF_47: FD1P3DX
        port map (D=>wcount_9, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_9);

    FF_46: FD1P3DX
        port map (D=>wcount_10, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_10);

    FF_45: FD1P3DX
        port map (D=>wcount_11, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_11);

    FF_44: FD1P3DX
        port map (D=>wcount_12, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_12);

    FF_43: FD1P3DX
        port map (D=>wcount_13, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_13);

    FF_42: FD1P3DX
        port map (D=>wcount_14, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_14);

    FF_41: FD1P3DX
        port map (D=>wcount_15, SP=>wren_i, CK=>Clock, CD=>Reset, 
            Q=>wptr_15);

    FF_40: FD1P3DX
        port map (D=>rcount_0, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_0);

    FF_39: FD1P3DX
        port map (D=>rcount_1, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_1);

    FF_38: FD1P3DX
        port map (D=>rcount_2, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_2);

    FF_37: FD1P3DX
        port map (D=>rcount_3, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_3);

    FF_36: FD1P3DX
        port map (D=>rcount_4, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_4);

    FF_35: FD1P3DX
        port map (D=>rcount_5, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_5);

    FF_34: FD1P3DX
        port map (D=>rcount_6, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_6);

    FF_33: FD1P3DX
        port map (D=>rcount_7, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_7);

    FF_32: FD1P3DX
        port map (D=>rcount_8, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_8);

    FF_31: FD1P3DX
        port map (D=>rcount_9, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_9);

    FF_30: FD1P3DX
        port map (D=>rcount_10, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_10);

    FF_29: FD1P3DX
        port map (D=>rcount_11, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_11);

    FF_28: FD1P3DX
        port map (D=>rcount_12, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_12);

    FF_27: FD1P3DX
        port map (D=>rcount_13, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_13);

    FF_26: FD1P3DX
        port map (D=>rcount_14, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_14);

    FF_25: FD1P3DX
        port map (D=>rcount_15, SP=>rden_i, CK=>Clock, CD=>Reset, 
            Q=>rptr_15);

    FF_24: FD1P3DX
        port map (D=>rptr_11, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_11_ff);

    FF_23: FD1P3DX
        port map (D=>rptr_12, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_12_ff);

    FF_22: FD1P3DX
        port map (D=>rptr_13, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_13_ff);

    FF_21: FD1P3DX
        port map (D=>rptr_14, SP=>rden_i, CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_14_ff);

    FF_20: FD1P3DX
        port map (D=>rptr_11_ff, SP=>'1', CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_11_ff2);

    FF_19: FD1P3DX
        port map (D=>rptr_12_ff, SP=>'1', CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_12_ff2);

    FF_18: FD1P3DX
        port map (D=>rptr_13_ff, SP=>'1', CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_13_ff2);

    FF_17: FD1P3DX
        port map (D=>rptr_14_ff, SP=>'1', CK=>Clock, CD=>scuba_vlo, 
            Q=>rptr_14_ff2);

    FF_16: FD1S3DX
        port map (D=>wcnt_sub_0, CK=>Clock, CD=>Reset, Q=>wcnt_reg_0);

    FF_15: FD1S3DX
        port map (D=>wcnt_sub_1, CK=>Clock, CD=>Reset, Q=>wcnt_reg_1);

    FF_14: FD1S3DX
        port map (D=>wcnt_sub_2, CK=>Clock, CD=>Reset, Q=>wcnt_reg_2);

    FF_13: FD1S3DX
        port map (D=>wcnt_sub_3, CK=>Clock, CD=>Reset, Q=>wcnt_reg_3);

    FF_12: FD1S3DX
        port map (D=>wcnt_sub_4, CK=>Clock, CD=>Reset, Q=>wcnt_reg_4);

    FF_11: FD1S3DX
        port map (D=>wcnt_sub_5, CK=>Clock, CD=>Reset, Q=>wcnt_reg_5);

    FF_10: FD1S3DX
        port map (D=>wcnt_sub_6, CK=>Clock, CD=>Reset, Q=>wcnt_reg_6);

    FF_9: FD1S3DX
        port map (D=>wcnt_sub_7, CK=>Clock, CD=>Reset, Q=>wcnt_reg_7);

    FF_8: FD1S3DX
        port map (D=>wcnt_sub_8, CK=>Clock, CD=>Reset, Q=>wcnt_reg_8);

    FF_7: FD1S3DX
        port map (D=>wcnt_sub_9, CK=>Clock, CD=>Reset, Q=>wcnt_reg_9);

    FF_6: FD1S3DX
        port map (D=>wcnt_sub_10, CK=>Clock, CD=>Reset, Q=>wcnt_reg_10);

    FF_5: FD1S3DX
        port map (D=>wcnt_sub_11, CK=>Clock, CD=>Reset, Q=>wcnt_reg_11);

    FF_4: FD1S3DX
        port map (D=>wcnt_sub_12, CK=>Clock, CD=>Reset, Q=>wcnt_reg_12);

    FF_3: FD1S3DX
        port map (D=>wcnt_sub_13, CK=>Clock, CD=>Reset, Q=>wcnt_reg_13);

    FF_2: FD1S3DX
        port map (D=>wcnt_sub_14, CK=>Clock, CD=>Reset, Q=>wcnt_reg_14);

    FF_1: FD1S3DX
        port map (D=>wcnt_sub_15, CK=>Clock, CD=>Reset, Q=>wcnt_reg_15);

    FF_0: FD1S3DX
        port map (D=>af_set, CK=>Clock, CD=>Reset, Q=>AlmostFull);

    bdcnt_bctr_cia: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>cnt_con, B0=>scuba_vlo, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>'X', S0=>open, S1=>open, COUT=>bdcnt_bctr_ci);

    bdcnt_bctr_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_0, A1=>fcount_1, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>bdcnt_bctr_ci, S0=>ifcount_0, S1=>ifcount_1, COUT=>co0);

    bdcnt_bctr_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_2, A1=>fcount_3, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co0, S0=>ifcount_2, S1=>ifcount_3, COUT=>co1);

    bdcnt_bctr_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_4, A1=>fcount_5, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co1, S0=>ifcount_4, S1=>ifcount_5, COUT=>co2);

    bdcnt_bctr_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_6, A1=>fcount_7, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co2, S0=>ifcount_6, S1=>ifcount_7, COUT=>co3);

    bdcnt_bctr_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_8, A1=>fcount_9, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co3, S0=>ifcount_8, S1=>ifcount_9, COUT=>co4);

    bdcnt_bctr_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_10, A1=>fcount_11, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co4, S0=>ifcount_10, S1=>ifcount_11, COUT=>co5);

    bdcnt_bctr_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_12, A1=>fcount_13, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co5, S0=>ifcount_12, S1=>ifcount_13, COUT=>co6);

    bdcnt_bctr_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_14, A1=>fcount_15, B0=>cnt_con, B1=>cnt_con, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co6, S0=>ifcount_14, S1=>ifcount_15, COUT=>co7);

    e_cmp_ci_a: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vhi, A1=>scuba_vhi, B0=>scuba_vhi, 
            B1=>scuba_vhi, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>'X', S0=>open, S1=>open, COUT=>cmp_ci);

    e_cmp_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>rden_i, A1=>scuba_vlo, B0=>fcount_0, B1=>fcount_1, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>cmp_ci, S0=>open, S1=>open, COUT=>co0_1);

    e_cmp_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_2, 
            B1=>fcount_3, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co0_1, S0=>open, S1=>open, COUT=>co1_1);

    e_cmp_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_4, 
            B1=>fcount_5, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co1_1, S0=>open, S1=>open, COUT=>co2_1);

    e_cmp_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_6, 
            B1=>fcount_7, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co2_1, S0=>open, S1=>open, COUT=>co3_1);

    e_cmp_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_8, 
            B1=>fcount_9, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co3_1, S0=>open, S1=>open, COUT=>co4_1);

    e_cmp_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_10, 
            B1=>fcount_11, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co4_1, S0=>open, S1=>open, COUT=>co5_1);

    e_cmp_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_12, 
            B1=>fcount_13, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co5_1, S0=>open, S1=>open, COUT=>co6_1);

    e_cmp_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>fcount_14, 
            B1=>fcount_15, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co6_1, S0=>open, S1=>open, 
            COUT=>cmp_le_1_c);

    a0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>cmp_le_1_c, S0=>cmp_le_1, S1=>open, 
            COUT=>open);

    g_cmp_ci_a: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vhi, A1=>scuba_vhi, B0=>scuba_vhi, 
            B1=>scuba_vhi, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>'X', S0=>open, S1=>open, COUT=>cmp_ci_1);

    g_cmp_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_0, A1=>fcount_1, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>cmp_ci_1, S0=>open, S1=>open, COUT=>co0_2);

    g_cmp_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_2, A1=>fcount_3, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co0_2, S0=>open, S1=>open, COUT=>co1_2);

    g_cmp_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_4, A1=>fcount_5, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co1_2, S0=>open, S1=>open, COUT=>co2_2);

    g_cmp_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_6, A1=>fcount_7, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co2_2, S0=>open, S1=>open, COUT=>co3_2);

    g_cmp_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_8, A1=>fcount_9, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co3_2, S0=>open, S1=>open, COUT=>co4_2);

    g_cmp_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_10, A1=>fcount_11, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co4_2, S0=>open, S1=>open, COUT=>co5_2);

    g_cmp_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_12, A1=>fcount_13, B0=>wren_i, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co5_2, S0=>open, S1=>open, COUT=>co6_2);

    g_cmp_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>fcount_14, A1=>fcount_15, B0=>wren_i, 
            B1=>wren_i_inv, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co6_2, S0=>open, S1=>open, 
            COUT=>cmp_ge_d1_c);

    a1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>cmp_ge_d1_c, S0=>cmp_ge_d1, S1=>open, 
            COUT=>open);

    w_ctr_cia: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>'X', S0=>open, S1=>open, COUT=>w_ctr_ci);

    w_ctr_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_0, A1=>wcount_1, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>w_ctr_ci, S0=>iwcount_0, S1=>iwcount_1, 
            COUT=>co0_3);

    w_ctr_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_2, A1=>wcount_3, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co0_3, S0=>iwcount_2, S1=>iwcount_3, 
            COUT=>co1_3);

    w_ctr_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_4, A1=>wcount_5, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co1_3, S0=>iwcount_4, S1=>iwcount_5, 
            COUT=>co2_3);

    w_ctr_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_6, A1=>wcount_7, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co2_3, S0=>iwcount_6, S1=>iwcount_7, 
            COUT=>co3_3);

    w_ctr_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_8, A1=>wcount_9, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co3_3, S0=>iwcount_8, S1=>iwcount_9, 
            COUT=>co4_3);

    w_ctr_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_10, A1=>wcount_11, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co4_3, S0=>iwcount_10, S1=>iwcount_11, 
            COUT=>co5_3);

    w_ctr_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_12, A1=>wcount_13, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co5_3, S0=>iwcount_12, S1=>iwcount_13, 
            COUT=>co6_3);

    w_ctr_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>wcount_14, A1=>wcount_15, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co6_3, S0=>iwcount_14, S1=>iwcount_15, 
            COUT=>co7_1);

    r_ctr_cia: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>'X', S0=>open, S1=>open, COUT=>r_ctr_ci);

    r_ctr_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_0, A1=>rcount_1, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>r_ctr_ci, S0=>ircount_0, S1=>ircount_1, 
            COUT=>co0_4);

    r_ctr_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_2, A1=>rcount_3, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co0_4, S0=>ircount_2, S1=>ircount_3, 
            COUT=>co1_4);

    r_ctr_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_4, A1=>rcount_5, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co1_4, S0=>ircount_4, S1=>ircount_5, 
            COUT=>co2_4);

    r_ctr_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_6, A1=>rcount_7, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co2_4, S0=>ircount_6, S1=>ircount_7, 
            COUT=>co3_4);

    r_ctr_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_8, A1=>rcount_9, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co3_4, S0=>ircount_8, S1=>ircount_9, 
            COUT=>co4_4);

    r_ctr_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_10, A1=>rcount_11, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co4_4, S0=>ircount_10, S1=>ircount_11, 
            COUT=>co5_4);

    r_ctr_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_12, A1=>rcount_13, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co5_4, S0=>ircount_12, S1=>ircount_13, 
            COUT=>co6_4);

    r_ctr_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>rcount_14, A1=>rcount_15, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co6_4, S0=>ircount_14, S1=>ircount_15, 
            COUT=>co7_2);

    mux_35: MUX161
        port map (D0=>mdout1_0_0, D1=>mdout1_1_0, D2=>mdout1_2_0, 
            D3=>mdout1_3_0, D4=>mdout1_4_0, D5=>mdout1_5_0, 
            D6=>mdout1_6_0, D7=>mdout1_7_0, D8=>mdout1_8_0, 
            D9=>mdout1_9_0, D10=>mdout1_10_0, D11=>mdout1_11_0, 
            D12=>mdout1_12_0, D13=>mdout1_13_0, D14=>mdout1_14_0, 
            D15=>mdout1_15_0, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(0));

    mux_34: MUX161
        port map (D0=>mdout1_0_1, D1=>mdout1_1_1, D2=>mdout1_2_1, 
            D3=>mdout1_3_1, D4=>mdout1_4_1, D5=>mdout1_5_1, 
            D6=>mdout1_6_1, D7=>mdout1_7_1, D8=>mdout1_8_1, 
            D9=>mdout1_9_1, D10=>mdout1_10_1, D11=>mdout1_11_1, 
            D12=>mdout1_12_1, D13=>mdout1_13_1, D14=>mdout1_14_1, 
            D15=>mdout1_15_1, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(1));

    mux_33: MUX161
        port map (D0=>mdout1_0_2, D1=>mdout1_1_2, D2=>mdout1_2_2, 
            D3=>mdout1_3_2, D4=>mdout1_4_2, D5=>mdout1_5_2, 
            D6=>mdout1_6_2, D7=>mdout1_7_2, D8=>mdout1_8_2, 
            D9=>mdout1_9_2, D10=>mdout1_10_2, D11=>mdout1_11_2, 
            D12=>mdout1_12_2, D13=>mdout1_13_2, D14=>mdout1_14_2, 
            D15=>mdout1_15_2, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(2));

    mux_32: MUX161
        port map (D0=>mdout1_0_3, D1=>mdout1_1_3, D2=>mdout1_2_3, 
            D3=>mdout1_3_3, D4=>mdout1_4_3, D5=>mdout1_5_3, 
            D6=>mdout1_6_3, D7=>mdout1_7_3, D8=>mdout1_8_3, 
            D9=>mdout1_9_3, D10=>mdout1_10_3, D11=>mdout1_11_3, 
            D12=>mdout1_12_3, D13=>mdout1_13_3, D14=>mdout1_14_3, 
            D15=>mdout1_15_3, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(3));

    mux_31: MUX161
        port map (D0=>mdout1_0_4, D1=>mdout1_1_4, D2=>mdout1_2_4, 
            D3=>mdout1_3_4, D4=>mdout1_4_4, D5=>mdout1_5_4, 
            D6=>mdout1_6_4, D7=>mdout1_7_4, D8=>mdout1_8_4, 
            D9=>mdout1_9_4, D10=>mdout1_10_4, D11=>mdout1_11_4, 
            D12=>mdout1_12_4, D13=>mdout1_13_4, D14=>mdout1_14_4, 
            D15=>mdout1_15_4, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(4));

    mux_30: MUX161
        port map (D0=>mdout1_0_5, D1=>mdout1_1_5, D2=>mdout1_2_5, 
            D3=>mdout1_3_5, D4=>mdout1_4_5, D5=>mdout1_5_5, 
            D6=>mdout1_6_5, D7=>mdout1_7_5, D8=>mdout1_8_5, 
            D9=>mdout1_9_5, D10=>mdout1_10_5, D11=>mdout1_11_5, 
            D12=>mdout1_12_5, D13=>mdout1_13_5, D14=>mdout1_14_5, 
            D15=>mdout1_15_5, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(5));

    mux_29: MUX161
        port map (D0=>mdout1_0_6, D1=>mdout1_1_6, D2=>mdout1_2_6, 
            D3=>mdout1_3_6, D4=>mdout1_4_6, D5=>mdout1_5_6, 
            D6=>mdout1_6_6, D7=>mdout1_7_6, D8=>mdout1_8_6, 
            D9=>mdout1_9_6, D10=>mdout1_10_6, D11=>mdout1_11_6, 
            D12=>mdout1_12_6, D13=>mdout1_13_6, D14=>mdout1_14_6, 
            D15=>mdout1_15_6, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(6));

    mux_28: MUX161
        port map (D0=>mdout1_0_7, D1=>mdout1_1_7, D2=>mdout1_2_7, 
            D3=>mdout1_3_7, D4=>mdout1_4_7, D5=>mdout1_5_7, 
            D6=>mdout1_6_7, D7=>mdout1_7_7, D8=>mdout1_8_7, 
            D9=>mdout1_9_7, D10=>mdout1_10_7, D11=>mdout1_11_7, 
            D12=>mdout1_12_7, D13=>mdout1_13_7, D14=>mdout1_14_7, 
            D15=>mdout1_15_7, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(7));

    mux_27: MUX161
        port map (D0=>mdout1_0_8, D1=>mdout1_1_8, D2=>mdout1_2_8, 
            D3=>mdout1_3_8, D4=>mdout1_4_8, D5=>mdout1_5_8, 
            D6=>mdout1_6_8, D7=>mdout1_7_8, D8=>mdout1_8_8, 
            D9=>mdout1_9_8, D10=>mdout1_10_8, D11=>mdout1_11_8, 
            D12=>mdout1_12_8, D13=>mdout1_13_8, D14=>mdout1_14_8, 
            D15=>mdout1_15_8, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(8));

    mux_26: MUX161
        port map (D0=>mdout1_0_9, D1=>mdout1_1_9, D2=>mdout1_2_9, 
            D3=>mdout1_3_9, D4=>mdout1_4_9, D5=>mdout1_5_9, 
            D6=>mdout1_6_9, D7=>mdout1_7_9, D8=>mdout1_8_9, 
            D9=>mdout1_9_9, D10=>mdout1_10_9, D11=>mdout1_11_9, 
            D12=>mdout1_12_9, D13=>mdout1_13_9, D14=>mdout1_14_9, 
            D15=>mdout1_15_9, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(9));

    mux_25: MUX161
        port map (D0=>mdout1_0_10, D1=>mdout1_1_10, D2=>mdout1_2_10, 
            D3=>mdout1_3_10, D4=>mdout1_4_10, D5=>mdout1_5_10, 
            D6=>mdout1_6_10, D7=>mdout1_7_10, D8=>mdout1_8_10, 
            D9=>mdout1_9_10, D10=>mdout1_10_10, D11=>mdout1_11_10, 
            D12=>mdout1_12_10, D13=>mdout1_13_10, D14=>mdout1_14_10, 
            D15=>mdout1_15_10, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(10));

    mux_24: MUX161
        port map (D0=>mdout1_0_11, D1=>mdout1_1_11, D2=>mdout1_2_11, 
            D3=>mdout1_3_11, D4=>mdout1_4_11, D5=>mdout1_5_11, 
            D6=>mdout1_6_11, D7=>mdout1_7_11, D8=>mdout1_8_11, 
            D9=>mdout1_9_11, D10=>mdout1_10_11, D11=>mdout1_11_11, 
            D12=>mdout1_12_11, D13=>mdout1_13_11, D14=>mdout1_14_11, 
            D15=>mdout1_15_11, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(11));

    mux_23: MUX161
        port map (D0=>mdout1_0_12, D1=>mdout1_1_12, D2=>mdout1_2_12, 
            D3=>mdout1_3_12, D4=>mdout1_4_12, D5=>mdout1_5_12, 
            D6=>mdout1_6_12, D7=>mdout1_7_12, D8=>mdout1_8_12, 
            D9=>mdout1_9_12, D10=>mdout1_10_12, D11=>mdout1_11_12, 
            D12=>mdout1_12_12, D13=>mdout1_13_12, D14=>mdout1_14_12, 
            D15=>mdout1_15_12, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(12));

    mux_22: MUX161
        port map (D0=>mdout1_0_13, D1=>mdout1_1_13, D2=>mdout1_2_13, 
            D3=>mdout1_3_13, D4=>mdout1_4_13, D5=>mdout1_5_13, 
            D6=>mdout1_6_13, D7=>mdout1_7_13, D8=>mdout1_8_13, 
            D9=>mdout1_9_13, D10=>mdout1_10_13, D11=>mdout1_11_13, 
            D12=>mdout1_12_13, D13=>mdout1_13_13, D14=>mdout1_14_13, 
            D15=>mdout1_15_13, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(13));

    mux_21: MUX161
        port map (D0=>mdout1_0_14, D1=>mdout1_1_14, D2=>mdout1_2_14, 
            D3=>mdout1_3_14, D4=>mdout1_4_14, D5=>mdout1_5_14, 
            D6=>mdout1_6_14, D7=>mdout1_7_14, D8=>mdout1_8_14, 
            D9=>mdout1_9_14, D10=>mdout1_10_14, D11=>mdout1_11_14, 
            D12=>mdout1_12_14, D13=>mdout1_13_14, D14=>mdout1_14_14, 
            D15=>mdout1_15_14, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(14));

    mux_20: MUX161
        port map (D0=>mdout1_0_15, D1=>mdout1_1_15, D2=>mdout1_2_15, 
            D3=>mdout1_3_15, D4=>mdout1_4_15, D5=>mdout1_5_15, 
            D6=>mdout1_6_15, D7=>mdout1_7_15, D8=>mdout1_8_15, 
            D9=>mdout1_9_15, D10=>mdout1_10_15, D11=>mdout1_11_15, 
            D12=>mdout1_12_15, D13=>mdout1_13_15, D14=>mdout1_14_15, 
            D15=>mdout1_15_15, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(15));

    mux_19: MUX161
        port map (D0=>mdout1_0_16, D1=>mdout1_1_16, D2=>mdout1_2_16, 
            D3=>mdout1_3_16, D4=>mdout1_4_16, D5=>mdout1_5_16, 
            D6=>mdout1_6_16, D7=>mdout1_7_16, D8=>mdout1_8_16, 
            D9=>mdout1_9_16, D10=>mdout1_10_16, D11=>mdout1_11_16, 
            D12=>mdout1_12_16, D13=>mdout1_13_16, D14=>mdout1_14_16, 
            D15=>mdout1_15_16, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(16));

    mux_18: MUX161
        port map (D0=>mdout1_0_17, D1=>mdout1_1_17, D2=>mdout1_2_17, 
            D3=>mdout1_3_17, D4=>mdout1_4_17, D5=>mdout1_5_17, 
            D6=>mdout1_6_17, D7=>mdout1_7_17, D8=>mdout1_8_17, 
            D9=>mdout1_9_17, D10=>mdout1_10_17, D11=>mdout1_11_17, 
            D12=>mdout1_12_17, D13=>mdout1_13_17, D14=>mdout1_14_17, 
            D15=>mdout1_15_17, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(17));

    mux_17: MUX161
        port map (D0=>mdout1_0_18, D1=>mdout1_1_18, D2=>mdout1_2_18, 
            D3=>mdout1_3_18, D4=>mdout1_4_18, D5=>mdout1_5_18, 
            D6=>mdout1_6_18, D7=>mdout1_7_18, D8=>mdout1_8_18, 
            D9=>mdout1_9_18, D10=>mdout1_10_18, D11=>mdout1_11_18, 
            D12=>mdout1_12_18, D13=>mdout1_13_18, D14=>mdout1_14_18, 
            D15=>mdout1_15_18, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(18));

    mux_16: MUX161
        port map (D0=>mdout1_0_19, D1=>mdout1_1_19, D2=>mdout1_2_19, 
            D3=>mdout1_3_19, D4=>mdout1_4_19, D5=>mdout1_5_19, 
            D6=>mdout1_6_19, D7=>mdout1_7_19, D8=>mdout1_8_19, 
            D9=>mdout1_9_19, D10=>mdout1_10_19, D11=>mdout1_11_19, 
            D12=>mdout1_12_19, D13=>mdout1_13_19, D14=>mdout1_14_19, 
            D15=>mdout1_15_19, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(19));

    mux_15: MUX161
        port map (D0=>mdout1_0_20, D1=>mdout1_1_20, D2=>mdout1_2_20, 
            D3=>mdout1_3_20, D4=>mdout1_4_20, D5=>mdout1_5_20, 
            D6=>mdout1_6_20, D7=>mdout1_7_20, D8=>mdout1_8_20, 
            D9=>mdout1_9_20, D10=>mdout1_10_20, D11=>mdout1_11_20, 
            D12=>mdout1_12_20, D13=>mdout1_13_20, D14=>mdout1_14_20, 
            D15=>mdout1_15_20, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(20));

    mux_14: MUX161
        port map (D0=>mdout1_0_21, D1=>mdout1_1_21, D2=>mdout1_2_21, 
            D3=>mdout1_3_21, D4=>mdout1_4_21, D5=>mdout1_5_21, 
            D6=>mdout1_6_21, D7=>mdout1_7_21, D8=>mdout1_8_21, 
            D9=>mdout1_9_21, D10=>mdout1_10_21, D11=>mdout1_11_21, 
            D12=>mdout1_12_21, D13=>mdout1_13_21, D14=>mdout1_14_21, 
            D15=>mdout1_15_21, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(21));

    mux_13: MUX161
        port map (D0=>mdout1_0_22, D1=>mdout1_1_22, D2=>mdout1_2_22, 
            D3=>mdout1_3_22, D4=>mdout1_4_22, D5=>mdout1_5_22, 
            D6=>mdout1_6_22, D7=>mdout1_7_22, D8=>mdout1_8_22, 
            D9=>mdout1_9_22, D10=>mdout1_10_22, D11=>mdout1_11_22, 
            D12=>mdout1_12_22, D13=>mdout1_13_22, D14=>mdout1_14_22, 
            D15=>mdout1_15_22, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(22));

    mux_12: MUX161
        port map (D0=>mdout1_0_23, D1=>mdout1_1_23, D2=>mdout1_2_23, 
            D3=>mdout1_3_23, D4=>mdout1_4_23, D5=>mdout1_5_23, 
            D6=>mdout1_6_23, D7=>mdout1_7_23, D8=>mdout1_8_23, 
            D9=>mdout1_9_23, D10=>mdout1_10_23, D11=>mdout1_11_23, 
            D12=>mdout1_12_23, D13=>mdout1_13_23, D14=>mdout1_14_23, 
            D15=>mdout1_15_23, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(23));

    mux_11: MUX161
        port map (D0=>mdout1_0_24, D1=>mdout1_1_24, D2=>mdout1_2_24, 
            D3=>mdout1_3_24, D4=>mdout1_4_24, D5=>mdout1_5_24, 
            D6=>mdout1_6_24, D7=>mdout1_7_24, D8=>mdout1_8_24, 
            D9=>mdout1_9_24, D10=>mdout1_10_24, D11=>mdout1_11_24, 
            D12=>mdout1_12_24, D13=>mdout1_13_24, D14=>mdout1_14_24, 
            D15=>mdout1_15_24, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(24));

    mux_10: MUX161
        port map (D0=>mdout1_0_25, D1=>mdout1_1_25, D2=>mdout1_2_25, 
            D3=>mdout1_3_25, D4=>mdout1_4_25, D5=>mdout1_5_25, 
            D6=>mdout1_6_25, D7=>mdout1_7_25, D8=>mdout1_8_25, 
            D9=>mdout1_9_25, D10=>mdout1_10_25, D11=>mdout1_11_25, 
            D12=>mdout1_12_25, D13=>mdout1_13_25, D14=>mdout1_14_25, 
            D15=>mdout1_15_25, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(25));

    mux_9: MUX161
        port map (D0=>mdout1_0_26, D1=>mdout1_1_26, D2=>mdout1_2_26, 
            D3=>mdout1_3_26, D4=>mdout1_4_26, D5=>mdout1_5_26, 
            D6=>mdout1_6_26, D7=>mdout1_7_26, D8=>mdout1_8_26, 
            D9=>mdout1_9_26, D10=>mdout1_10_26, D11=>mdout1_11_26, 
            D12=>mdout1_12_26, D13=>mdout1_13_26, D14=>mdout1_14_26, 
            D15=>mdout1_15_26, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(26));

    mux_8: MUX161
        port map (D0=>mdout1_0_27, D1=>mdout1_1_27, D2=>mdout1_2_27, 
            D3=>mdout1_3_27, D4=>mdout1_4_27, D5=>mdout1_5_27, 
            D6=>mdout1_6_27, D7=>mdout1_7_27, D8=>mdout1_8_27, 
            D9=>mdout1_9_27, D10=>mdout1_10_27, D11=>mdout1_11_27, 
            D12=>mdout1_12_27, D13=>mdout1_13_27, D14=>mdout1_14_27, 
            D15=>mdout1_15_27, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(27));

    mux_7: MUX161
        port map (D0=>mdout1_0_28, D1=>mdout1_1_28, D2=>mdout1_2_28, 
            D3=>mdout1_3_28, D4=>mdout1_4_28, D5=>mdout1_5_28, 
            D6=>mdout1_6_28, D7=>mdout1_7_28, D8=>mdout1_8_28, 
            D9=>mdout1_9_28, D10=>mdout1_10_28, D11=>mdout1_11_28, 
            D12=>mdout1_12_28, D13=>mdout1_13_28, D14=>mdout1_14_28, 
            D15=>mdout1_15_28, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(28));

    mux_6: MUX161
        port map (D0=>mdout1_0_29, D1=>mdout1_1_29, D2=>mdout1_2_29, 
            D3=>mdout1_3_29, D4=>mdout1_4_29, D5=>mdout1_5_29, 
            D6=>mdout1_6_29, D7=>mdout1_7_29, D8=>mdout1_8_29, 
            D9=>mdout1_9_29, D10=>mdout1_10_29, D11=>mdout1_11_29, 
            D12=>mdout1_12_29, D13=>mdout1_13_29, D14=>mdout1_14_29, 
            D15=>mdout1_15_29, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(29));

    mux_5: MUX161
        port map (D0=>mdout1_0_30, D1=>mdout1_1_30, D2=>mdout1_2_30, 
            D3=>mdout1_3_30, D4=>mdout1_4_30, D5=>mdout1_5_30, 
            D6=>mdout1_6_30, D7=>mdout1_7_30, D8=>mdout1_8_30, 
            D9=>mdout1_9_30, D10=>mdout1_10_30, D11=>mdout1_11_30, 
            D12=>mdout1_12_30, D13=>mdout1_13_30, D14=>mdout1_14_30, 
            D15=>mdout1_15_30, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(30));

    mux_4: MUX161
        port map (D0=>mdout1_0_31, D1=>mdout1_1_31, D2=>mdout1_2_31, 
            D3=>mdout1_3_31, D4=>mdout1_4_31, D5=>mdout1_5_31, 
            D6=>mdout1_6_31, D7=>mdout1_7_31, D8=>mdout1_8_31, 
            D9=>mdout1_9_31, D10=>mdout1_10_31, D11=>mdout1_11_31, 
            D12=>mdout1_12_31, D13=>mdout1_13_31, D14=>mdout1_14_31, 
            D15=>mdout1_15_31, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(31));

    mux_3: MUX161
        port map (D0=>mdout1_0_32, D1=>mdout1_1_32, D2=>mdout1_2_32, 
            D3=>mdout1_3_32, D4=>mdout1_4_32, D5=>mdout1_5_32, 
            D6=>mdout1_6_32, D7=>mdout1_7_32, D8=>mdout1_8_32, 
            D9=>mdout1_9_32, D10=>mdout1_10_32, D11=>mdout1_11_32, 
            D12=>mdout1_12_32, D13=>mdout1_13_32, D14=>mdout1_14_32, 
            D15=>mdout1_15_32, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(32));

    mux_2: MUX161
        port map (D0=>mdout1_0_33, D1=>mdout1_1_33, D2=>mdout1_2_33, 
            D3=>mdout1_3_33, D4=>mdout1_4_33, D5=>mdout1_5_33, 
            D6=>mdout1_6_33, D7=>mdout1_7_33, D8=>mdout1_8_33, 
            D9=>mdout1_9_33, D10=>mdout1_10_33, D11=>mdout1_11_33, 
            D12=>mdout1_12_33, D13=>mdout1_13_33, D14=>mdout1_14_33, 
            D15=>mdout1_15_33, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(33));

    mux_1: MUX161
        port map (D0=>mdout1_0_34, D1=>mdout1_1_34, D2=>mdout1_2_34, 
            D3=>mdout1_3_34, D4=>mdout1_4_34, D5=>mdout1_5_34, 
            D6=>mdout1_6_34, D7=>mdout1_7_34, D8=>mdout1_8_34, 
            D9=>mdout1_9_34, D10=>mdout1_10_34, D11=>mdout1_11_34, 
            D12=>mdout1_12_34, D13=>mdout1_13_34, D14=>mdout1_14_34, 
            D15=>mdout1_15_34, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(34));

    mux_0: MUX161
        port map (D0=>mdout1_0_35, D1=>mdout1_1_35, D2=>mdout1_2_35, 
            D3=>mdout1_3_35, D4=>mdout1_4_35, D5=>mdout1_5_35, 
            D6=>mdout1_6_35, D7=>mdout1_7_35, D8=>mdout1_8_35, 
            D9=>mdout1_9_35, D10=>mdout1_10_35, D11=>mdout1_11_35, 
            D12=>mdout1_12_35, D13=>mdout1_13_35, D14=>mdout1_14_35, 
            D15=>mdout1_15_35, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(35));

    precin_inst1073: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"0000", 
        INIT0=> X"0000")
        port map (A0=>scuba_vhi, A1=>scuba_vhi, B0=>scuba_vhi, 
            B1=>scuba_vhi, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>'X', S0=>open, S1=>open, COUT=>precin);

    wcnt_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>cnt_con, A1=>wcount_0, B0=>cnt_con_inv, B1=>rptr_0, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>precin, S0=>open, S1=>wcnt_sub_0, COUT=>co0_5);

    wcnt_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_1, A1=>wcount_2, B0=>rptr_1, B1=>rptr_2, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co0_5, S0=>wcnt_sub_1, S1=>wcnt_sub_2, COUT=>co1_5);

    wcnt_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_3, A1=>wcount_4, B0=>rptr_3, B1=>rptr_4, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co1_5, S0=>wcnt_sub_3, S1=>wcnt_sub_4, COUT=>co2_5);

    wcnt_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_5, A1=>wcount_6, B0=>rptr_5, B1=>rptr_6, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co2_5, S0=>wcnt_sub_5, S1=>wcnt_sub_6, COUT=>co3_5);

    wcnt_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_7, A1=>wcount_8, B0=>rptr_7, B1=>rptr_8, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co3_5, S0=>wcnt_sub_7, S1=>wcnt_sub_8, COUT=>co4_5);

    wcnt_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_9, A1=>wcount_10, B0=>rptr_9, B1=>rptr_10, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co4_5, S0=>wcnt_sub_9, S1=>wcnt_sub_10, COUT=>co5_5);

    wcnt_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_11, A1=>wcount_12, B0=>rptr_11, B1=>rptr_12, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co5_5, S0=>wcnt_sub_11, S1=>wcnt_sub_12, COUT=>co6_5);

    wcnt_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcount_13, A1=>wcount_14, B0=>rptr_13, B1=>rptr_14, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>co6_5, S0=>wcnt_sub_13, S1=>wcnt_sub_14, COUT=>co7_3);

    wcnt_8: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_sub_msb, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co7_3, S0=>wcnt_sub_15, S1=>open, 
            COUT=>open);

    af_set_cmp_ci_a: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>wren_i, B0=>scuba_vlo, B1=>wren_i, 
            C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, D1=>scuba_vhi, 
            CIN=>'X', S0=>open, S1=>open, COUT=>cmp_ci_2);

    af_set_cmp_0: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_0, A1=>wcnt_reg_1, B0=>AmFullThresh(0), 
            B1=>AmFullThresh(1), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>cmp_ci_2, S0=>open, 
            S1=>open, COUT=>co0_6);

    af_set_cmp_1: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_2, A1=>wcnt_reg_3, B0=>AmFullThresh(2), 
            B1=>AmFullThresh(3), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>co0_6, S0=>open, S1=>open, 
            COUT=>co1_6);

    af_set_cmp_2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_4, A1=>wcnt_reg_5, B0=>AmFullThresh(4), 
            B1=>AmFullThresh(5), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>co1_6, S0=>open, S1=>open, 
            COUT=>co2_6);

    af_set_cmp_3: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_6, A1=>wcnt_reg_7, B0=>AmFullThresh(6), 
            B1=>AmFullThresh(7), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>co2_6, S0=>open, S1=>open, 
            COUT=>co3_6);

    af_set_cmp_4: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_8, A1=>wcnt_reg_9, B0=>AmFullThresh(8), 
            B1=>AmFullThresh(9), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>co3_6, S0=>open, S1=>open, 
            COUT=>co4_6);

    af_set_cmp_5: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_10, A1=>wcnt_reg_11, B0=>AmFullThresh(10), 
            B1=>AmFullThresh(11), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>co4_6, S0=>open, S1=>open, 
            COUT=>co5_6);

    af_set_cmp_6: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_12, A1=>wcnt_reg_13, B0=>AmFullThresh(12), 
            B1=>AmFullThresh(13), C0=>scuba_vhi, C1=>scuba_vhi, 
            D0=>scuba_vhi, D1=>scuba_vhi, CIN=>co5_6, S0=>open, S1=>open, 
            COUT=>co6_6);

    af_set_cmp_7: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"99AA", 
        INIT0=> X"99AA")
        port map (A0=>wcnt_reg_14, A1=>wcnt_reg_15, B0=>AmFullThresh(14), 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>co6_6, S0=>open, S1=>open, 
            COUT=>af_set_c);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    a2: CCU2C
        generic map (INJECT1_1=> "NO", INJECT1_0=> "NO", INIT1=> X"66AA", 
        INIT0=> X"66AA")
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, C0=>scuba_vhi, C1=>scuba_vhi, D0=>scuba_vhi, 
            D1=>scuba_vhi, CIN=>af_set_c, S0=>af_set, S1=>open, 
            COUT=>open);

    WCNT(0) <= fcount_0;
    WCNT(1) <= fcount_1;
    WCNT(2) <= fcount_2;
    WCNT(3) <= fcount_3;
    WCNT(4) <= fcount_4;
    WCNT(5) <= fcount_5;
    WCNT(6) <= fcount_6;
    WCNT(7) <= fcount_7;
    WCNT(8) <= fcount_8;
    WCNT(9) <= fcount_9;
    WCNT(10) <= fcount_10;
    WCNT(11) <= fcount_11;
    WCNT(12) <= fcount_12;
    WCNT(13) <= fcount_13;
    WCNT(14) <= fcount_14;
    WCNT(15) <= fcount_15;
    Empty <= empty_i;
    Full <= full_i;
end Structure;
