
Cadence Tempus(TM) Timing Signoff Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.20-p001_1, built Wed Dec 2 16:07:28 PST 2020
Options:	
Date:		Tue Mar 11 18:17:44 2025
Host:		APL7.kletech.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		tpsxl	Tempus Timing Signoff Solution XL	20.2	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_13860_G3ZZEs'.
<CMD> read_lib /home/01fe21bec223/DFT/MCRB/TEMPUS/TECHFILES/NangateOpenCellLibrary_slow_conditional_ccs.lib
<CMD> set_global timing_apply_default_primary_input_assertion false
<CMD> read_verilog /home/01fe21bec223/DFT/MCRB/TEMPUS/NETLIST/mcrb_opt.v
<CMD> set_top_module mcrb
#% Begin Load MMMC data ... (date=03/11 18:18:05, mem=757.1M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=03/11 18:18:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=757.5M, current mem=757.5M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner
Loading view definition file from .ssv_emulate_view_definition_13860.tcl
Reading default_emulate_libset_max timing library '/home/01fe21bec223/DFT/MCRB/TEMPUS/TECHFILES/NangateOpenCellLibrary_slow_conditional_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=34.0M, fe_cpu=0.14min, fe_real=0.35min, fe_mem=808.2M) ***
#% Begin Load netlist data ... (date=03/11 18:18:05, mem=766.0M)
*** Begin netlist parsing (mem=808.2M) ***
Reading verilog netlist '/home/01fe21bec223/DFT/MCRB/TEMPUS/NETLIST/mcrb_opt.v'

*** Memory Usage v#1 (Current mem = 960.230M, initial mem = 307.711M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=960.2M) ***
#% End Load netlist data ... (date=03/11 18:18:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=875.5M, current mem=867.8M)
Set top cell to mcrb.
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Building hierarchical netlist for Cell mcrb ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 23 stdCell insts.

*** Memory Usage v#1 (Current mem = 1168.176M, initial mem = 307.711M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
/dev/null
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Reading timing constraints file '/dev/null' ...
Current (total cpu=0:00:08.5, real=0:00:22.0, peak res=1220.5M, current mem=1220.5M)
Total number of combinational cells: 92
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X16 INV_X2 INV_X32 INV_X8 INV_X4
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_constraint_mode
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
default_emulate_libset_max default_emulate_libset_min
<CMD> read_sdc /home/01fe21bec223/DFT/MCRB/TEMPUS/SDC/mcrb_m.sdc
Current (total cpu=0:00:08.6, real=0:00:22.0, peak res=1250.0M, current mem=1209.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/01fe21bec223/DFT/MCRB/TEMPUS/SDC/mcrb_m.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/01fe21bec223/DFT/MCRB/TEMPUS/SDC/mcrb_m.sdc, Line 10).

mcrb

Usage: group_path [-help] [-comment <string>] -name <path_group_name> [ [-from <from_list>] [-to <to_list>] [-through <through_list>] ]


Usage: group_path [-help] [-comment <string>] -name <path_group_name> [ [-from <from_list>] [-to <to_list>] [-through <through_list>] ]


Usage: group_path [-help] [-comment <string>] -name <path_group_name> [ [-from <from_list>] [-to <to_list>] [-through <through_list>] ]


Usage: group_path [-help] [-comment <string>] -name <path_group_name> [ [-from <from_list>] [-to <to_list>] [-through <through_list>] ]

INFO (CTE): Reading of timing constraints file /home/01fe21bec223/DFT/MCRB/TEMPUS/SDC/mcrb_m.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.6M, current mem=1223.6M)
Current (total cpu=0:00:08.7, real=0:00:22.0, peak res=1250.0M, current mem=1223.6M)
<CMD> report_clock_timing -type summary > ./reports/clock_summary.rpt
**WARN: (IMPESI-3468):	User needs to specify -equivalent_waveform_model propagation first before specifying -waveform_compression_mode accurate|clock_detailed .
AAE DB initialization (MEM=1453.18 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Name: mcrb
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1476.44)
/dev/null
End delay calculation. (MEM=1481.06 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1481.06 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> set_global report_timing_format {hpin cell arc slew load delay arrival}
<CMD> check_timing -verbose -type {loops inputs endpoints clocks constant_collision clock_gating_inferred clock_clipping} -include_warning clocks_masked_by_another_clock > ./reports/check_timing_verbose.rpt
<CMD> check_timing -check_only {clock_crossing} -verbose > ./reports/clock_crossings.rpt
<CMD> report_clocks -groups > ./reports/report_clock_groups.rpt
<CMD> report_constraint -all_violators > ./reports/report_allViolators.rpt
Loading  (mcrb)
Traverse HInst (mcrb)
<CMD> report_timing
Path 1: MET Setup Check with Pin skew_addr_cntr_reg[4]/CK 
Endpoint:   skew_addr_cntr_reg[4]/D (v) checked with  leading edge of 'sclk'
Beginpoint: skew_addr_cntr_reg[2]/Q (v) triggered by  leading edge of 'sclk'
Path Groups: {sclk}
Other End Arrival Time          0.000
- Setup                         0.321
+ Phase Shift                   5.000
= Required Time                 4.679
- Arrival Time                  1.675
= Slack Time                    3.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------------------------------
      Pin                       Cell       Arc           Slew   Load   Delay  Arrival  
                                                                              Time  
      -------------------------------------------------------------------------------
      skew_addr_cntr_reg[2]/CK  -          CK ^          0.000  0.008  -      0.000  
      skew_addr_cntr_reg[2]/Q   DFFR_X1    CK ^ -> Q v   0.091  0.005  0.626  0.626  
      g422__7098/ZN             NOR2_X2    A2 v -> ZN ^  0.136  0.003  0.229  0.855  
      g417__2802/ZN             AOI21_X2   B2 ^ -> ZN v  0.046  0.001  0.092  0.947  
      g416__6783/ZN             AOI221_X2  A v -> ZN ^   0.464  0.008  0.603  1.549  
      g404__2398/ZN             NOR2_X2    A2 ^ -> ZN v  0.097  0.001  0.125  1.675  
      skew_addr_cntr_reg[4]/D   DFFR_X2    D v           0.097  0.001  0.000  1.675  
      -------------------------------------------------------------------------------

<CMD> selectObject Net mc_rb_ef1_svld_i
<CMD> report_slack_histogram

#####################################################################
# report_slack_histogram at Tue Mar 11 18:19:53 IST 2025
#   slack file: /tmp/ssv_tmpdir_13860_G3ZZEs/.histogram.13860.slk
#   format    : not compact, step=0.5 ns
#   slack (ns): target=0.000  violating_only
#####################################################################

---------------------------------------------
| Slack Range (ns)     |  Count  |     Sum  |
+----------------------+---------+----------+
---------------------------------------------
