<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\joel\Documents\popwi_expresso\expresso\expresso\impl1\synlog\top_impl1_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>clk_ADC0_DCO_P</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>ddr_generic|sclk_inferred_clock</data>
<data>1.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>pcie_top|sys_clk_125_inferred_clock</data>
<data>1.0 MHz</data>
<data>104.7 MHz</data>
<data>990.447</data>
</row>
<row>
<data>refclkn</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>refclkp</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>459.7 MHz</data>
<data>997.825</data>
</row>
</report_table>
