// Seed: 1116675900
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wand  id_7
    , id_10,
    input  wire  id_8
);
  assign id_3 = 1;
  logic id_11;
  wire  id_12;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input wand id_8
);
  wire id_10;
  always #id_11 $clog2(29);
  ;
  assign id_11 = id_8.id_8 * id_11;
  always @(id_11) id_11 <= id_6;
  always id_11 <= -1;
  wire id_12;
  assign id_10 = id_12;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_4,
      id_8,
      id_6,
      id_3,
      id_6,
      id_6
  );
  wire id_13;
  wire id_14;
  localparam id_15 = -1'd0;
  localparam id_16 = -1;
  wire id_17;
  ;
endmodule
