// Seed: 3528673017
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wire id_3,
    output supply0 id_4
    , id_11,
    input tri1 id_5,
    input wand id_6,
    input supply1 id_7,
    input wor id_8,
    input supply0 id_9
);
  wire id_12;
  assign module_1.id_8 = 0;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wand id_5,
    inout tri id_6,
    output uwire id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wire id_10,
    output wand id_11,
    input supply0 id_12,
    input supply1 id_13,
    input uwire id_14
);
  assign id_6 = 1'd0;
  wire id_16;
  wand id_17 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_1,
      id_1,
      id_5,
      id_8,
      id_12,
      id_8,
      id_13
  );
  assign id_7 = 1'b0;
  wire id_18;
  assign id_1 = id_12;
endmodule
