Guillaume Agnus, Weisheng Zhao, and Vincent Derycke, et al. 2010. 2-Terminal carbon nanotube programmable devices for adaptive architectures. Adv. Mater. 22, 6, 702--706.
Olivier Bichler, Weisheng Zhao, and Fabien Alibart, et al. 2010. Functional model of a nanoparticle organic memory transistor for use as a spiking synapse. IEEE Trans. Electron. Dev. 57, 11, 3115--3122.
O. Bichler , W. Zhao , F. Alibart , S. Pleutin , S. Lenfant , D. Vuillaume , C. Gamrat, Pavlov's dog associative learning demonstrated on synaptic-like organic transistors, Neural Computation, v.25 n.2, p.549-566, February 2013[doi>10.1162/NECO_a_00377]
Julien Borghetti, Zhiyong Li, and Joseph Straznicky, et al. 2009. A hybrid nanomemristor/transistor logic circuit capable of self-programming. Proc. Nat. Acad. Sci. USA, 106, 6, 1699--1703.
Julien Borghetti, Gregory S. Snider, and Philip J. Kuekes, et al. 2010. Memristive switches enable stateful logic operations via material implication. Nature. 464, 873--876.
Djaafar Chabi and Jacques-Olivier Klein. 2010. Height fault tolerance in neural crossbar. In Proceedings of the 5th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 23--25.
Djaafar Chabi , Weisheng Zhao , Damien Querlioz , Jacques-Olivier Klein, Robust neural logic block (NLB) based on memristor crossbar array, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.137-143, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941495]
Djaafar Chabi , Damien Querlioz , Weisheng Zhao , Jacques-Olivier Klein, Robust learning approach for neuro-inspired nanoscale crossbar architecture, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.1, p.1-20, January 2014[doi>10.1145/2539123]
David Choi , Kyu Choi , John D. Villasenor, New non-volatile memory structures for FPGA architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.7, p.874-881, July 2008[doi>10.1109/TVLSI.2008.2000461]
Hyejung Choi, Heesoo Jung, and Joonmyoung Lee, et al. 2009. An electrically modifiable synapse array of resistive switching memory. Nanotechnology. 20, 34, 345201.
Yoon-Hwa Choi, Myeong-Hyeon Lee, and Young Kwan Kim. 2004. A two-level redundancy scheme for enhancing scalability of molecular-based crossbar memories. In Proceedings of 4th IEEE Conference on Nanotechnology, 505--508.
Stephen Y. Chou, Peter R. Krauss, and Preston J. Renstrom. 1995. Imprint of sub-25 nm vias and trenches in polymers. Appl. Phys. Lett. 67, 21, 3114.
Leon O. Chua and Sung Mo Kang. 1976. Memristive devices and systems. Proc. IEEE 64, 209--223.
A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA
Dimitrios Simos , Ioannis Papaefstathiou , Manolis G. H Katevenis, Building an FoC Using Large, Buffered Crossbar Cores, IEEE Design & Test, v.25 n.6, p.538-548, November 2008[doi>10.1109/MDT.2008.159]
Karim Gacem, Jean-Marie Retrouvey, Djaafar Chabi, et al. 2013. Neuromorphic function learning with carbon nanotube based synapses. Nanotechnology 24, 384013.
Pierre-Emmanuel Gaillardon , Davide Sacchetto , Giovanni Betti Beneventi , M. Haykel Ben Jamaa , Luca Perniola , Fabien Clermidy , Ian O’Connor , Giovanni De Micheli, Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs, IEEE Transactions on Nanotechnology, v.12 n.1, p.40-50, January 2013[doi>10.1109/TNANO.2012.2226747]
Chakku Gopalan, Yi Ma, and T. Gallo, et al. 2011. Demonstration of conductive bridging random access memory (CBRAM) in logic CMOS process. Solid-State Electron. 58, 1, 54--61.
Tsuyoshi Hasegawa, Takeo Ohno1, and Kazuya Terabe1, et al. 2010. Learning abilities achieved by a single solid state atomic switch. Adv. Mater. 22, 16, 1831--1834.
Michel He, J.-O. Klein and Eric Belhaire. 2008. Design and electrical simulation of on-chip neural learning based on nanocomponents. Electron. Lett. 44, 9, 575--576.
Yu Huang, Xiangfeng Duan, and Yi Cui, et al. 2001. Logic gates and computation from assembled nanowire building blocks. Science. 294, 5545, 1313--1317.
Sung Hyun Jo, Kuk-Hwan Kim, and Wei Lu. 2009. Programmable resistance switching in nanoscale two-terminal devices. Nano Lett. 9, 1, 496--500.
Sung Hyun Jo, Ting Chang, and Idongesit Ebong, et al. 2010. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4, 1297--1301.
Philip J. Kuekes, Warren Robinett, Gadiel Seroussi, and R. Stanley Williams. 2005. Defect-tolerant interconnect to nanoelectronic circuits: Internally redundant demultiplexers based on error-correcting codes. Nanotechnology 16, 869--882.
Qianxi Lai, Lei Zhang, Zhiyong Li, et al. 2010. Ionic&sol;electronic hybrid materials integrated in a synaptic transistor with signal processing and learning functions. Adv. Mater. 22, 22, 2448--2453.
Jung Hoon Lee , Konstantin K. Likharev, Defect-tolerant nanoelectronic pattern classifiers: Research Articles, International Journal of Circuit Theory and Applications, v.35 n.3, p.239-264, May 2007[doi>10.1002/cta.v35:3]
Yubao Li, Alexander Sinitskii, and James M. Tour. 2008. Electronic two-terminal bistable graphitic memories. Nat Mater. 7, 12, 966--971.
Jiale Liang and H.-SP Wong. 2010. Cross-point memory array without cell selectors—device characteristics and data storage pattern dependencies. IEEE Trans. Electron Devices 57, 2531--2538.
Si-Yu Liao, Montassar Najari, Cristell Maneux, et al. 2011. Design of neuro-inspired learning circuit using OG-CNTFET modelling and technology, IEEE Trans. Circ. Syst. Regul. Pap. 58, 2172--2181.
Eike Linn, Roland Rosezin, Carsten Kügeler, et al. 2010. Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 5, 403--406.
Bo Liu , Zhitang Song , Songlin Feng , Bomy Chen, Characteristics of chalcogenide nonvolatile memory nano-cell-element based on Sb2Te3 material, Microelectronic Engineering, v.82 n.2, p.168-174, October, 2005[doi>10.1016/j.mee.2005.07.007]
Wei Lu and Charles M. Lieber. 2007. Nanoelectronics from the bottom up. Nat Mater. 6, 11, 841--850.
Konstantin Nikolic, Akram Sadek, and Michael Forshaw. 2002. Fault-tolerance technique for nanocomputer. Nanotechnol. 13, 280--346.
Seonyeong Park , Youngjae Kim , Bhuvan Urgaonkar , Joonwon Lee , Euiseong Seo, A comprehensive study of energy efficiency and performance of flash-based SSD, Journal of Systems Architecture: the EUROMICRO Journal, v.57 n.4, p.354-365, April, 2011[doi>10.1016/j.sysarc.2011.01.005]
Yuriy V. Pershin , Massimiliano Di Ventra, Experimental demonstration of associative memory with memristive neural networks, Neural Networks, v.23 n.7, p.881-886, September, 2010[doi>10.1016/j.neunet.2010.05.001]
Pujol Hubert, Jacques-Olivier Klein, Eric Belhaire, and Patrick Garda. 1994. RA: An analog neurocomputer for the synchronous Boltzmann machine. In Proceedings of the 4th International Conference on Microelectronics for Neural Networks and Fuzzy Systems. 449--455.
Damien Querlioz, Olivier Bichler, and Christian Gamrat. 2011a. A memristor-based spiking neural network immune to device variations. In Proceedings of the International Joint Conference on Neural Networks (IJCNN), 1775--1781.
Damien Querlioz , Philippe Dollfus , Olivier Bichler , Christian Gamrat, Learning with memristive devices: How should we model their behavior?, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.150-156, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941497]
José Antonio Pérez-Carrasco, C. Zamarreño-Ramos, T. Serrano-Gotarredina, and B. Linares-Barranco. 2010. On neuromorphic spiking architectures for asynchronous STDP memristive systems. In Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 1659--1662.
Kyungah Seo, Insung Kim, and Seungjae Jung, et al. 2011. Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device. Nanotechnology 22, 25, 254023.
Gregory S. Snider. 2007. Self-organized computation with unreliable, memristive nanodevices. Nanotechnology 18, 36, 365202.
Greg S. Snider, Spike-timing-dependent learning in memristive nanodevices, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.85-92, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585796]
Gregory S. Snider. 2011. Instar and outstar learning with memristive nanodevices. Nanotechnology 22, 1, 015201.
Dmitri B. Strukov and Konstantin K. Likharev. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices RID B-2689-2009. Nanotechnology 16, 6, 888--900.
Dmitri B. Strukov, Gregory S. Snider, Duncan R. Stewart, and R. Stanley Williams. 2008. The missing memristor found. Nature. 453, 80--83.
Dmitri B. Strukov and R. Stanley Williams. 2009. Four-dimensional address topology for circuits with stacked multilayer crossbar arrays. Proc. Nat. Acad. Sci. USA 106, 48, 20155--20158.
D. Tank and John J. Hopfield. 1986. Simple 'neural' optimization networks: An A&sol;D converter, signal decision circuit, and a linear programming circuit. IEEE Trans. Circuits Systems. 33, 5, 533.
James M. Tour, Long Cheng, and David P. Nackashi, et al. 2003. NanoCell electronic memories. J. Amer. Chem. Soc. 125, 43, 13279--13283.
Massimiliano Versace , Ben Chandler, The brain of a new machine, IEEE Spectrum, v.47 n.12, p.30-37, December 2010[doi>10.1109/MSPEC.2010.5644776]
Pascal O. Vontobel, Warren Robinett, Philip J. Kuekes, and Duncan R. Stewart, et al. 2009. Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 20, 42, 425204.
Frank Zhigang Wang, Helian Na, and Sining Wu, et al. 2010. Delayed switching in memristors and memristive systems. IEEE Electron. Devi. Lett. 31, 755--757.
Zhaohao Wang, Weisheng Zhao, and Wang Kang, et al. 2014. Ferroelectric tunnel memristor-based neuromorphic network with 1T1R crossbar architecture. In Proceedings of the International Joint Conference on Neural Networks (IJCNN), 29--34.
Rainer Waser, Resistive non-volatile memory devices (Invited Paper), Microelectronic Engineering, v.86 n.7-9, p.1925-1928, July, 2009[doi>10.1016/j.mee.2009.03.132]
Bernard Widrow and Marcian E. Hoff. 1960. Adaptive switching circuits. IRE WESCON Convention Record, 96--104.
Qiangfei Xia, Warren Robinett, and Michael W. Cumbie, et al. 2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9, 3640--5.
J. Joshua Yang, Julien Borghetti, David Murphy, Duncan R. Stewart, and R. Stanley Williams. 2009. A family of electronically reconfiguiable nanodevices. Adv. Mater. 21, 3754--3758.
Shimeng Yu, Yi Wu, and H.-S. Philip Wong. 2011. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 10, p. 103514.
Weisheng Zhao, Guillaume Agnus, and Vincent Derycke, et al. 2010. Nanotube devices based crossbar architecture: Toward neuromorphic computing, Nanotechnology 21, 175202.
Weisheng Zhao , Sumanta Chaudhuri , Celso Accoto , Jacques-Olivier Klein , Claude Chappert , Pascale Mazoyer, Cross-Point Architecture for Spin-Transfer Torque Magnetic Random Access Memory, IEEE Transactions on Nanotechnology, v.11 n.5, p.907-917, September 2012[doi>10.1109/TNANO.2012.2206051]
