                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module UART_RX
UART_RX
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf UART_RX.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Assignments/Ass_Syn_UART_RX/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Ass_Syn_UART_RX/std_cells
lappend search_path /home/IC/Assignments/Ass_Syn_UART_RX/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/Ass_Syn_UART_RX/std_cells /home/IC/Assignments/Ass_Syn_UART_RX/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format data_sampling.v
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v

Statistics for case statements in always block at line 20 in file
	'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 20 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      samp2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      samp1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      samp3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/data_sampling.db:data_sampling'
Loaded 1 design.
Current design is 'data_sampling'.
data_sampling
read_file -format $file_format deserializer.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v

Inferred memory devices in process
	in routine deserializer line 11 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/deserializer.db:deserializer'
Loaded 1 design.
Current design is 'deserializer'.
deserializer
read_file -format $file_format edge_bit_counter.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 13 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    edge_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/edge_bit_counter.db:edge_bit_counter'
Loaded 1 design.
Current design is 'edge_bit_counter'.
edge_bit_counter
read_file -format $file_format FSM.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v

Statistics for case statements in always block at line 44 in file
	'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 34 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/FSM.db:FSM'
Loaded 1 design.
Current design is 'FSM'.
FSM
read_file -format $file_format mux2X1.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/mux2X1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/mux2X1.v
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/mux2X1.db:mux2X1'
Loaded 1 design.
Current design is 'mux2X1'.
mux2X1
read_file -format $file_format parity_check.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v

Inferred memory devices in process
	in routine parity_check line 15 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/parity_check.db:parity_check'
Loaded 1 design.
Current design is 'parity_check'.
parity_check
read_file -format $file_format Stop_check.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v

Inferred memory devices in process
	in routine Stop_check line 10 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/Stop_check.db:Stop_check'
Loaded 1 design.
Current design is 'Stop_check'.
Stop_check
read_file -format $file_format strt_check.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v

Inferred memory devices in process
	in routine strt_check line 10 in file
		'/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/strt_check.db:strt_check'
Loaded 1 design.
Current design is 'strt_check'.
strt_check
read_file -format $file_format UART_RX.v
Loading verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.db:UART_RX'
Loaded 1 design.
Current design is 'UART_RX'.
UART_RX
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'UART_RX'.
{UART_RX}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'UART_RX'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Dec 13 05:46:10 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      4
    Unconnected ports (LINT-28)                                     4

Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'data_sampling', cell 'C145' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'UART_RX', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Liniking All The Design Parts #########################
#echo "###############################################"
#echo "# Linking The Top Module with its submodules  #"
#echo "###############################################"
link 

  Linking design 'UART_RX'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /home/IC/Assignments/Ass_Syn_UART_RX/rtl/UART_RX.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library)
                              /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library)
                              /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library)
                              /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
############# Make unique copies of replicated modules by ##################
############# giving each replicated module a unique name  #############
uniquify
Information: Uniquified 2 instances of design 'mux2X1'. (OPT-1056)
1
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_RX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mux2X1_0'
  Processing 'Stop_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'edge_bit_counter'
  Processing 'data_sampling'
  Processing 'FSM'
  Processing 'UART_RX'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'data_sampling_DW01_cmp6_0'
  Processing 'data_sampling_DW01_inc_0'
  Processing 'data_sampling_DW01_cmp6_1'
  Processing 'data_sampling_DW01_dec_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   75896.5      0.00       0.0      87.1                          
    0:00:02   75896.5      0.00       0.0      87.1                          
    0:00:02   75896.5      0.00       0.0      87.1                          
    0:00:02   75896.5      0.00       0.0      87.1                          
    0:00:02   75896.5      0.00       0.0      87.1                          
    0:00:02   73991.4      0.00       0.0      84.6                          
    0:00:02   73983.2      0.00       0.0      84.6                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   73983.2      0.00       0.0      84.2                          
    0:00:02   70151.3      0.00       0.0     319.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   70151.3      0.00       0.0     319.1                          
    0:00:03   75857.3      0.00       0.0       4.4                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   75857.3      0.00       0.0       4.4                          
    0:00:03   75857.3      0.00       0.0       4.4                          
    0:00:03   74851.4      0.00       0.0       4.4                          
    0:00:03   74277.3      0.00       0.0       4.4                          
    0:00:03   74277.3      0.00       0.0       4.4                          
    0:00:03   74277.3      0.00       0.0       4.4                          
    0:00:03   74277.3      0.00       0.0       4.4                          
    0:00:03   74277.3      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
    0:00:03   74271.4      0.00       0.0       4.4                          
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock scan_rst connects to data input (D) of DFF U_data_sampling/samp3_reg. (D10-1)
 Warning: Clock scan_rst connects to data input (D) of DFF U_data_sampling/samp2_reg. (D10-2)
 Warning: Clock scan_rst connects to data input (D) of DFF U_data_sampling/samp1_reg. (D10-3)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 3

-----------------------------------------------------------------

3 PRE-DFT VIOLATIONS
     3 Clock feeding data input violations (D10)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 26 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  26 cells are valid scan cells
         U_FSM/current_state_reg[2]
         U_FSM/current_state_reg[0]
         U_FSM/current_state_reg[1]
         U_data_sampling/samp3_reg
         U_data_sampling/samp2_reg
         U_data_sampling/samp1_reg
         U_data_sampling/sampled_bit_reg
         U_edge_bit_counter/bit_cnt_reg[3]
         U_edge_bit_counter/edge_cnt_reg[0]
         U_edge_bit_counter/edge_cnt_reg[3]
         U_edge_bit_counter/edge_cnt_reg[2]
         U_edge_bit_counter/edge_cnt_reg[1]
         U_edge_bit_counter/bit_cnt_reg[1]
         U_edge_bit_counter/bit_cnt_reg[0]
         U_edge_bit_counter/bit_cnt_reg[2]
         U_deserializer/P_DATA_reg[6]
         U_deserializer/P_DATA_reg[7]
         U_deserializer/P_DATA_reg[3]
         U_deserializer/P_DATA_reg[4]
         U_deserializer/P_DATA_reg[0]
         U_deserializer/P_DATA_reg[5]
         U_deserializer/P_DATA_reg[1]
         U_deserializer/P_DATA_reg[2]
         U_parity_check/par_err_reg
         U_strt_check/strt_glitch_reg
         U_Stop_check/stp_err_reg

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 05:46:26 2022
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            26   U_FSM/current_state_reg[0]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   81835.0      0.00       0.0       4.5 U_FSM/n6                 
    0:00:18   81835.0      0.00       0.0       4.5 U_FSM/n6                 
    0:00:18   81978.5      0.00       0.0       4.5 U_edge_bit_counter/n44   
    0:00:18   81978.5      0.00       0.0       4.5 U_edge_bit_counter/n44   
    0:00:18   82277.4      0.00       0.0       4.5 U_Stop_check/stp_err     
    0:00:18   82277.4      0.00       0.0       4.5 U_Stop_check/stp_err     
    0:00:18   82277.4      0.00       0.0       4.5 U_Stop_check/stp_err     
    0:00:18   82426.8      0.00       0.0       4.5 U_data_sampling/samp3    
    0:00:18   82725.6      0.00       0.0       4.5 U_strt_check/strt_glitch 
    0:00:18   82725.6      0.00       0.0       4.5 U_strt_check/strt_glitch 
    0:00:18   82725.6      0.00       0.0       4.5 U_strt_check/strt_glitch 
    0:00:18   82869.1      0.00       0.0       4.5 U_edge_bit_counter/n62   
    0:00:18   82869.1      0.00       0.0       4.5 U_edge_bit_counter/n62   
    0:00:18   82869.1      0.00       0.0       4.4 U_edge_bit_counter/bit_cnt[2]
    0:00:18   82869.1      0.00       0.0       4.4 U_edge_bit_counter/bit_cnt[2]
    0:00:18   83012.7      0.00       0.0       4.4 U_edge_bit_counter/n64   
    0:00:18   83012.7      0.00       0.0       4.4 U_edge_bit_counter/n64   


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_RX has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   83012.7      0.00       0.0       4.4                          
    0:00:02   83012.7      0.00       0.0       4.4                          
    0:00:02   79940.9      0.00       0.0      13.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   79940.9      0.00       0.0      13.7                          
    0:00:02   82533.8      0.00       0.0       4.7                          
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Clock violations...

 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (U_data_sampling/samp3_reg). (C26-1)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (U_data_sampling/samp2_reg). (C26-2)
 Warning: Clock scan_rst used as data is different than capture clock scan_clk for inputs CK/D of stable DFF (U_data_sampling/samp1_reg). (C26-3)

Clock violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 3

-----------------------------------------------------------------

3 CLOCK VIOLATIONS
     3 Clock as data different from capture clock for stable cell violations (C26)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 26 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  26 cells are valid scan cells
         U_FSM/current_state_reg[1]
         U_FSM/current_state_reg[2]
         U_FSM/current_state_reg[0]
         U_data_sampling/samp3_reg
         U_data_sampling/samp2_reg
         U_data_sampling/samp1_reg
         U_data_sampling/sampled_bit_reg
         U_edge_bit_counter/edge_cnt_reg[1]
         U_edge_bit_counter/edge_cnt_reg[2]
         U_edge_bit_counter/edge_cnt_reg[0]
         U_edge_bit_counter/bit_cnt_reg[1]
         U_edge_bit_counter/bit_cnt_reg[2]
         U_edge_bit_counter/bit_cnt_reg[3]
         U_edge_bit_counter/edge_cnt_reg[3]
         U_edge_bit_counter/bit_cnt_reg[0]
         U_deserializer/P_DATA_reg[0]
         U_deserializer/P_DATA_reg[5]
         U_deserializer/P_DATA_reg[3]
         U_deserializer/P_DATA_reg[1]
         U_deserializer/P_DATA_reg[7]
         U_deserializer/P_DATA_reg[6]
         U_deserializer/P_DATA_reg[4]
         U_deserializer/P_DATA_reg[2]
         U_parity_check/par_err_reg
         U_strt_check/strt_glitch_reg
         U_Stop_check/stp_err_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 1626 faults were added to fault list.
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=1239, abort_limit=10...
 0             934    305         0/0/0    80.44%      0.00
 0             185    118         2/0/0    91.93%      0.00
 0              70     48         2/0/0    96.24%      0.00
 0              44      1         4/1/0    99.08%      0.00
 0               1      0         4/1/0    99.14%      0.00
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT       1608
 Possibly detected                PT          0
 Undetectable                     UD          4
 ATPG untestable                  AU         14
 Not detected                     ND          0
 -----------------------------------------------
 total faults                              1626
 test coverage                            99.14%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out Design after initial compile
#############################################################################
# Verilog Gate Level Netlist
write_file -format verilog -hierarchy -output UART_RX.v
Writing verilog file '/home/IC/Assignments/Ass_Syn_UART_RX/dft/UART_RX.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# DDC Gate Level Netlist
write_file -format ddc -hierarchy -output UART_RX.ddc
Writing ddc file 'UART_RX.ddc'.
1
# SDC(Synopsys Design Constraints) File
write_sdc -nosplit UART_RX.sdc
1
# SDF(Standard Delay Format) File
write_sdf UART_RX.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Assignments/Ass_Syn_UART_RX/dft/UART_RX.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
####################### reporting ##########################################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 10 -delay_type min > hold.rpt
report_timing -max_paths 10 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
report_port > ports.rpt
report_dft_drc_post_dft > dft_drc_post_dft.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 