{
  "module_name": "dp_reg.h",
  "hash_id": "205f0cd16dba682340b040db7702724c86747063902ec5b37df72e74a91fd03a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dp/dp_reg.h",
  "human_readable_source": " \n \n\n#ifndef _DP_REG_H_\n#define _DP_REG_H_\n\n \n#define REG_DP_HW_VERSION\t\t\t(0x00000000)\n\n#define REG_DP_SW_RESET\t\t\t\t(0x00000010)\n#define DP_SW_RESET\t\t\t\t(0x00000001)\n\n#define REG_DP_PHY_CTRL\t\t\t\t(0x00000014)\n#define DP_PHY_CTRL_SW_RESET_PLL\t\t(0x00000001)\n#define DP_PHY_CTRL_SW_RESET\t\t\t(0x00000004)\n\n#define REG_DP_CLK_CTRL\t\t\t\t(0x00000018)\n#define REG_DP_CLK_ACTIVE\t\t\t(0x0000001C)\n#define REG_DP_INTR_STATUS\t\t\t(0x00000020)\n#define REG_DP_INTR_STATUS2\t\t\t(0x00000024)\n#define REG_DP_INTR_STATUS3\t\t\t(0x00000028)\n\n#define REG_DP_INTR_STATUS4\t\t\t(0x0000002C)\n#define PSR_UPDATE_INT\t\t\t\t(0x00000001)\n#define PSR_CAPTURE_INT\t\t\t\t(0x00000004)\n#define PSR_EXIT_INT\t\t\t\t(0x00000010)\n#define PSR_UPDATE_ERROR_INT\t\t\t(0x00000040)\n#define PSR_WAKE_ERROR_INT\t\t\t(0x00000100)\n\n#define REG_DP_INTR_MASK4\t\t\t(0x00000030)\n#define PSR_UPDATE_MASK\t\t\t\t(0x00000001)\n#define PSR_CAPTURE_MASK\t\t\t(0x00000002)\n#define PSR_EXIT_MASK\t\t\t\t(0x00000004)\n#define PSR_UPDATE_ERROR_MASK\t\t\t(0x00000008)\n#define PSR_WAKE_ERROR_MASK\t\t\t(0x00000010)\n\n#define REG_DP_DP_HPD_CTRL\t\t\t(0x00000000)\n#define DP_DP_HPD_CTRL_HPD_EN\t\t\t(0x00000001)\n\n#define REG_DP_DP_HPD_INT_STATUS\t\t(0x00000004)\n\n#define REG_DP_DP_HPD_INT_ACK\t\t\t(0x00000008)\n#define DP_DP_HPD_PLUG_INT_ACK\t\t\t(0x00000001)\n#define DP_DP_IRQ_HPD_INT_ACK\t\t\t(0x00000002)\n#define DP_DP_HPD_REPLUG_INT_ACK\t\t(0x00000004)\n#define DP_DP_HPD_UNPLUG_INT_ACK\t\t(0x00000008)\n#define DP_DP_HPD_STATE_STATUS_BITS_MASK\t(0x0000000F)\n#define DP_DP_HPD_STATE_STATUS_BITS_SHIFT\t(0x1C)\n\n#define REG_DP_DP_HPD_INT_MASK\t\t\t(0x0000000C)\n#define DP_DP_HPD_PLUG_INT_MASK\t\t\t(0x00000001)\n#define DP_DP_IRQ_HPD_INT_MASK\t\t\t(0x00000002)\n#define DP_DP_HPD_REPLUG_INT_MASK\t\t(0x00000004)\n#define DP_DP_HPD_UNPLUG_INT_MASK\t\t(0x00000008)\n#define DP_DP_HPD_INT_MASK\t\t\t(DP_DP_HPD_PLUG_INT_MASK | \\\n\t\t\t\t\t\tDP_DP_IRQ_HPD_INT_MASK | \\\n\t\t\t\t\t\tDP_DP_HPD_REPLUG_INT_MASK | \\\n\t\t\t\t\t\tDP_DP_HPD_UNPLUG_INT_MASK)\n#define DP_DP_HPD_STATE_STATUS_CONNECTED\t(0x40000000)\n#define DP_DP_HPD_STATE_STATUS_PENDING\t\t(0x20000000)\n#define DP_DP_HPD_STATE_STATUS_DISCONNECTED\t(0x00000000)\n#define DP_DP_HPD_STATE_STATUS_MASK\t\t(0xE0000000)\n\n#define REG_DP_DP_HPD_REFTIMER\t\t\t(0x00000018)\n#define DP_DP_HPD_REFTIMER_ENABLE\t\t(1 << 16)\n\n#define REG_DP_DP_HPD_EVENT_TIME_0\t\t(0x0000001C)\n#define REG_DP_DP_HPD_EVENT_TIME_1\t\t(0x00000020)\n#define DP_DP_HPD_EVENT_TIME_0_VAL\t\t(0x3E800FA)\n#define DP_DP_HPD_EVENT_TIME_1_VAL\t\t(0x1F407D0)\n\n#define REG_DP_AUX_CTRL\t\t\t\t(0x00000030)\n#define DP_AUX_CTRL_ENABLE\t\t\t(0x00000001)\n#define DP_AUX_CTRL_RESET\t\t\t(0x00000002)\n\n#define REG_DP_AUX_DATA\t\t\t\t(0x00000034)\n#define DP_AUX_DATA_READ\t\t\t(0x00000001)\n#define DP_AUX_DATA_WRITE\t\t\t(0x00000000)\n#define DP_AUX_DATA_OFFSET\t\t\t(0x00000008)\n#define DP_AUX_DATA_INDEX_OFFSET\t\t(0x00000010)\n#define DP_AUX_DATA_MASK\t\t\t(0x0000ff00)\n#define DP_AUX_DATA_INDEX_WRITE\t\t\t(0x80000000)\n\n#define REG_DP_AUX_TRANS_CTRL\t\t\t(0x00000038)\n#define DP_AUX_TRANS_CTRL_I2C\t\t\t(0x00000100)\n#define DP_AUX_TRANS_CTRL_GO\t\t\t(0x00000200)\n#define DP_AUX_TRANS_CTRL_NO_SEND_ADDR\t\t(0x00000400)\n#define DP_AUX_TRANS_CTRL_NO_SEND_STOP\t\t(0x00000800)\n\n#define REG_DP_TIMEOUT_COUNT\t\t\t(0x0000003C)\n#define REG_DP_AUX_LIMITS\t\t\t(0x00000040)\n#define REG_DP_AUX_STATUS\t\t\t(0x00000044)\n\n#define DP_DPCD_CP_IRQ\t\t\t\t(0x201)\n#define DP_DPCD_RXSTATUS\t\t\t(0x69493)\n\n#define DP_INTERRUPT_TRANS_NUM\t\t\t(0x000000A0)\n\n#define REG_DP_MAINLINK_CTRL\t\t\t(0x00000000)\n#define DP_MAINLINK_CTRL_ENABLE\t\t\t(0x00000001)\n#define DP_MAINLINK_CTRL_RESET\t\t\t(0x00000002)\n#define DP_MAINLINK_CTRL_SW_BYPASS_SCRAMBLER\t(0x00000010)\n#define DP_MAINLINK_FB_BOUNDARY_SEL\t\t(0x02000000)\n\n#define REG_DP_STATE_CTRL\t\t\t(0x00000004)\n#define DP_STATE_CTRL_LINK_TRAINING_PATTERN1\t(0x00000001)\n#define DP_STATE_CTRL_LINK_TRAINING_PATTERN2\t(0x00000002)\n#define DP_STATE_CTRL_LINK_TRAINING_PATTERN3\t(0x00000004)\n#define DP_STATE_CTRL_LINK_TRAINING_PATTERN4\t(0x00000008)\n#define DP_STATE_CTRL_LINK_SYMBOL_ERR_MEASURE\t(0x00000010)\n#define DP_STATE_CTRL_LINK_PRBS7\t\t(0x00000020)\n#define DP_STATE_CTRL_LINK_TEST_CUSTOM_PATTERN\t(0x00000040)\n#define DP_STATE_CTRL_SEND_VIDEO\t\t(0x00000080)\n#define DP_STATE_CTRL_PUSH_IDLE\t\t\t(0x00000100)\n\n#define REG_DP_CONFIGURATION_CTRL\t\t(0x00000008)\n#define DP_CONFIGURATION_CTRL_SYNC_ASYNC_CLK\t(0x00000001)\n#define DP_CONFIGURATION_CTRL_STATIC_DYNAMIC_CN (0x00000002)\n#define DP_CONFIGURATION_CTRL_P_INTERLACED\t(0x00000004)\n#define DP_CONFIGURATION_CTRL_INTERLACED_BTF\t(0x00000008)\n#define DP_CONFIGURATION_CTRL_NUM_OF_LANES\t(0x00000010)\n#define DP_CONFIGURATION_CTRL_ENHANCED_FRAMING\t(0x00000040)\n#define DP_CONFIGURATION_CTRL_SEND_VSC\t\t(0x00000080)\n#define DP_CONFIGURATION_CTRL_BPC\t\t(0x00000100)\n#define DP_CONFIGURATION_CTRL_ASSR\t\t(0x00000400)\n#define DP_CONFIGURATION_CTRL_RGB_YUV\t\t(0x00000800)\n#define DP_CONFIGURATION_CTRL_LSCLK_DIV\t\t(0x00002000)\n#define DP_CONFIGURATION_CTRL_NUM_OF_LANES_SHIFT\t(0x04)\n#define DP_CONFIGURATION_CTRL_BPC_SHIFT\t\t(0x08)\n#define DP_CONFIGURATION_CTRL_LSCLK_DIV_SHIFT\t(0x0D)\n\n#define REG_DP_SOFTWARE_MVID\t\t\t(0x00000010)\n#define REG_DP_SOFTWARE_NVID\t\t\t(0x00000018)\n#define REG_DP_TOTAL_HOR_VER\t\t\t(0x0000001C)\n#define REG_DP_START_HOR_VER_FROM_SYNC\t\t(0x00000020)\n#define REG_DP_HSYNC_VSYNC_WIDTH_POLARITY\t(0x00000024)\n#define REG_DP_ACTIVE_HOR_VER\t\t\t(0x00000028)\n\n#define REG_DP_MISC1_MISC0\t\t\t(0x0000002C)\n#define DP_MISC0_SYNCHRONOUS_CLK\t\t(0x00000001)\n#define DP_MISC0_COLORIMETRY_CFG_SHIFT\t\t(0x00000001)\n#define DP_MISC0_TEST_BITS_DEPTH_SHIFT\t\t(0x00000005)\n\n#define REG_DP_VALID_BOUNDARY\t\t\t(0x00000030)\n#define REG_DP_VALID_BOUNDARY_2\t\t\t(0x00000034)\n\n#define REG_DP_LOGICAL2PHYSICAL_LANE_MAPPING\t(0x00000038)\n#define LANE0_MAPPING_SHIFT\t\t\t(0x00000000)\n#define LANE1_MAPPING_SHIFT\t\t\t(0x00000002)\n#define LANE2_MAPPING_SHIFT\t\t\t(0x00000004)\n#define LANE3_MAPPING_SHIFT\t\t\t(0x00000006)\n\n#define REG_DP_MAINLINK_READY\t\t\t(0x00000040)\n#define DP_MAINLINK_READY_FOR_VIDEO\t\t(0x00000001)\n#define DP_MAINLINK_READY_LINK_TRAINING_SHIFT\t(0x00000003)\n\n#define REG_DP_MAINLINK_LEVELS\t\t\t(0x00000044)\n#define DP_MAINLINK_SAFE_TO_EXIT_LEVEL_2\t(0x00000002)\n\n\n#define REG_DP_TU\t\t\t\t(0x0000004C)\n\n#define REG_DP_HBR2_COMPLIANCE_SCRAMBLER_RESET\t(0x00000054)\n#define DP_HBR2_ERM_PATTERN\t\t\t(0x00010000)\n\n#define REG_DP_TEST_80BIT_CUSTOM_PATTERN_REG0\t(0x000000C0)\n#define REG_DP_TEST_80BIT_CUSTOM_PATTERN_REG1\t(0x000000C4)\n#define REG_DP_TEST_80BIT_CUSTOM_PATTERN_REG2\t(0x000000C8)\n\n#define MMSS_DP_MISC1_MISC0\t\t\t(0x0000002C)\n#define MMSS_DP_AUDIO_TIMING_GEN\t\t(0x00000080)\n#define MMSS_DP_AUDIO_TIMING_RBR_32\t\t(0x00000084)\n#define MMSS_DP_AUDIO_TIMING_HBR_32\t\t(0x00000088)\n#define MMSS_DP_AUDIO_TIMING_RBR_44\t\t(0x0000008C)\n#define MMSS_DP_AUDIO_TIMING_HBR_44\t\t(0x00000090)\n#define MMSS_DP_AUDIO_TIMING_RBR_48\t\t(0x00000094)\n#define MMSS_DP_AUDIO_TIMING_HBR_48\t\t(0x00000098)\n\n#define REG_PSR_CONFIG\t\t\t\t(0x00000100)\n#define DISABLE_PSR\t\t\t\t(0x00000000)\n#define PSR1_SUPPORTED\t\t\t\t(0x00000001)\n#define PSR2_WITHOUT_FRAMESYNC\t\t\t(0x00000002)\n#define PSR2_WITH_FRAMESYNC\t\t\t(0x00000003)\n\n#define REG_PSR_CMD\t\t\t\t(0x00000110)\n#define PSR_ENTER\t\t\t\t(0x00000001)\n#define PSR_EXIT\t\t\t\t(0x00000002)\n\n#define MMSS_DP_PSR_CRC_RG\t\t\t(0x00000154)\n#define MMSS_DP_PSR_CRC_B\t\t\t(0x00000158)\n\n#define REG_DP_COMPRESSION_MODE_CTRL\t\t(0x00000180)\n\n#define MMSS_DP_AUDIO_CFG\t\t\t(0x00000200)\n#define MMSS_DP_AUDIO_STATUS\t\t\t(0x00000204)\n#define MMSS_DP_AUDIO_PKT_CTRL\t\t\t(0x00000208)\n#define MMSS_DP_AUDIO_PKT_CTRL2\t\t\t(0x0000020C)\n#define MMSS_DP_AUDIO_ACR_CTRL\t\t\t(0x00000210)\n#define MMSS_DP_AUDIO_CTRL_RESET\t\t(0x00000214)\n\n#define MMSS_DP_SDP_CFG\t\t\t\t(0x00000228)\n#define MMSS_DP_SDP_CFG2\t\t\t(0x0000022C)\n#define MMSS_DP_AUDIO_TIMESTAMP_0\t\t(0x00000230)\n#define MMSS_DP_AUDIO_TIMESTAMP_1\t\t(0x00000234)\n\n#define MMSS_DP_AUDIO_STREAM_0\t\t\t(0x00000240)\n#define MMSS_DP_AUDIO_STREAM_1\t\t\t(0x00000244)\n\n#define MMSS_DP_SDP_CFG3\t\t\t(0x0000024c)\n#define UPDATE_SDP\t\t\t\t(0x00000001)\n\n#define MMSS_DP_EXTENSION_0\t\t\t(0x00000250)\n#define MMSS_DP_EXTENSION_1\t\t\t(0x00000254)\n#define MMSS_DP_EXTENSION_2\t\t\t(0x00000258)\n#define MMSS_DP_EXTENSION_3\t\t\t(0x0000025C)\n#define MMSS_DP_EXTENSION_4\t\t\t(0x00000260)\n#define MMSS_DP_EXTENSION_5\t\t\t(0x00000264)\n#define MMSS_DP_EXTENSION_6\t\t\t(0x00000268)\n#define MMSS_DP_EXTENSION_7\t\t\t(0x0000026C)\n#define MMSS_DP_EXTENSION_8\t\t\t(0x00000270)\n#define MMSS_DP_EXTENSION_9\t\t\t(0x00000274)\n#define MMSS_DP_AUDIO_COPYMANAGEMENT_0\t\t(0x00000278)\n#define MMSS_DP_AUDIO_COPYMANAGEMENT_1\t\t(0x0000027C)\n#define MMSS_DP_AUDIO_COPYMANAGEMENT_2\t\t(0x00000280)\n#define MMSS_DP_AUDIO_COPYMANAGEMENT_3\t\t(0x00000284)\n#define MMSS_DP_AUDIO_COPYMANAGEMENT_4\t\t(0x00000288)\n#define MMSS_DP_AUDIO_COPYMANAGEMENT_5\t\t(0x0000028C)\n#define MMSS_DP_AUDIO_ISRC_0\t\t\t(0x00000290)\n#define MMSS_DP_AUDIO_ISRC_1\t\t\t(0x00000294)\n#define MMSS_DP_AUDIO_ISRC_2\t\t\t(0x00000298)\n#define MMSS_DP_AUDIO_ISRC_3\t\t\t(0x0000029C)\n#define MMSS_DP_AUDIO_ISRC_4\t\t\t(0x000002A0)\n#define MMSS_DP_AUDIO_ISRC_5\t\t\t(0x000002A4)\n#define MMSS_DP_AUDIO_INFOFRAME_0\t\t(0x000002A8)\n#define MMSS_DP_AUDIO_INFOFRAME_1\t\t(0x000002AC)\n#define MMSS_DP_AUDIO_INFOFRAME_2\t\t(0x000002B0)\n\n#define MMSS_DP_GENERIC0_0\t\t\t(0x00000300)\n#define MMSS_DP_GENERIC0_1\t\t\t(0x00000304)\n#define MMSS_DP_GENERIC0_2\t\t\t(0x00000308)\n#define MMSS_DP_GENERIC0_3\t\t\t(0x0000030C)\n#define MMSS_DP_GENERIC0_4\t\t\t(0x00000310)\n#define MMSS_DP_GENERIC0_5\t\t\t(0x00000314)\n#define MMSS_DP_GENERIC0_6\t\t\t(0x00000318)\n#define MMSS_DP_GENERIC0_7\t\t\t(0x0000031C)\n#define MMSS_DP_GENERIC0_8\t\t\t(0x00000320)\n#define MMSS_DP_GENERIC0_9\t\t\t(0x00000324)\n#define MMSS_DP_GENERIC1_0\t\t\t(0x00000328)\n#define MMSS_DP_GENERIC1_1\t\t\t(0x0000032C)\n#define MMSS_DP_GENERIC1_2\t\t\t(0x00000330)\n#define MMSS_DP_GENERIC1_3\t\t\t(0x00000334)\n#define MMSS_DP_GENERIC1_4\t\t\t(0x00000338)\n#define MMSS_DP_GENERIC1_5\t\t\t(0x0000033C)\n#define MMSS_DP_GENERIC1_6\t\t\t(0x00000340)\n#define MMSS_DP_GENERIC1_7\t\t\t(0x00000344)\n#define MMSS_DP_GENERIC1_8\t\t\t(0x00000348)\n#define MMSS_DP_GENERIC1_9\t\t\t(0x0000034C)\n\n#define MMSS_DP_VSCEXT_0\t\t\t(0x000002D0)\n#define MMSS_DP_VSCEXT_1\t\t\t(0x000002D4)\n#define MMSS_DP_VSCEXT_2\t\t\t(0x000002D8)\n#define MMSS_DP_VSCEXT_3\t\t\t(0x000002DC)\n#define MMSS_DP_VSCEXT_4\t\t\t(0x000002E0)\n#define MMSS_DP_VSCEXT_5\t\t\t(0x000002E4)\n#define MMSS_DP_VSCEXT_6\t\t\t(0x000002E8)\n#define MMSS_DP_VSCEXT_7\t\t\t(0x000002EC)\n#define MMSS_DP_VSCEXT_8\t\t\t(0x000002F0)\n#define MMSS_DP_VSCEXT_9\t\t\t(0x000002F4)\n\n#define MMSS_DP_BIST_ENABLE\t\t\t(0x00000000)\n#define DP_BIST_ENABLE_DPBIST_EN\t\t(0x00000001)\n\n#define MMSS_DP_TIMING_ENGINE_EN\t\t(0x00000010)\n#define DP_TIMING_ENGINE_EN_EN\t\t\t(0x00000001)\n\n#define MMSS_DP_INTF_CONFIG\t\t\t(0x00000014)\n#define MMSS_DP_INTF_HSYNC_CTL\t\t\t(0x00000018)\n#define MMSS_DP_INTF_VSYNC_PERIOD_F0\t\t(0x0000001C)\n#define MMSS_DP_INTF_VSYNC_PERIOD_F1\t\t(0x00000020)\n#define MMSS_DP_INTF_VSYNC_PULSE_WIDTH_F0\t(0x00000024)\n#define MMSS_DP_INTF_VSYNC_PULSE_WIDTH_F1\t(0x00000028)\n#define MMSS_INTF_DISPLAY_V_START_F0\t\t(0x0000002C)\n#define MMSS_INTF_DISPLAY_V_START_F1\t\t(0x00000030)\n#define MMSS_DP_INTF_DISPLAY_V_END_F0\t\t(0x00000034)\n#define MMSS_DP_INTF_DISPLAY_V_END_F1\t\t(0x00000038)\n#define MMSS_DP_INTF_ACTIVE_V_START_F0\t\t(0x0000003C)\n#define MMSS_DP_INTF_ACTIVE_V_START_F1\t\t(0x00000040)\n#define MMSS_DP_INTF_ACTIVE_V_END_F0\t\t(0x00000044)\n#define MMSS_DP_INTF_ACTIVE_V_END_F1\t\t(0x00000048)\n#define MMSS_DP_INTF_DISPLAY_HCTL\t\t(0x0000004C)\n#define MMSS_DP_INTF_ACTIVE_HCTL\t\t(0x00000050)\n#define MMSS_DP_INTF_POLARITY_CTL\t\t(0x00000058)\n\n#define MMSS_DP_TPG_MAIN_CONTROL\t\t(0x00000060)\n#define MMSS_DP_DSC_DTO\t\t\t\t(0x0000007C)\n#define DP_TPG_CHECKERED_RECT_PATTERN\t\t(0x00000100)\n\n#define MMSS_DP_TPG_VIDEO_CONFIG\t\t(0x00000064)\n#define DP_TPG_VIDEO_CONFIG_BPP_8BIT\t\t(0x00000001)\n#define DP_TPG_VIDEO_CONFIG_RGB\t\t\t(0x00000004)\n\n#define MMSS_DP_ASYNC_FIFO_CONFIG\t\t(0x00000088)\n\n#define REG_DP_PHY_AUX_INTERRUPT_CLEAR          (0x0000004C)\n#define REG_DP_PHY_AUX_BIST_CFG\t\t\t(0x00000050)\n#define REG_DP_PHY_AUX_INTERRUPT_STATUS         (0x000000BC)\n\n \n#define DP_HDCP_CTRL                                   (0x0A0)\n#define DP_HDCP_STATUS                                 (0x0A4)\n#define DP_HDCP_SW_UPPER_AKSV                          (0x098)\n#define DP_HDCP_SW_LOWER_AKSV                          (0x09C)\n#define DP_HDCP_ENTROPY_CTRL0                          (0x350)\n#define DP_HDCP_ENTROPY_CTRL1                          (0x35C)\n#define DP_HDCP_SHA_STATUS                             (0x0C8)\n#define DP_HDCP_RCVPORT_DATA2_0                        (0x0B0)\n#define DP_HDCP_RCVPORT_DATA3                          (0x0A4)\n#define DP_HDCP_RCVPORT_DATA4                          (0x0A8)\n#define DP_HDCP_RCVPORT_DATA5                          (0x0C0)\n#define DP_HDCP_RCVPORT_DATA6                          (0x0C4)\n\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_SHA_CTRL           (0x024)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_SHA_DATA           (0x028)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA0      (0x004)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA1      (0x008)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA7      (0x00C)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA8      (0x010)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA9      (0x014)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA10     (0x018)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA11     (0x01C)\n#define HDCP_SEC_DP_TZ_HV_HLOS_HDCP_RCVPORT_DATA12     (0x020)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}