["PhD", "Contact Information", "UIC Dept", "Electrical & Computer Engineering", "Sciences and Engineering Offices", "SEO", "South Morgan St.(M", "1992BS Computer Science University", "Interests Electronic Design Automation", "VLSI Physical Design Automation", "CRC Press", "ISBN", "Timing-Driven Routing", "VLSI", "Kluwer Academic Publishers", "Interconnect Analysis and Synthesis", "ISBN 0-471-", "Layout-Level Logic Restructuring Framework", "J.", "IEEE Transactions on Computer-Aided Design of Integrated Circuts and Systems", "IEEE Transactions on Computer-Aided Design of Integrated Circuts and Systems", "RBI", "Lillis", "J.", "IEEE Transactions on Computer-Aided Design of Integrated Circuts and Systems", "IEEE Transactions on Computer-Aided Design", "ACM Transactions", "Design Automation of Electronic Systems", "TODAES", "VLSI Design", "Steiner Trees", "IEEE Transactions on Computer-Aided Design", "IEEE Transactions", "Timing Optimization", "IEEE Transactions", "IEEE Journal of Solid State Circuits", "IEEE Transactions on Circuits and Systems", "IEEE/ACM", "USA Pages", "South Pacific Design Automation Conference", "Shanghai China.3", "Proc", "IEEE International Conference on Computer-Aided Design", "ACM", "Synthisis", "Temecula CA", "Timing Optimization of FPGA Placements", "ACM", "Design Automation Conference", "IEEE International Conference on Computer-Aided Design", "ACM", "IEEE Design Automation Conference", "Linear Placement", "36th ACM/", "Proc", "Proc", "35th ACM/", "ACM/IEEE International Workshop on Timing Issues", "Digital Systems", "Timing Optimization", "Proc", "34th ACM", "Proc", "33rd ACM", "New Spectral Linear Placement and Clustering Approach", "Proc", "33rd ACM", "Proc", "IEEE International Symposium on Circuits and Systems", "Proc", "VLSI Design Applications", "CSE Dept", "UC San Diego"]