# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/LogicDesign_github/LogicDesign/Practice08/dut.v
