INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/combinational circuits/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/combinational circuits/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/combinational circuits/priority_encoder/priority_encoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
