`timescale 1ns/100ps
 
module mux_2_1_tb;
 reg a, b, select;
 wire y;


 mux_2_1 u0_DUT(.a(a),.b(b),.select(select),
  .y(y));


 initial begin
	  $dumpfile("2_1mux.vcd");
	  $dumpvars(0,mux_2_1_tb);
	  
	  a=1'b0;b=1'b0; select=1'b0;
	  #10 a=1'b1; 
	  #10 select = 1'b1;
	  #10 b=1'b1;
	  #10 a=1'b0;
	  #10 $finish;
	  
	 end
endmodule
