{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685065202436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685065202444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 09:40:02 2023 " "Processing started: Fri May 26 09:40:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685065202444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065202444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065202444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685065203034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685065203035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_send.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_send " "Found entity 1: udp_send" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_d4 " "Found entity 1: crc_d4" {  } { { "crc32_d4.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/crc32_d4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk125m.v 1 1 " "Found 1 design units, including 1 entities, in source file clk125m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk125m " "Found entity 1: clk125m" {  } { { "clk125m.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_receive " "Found entity 1: udp_receive" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk250.v 1 1 " "Found 1 design units, including 1 entities, in source file clk250.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk250 " "Found entity 1: clk250" {  } { { "clk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altddioin.v 1 1 " "Found 1 design units, including 1 entities, in source file altddioin.v" { { "Info" "ISGN_ENTITY_NAME" "1 altddioin " "Found entity 1: altddioin" {  } { { "altddioin.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxclk250.v 1 1 " "Found 1 design units, including 1 entities, in source file rxclk250.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxclk250 " "Found entity 1: rxclk250" {  } { { "rxclk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ptp_dataparse.v 1 1 " "Found 1 design units, including 1 entities, in source file ptp_dataparse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ptp_DataParse " "Found entity 1: ptp_DataParse" {  } { { "ptp_DataParse.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ptp_DataParse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc.v 1 1 " "Found 1 design units, including 1 entities, in source file crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "crc.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/crc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_arp_send.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_arp_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arp_send " "Found entity 1: eth_arp_send" {  } { { "eth_arp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/eth_arp_send.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "fir/dspba_library_package.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir/dspba_library.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214460 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir/dspba_library.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214460 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214467 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214479 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214486 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214494 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214497 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir/altera_avalon_sc_fifo.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214518 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "fir/fir_0002_ast.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214524 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "fir/fir_0002_ast.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "fir/fir_0002.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214531 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "fir/fir_0002.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_acq.v 1 1 " "Found 1 design units, including 1 entities, in source file data_acq.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_acq " "Found entity 1: data_acq" {  } { { "data_acq.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pp " "Found entity 1: fifo_pp" {  } { { "fifo_pp.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo_pp.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_crc ethernet.v(133) " "Verilog HDL Implicit Net warning at ethernet.v(133): created implicit net for \"clk_crc\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "arp_tx_en ethernet.v(152) " "Verilog HDL Implicit Net warning at ethernet.v(152): created implicit net for \"arp_tx_en\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rec_pkt_done ethernet.v(263) " "Verilog HDL Implicit Net warning at ethernet.v(263): created implicit net for \"rec_pkt_done\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rec_en ethernet.v(265) " "Verilog HDL Implicit Net warning at ethernet.v(265): created implicit net for \"rec_en\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet " "Elaborating entity \"ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685065214712 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_start_en 0 ethernet.v(57) " "Net \"tx_start_en\" at ethernet.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685065214726 "|ethernet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk125m clk125m:c1 " "Elaborating entity \"clk125m\" for hierarchy \"clk125m:c1\"" {  } { { "ethernet.v" "c1" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk125m:c1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk125m:c1\|altpll:altpll_component\"" {  } { { "clk125m.v" "altpll_component" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk125m:c1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk125m:c1\|altpll:altpll_component\"" {  } { { "clk125m.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk125m:c1\|altpll:altpll_component " "Instantiated megafunction \"clk125m:c1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1000 " "Parameter \"clk1_phase_shift\" = \"-1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 4000 " "Parameter \"clk2_phase_shift\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 170000 " "Parameter \"clk3_phase_shift\" = \"170000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk125m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk125m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214790 ""}  } { { "clk125m.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065214790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk125m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk125m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk125m_altpll " "Found entity 1: clk125m_altpll" {  } { { "db/clk125m_altpll.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk125m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk125m_altpll clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated " "Elaborating entity \"clk125m_altpll\" for hierarchy \"clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk250 clk250:c2 " "Elaborating entity \"clk250\" for hierarchy \"clk250:c2\"" {  } { { "ethernet.v" "c2" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk250:c2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk250:c2\|altpll:altpll_component\"" {  } { { "clk250.v" "altpll_component" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk250:c2\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk250:c2\|altpll:altpll_component\"" {  } { { "clk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk250:c2\|altpll:altpll_component " "Instantiated megafunction \"clk250:c2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065214887 ""}  } { { "clk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065214887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk250_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk250_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk250_altpll " "Found entity 1: clk250_altpll" {  } { { "db/clk250_altpll.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk250_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065214948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065214948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk250_altpll clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated " "Elaborating entity \"clk250_altpll\" for hierarchy \"clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_arp_send eth_arp_send:arp1 " "Elaborating entity \"eth_arp_send\" for hierarchy \"eth_arp_send:arp1\"" {  } { { "ethernet.v" "arp1" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_arp_send.v(62) " "Verilog HDL assignment warning at eth_arp_send.v(62): truncated value with size 32 to match size of target (7)" {  } { { "eth_arp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/eth_arp_send.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685065214967 "|ethernet|eth_arp_send:arp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddioin altddioin:a1 " "Elaborating entity \"altddioin\" for hierarchy \"altddioin:a1\"" {  } { { "ethernet.v" "a1" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065214973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in altddioin:a1\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\"" {  } { { "altddioin.v" "ALTDDIO_IN_component" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altddioin:a1\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\"" {  } { { "altddioin.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altddioin:a1\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215031 ""}  } { { "altddioin.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065215031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_1gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_1gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_1gg " "Found entity 1: ddio_in_1gg" {  } { { "db/ddio_in_1gg.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/ddio_in_1gg.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065215083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_1gg altddioin:a1\|altddio_in:ALTDDIO_IN_component\|ddio_in_1gg:auto_generated " "Elaborating entity \"ddio_in_1gg\" for hierarchy \"altddioin:a1\|altddio_in:ALTDDIO_IN_component\|ddio_in_1gg:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_send udp_send:u_udp_send " "Elaborating entity \"udp_send\" for hierarchy \"udp_send:u_udp_send\"" {  } { { "ethernet.v" "u_udp_send" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(109) " "Verilog HDL assignment warning at udp_send.v(109): truncated value with size 32 to match size of target (16)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_send.v(111) " "Verilog HDL assignment warning at udp_send.v(111): truncated value with size 32 to match size of target (16)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "preamble\[0\] 0 udp_send.v(60) " "Net \"preamble\[0\]\" at udp_send.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[0\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[0\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[1\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[1\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215107 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[2\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[2\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[3\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[3\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[4\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[4\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[5\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[5\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215108 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[6\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[7\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[8\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[9\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[10\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215109 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[11\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[12\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] udp_send.v(175) " "Inferred latch for \"eth_head\[13\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215110 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[1\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[2\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[3\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[4\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215111 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[5\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[6\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[7\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[0\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[0\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[1\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[1\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[2\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[2\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[3\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[3\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[4\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[4\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[5\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[5\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[6\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[6\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[8\]\[7\] udp_send.v(175) " "Inferred latch for \"preamble\[8\]\[7\]\" at udp_send.v(175)" {  } { { "udp_send.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215112 "|ethernet|udp_send:u_udp_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_receive udp_receive:u_udp_receive " "Elaborating entity \"udp_receive\" for hierarchy \"udp_receive:u_udp_receive\"" {  } { { "ethernet.v" "u_udp_receive" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rec_byte_num udp_receive.v(53) " "Verilog HDL or VHDL warning at udp_receive.v(53): object \"rec_byte_num\" assigned a value but never read" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685065215131 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eth_type udp_receive.v(62) " "Verilog HDL or VHDL warning at udp_receive.v(62): object \"eth_type\" assigned a value but never read" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685065215131 "|ethernet|udp_receive:u_udp_receive"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "udp_receive.v(95) " "Verilog HDL warning at udp_receive.v(95): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 95 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1685065215131 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rec_otss udp_receive.v(28) " "Output port \"rec_otss\" at udp_receive.v(28) has no driver" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685065215131 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rec_otsn udp_receive.v(29) " "Output port \"rec_otsn\" at udp_receive.v(29) has no driver" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685065215131 "|ethernet|udp_receive:u_udp_receive"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatacnt_en udp_receive.v(30) " "Output port \"txdatacnt_en\" at udp_receive.v(30) has no driver" {  } { { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685065215131 "|ethernet|udp_receive:u_udp_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxclk250 udp_receive:u_udp_receive\|rxclk250:c3 " "Elaborating entity \"rxclk250\" for hierarchy \"udp_receive:u_udp_receive\|rxclk250:c3\"" {  } { { "udp_receive.v" "c3" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\"" {  } { { "rxclk250.v" "altpll_component" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component " "Elaborated megafunction instantiation \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\"" {  } { { "rxclk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component " "Instantiated megafunction \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 2000 " "Parameter \"clk0_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rxclk250 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rxclk250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215159 ""}  } { { "rxclk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065215159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rxclk250_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/rxclk250_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxclk250_altpll " "Found entity 1: rxclk250_altpll" {  } { { "db/rxclk250_altpll.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/rxclk250_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065215204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxclk250_altpll udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated " "Elaborating entity \"rxclk250_altpll\" for hierarchy \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 crc32_d4:u_crc32_d4 " "Elaborating entity \"crc32_d4\" for hierarchy \"crc32_d4:u_crc32_d4\"" {  } { { "ethernet.v" "u_crc32_d4" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_acq data_acq:d1 " "Elaborating entity \"data_acq\" for hierarchy \"data_acq:d1\"" {  } { { "ethernet.v" "d1" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir data_acq:d1\|fir:f1 " "Elaborating entity \"fir\" for hierarchy \"data_acq:d1\|fir:f1\"" {  } { { "data_acq.v" "f1" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002 data_acq:d1\|fir:f1\|fir_0002:fir_inst " "Elaborating entity \"fir_0002\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\"" {  } { { "fir.v" "fir_inst" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig fir_0002.vhd(54) " "Verilog HDL or VHDL warning at fir_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "fir/fir_0002.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685065215245 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_ast data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst " "Elaborating entity \"fir_0002_ast\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\"" {  } { { "fir/fir_0002.vhd" "fir_0002_ast_inst" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215247 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core fir_0002_ast.vhd(208) " "VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fir/fir_0002_ast.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685065215252 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "fir/fir_0002_ast.vhd" "sink" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "fir/fir_0002_ast.vhd" "source" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "fir/fir_0002_ast.vhd" "intf_ctrl" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_0002_rtl_core data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"fir_0002_rtl_core\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "fir/fir_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "fir/fir_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr2_dmem" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem " "Elaborated megafunction instantiation \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 507 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem " "Instantiated megafunction \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215369 ""}  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 507 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065215369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kln3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kln3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kln3 " "Found entity 1: altsyncram_kln3" {  } { { "db/altsyncram_kln3.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_kln3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065215417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kln3 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\|altsyncram_kln3:auto_generated " "Elaborating entity \"altsyncram_kln3\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem\|altsyncram_kln3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_delayr1_mem_dmem" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Elaborated megafunction instantiation \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\"" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 565 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem " "Instantiated megafunction \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 440 " "Parameter \"numwords_a\" = \"440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 440 " "Parameter \"numwords_b\" = \"440\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215453 ""}  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 565 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065215453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgq3 " "Found entity 1: altsyncram_bgq3" {  } { { "db/altsyncram_bgq3.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_bgq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065215501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgq3 data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altsyncram_bgq3:auto_generated " "Elaborating entity \"altsyncram_bgq3\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem\|altsyncram_bgq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "fir/fir_0002_rtl_core.vhd" "d_xIn_0_13" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\"" {  } { { "fir/fir_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_1_component" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component " "Elaborated megafunction instantiation \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\"" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component " "Instantiated megafunction \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215584 ""}  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065215584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7eu " "Found entity 1: mult_7eu" {  } { { "db/mult_7eu.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/mult_7eu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065215626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7eu data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\|mult_7eu:auto_generated " "Elaborating entity \"mult_7eu\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component\|mult_7eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"data_acq:d1\|fir:f1\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "fir/fir_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215649 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "auk_dspip_roundsat_hpfir.vhd(103) " "VHDL warning at auk_dspip_roundsat_hpfir.vhd(103): constant value overflow" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 103 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1685065215655 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk"}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "auk_dspip_roundsat_hpfir.vhd(104) " "VHDL warning at auk_dspip_roundsat_hpfir.vhd(104): constant value overflow" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd" 104 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1685065215655 "|ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_pp data_acq:d1\|fifo_pp:fifo " "Elaborating entity \"fifo_pp\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\"" {  } { { "data_acq.v" "fifo" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo data_acq:d1\|fifo_pp:fifo\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\"" {  } { { "fifo_pp.v" "fifo1" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo_pp.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.v" "dcfifo_mixed_widths_component" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "fifo.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685065215918 ""}  } { { "fifo.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685065215918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_j7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_j7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_j7k1 " "Found entity 1: dcfifo_j7k1" {  } { { "db/dcfifo_j7k1.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065215967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065215967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_j7k1 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated " "Elaborating entity \"dcfifo_j7k1\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065215968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_s57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_j7k1.tdf" "rdptr_g1p" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_j7k1.tdf" "wrptr_g1p" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kj31 " "Found entity 1: altsyncram_kj31" {  } { { "db/altsyncram_kj31.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_kj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kj31 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|altsyncram_kj31:fifo_ram " "Elaborating entity \"altsyncram_kj31\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|altsyncram_kj31:fifo_ram\"" {  } { { "db/dcfifo_j7k1.tdf" "fifo_ram" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_j7k1.tdf" "rs_dgwp" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_j7k1.tdf" "ws_dgrp" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_j7k1.tdf" "rdempty_eq_comp" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/cntr_64e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685065216370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065216370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"data_acq:d1\|fifo_pp:fifo\|fifo:fifo1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_j7k1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_j7k1.tdf" "cntr_b" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065216371 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clk250:c2\|altpll:altpll_component\|clk250_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clk250_altpll.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk250_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v" 91 0 0 } } { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 139 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065216831 "|ethernet|clk250:c2|altpll:altpll_component|clk250_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685065216831 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685065216831 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"udp_receive:u_udp_receive\|rxclk250:c3\|altpll:altpll_component\|rxclk250_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/rxclk250_altpll.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/rxclk250_altpll.v" 80 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "rxclk250.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v" 100 0 0 } } { "udp_receive.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v" 75 0 0 } } { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 266 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065217504 "|ethernet|udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component|rxclk250_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685065217504 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685065217504 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685065217867 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 78 -1 0 } } { "crc.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/crc.v" 54 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_pjc.tdf" 44 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_s57.tdf" 37 2 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 551 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 493 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 684 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 401 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 644 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 346 -1 0 } } { "fir/fir_0002_rtl_core.vhd" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd" 414 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685065217929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685065217930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685065218490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "159 " "159 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685065220079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685065220465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685065220465 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"clk125m:c1\|altpll:altpll_component\|clk125m_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/clk125m_altpll.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk125m_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clk125m.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v" 103 0 0 } } { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 134 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1685065220551 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_col " "No output dependent on input pin \"eth_rx_col\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_col"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_crs " "No output dependent on input pin \"eth_rx_crs\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_crs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rxdv " "No output dependent on input pin \"eth_rxdv\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rxdv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_clk " "No output dependent on input pin \"eth_rx_clk\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[3\] " "No output dependent on input pin \"eth_rx_data\[3\]\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[2\] " "No output dependent on input pin \"eth_rx_data\[2\]\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[1\] " "No output dependent on input pin \"eth_rx_data\[1\]\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eth_rx_data\[0\] " "No output dependent on input pin \"eth_rx_data\[0\]\"" {  } { { "ethernet.v" "" { Text "D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685065220632 "|ethernet|eth_rx_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685065220632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1606 " "Implemented 1606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685065220632 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685065220632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1484 " "Implemented 1484 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685065220632 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685065220632 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685065220632 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685065220632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685065220632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685065220688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 09:40:20 2023 " "Processing ended: Fri May 26 09:40:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685065220688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685065220688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685065220688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685065220688 ""}
