
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000090cc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004090cc  004090cc  000190cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004090d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000320  204009d0  00409aa8  000209d0  2**3
                  ALLOC
  4 .stack        00002000  20400cf0  00409dc8  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cf0  0040bdc8  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a24d  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000037bd  00000000  00000000  0003aca4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006bbc  00000000  00000000  0003e461  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c68  00000000  00000000  0004501d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bc0  00000000  00000000  00045c85  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000225a5  00000000  00000000  00046845  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010f12  00000000  00000000  00068dea  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090aa5  00000000  00000000  00079cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003e44  00000000  00000000  0010a7a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2c 40 20 15 2d 40 00 c5 2d 40 00 c5 2d 40 00     .,@ .-@..-@..-@.
  400010:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 00 00 00 00     .-@..-@..-@.....
	...
  40002c:	c5 2d 40 00 c5 2d 40 00 00 00 00 00 c5 2d 40 00     .-@..-@......-@.
  40003c:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 05 32 40 00     .-@..-@..-@..2@.
  40004c:	6d 32 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     m2@..-@..-@..-@.
  40005c:	c5 2d 40 00 c5 2d 40 00 00 00 00 00 85 24 40 00     .-@..-@......$@.
  40006c:	9d 24 40 00 b5 24 40 00 c5 2d 40 00 c5 2d 40 00     .$@..$@..-@..-@.
  40007c:	c5 2d 40 00 cd 24 40 00 e5 24 40 00 c5 2d 40 00     .-@..$@..$@..-@.
  40008c:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .-@..-@..-@..-@.
  40009c:	c5 2d 40 00 d5 31 40 00 c5 2d 40 00 c5 2d 40 00     .-@..1@..-@..-@.
  4000ac:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .-@..-@..-@..-@.
  4000bc:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .-@..-@..-@..-@.
  4000cc:	c5 2d 40 00 00 00 00 00 c5 2d 40 00 00 00 00 00     .-@......-@.....
  4000dc:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .-@..-@..-@..-@.
  4000ec:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .-@..-@..-@..-@.
  4000fc:	c5 2d 40 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .-@..-@..-@..-@.
  40010c:	c5 2d 40 00 c5 2d 40 00 00 00 00 00 00 00 00 00     .-@..-@.........
  40011c:	00 00 00 00 c5 2d 40 00 c5 2d 40 00 c5 2d 40 00     .....-@..-@..-@.
  40012c:	c5 2d 40 00 c5 2d 40 00 00 00 00 00 c5 2d 40 00     .-@..-@......-@.
  40013c:	c5 2d 40 00                                         .-@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004090d4 	.word	0x004090d4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004090d4 	.word	0x004090d4
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004090d4 	.word	0x004090d4
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	699b      	ldr	r3, [r3, #24]
}
  4001b8:	4618      	mov	r0, r3
  4001ba:	370c      	adds	r7, #12
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr

004001c4 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  4001c4:	b480      	push	{r7}
  4001c6:	b083      	sub	sp, #12
  4001c8:	af00      	add	r7, sp, #0
  4001ca:	6078      	str	r0, [r7, #4]
  4001cc:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  4001ce:	687b      	ldr	r3, [r7, #4]
  4001d0:	683a      	ldr	r2, [r7, #0]
  4001d2:	61da      	str	r2, [r3, #28]
}
  4001d4:	bf00      	nop
  4001d6:	370c      	adds	r7, #12
  4001d8:	46bd      	mov	sp, r7
  4001da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001de:	4770      	bx	lr

004001e0 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4001e0:	b480      	push	{r7}
  4001e2:	b083      	sub	sp, #12
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	6078      	str	r0, [r7, #4]
  4001e8:	460b      	mov	r3, r1
  4001ea:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ec:	887a      	ldrh	r2, [r7, #2]
  4001ee:	4b07      	ldr	r3, [pc, #28]	; (40020c <rtt_init+0x2c>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4313      	orrs	r3, r2
  4001f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4001fc:	2300      	movs	r3, #0
}
  4001fe:	4618      	mov	r0, r3
  400200:	370c      	adds	r7, #12
  400202:	46bd      	mov	sp, r7
  400204:	f85d 7b04 	ldr.w	r7, [sp], #4
  400208:	4770      	bx	lr
  40020a:	bf00      	nop
  40020c:	204009ec 	.word	0x204009ec

00400210 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  400210:	b480      	push	{r7}
  400212:	b083      	sub	sp, #12
  400214:	af00      	add	r7, sp, #0
  400216:	6078      	str	r0, [r7, #4]
  400218:	460b      	mov	r3, r1
  40021a:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  40021c:	78fb      	ldrb	r3, [r7, #3]
  40021e:	2b00      	cmp	r3, #0
  400220:	d00d      	beq.n	40023e <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <rtt_sel_source+0x54>)
  400224:	681b      	ldr	r3, [r3, #0]
  400226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40022a:	4a0e      	ldr	r2, [pc, #56]	; (400264 <rtt_sel_source+0x54>)
  40022c:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40022e:	687b      	ldr	r3, [r7, #4]
  400230:	681a      	ldr	r2, [r3, #0]
  400232:	4b0c      	ldr	r3, [pc, #48]	; (400264 <rtt_sel_source+0x54>)
  400234:	681b      	ldr	r3, [r3, #0]
  400236:	431a      	orrs	r2, r3
  400238:	687b      	ldr	r3, [r7, #4]
  40023a:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  40023c:	e00c      	b.n	400258 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40023e:	4b09      	ldr	r3, [pc, #36]	; (400264 <rtt_sel_source+0x54>)
  400240:	681b      	ldr	r3, [r3, #0]
  400242:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400246:	4a07      	ldr	r2, [pc, #28]	; (400264 <rtt_sel_source+0x54>)
  400248:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40024a:	687b      	ldr	r3, [r7, #4]
  40024c:	681a      	ldr	r2, [r3, #0]
  40024e:	4b05      	ldr	r3, [pc, #20]	; (400264 <rtt_sel_source+0x54>)
  400250:	681b      	ldr	r3, [r3, #0]
  400252:	431a      	orrs	r2, r3
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	601a      	str	r2, [r3, #0]
}
  400258:	bf00      	nop
  40025a:	370c      	adds	r7, #12
  40025c:	46bd      	mov	sp, r7
  40025e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400262:	4770      	bx	lr
  400264:	204009ec 	.word	0x204009ec

00400268 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400268:	b480      	push	{r7}
  40026a:	b085      	sub	sp, #20
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	681b      	ldr	r3, [r3, #0]
  400276:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400278:	68fa      	ldr	r2, [r7, #12]
  40027a:	683b      	ldr	r3, [r7, #0]
  40027c:	4313      	orrs	r3, r2
  40027e:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400280:	4b06      	ldr	r3, [pc, #24]	; (40029c <rtt_enable_interrupt+0x34>)
  400282:	681b      	ldr	r3, [r3, #0]
  400284:	68fa      	ldr	r2, [r7, #12]
  400286:	4313      	orrs	r3, r2
  400288:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	68fa      	ldr	r2, [r7, #12]
  40028e:	601a      	str	r2, [r3, #0]
}
  400290:	bf00      	nop
  400292:	3714      	adds	r7, #20
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr
  40029c:	204009ec 	.word	0x204009ec

004002a0 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b085      	sub	sp, #20
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	6078      	str	r0, [r7, #4]
  4002a8:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  4002aa:	2300      	movs	r3, #0
  4002ac:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	681b      	ldr	r3, [r3, #0]
  4002b2:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  4002b4:	683b      	ldr	r3, [r7, #0]
  4002b6:	43db      	mvns	r3, r3
  4002b8:	68fa      	ldr	r2, [r7, #12]
  4002ba:	4013      	ands	r3, r2
  4002bc:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4002be:	4b07      	ldr	r3, [pc, #28]	; (4002dc <rtt_disable_interrupt+0x3c>)
  4002c0:	681b      	ldr	r3, [r3, #0]
  4002c2:	68fa      	ldr	r2, [r7, #12]
  4002c4:	4313      	orrs	r3, r2
  4002c6:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4002c8:	687b      	ldr	r3, [r7, #4]
  4002ca:	68fa      	ldr	r2, [r7, #12]
  4002cc:	601a      	str	r2, [r3, #0]
}
  4002ce:	bf00      	nop
  4002d0:	3714      	adds	r7, #20
  4002d2:	46bd      	mov	sp, r7
  4002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop
  4002dc:	204009ec 	.word	0x204009ec

004002e0 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002e8:	687b      	ldr	r3, [r7, #4]
  4002ea:	689b      	ldr	r3, [r3, #8]
  4002ec:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ee:	e002      	b.n	4002f6 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4002f0:	687b      	ldr	r3, [r7, #4]
  4002f2:	689b      	ldr	r3, [r3, #8]
  4002f4:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4002f6:	687b      	ldr	r3, [r7, #4]
  4002f8:	689a      	ldr	r2, [r3, #8]
  4002fa:	68fb      	ldr	r3, [r7, #12]
  4002fc:	429a      	cmp	r2, r3
  4002fe:	d1f7      	bne.n	4002f0 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  400300:	68fb      	ldr	r3, [r7, #12]
}
  400302:	4618      	mov	r0, r3
  400304:	3714      	adds	r7, #20
  400306:	46bd      	mov	sp, r7
  400308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030c:	4770      	bx	lr

0040030e <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  40030e:	b480      	push	{r7}
  400310:	b083      	sub	sp, #12
  400312:	af00      	add	r7, sp, #0
  400314:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  400316:	687b      	ldr	r3, [r7, #4]
  400318:	68db      	ldr	r3, [r3, #12]
}
  40031a:	4618      	mov	r0, r3
  40031c:	370c      	adds	r7, #12
  40031e:	46bd      	mov	sp, r7
  400320:	f85d 7b04 	ldr.w	r7, [sp], #4
  400324:	4770      	bx	lr
	...

00400328 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400328:	b580      	push	{r7, lr}
  40032a:	b084      	sub	sp, #16
  40032c:	af00      	add	r7, sp, #0
  40032e:	6078      	str	r0, [r7, #4]
  400330:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	681b      	ldr	r3, [r3, #0]
  400336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40033a:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  40033c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400340:	480d      	ldr	r0, [pc, #52]	; (400378 <rtt_write_alarm_time+0x50>)
  400342:	4b0e      	ldr	r3, [pc, #56]	; (40037c <rtt_write_alarm_time+0x54>)
  400344:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400346:	683b      	ldr	r3, [r7, #0]
  400348:	2b00      	cmp	r3, #0
  40034a:	d104      	bne.n	400356 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	f04f 32ff 	mov.w	r2, #4294967295
  400352:	605a      	str	r2, [r3, #4]
  400354:	e003      	b.n	40035e <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400356:	683b      	ldr	r3, [r7, #0]
  400358:	1e5a      	subs	r2, r3, #1
  40035a:	687b      	ldr	r3, [r7, #4]
  40035c:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	2b00      	cmp	r3, #0
  400362:	d004      	beq.n	40036e <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400364:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400368:	4803      	ldr	r0, [pc, #12]	; (400378 <rtt_write_alarm_time+0x50>)
  40036a:	4b05      	ldr	r3, [pc, #20]	; (400380 <rtt_write_alarm_time+0x58>)
  40036c:	4798      	blx	r3
	}

	return 0;
  40036e:	2300      	movs	r3, #0
}
  400370:	4618      	mov	r0, r3
  400372:	3710      	adds	r7, #16
  400374:	46bd      	mov	sp, r7
  400376:	bd80      	pop	{r7, pc}
  400378:	400e1830 	.word	0x400e1830
  40037c:	004002a1 	.word	0x004002a1
  400380:	00400269 	.word	0x00400269

00400384 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  400384:	b480      	push	{r7}
  400386:	b083      	sub	sp, #12
  400388:	af00      	add	r7, sp, #0
  40038a:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	685b      	ldr	r3, [r3, #4]
  400390:	f003 0302 	and.w	r3, r3, #2
  400394:	2b00      	cmp	r3, #0
  400396:	d001      	beq.n	40039c <spi_get_peripheral_select_mode+0x18>
		return 1;
  400398:	2301      	movs	r3, #1
  40039a:	e000      	b.n	40039e <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  40039c:	2300      	movs	r3, #0
	}
}
  40039e:	4618      	mov	r0, r3
  4003a0:	370c      	adds	r7, #12
  4003a2:	46bd      	mov	sp, r7
  4003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003a8:	4770      	bx	lr
	...

004003ac <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4003ac:	b580      	push	{r7, lr}
  4003ae:	b082      	sub	sp, #8
  4003b0:	af00      	add	r7, sp, #0
  4003b2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4003b4:	6878      	ldr	r0, [r7, #4]
  4003b6:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <sysclk_enable_peripheral_clock+0x18>)
  4003b8:	4798      	blx	r3
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	004027c1 	.word	0x004027c1

004003c8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4003c8:	b580      	push	{r7, lr}
  4003ca:	b082      	sub	sp, #8
  4003cc:	af00      	add	r7, sp, #0
  4003ce:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	4a09      	ldr	r2, [pc, #36]	; (4003f8 <spi_enable_clock+0x30>)
  4003d4:	4293      	cmp	r3, r2
  4003d6:	d103      	bne.n	4003e0 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4003d8:	2015      	movs	r0, #21
  4003da:	4b08      	ldr	r3, [pc, #32]	; (4003fc <spi_enable_clock+0x34>)
  4003dc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003de:	e006      	b.n	4003ee <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	4a07      	ldr	r2, [pc, #28]	; (400400 <spi_enable_clock+0x38>)
  4003e4:	4293      	cmp	r3, r2
  4003e6:	d102      	bne.n	4003ee <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4003e8:	202a      	movs	r0, #42	; 0x2a
  4003ea:	4b04      	ldr	r3, [pc, #16]	; (4003fc <spi_enable_clock+0x34>)
  4003ec:	4798      	blx	r3
}
  4003ee:	bf00      	nop
  4003f0:	3708      	adds	r7, #8
  4003f2:	46bd      	mov	sp, r7
  4003f4:	bd80      	pop	{r7, pc}
  4003f6:	bf00      	nop
  4003f8:	40008000 	.word	0x40008000
  4003fc:	004003ad 	.word	0x004003ad
  400400:	40058000 	.word	0x40058000

00400404 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  400404:	b480      	push	{r7}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
  40040a:	6078      	str	r0, [r7, #4]
  40040c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40040e:	687b      	ldr	r3, [r7, #4]
  400410:	685b      	ldr	r3, [r3, #4]
  400412:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  400416:	687b      	ldr	r3, [r7, #4]
  400418:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40041a:	687b      	ldr	r3, [r7, #4]
  40041c:	685a      	ldr	r2, [r3, #4]
  40041e:	683b      	ldr	r3, [r7, #0]
  400420:	041b      	lsls	r3, r3, #16
  400422:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400426:	431a      	orrs	r2, r3
  400428:	687b      	ldr	r3, [r7, #4]
  40042a:	605a      	str	r2, [r3, #4]
}
  40042c:	bf00      	nop
  40042e:	370c      	adds	r7, #12
  400430:	46bd      	mov	sp, r7
  400432:	f85d 7b04 	ldr.w	r7, [sp], #4
  400436:	4770      	bx	lr

00400438 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b084      	sub	sp, #16
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
  400440:	4608      	mov	r0, r1
  400442:	4611      	mov	r1, r2
  400444:	461a      	mov	r2, r3
  400446:	4603      	mov	r3, r0
  400448:	807b      	strh	r3, [r7, #2]
  40044a:	460b      	mov	r3, r1
  40044c:	707b      	strb	r3, [r7, #1]
  40044e:	4613      	mov	r3, r2
  400450:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  400452:	f643 2398 	movw	r3, #15000	; 0x3a98
  400456:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400458:	e006      	b.n	400468 <spi_write+0x30>
		if (!timeout--) {
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	1e5a      	subs	r2, r3, #1
  40045e:	60fa      	str	r2, [r7, #12]
  400460:	2b00      	cmp	r3, #0
  400462:	d101      	bne.n	400468 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400464:	2301      	movs	r3, #1
  400466:	e020      	b.n	4004aa <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400468:	687b      	ldr	r3, [r7, #4]
  40046a:	691b      	ldr	r3, [r3, #16]
  40046c:	f003 0302 	and.w	r3, r3, #2
  400470:	2b00      	cmp	r3, #0
  400472:	d0f2      	beq.n	40045a <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400474:	6878      	ldr	r0, [r7, #4]
  400476:	4b0f      	ldr	r3, [pc, #60]	; (4004b4 <spi_write+0x7c>)
  400478:	4798      	blx	r3
  40047a:	4603      	mov	r3, r0
  40047c:	2b00      	cmp	r3, #0
  40047e:	d00e      	beq.n	40049e <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400480:	887a      	ldrh	r2, [r7, #2]
  400482:	787b      	ldrb	r3, [r7, #1]
  400484:	041b      	lsls	r3, r3, #16
  400486:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40048a:	4313      	orrs	r3, r2
  40048c:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40048e:	783b      	ldrb	r3, [r7, #0]
  400490:	2b00      	cmp	r3, #0
  400492:	d006      	beq.n	4004a2 <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400494:	68bb      	ldr	r3, [r7, #8]
  400496:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40049a:	60bb      	str	r3, [r7, #8]
  40049c:	e001      	b.n	4004a2 <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40049e:	887b      	ldrh	r3, [r7, #2]
  4004a0:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4004a2:	687b      	ldr	r3, [r7, #4]
  4004a4:	68ba      	ldr	r2, [r7, #8]
  4004a6:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4004a8:	2300      	movs	r3, #0
}
  4004aa:	4618      	mov	r0, r3
  4004ac:	3710      	adds	r7, #16
  4004ae:	46bd      	mov	sp, r7
  4004b0:	bd80      	pop	{r7, pc}
  4004b2:	bf00      	nop
  4004b4:	00400385 	.word	0x00400385

004004b8 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4004b8:	b480      	push	{r7}
  4004ba:	b085      	sub	sp, #20
  4004bc:	af00      	add	r7, sp, #0
  4004be:	60f8      	str	r0, [r7, #12]
  4004c0:	60b9      	str	r1, [r7, #8]
  4004c2:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4004c4:	687b      	ldr	r3, [r7, #4]
  4004c6:	2b00      	cmp	r3, #0
  4004c8:	d00c      	beq.n	4004e4 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4004ca:	68fb      	ldr	r3, [r7, #12]
  4004cc:	68ba      	ldr	r2, [r7, #8]
  4004ce:	320c      	adds	r2, #12
  4004d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d4:	f043 0101 	orr.w	r1, r3, #1
  4004d8:	68fb      	ldr	r3, [r7, #12]
  4004da:	68ba      	ldr	r2, [r7, #8]
  4004dc:	320c      	adds	r2, #12
  4004de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4004e2:	e00b      	b.n	4004fc <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004e4:	68fb      	ldr	r3, [r7, #12]
  4004e6:	68ba      	ldr	r2, [r7, #8]
  4004e8:	320c      	adds	r2, #12
  4004ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004ee:	f023 0101 	bic.w	r1, r3, #1
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4004fc:	bf00      	nop
  4004fe:	3714      	adds	r7, #20
  400500:	46bd      	mov	sp, r7
  400502:	f85d 7b04 	ldr.w	r7, [sp], #4
  400506:	4770      	bx	lr

00400508 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400508:	b480      	push	{r7}
  40050a:	b085      	sub	sp, #20
  40050c:	af00      	add	r7, sp, #0
  40050e:	60f8      	str	r0, [r7, #12]
  400510:	60b9      	str	r1, [r7, #8]
  400512:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  400514:	687b      	ldr	r3, [r7, #4]
  400516:	2b00      	cmp	r3, #0
  400518:	d00c      	beq.n	400534 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40051a:	68fb      	ldr	r3, [r7, #12]
  40051c:	68ba      	ldr	r2, [r7, #8]
  40051e:	320c      	adds	r2, #12
  400520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400524:	f043 0102 	orr.w	r1, r3, #2
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	68ba      	ldr	r2, [r7, #8]
  40052c:	320c      	adds	r2, #12
  40052e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  400532:	e00b      	b.n	40054c <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400534:	68fb      	ldr	r3, [r7, #12]
  400536:	68ba      	ldr	r2, [r7, #8]
  400538:	320c      	adds	r2, #12
  40053a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40053e:	f023 0102 	bic.w	r1, r3, #2
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	320c      	adds	r2, #12
  400548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40054c:	bf00      	nop
  40054e:	3714      	adds	r7, #20
  400550:	46bd      	mov	sp, r7
  400552:	f85d 7b04 	ldr.w	r7, [sp], #4
  400556:	4770      	bx	lr

00400558 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400558:	b480      	push	{r7}
  40055a:	b085      	sub	sp, #20
  40055c:	af00      	add	r7, sp, #0
  40055e:	60f8      	str	r0, [r7, #12]
  400560:	60b9      	str	r1, [r7, #8]
  400562:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b04      	cmp	r3, #4
  400568:	d118      	bne.n	40059c <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40056a:	68fb      	ldr	r3, [r7, #12]
  40056c:	68ba      	ldr	r2, [r7, #8]
  40056e:	320c      	adds	r2, #12
  400570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400574:	f023 0108 	bic.w	r1, r3, #8
  400578:	68fb      	ldr	r3, [r7, #12]
  40057a:	68ba      	ldr	r2, [r7, #8]
  40057c:	320c      	adds	r2, #12
  40057e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	68ba      	ldr	r2, [r7, #8]
  400586:	320c      	adds	r2, #12
  400588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40058c:	f043 0104 	orr.w	r1, r3, #4
  400590:	68fb      	ldr	r3, [r7, #12]
  400592:	68ba      	ldr	r2, [r7, #8]
  400594:	320c      	adds	r2, #12
  400596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  40059a:	e02a      	b.n	4005f2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40059c:	687b      	ldr	r3, [r7, #4]
  40059e:	2b00      	cmp	r3, #0
  4005a0:	d118      	bne.n	4005d4 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005a2:	68fb      	ldr	r3, [r7, #12]
  4005a4:	68ba      	ldr	r2, [r7, #8]
  4005a6:	320c      	adds	r2, #12
  4005a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005ac:	f023 0108 	bic.w	r1, r3, #8
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	68ba      	ldr	r2, [r7, #8]
  4005b4:	320c      	adds	r2, #12
  4005b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4005ba:	68fb      	ldr	r3, [r7, #12]
  4005bc:	68ba      	ldr	r2, [r7, #8]
  4005be:	320c      	adds	r2, #12
  4005c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005c4:	f023 0104 	bic.w	r1, r3, #4
  4005c8:	68fb      	ldr	r3, [r7, #12]
  4005ca:	68ba      	ldr	r2, [r7, #8]
  4005cc:	320c      	adds	r2, #12
  4005ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005d2:	e00e      	b.n	4005f2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005d4:	687b      	ldr	r3, [r7, #4]
  4005d6:	2b08      	cmp	r3, #8
  4005d8:	d10b      	bne.n	4005f2 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	68ba      	ldr	r2, [r7, #8]
  4005de:	320c      	adds	r2, #12
  4005e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005e4:	f043 0108 	orr.w	r1, r3, #8
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	68ba      	ldr	r2, [r7, #8]
  4005ec:	320c      	adds	r2, #12
  4005ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005f2:	bf00      	nop
  4005f4:	3714      	adds	r7, #20
  4005f6:	46bd      	mov	sp, r7
  4005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fc:	4770      	bx	lr

004005fe <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005fe:	b480      	push	{r7}
  400600:	b085      	sub	sp, #20
  400602:	af00      	add	r7, sp, #0
  400604:	60f8      	str	r0, [r7, #12]
  400606:	60b9      	str	r1, [r7, #8]
  400608:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40060a:	68fb      	ldr	r3, [r7, #12]
  40060c:	68ba      	ldr	r2, [r7, #8]
  40060e:	320c      	adds	r2, #12
  400610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400614:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	68ba      	ldr	r2, [r7, #8]
  40061c:	320c      	adds	r2, #12
  40061e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	68ba      	ldr	r2, [r7, #8]
  400626:	320c      	adds	r2, #12
  400628:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	ea42 0103 	orr.w	r1, r2, r3
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	68ba      	ldr	r2, [r7, #8]
  400636:	320c      	adds	r2, #12
  400638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40063c:	bf00      	nop
  40063e:	3714      	adds	r7, #20
  400640:	46bd      	mov	sp, r7
  400642:	f85d 7b04 	ldr.w	r7, [sp], #4
  400646:	4770      	bx	lr

00400648 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400648:	b480      	push	{r7}
  40064a:	b085      	sub	sp, #20
  40064c:	af00      	add	r7, sp, #0
  40064e:	6078      	str	r0, [r7, #4]
  400650:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  400652:	683a      	ldr	r2, [r7, #0]
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	4413      	add	r3, r2
  400658:	1e5a      	subs	r2, r3, #1
  40065a:	687b      	ldr	r3, [r7, #4]
  40065c:	fbb2 f3f3 	udiv	r3, r2, r3
  400660:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	2b00      	cmp	r3, #0
  400666:	dd02      	ble.n	40066e <spi_calc_baudrate_div+0x26>
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	2bff      	cmp	r3, #255	; 0xff
  40066c:	dd02      	ble.n	400674 <spi_calc_baudrate_div+0x2c>
		return -1;
  40066e:	f04f 33ff 	mov.w	r3, #4294967295
  400672:	e001      	b.n	400678 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400674:	68fb      	ldr	r3, [r7, #12]
  400676:	b21b      	sxth	r3, r3
}
  400678:	4618      	mov	r0, r3
  40067a:	3714      	adds	r7, #20
  40067c:	46bd      	mov	sp, r7
  40067e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400682:	4770      	bx	lr

00400684 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400684:	b480      	push	{r7}
  400686:	b085      	sub	sp, #20
  400688:	af00      	add	r7, sp, #0
  40068a:	60f8      	str	r0, [r7, #12]
  40068c:	60b9      	str	r1, [r7, #8]
  40068e:	4613      	mov	r3, r2
  400690:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400692:	79fb      	ldrb	r3, [r7, #7]
  400694:	2b00      	cmp	r3, #0
  400696:	d102      	bne.n	40069e <spi_set_baudrate_div+0x1a>
        return -1;
  400698:	f04f 33ff 	mov.w	r3, #4294967295
  40069c:	e01b      	b.n	4006d6 <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40069e:	68fb      	ldr	r3, [r7, #12]
  4006a0:	68ba      	ldr	r2, [r7, #8]
  4006a2:	320c      	adds	r2, #12
  4006a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4006a8:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	68ba      	ldr	r2, [r7, #8]
  4006b0:	320c      	adds	r2, #12
  4006b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	68ba      	ldr	r2, [r7, #8]
  4006ba:	320c      	adds	r2, #12
  4006bc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4006c0:	79fb      	ldrb	r3, [r7, #7]
  4006c2:	021b      	lsls	r3, r3, #8
  4006c4:	b29b      	uxth	r3, r3
  4006c6:	ea42 0103 	orr.w	r1, r2, r3
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	320c      	adds	r2, #12
  4006d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4006d4:	2300      	movs	r3, #0
}
  4006d6:	4618      	mov	r0, r3
  4006d8:	3714      	adds	r7, #20
  4006da:	46bd      	mov	sp, r7
  4006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e0:	4770      	bx	lr

004006e2 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006e2:	b480      	push	{r7}
  4006e4:	b087      	sub	sp, #28
  4006e6:	af00      	add	r7, sp, #0
  4006e8:	60f8      	str	r0, [r7, #12]
  4006ea:	60b9      	str	r1, [r7, #8]
  4006ec:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006ee:	68fa      	ldr	r2, [r7, #12]
  4006f0:	68bb      	ldr	r3, [r7, #8]
  4006f2:	019b      	lsls	r3, r3, #6
  4006f4:	4413      	add	r3, r2
  4006f6:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006f8:	697b      	ldr	r3, [r7, #20]
  4006fa:	2202      	movs	r2, #2
  4006fc:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006fe:	697b      	ldr	r3, [r7, #20]
  400700:	f04f 32ff 	mov.w	r2, #4294967295
  400704:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400706:	697b      	ldr	r3, [r7, #20]
  400708:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40070a:	697b      	ldr	r3, [r7, #20]
  40070c:	687a      	ldr	r2, [r7, #4]
  40070e:	605a      	str	r2, [r3, #4]
}
  400710:	bf00      	nop
  400712:	371c      	adds	r7, #28
  400714:	46bd      	mov	sp, r7
  400716:	f85d 7b04 	ldr.w	r7, [sp], #4
  40071a:	4770      	bx	lr

0040071c <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40071c:	b480      	push	{r7}
  40071e:	b083      	sub	sp, #12
  400720:	af00      	add	r7, sp, #0
  400722:	6078      	str	r0, [r7, #4]
  400724:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400726:	687a      	ldr	r2, [r7, #4]
  400728:	683b      	ldr	r3, [r7, #0]
  40072a:	019b      	lsls	r3, r3, #6
  40072c:	4413      	add	r3, r2
  40072e:	2205      	movs	r2, #5
  400730:	601a      	str	r2, [r3, #0]
}
  400732:	bf00      	nop
  400734:	370c      	adds	r7, #12
  400736:	46bd      	mov	sp, r7
  400738:	f85d 7b04 	ldr.w	r7, [sp], #4
  40073c:	4770      	bx	lr

0040073e <tc_stop>:
 * \param[in] ul_channel Channel to configure
 */
void tc_stop(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40073e:	b480      	push	{r7}
  400740:	b083      	sub	sp, #12
  400742:	af00      	add	r7, sp, #0
  400744:	6078      	str	r0, [r7, #4]
  400746:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400748:	687a      	ldr	r2, [r7, #4]
  40074a:	683b      	ldr	r3, [r7, #0]
  40074c:	019b      	lsls	r3, r3, #6
  40074e:	4413      	add	r3, r2
  400750:	2202      	movs	r2, #2
  400752:	601a      	str	r2, [r3, #0]
}
  400754:	bf00      	nop
  400756:	370c      	adds	r7, #12
  400758:	46bd      	mov	sp, r7
  40075a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075e:	4770      	bx	lr

00400760 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400760:	b480      	push	{r7}
  400762:	b085      	sub	sp, #20
  400764:	af00      	add	r7, sp, #0
  400766:	60f8      	str	r0, [r7, #12]
  400768:	60b9      	str	r1, [r7, #8]
  40076a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40076c:	68fa      	ldr	r2, [r7, #12]
  40076e:	68bb      	ldr	r3, [r7, #8]
  400770:	019b      	lsls	r3, r3, #6
  400772:	4413      	add	r3, r2
  400774:	331c      	adds	r3, #28
  400776:	687a      	ldr	r2, [r7, #4]
  400778:	601a      	str	r2, [r3, #0]
}
  40077a:	bf00      	nop
  40077c:	3714      	adds	r7, #20
  40077e:	46bd      	mov	sp, r7
  400780:	f85d 7b04 	ldr.w	r7, [sp], #4
  400784:	4770      	bx	lr

00400786 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400786:	b480      	push	{r7}
  400788:	b087      	sub	sp, #28
  40078a:	af00      	add	r7, sp, #0
  40078c:	60f8      	str	r0, [r7, #12]
  40078e:	60b9      	str	r1, [r7, #8]
  400790:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400792:	68fa      	ldr	r2, [r7, #12]
  400794:	68bb      	ldr	r3, [r7, #8]
  400796:	019b      	lsls	r3, r3, #6
  400798:	4413      	add	r3, r2
  40079a:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40079c:	697b      	ldr	r3, [r7, #20]
  40079e:	687a      	ldr	r2, [r7, #4]
  4007a0:	625a      	str	r2, [r3, #36]	; 0x24
}
  4007a2:	bf00      	nop
  4007a4:	371c      	adds	r7, #28
  4007a6:	46bd      	mov	sp, r7
  4007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ac:	4770      	bx	lr

004007ae <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4007ae:	b480      	push	{r7}
  4007b0:	b085      	sub	sp, #20
  4007b2:	af00      	add	r7, sp, #0
  4007b4:	6078      	str	r0, [r7, #4]
  4007b6:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4007b8:	687a      	ldr	r2, [r7, #4]
  4007ba:	683b      	ldr	r3, [r7, #0]
  4007bc:	019b      	lsls	r3, r3, #6
  4007be:	4413      	add	r3, r2
  4007c0:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	6a1b      	ldr	r3, [r3, #32]
}
  4007c6:	4618      	mov	r0, r3
  4007c8:	3714      	adds	r7, #20
  4007ca:	46bd      	mov	sp, r7
  4007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d0:	4770      	bx	lr

004007d2 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4007d2:	b480      	push	{r7}
  4007d4:	b08d      	sub	sp, #52	; 0x34
  4007d6:	af00      	add	r7, sp, #0
  4007d8:	60f8      	str	r0, [r7, #12]
  4007da:	60b9      	str	r1, [r7, #8]
  4007dc:	607a      	str	r2, [r7, #4]
  4007de:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007e0:	2302      	movs	r3, #2
  4007e2:	613b      	str	r3, [r7, #16]
  4007e4:	2308      	movs	r3, #8
  4007e6:	617b      	str	r3, [r7, #20]
  4007e8:	2320      	movs	r3, #32
  4007ea:	61bb      	str	r3, [r7, #24]
  4007ec:	2380      	movs	r3, #128	; 0x80
  4007ee:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4007f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4007f2:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007f4:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4007f6:	2300      	movs	r3, #0
  4007f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007fa:	e01a      	b.n	400832 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4007fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007fe:	009b      	lsls	r3, r3, #2
  400800:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400804:	4413      	add	r3, r2
  400806:	f853 3c20 	ldr.w	r3, [r3, #-32]
  40080a:	68ba      	ldr	r2, [r7, #8]
  40080c:	fbb2 f3f3 	udiv	r3, r2, r3
  400810:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400812:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400814:	0c1b      	lsrs	r3, r3, #16
  400816:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400818:	68fa      	ldr	r2, [r7, #12]
  40081a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40081c:	429a      	cmp	r2, r3
  40081e:	d901      	bls.n	400824 <tc_find_mck_divisor+0x52>
			return 0;
  400820:	2300      	movs	r3, #0
  400822:	e023      	b.n	40086c <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400824:	68fa      	ldr	r2, [r7, #12]
  400826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400828:	429a      	cmp	r2, r3
  40082a:	d206      	bcs.n	40083a <tc_find_mck_divisor+0x68>
			ul_index++) {
  40082c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40082e:	3301      	adds	r3, #1
  400830:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400834:	2b04      	cmp	r3, #4
  400836:	d9e1      	bls.n	4007fc <tc_find_mck_divisor+0x2a>
  400838:	e000      	b.n	40083c <tc_find_mck_divisor+0x6a>
			break;
  40083a:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40083c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40083e:	2b04      	cmp	r3, #4
  400840:	d901      	bls.n	400846 <tc_find_mck_divisor+0x74>
		return 0;
  400842:	2300      	movs	r3, #0
  400844:	e012      	b.n	40086c <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400846:	687b      	ldr	r3, [r7, #4]
  400848:	2b00      	cmp	r3, #0
  40084a:	d008      	beq.n	40085e <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40084c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40084e:	009b      	lsls	r3, r3, #2
  400850:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400854:	4413      	add	r3, r2
  400856:	f853 2c20 	ldr.w	r2, [r3, #-32]
  40085a:	687b      	ldr	r3, [r7, #4]
  40085c:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40085e:	683b      	ldr	r3, [r7, #0]
  400860:	2b00      	cmp	r3, #0
  400862:	d002      	beq.n	40086a <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400864:	683b      	ldr	r3, [r7, #0]
  400866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400868:	601a      	str	r2, [r3, #0]
	}

	return 1;
  40086a:	2301      	movs	r3, #1
}
  40086c:	4618      	mov	r0, r3
  40086e:	3734      	adds	r7, #52	; 0x34
  400870:	46bd      	mov	sp, r7
  400872:	f85d 7b04 	ldr.w	r7, [sp], #4
  400876:	4770      	bx	lr

00400878 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  400878:	b480      	push	{r7}
  40087a:	b083      	sub	sp, #12
  40087c:	af00      	add	r7, sp, #0
  40087e:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400880:	4a04      	ldr	r2, [pc, #16]	; (400894 <gfx_mono_set_framebuffer+0x1c>)
  400882:	687b      	ldr	r3, [r7, #4]
  400884:	6013      	str	r3, [r2, #0]
}
  400886:	bf00      	nop
  400888:	370c      	adds	r7, #12
  40088a:	46bd      	mov	sp, r7
  40088c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400890:	4770      	bx	lr
  400892:	bf00      	nop
  400894:	204009f0 	.word	0x204009f0

00400898 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  400898:	b480      	push	{r7}
  40089a:	b083      	sub	sp, #12
  40089c:	af00      	add	r7, sp, #0
  40089e:	4603      	mov	r3, r0
  4008a0:	71fb      	strb	r3, [r7, #7]
  4008a2:	460b      	mov	r3, r1
  4008a4:	71bb      	strb	r3, [r7, #6]
  4008a6:	4613      	mov	r3, r2
  4008a8:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4008aa:	4b08      	ldr	r3, [pc, #32]	; (4008cc <gfx_mono_framebuffer_put_byte+0x34>)
  4008ac:	681a      	ldr	r2, [r3, #0]
  4008ae:	79fb      	ldrb	r3, [r7, #7]
  4008b0:	01db      	lsls	r3, r3, #7
  4008b2:	4619      	mov	r1, r3
  4008b4:	79bb      	ldrb	r3, [r7, #6]
  4008b6:	440b      	add	r3, r1
  4008b8:	4413      	add	r3, r2
  4008ba:	797a      	ldrb	r2, [r7, #5]
  4008bc:	701a      	strb	r2, [r3, #0]
}
  4008be:	bf00      	nop
  4008c0:	370c      	adds	r7, #12
  4008c2:	46bd      	mov	sp, r7
  4008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c8:	4770      	bx	lr
  4008ca:	bf00      	nop
  4008cc:	204009f0 	.word	0x204009f0

004008d0 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  4008d0:	b480      	push	{r7}
  4008d2:	b083      	sub	sp, #12
  4008d4:	af00      	add	r7, sp, #0
  4008d6:	4603      	mov	r3, r0
  4008d8:	460a      	mov	r2, r1
  4008da:	71fb      	strb	r3, [r7, #7]
  4008dc:	4613      	mov	r3, r2
  4008de:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4008e0:	4b07      	ldr	r3, [pc, #28]	; (400900 <gfx_mono_framebuffer_get_byte+0x30>)
  4008e2:	681a      	ldr	r2, [r3, #0]
  4008e4:	79fb      	ldrb	r3, [r7, #7]
  4008e6:	01db      	lsls	r3, r3, #7
  4008e8:	4619      	mov	r1, r3
  4008ea:	79bb      	ldrb	r3, [r7, #6]
  4008ec:	440b      	add	r3, r1
  4008ee:	4413      	add	r3, r2
  4008f0:	781b      	ldrb	r3, [r3, #0]
}
  4008f2:	4618      	mov	r0, r3
  4008f4:	370c      	adds	r7, #12
  4008f6:	46bd      	mov	sp, r7
  4008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008fc:	4770      	bx	lr
  4008fe:	bf00      	nop
  400900:	204009f0 	.word	0x204009f0

00400904 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400904:	b590      	push	{r4, r7, lr}
  400906:	b085      	sub	sp, #20
  400908:	af00      	add	r7, sp, #0
  40090a:	4604      	mov	r4, r0
  40090c:	4608      	mov	r0, r1
  40090e:	4611      	mov	r1, r2
  400910:	461a      	mov	r2, r3
  400912:	4623      	mov	r3, r4
  400914:	71fb      	strb	r3, [r7, #7]
  400916:	4603      	mov	r3, r0
  400918:	71bb      	strb	r3, [r7, #6]
  40091a:	460b      	mov	r3, r1
  40091c:	717b      	strb	r3, [r7, #5]
  40091e:	4613      	mov	r3, r2
  400920:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400922:	79fa      	ldrb	r2, [r7, #7]
  400924:	797b      	ldrb	r3, [r7, #5]
  400926:	4413      	add	r3, r2
  400928:	2b80      	cmp	r3, #128	; 0x80
  40092a:	dd06      	ble.n	40093a <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  40092c:	79fb      	ldrb	r3, [r7, #7]
  40092e:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  400932:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  400936:	3380      	adds	r3, #128	; 0x80
  400938:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  40093a:	79bb      	ldrb	r3, [r7, #6]
  40093c:	08db      	lsrs	r3, r3, #3
  40093e:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  400940:	79ba      	ldrb	r2, [r7, #6]
  400942:	7bfb      	ldrb	r3, [r7, #15]
  400944:	00db      	lsls	r3, r3, #3
  400946:	1ad3      	subs	r3, r2, r3
  400948:	2201      	movs	r2, #1
  40094a:	fa02 f303 	lsl.w	r3, r2, r3
  40094e:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  400950:	797b      	ldrb	r3, [r7, #5]
  400952:	2b00      	cmp	r3, #0
  400954:	d066      	beq.n	400a24 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400956:	793b      	ldrb	r3, [r7, #4]
  400958:	2b01      	cmp	r3, #1
  40095a:	d01c      	beq.n	400996 <gfx_mono_generic_draw_horizontal_line+0x92>
  40095c:	2b02      	cmp	r3, #2
  40095e:	d05b      	beq.n	400a18 <gfx_mono_generic_draw_horizontal_line+0x114>
  400960:	2b00      	cmp	r3, #0
  400962:	d03b      	beq.n	4009dc <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  400964:	e05f      	b.n	400a26 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400966:	79fa      	ldrb	r2, [r7, #7]
  400968:	797b      	ldrb	r3, [r7, #5]
  40096a:	4413      	add	r3, r2
  40096c:	b2da      	uxtb	r2, r3
  40096e:	7bfb      	ldrb	r3, [r7, #15]
  400970:	4611      	mov	r1, r2
  400972:	4618      	mov	r0, r3
  400974:	4b2d      	ldr	r3, [pc, #180]	; (400a2c <gfx_mono_generic_draw_horizontal_line+0x128>)
  400976:	4798      	blx	r3
  400978:	4603      	mov	r3, r0
  40097a:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  40097c:	7b7a      	ldrb	r2, [r7, #13]
  40097e:	7bbb      	ldrb	r3, [r7, #14]
  400980:	4313      	orrs	r3, r2
  400982:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400984:	79fa      	ldrb	r2, [r7, #7]
  400986:	797b      	ldrb	r3, [r7, #5]
  400988:	4413      	add	r3, r2
  40098a:	b2d9      	uxtb	r1, r3
  40098c:	7b7a      	ldrb	r2, [r7, #13]
  40098e:	7bf8      	ldrb	r0, [r7, #15]
  400990:	2300      	movs	r3, #0
  400992:	4c27      	ldr	r4, [pc, #156]	; (400a30 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400994:	47a0      	blx	r4
		while (length-- > 0) {
  400996:	797b      	ldrb	r3, [r7, #5]
  400998:	1e5a      	subs	r2, r3, #1
  40099a:	717a      	strb	r2, [r7, #5]
  40099c:	2b00      	cmp	r3, #0
  40099e:	d1e2      	bne.n	400966 <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  4009a0:	e041      	b.n	400a26 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4009a2:	79fa      	ldrb	r2, [r7, #7]
  4009a4:	797b      	ldrb	r3, [r7, #5]
  4009a6:	4413      	add	r3, r2
  4009a8:	b2da      	uxtb	r2, r3
  4009aa:	7bfb      	ldrb	r3, [r7, #15]
  4009ac:	4611      	mov	r1, r2
  4009ae:	4618      	mov	r0, r3
  4009b0:	4b1e      	ldr	r3, [pc, #120]	; (400a2c <gfx_mono_generic_draw_horizontal_line+0x128>)
  4009b2:	4798      	blx	r3
  4009b4:	4603      	mov	r3, r0
  4009b6:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  4009b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4009bc:	43db      	mvns	r3, r3
  4009be:	b25a      	sxtb	r2, r3
  4009c0:	f997 300d 	ldrsb.w	r3, [r7, #13]
  4009c4:	4013      	ands	r3, r2
  4009c6:	b25b      	sxtb	r3, r3
  4009c8:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4009ca:	79fa      	ldrb	r2, [r7, #7]
  4009cc:	797b      	ldrb	r3, [r7, #5]
  4009ce:	4413      	add	r3, r2
  4009d0:	b2d9      	uxtb	r1, r3
  4009d2:	7b7a      	ldrb	r2, [r7, #13]
  4009d4:	7bf8      	ldrb	r0, [r7, #15]
  4009d6:	2300      	movs	r3, #0
  4009d8:	4c15      	ldr	r4, [pc, #84]	; (400a30 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4009da:	47a0      	blx	r4
		while (length-- > 0) {
  4009dc:	797b      	ldrb	r3, [r7, #5]
  4009de:	1e5a      	subs	r2, r3, #1
  4009e0:	717a      	strb	r2, [r7, #5]
  4009e2:	2b00      	cmp	r3, #0
  4009e4:	d1dd      	bne.n	4009a2 <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  4009e6:	e01e      	b.n	400a26 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4009e8:	79fa      	ldrb	r2, [r7, #7]
  4009ea:	797b      	ldrb	r3, [r7, #5]
  4009ec:	4413      	add	r3, r2
  4009ee:	b2da      	uxtb	r2, r3
  4009f0:	7bfb      	ldrb	r3, [r7, #15]
  4009f2:	4611      	mov	r1, r2
  4009f4:	4618      	mov	r0, r3
  4009f6:	4b0d      	ldr	r3, [pc, #52]	; (400a2c <gfx_mono_generic_draw_horizontal_line+0x128>)
  4009f8:	4798      	blx	r3
  4009fa:	4603      	mov	r3, r0
  4009fc:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  4009fe:	7b7a      	ldrb	r2, [r7, #13]
  400a00:	7bbb      	ldrb	r3, [r7, #14]
  400a02:	4053      	eors	r3, r2
  400a04:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400a06:	79fa      	ldrb	r2, [r7, #7]
  400a08:	797b      	ldrb	r3, [r7, #5]
  400a0a:	4413      	add	r3, r2
  400a0c:	b2d9      	uxtb	r1, r3
  400a0e:	7b7a      	ldrb	r2, [r7, #13]
  400a10:	7bf8      	ldrb	r0, [r7, #15]
  400a12:	2300      	movs	r3, #0
  400a14:	4c06      	ldr	r4, [pc, #24]	; (400a30 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400a16:	47a0      	blx	r4
		while (length-- > 0) {
  400a18:	797b      	ldrb	r3, [r7, #5]
  400a1a:	1e5a      	subs	r2, r3, #1
  400a1c:	717a      	strb	r2, [r7, #5]
  400a1e:	2b00      	cmp	r3, #0
  400a20:	d1e2      	bne.n	4009e8 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  400a22:	e000      	b.n	400a26 <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  400a24:	bf00      	nop
	}
}
  400a26:	3714      	adds	r7, #20
  400a28:	46bd      	mov	sp, r7
  400a2a:	bd90      	pop	{r4, r7, pc}
  400a2c:	00400e41 	.word	0x00400e41
  400a30:	00400dbd 	.word	0x00400dbd

00400a34 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400a34:	b590      	push	{r4, r7, lr}
  400a36:	b083      	sub	sp, #12
  400a38:	af00      	add	r7, sp, #0
  400a3a:	4604      	mov	r4, r0
  400a3c:	4608      	mov	r0, r1
  400a3e:	4611      	mov	r1, r2
  400a40:	461a      	mov	r2, r3
  400a42:	4623      	mov	r3, r4
  400a44:	71fb      	strb	r3, [r7, #7]
  400a46:	4603      	mov	r3, r0
  400a48:	71bb      	strb	r3, [r7, #6]
  400a4a:	460b      	mov	r3, r1
  400a4c:	717b      	strb	r3, [r7, #5]
  400a4e:	4613      	mov	r3, r2
  400a50:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  400a52:	793b      	ldrb	r3, [r7, #4]
  400a54:	2b00      	cmp	r3, #0
  400a56:	d00f      	beq.n	400a78 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  400a58:	e008      	b.n	400a6c <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400a5a:	79ba      	ldrb	r2, [r7, #6]
  400a5c:	793b      	ldrb	r3, [r7, #4]
  400a5e:	4413      	add	r3, r2
  400a60:	b2d9      	uxtb	r1, r3
  400a62:	7e3b      	ldrb	r3, [r7, #24]
  400a64:	797a      	ldrb	r2, [r7, #5]
  400a66:	79f8      	ldrb	r0, [r7, #7]
  400a68:	4c05      	ldr	r4, [pc, #20]	; (400a80 <gfx_mono_generic_draw_filled_rect+0x4c>)
  400a6a:	47a0      	blx	r4
	while (height-- > 0) {
  400a6c:	793b      	ldrb	r3, [r7, #4]
  400a6e:	1e5a      	subs	r2, r3, #1
  400a70:	713a      	strb	r2, [r7, #4]
  400a72:	2b00      	cmp	r3, #0
  400a74:	d1f1      	bne.n	400a5a <gfx_mono_generic_draw_filled_rect+0x26>
  400a76:	e000      	b.n	400a7a <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  400a78:	bf00      	nop
	}
}
  400a7a:	370c      	adds	r7, #12
  400a7c:	46bd      	mov	sp, r7
  400a7e:	bd90      	pop	{r4, r7, pc}
  400a80:	00400905 	.word	0x00400905

00400a84 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400a84:	b580      	push	{r7, lr}
  400a86:	b086      	sub	sp, #24
  400a88:	af00      	add	r7, sp, #0
  400a8a:	603b      	str	r3, [r7, #0]
  400a8c:	4603      	mov	r3, r0
  400a8e:	71fb      	strb	r3, [r7, #7]
  400a90:	460b      	mov	r3, r1
  400a92:	71bb      	strb	r3, [r7, #6]
  400a94:	4613      	mov	r3, r2
  400a96:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  400a98:	79bb      	ldrb	r3, [r7, #6]
  400a9a:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400a9c:	797b      	ldrb	r3, [r7, #5]
  400a9e:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400aa0:	683b      	ldr	r3, [r7, #0]
  400aa2:	7a1b      	ldrb	r3, [r3, #8]
  400aa4:	08db      	lsrs	r3, r3, #3
  400aa6:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400aa8:	683b      	ldr	r3, [r7, #0]
  400aaa:	7a1b      	ldrb	r3, [r3, #8]
  400aac:	f003 0307 	and.w	r3, r3, #7
  400ab0:	b2db      	uxtb	r3, r3
  400ab2:	2b00      	cmp	r3, #0
  400ab4:	d002      	beq.n	400abc <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  400ab6:	7cfb      	ldrb	r3, [r7, #19]
  400ab8:	3301      	adds	r3, #1
  400aba:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400abc:	7cfb      	ldrb	r3, [r7, #19]
  400abe:	b29a      	uxth	r2, r3
  400ac0:	683b      	ldr	r3, [r7, #0]
  400ac2:	7a5b      	ldrb	r3, [r3, #9]
  400ac4:	b29b      	uxth	r3, r3
  400ac6:	fb12 f303 	smulbb	r3, r2, r3
  400aca:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400acc:	79fb      	ldrb	r3, [r7, #7]
  400ace:	6839      	ldr	r1, [r7, #0]
  400ad0:	7a89      	ldrb	r1, [r1, #10]
  400ad2:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400ad4:	b29b      	uxth	r3, r3
  400ad6:	fb12 f303 	smulbb	r3, r2, r3
  400ada:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400adc:	683b      	ldr	r3, [r7, #0]
  400ade:	685a      	ldr	r2, [r3, #4]
  400ae0:	89bb      	ldrh	r3, [r7, #12]
  400ae2:	4413      	add	r3, r2
  400ae4:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400ae6:	683b      	ldr	r3, [r7, #0]
  400ae8:	7a5b      	ldrb	r3, [r3, #9]
  400aea:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400aec:	2300      	movs	r3, #0
  400aee:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400af0:	683b      	ldr	r3, [r7, #0]
  400af2:	7a1b      	ldrb	r3, [r3, #8]
  400af4:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400af6:	2300      	movs	r3, #0
  400af8:	747b      	strb	r3, [r7, #17]
  400afa:	e01e      	b.n	400b3a <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400afc:	7c7b      	ldrb	r3, [r7, #17]
  400afe:	f003 0307 	and.w	r3, r3, #7
  400b02:	b2db      	uxtb	r3, r3
  400b04:	2b00      	cmp	r3, #0
  400b06:	d105      	bne.n	400b14 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400b08:	697b      	ldr	r3, [r7, #20]
  400b0a:	781b      	ldrb	r3, [r3, #0]
  400b0c:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400b0e:	697b      	ldr	r3, [r7, #20]
  400b10:	3301      	adds	r3, #1
  400b12:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400b14:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400b18:	2b00      	cmp	r3, #0
  400b1a:	da05      	bge.n	400b28 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400b1c:	7bf9      	ldrb	r1, [r7, #15]
  400b1e:	7c3b      	ldrb	r3, [r7, #16]
  400b20:	2201      	movs	r2, #1
  400b22:	4618      	mov	r0, r3
  400b24:	4b0e      	ldr	r3, [pc, #56]	; (400b60 <gfx_mono_draw_char_progmem+0xdc>)
  400b26:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400b28:	7c3b      	ldrb	r3, [r7, #16]
  400b2a:	3301      	adds	r3, #1
  400b2c:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400b2e:	7bbb      	ldrb	r3, [r7, #14]
  400b30:	005b      	lsls	r3, r3, #1
  400b32:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  400b34:	7c7b      	ldrb	r3, [r7, #17]
  400b36:	3301      	adds	r3, #1
  400b38:	747b      	strb	r3, [r7, #17]
  400b3a:	7c7a      	ldrb	r2, [r7, #17]
  400b3c:	7afb      	ldrb	r3, [r7, #11]
  400b3e:	429a      	cmp	r2, r3
  400b40:	d3dc      	bcc.n	400afc <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  400b42:	7bfb      	ldrb	r3, [r7, #15]
  400b44:	3301      	adds	r3, #1
  400b46:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400b48:	79bb      	ldrb	r3, [r7, #6]
  400b4a:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400b4c:	7cbb      	ldrb	r3, [r7, #18]
  400b4e:	3b01      	subs	r3, #1
  400b50:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  400b52:	7cbb      	ldrb	r3, [r7, #18]
  400b54:	2b00      	cmp	r3, #0
  400b56:	d1c9      	bne.n	400aec <gfx_mono_draw_char_progmem+0x68>
}
  400b58:	bf00      	nop
  400b5a:	3718      	adds	r7, #24
  400b5c:	46bd      	mov	sp, r7
  400b5e:	bd80      	pop	{r7, pc}
  400b60:	00400d21 	.word	0x00400d21

00400b64 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400b64:	b590      	push	{r4, r7, lr}
  400b66:	b085      	sub	sp, #20
  400b68:	af02      	add	r7, sp, #8
  400b6a:	603b      	str	r3, [r7, #0]
  400b6c:	4603      	mov	r3, r0
  400b6e:	71fb      	strb	r3, [r7, #7]
  400b70:	460b      	mov	r3, r1
  400b72:	71bb      	strb	r3, [r7, #6]
  400b74:	4613      	mov	r3, r2
  400b76:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400b78:	683b      	ldr	r3, [r7, #0]
  400b7a:	7a1a      	ldrb	r2, [r3, #8]
  400b7c:	683b      	ldr	r3, [r7, #0]
  400b7e:	7a5c      	ldrb	r4, [r3, #9]
  400b80:	7979      	ldrb	r1, [r7, #5]
  400b82:	79b8      	ldrb	r0, [r7, #6]
  400b84:	2300      	movs	r3, #0
  400b86:	9300      	str	r3, [sp, #0]
  400b88:	4623      	mov	r3, r4
  400b8a:	4c09      	ldr	r4, [pc, #36]	; (400bb0 <gfx_mono_draw_char+0x4c>)
  400b8c:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400b8e:	683b      	ldr	r3, [r7, #0]
  400b90:	781b      	ldrb	r3, [r3, #0]
  400b92:	2b00      	cmp	r3, #0
  400b94:	d000      	beq.n	400b98 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400b96:	e006      	b.n	400ba6 <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400b98:	797a      	ldrb	r2, [r7, #5]
  400b9a:	79b9      	ldrb	r1, [r7, #6]
  400b9c:	79f8      	ldrb	r0, [r7, #7]
  400b9e:	683b      	ldr	r3, [r7, #0]
  400ba0:	4c04      	ldr	r4, [pc, #16]	; (400bb4 <gfx_mono_draw_char+0x50>)
  400ba2:	47a0      	blx	r4
		break;
  400ba4:	bf00      	nop
	}
}
  400ba6:	bf00      	nop
  400ba8:	370c      	adds	r7, #12
  400baa:	46bd      	mov	sp, r7
  400bac:	bd90      	pop	{r4, r7, pc}
  400bae:	bf00      	nop
  400bb0:	00400a35 	.word	0x00400a35
  400bb4:	00400a85 	.word	0x00400a85

00400bb8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400bb8:	b590      	push	{r4, r7, lr}
  400bba:	b087      	sub	sp, #28
  400bbc:	af00      	add	r7, sp, #0
  400bbe:	60f8      	str	r0, [r7, #12]
  400bc0:	607b      	str	r3, [r7, #4]
  400bc2:	460b      	mov	r3, r1
  400bc4:	72fb      	strb	r3, [r7, #11]
  400bc6:	4613      	mov	r3, r2
  400bc8:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400bca:	7afb      	ldrb	r3, [r7, #11]
  400bcc:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400bce:	68fb      	ldr	r3, [r7, #12]
  400bd0:	781b      	ldrb	r3, [r3, #0]
  400bd2:	2b0a      	cmp	r3, #10
  400bd4:	d109      	bne.n	400bea <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400bd6:	7dfb      	ldrb	r3, [r7, #23]
  400bd8:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400bda:	687b      	ldr	r3, [r7, #4]
  400bdc:	7a5a      	ldrb	r2, [r3, #9]
  400bde:	7abb      	ldrb	r3, [r7, #10]
  400be0:	4413      	add	r3, r2
  400be2:	b2db      	uxtb	r3, r3
  400be4:	3301      	adds	r3, #1
  400be6:	72bb      	strb	r3, [r7, #10]
  400be8:	e00f      	b.n	400c0a <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400bea:	68fb      	ldr	r3, [r7, #12]
  400bec:	781b      	ldrb	r3, [r3, #0]
  400bee:	2b0d      	cmp	r3, #13
  400bf0:	d00b      	beq.n	400c0a <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400bf2:	68fb      	ldr	r3, [r7, #12]
  400bf4:	7818      	ldrb	r0, [r3, #0]
  400bf6:	7aba      	ldrb	r2, [r7, #10]
  400bf8:	7af9      	ldrb	r1, [r7, #11]
  400bfa:	687b      	ldr	r3, [r7, #4]
  400bfc:	4c08      	ldr	r4, [pc, #32]	; (400c20 <gfx_mono_draw_string+0x68>)
  400bfe:	47a0      	blx	r4
			x += font->width;
  400c00:	687b      	ldr	r3, [r7, #4]
  400c02:	7a1a      	ldrb	r2, [r3, #8]
  400c04:	7afb      	ldrb	r3, [r7, #11]
  400c06:	4413      	add	r3, r2
  400c08:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400c0a:	68fb      	ldr	r3, [r7, #12]
  400c0c:	3301      	adds	r3, #1
  400c0e:	60fb      	str	r3, [r7, #12]
  400c10:	68fb      	ldr	r3, [r7, #12]
  400c12:	781b      	ldrb	r3, [r3, #0]
  400c14:	2b00      	cmp	r3, #0
  400c16:	d1da      	bne.n	400bce <gfx_mono_draw_string+0x16>
}
  400c18:	bf00      	nop
  400c1a:	371c      	adds	r7, #28
  400c1c:	46bd      	mov	sp, r7
  400c1e:	bd90      	pop	{r4, r7, pc}
  400c20:	00400b65 	.word	0x00400b65

00400c24 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400c24:	b580      	push	{r7, lr}
  400c26:	b082      	sub	sp, #8
  400c28:	af00      	add	r7, sp, #0
  400c2a:	4603      	mov	r3, r0
  400c2c:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400c2e:	79fb      	ldrb	r3, [r7, #7]
  400c30:	f003 030f 	and.w	r3, r3, #15
  400c34:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400c36:	79fb      	ldrb	r3, [r7, #7]
  400c38:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400c3c:	b2db      	uxtb	r3, r3
  400c3e:	4618      	mov	r0, r3
  400c40:	4b02      	ldr	r3, [pc, #8]	; (400c4c <ssd1306_set_page_address+0x28>)
  400c42:	4798      	blx	r3
	
}
  400c44:	bf00      	nop
  400c46:	3708      	adds	r7, #8
  400c48:	46bd      	mov	sp, r7
  400c4a:	bd80      	pop	{r7, pc}
  400c4c:	00401529 	.word	0x00401529

00400c50 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400c50:	b580      	push	{r7, lr}
  400c52:	b082      	sub	sp, #8
  400c54:	af00      	add	r7, sp, #0
  400c56:	4603      	mov	r3, r0
  400c58:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400c5a:	79fb      	ldrb	r3, [r7, #7]
  400c5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400c60:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400c62:	79fb      	ldrb	r3, [r7, #7]
  400c64:	091b      	lsrs	r3, r3, #4
  400c66:	b2db      	uxtb	r3, r3
  400c68:	f043 0310 	orr.w	r3, r3, #16
  400c6c:	b2db      	uxtb	r3, r3
  400c6e:	4618      	mov	r0, r3
  400c70:	4b06      	ldr	r3, [pc, #24]	; (400c8c <ssd1306_set_column_address+0x3c>)
  400c72:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400c74:	79fb      	ldrb	r3, [r7, #7]
  400c76:	f003 030f 	and.w	r3, r3, #15
  400c7a:	b2db      	uxtb	r3, r3
  400c7c:	4618      	mov	r0, r3
  400c7e:	4b03      	ldr	r3, [pc, #12]	; (400c8c <ssd1306_set_column_address+0x3c>)
  400c80:	4798      	blx	r3
}
  400c82:	bf00      	nop
  400c84:	3708      	adds	r7, #8
  400c86:	46bd      	mov	sp, r7
  400c88:	bd80      	pop	{r7, pc}
  400c8a:	bf00      	nop
  400c8c:	00401529 	.word	0x00401529

00400c90 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400c90:	b580      	push	{r7, lr}
  400c92:	b082      	sub	sp, #8
  400c94:	af00      	add	r7, sp, #0
  400c96:	4603      	mov	r3, r0
  400c98:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400c9a:	79fb      	ldrb	r3, [r7, #7]
  400c9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400ca0:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400ca2:	79fb      	ldrb	r3, [r7, #7]
  400ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400ca8:	b2db      	uxtb	r3, r3
  400caa:	4618      	mov	r0, r3
  400cac:	4b02      	ldr	r3, [pc, #8]	; (400cb8 <ssd1306_set_display_start_line_address+0x28>)
  400cae:	4798      	blx	r3
}
  400cb0:	bf00      	nop
  400cb2:	3708      	adds	r7, #8
  400cb4:	46bd      	mov	sp, r7
  400cb6:	bd80      	pop	{r7, pc}
  400cb8:	00401529 	.word	0x00401529

00400cbc <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400cbc:	b590      	push	{r4, r7, lr}
  400cbe:	b083      	sub	sp, #12
  400cc0:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400cc2:	4812      	ldr	r0, [pc, #72]	; (400d0c <gfx_mono_ssd1306_init+0x50>)
  400cc4:	4b12      	ldr	r3, [pc, #72]	; (400d10 <gfx_mono_ssd1306_init+0x54>)
  400cc6:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400cc8:	4b12      	ldr	r3, [pc, #72]	; (400d14 <gfx_mono_ssd1306_init+0x58>)
  400cca:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400ccc:	2000      	movs	r0, #0
  400cce:	4b12      	ldr	r3, [pc, #72]	; (400d18 <gfx_mono_ssd1306_init+0x5c>)
  400cd0:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400cd2:	2300      	movs	r3, #0
  400cd4:	71fb      	strb	r3, [r7, #7]
  400cd6:	e012      	b.n	400cfe <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400cd8:	2300      	movs	r3, #0
  400cda:	71bb      	strb	r3, [r7, #6]
  400cdc:	e008      	b.n	400cf0 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400cde:	79b9      	ldrb	r1, [r7, #6]
  400ce0:	79f8      	ldrb	r0, [r7, #7]
  400ce2:	2301      	movs	r3, #1
  400ce4:	2200      	movs	r2, #0
  400ce6:	4c0d      	ldr	r4, [pc, #52]	; (400d1c <gfx_mono_ssd1306_init+0x60>)
  400ce8:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400cea:	79bb      	ldrb	r3, [r7, #6]
  400cec:	3301      	adds	r3, #1
  400cee:	71bb      	strb	r3, [r7, #6]
  400cf0:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400cf4:	2b00      	cmp	r3, #0
  400cf6:	daf2      	bge.n	400cde <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400cf8:	79fb      	ldrb	r3, [r7, #7]
  400cfa:	3301      	adds	r3, #1
  400cfc:	71fb      	strb	r3, [r7, #7]
  400cfe:	79fb      	ldrb	r3, [r7, #7]
  400d00:	2b03      	cmp	r3, #3
  400d02:	d9e9      	bls.n	400cd8 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400d04:	bf00      	nop
  400d06:	370c      	adds	r7, #12
  400d08:	46bd      	mov	sp, r7
  400d0a:	bd90      	pop	{r4, r7, pc}
  400d0c:	204009f4 	.word	0x204009f4
  400d10:	00400879 	.word	0x00400879
  400d14:	00401479 	.word	0x00401479
  400d18:	00400c91 	.word	0x00400c91
  400d1c:	00400dbd 	.word	0x00400dbd

00400d20 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400d20:	b590      	push	{r4, r7, lr}
  400d22:	b085      	sub	sp, #20
  400d24:	af00      	add	r7, sp, #0
  400d26:	4603      	mov	r3, r0
  400d28:	71fb      	strb	r3, [r7, #7]
  400d2a:	460b      	mov	r3, r1
  400d2c:	71bb      	strb	r3, [r7, #6]
  400d2e:	4613      	mov	r3, r2
  400d30:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400d36:	2b00      	cmp	r3, #0
  400d38:	db38      	blt.n	400dac <gfx_mono_ssd1306_draw_pixel+0x8c>
  400d3a:	79bb      	ldrb	r3, [r7, #6]
  400d3c:	2b1f      	cmp	r3, #31
  400d3e:	d835      	bhi.n	400dac <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400d40:	79bb      	ldrb	r3, [r7, #6]
  400d42:	08db      	lsrs	r3, r3, #3
  400d44:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400d46:	79ba      	ldrb	r2, [r7, #6]
  400d48:	7bbb      	ldrb	r3, [r7, #14]
  400d4a:	00db      	lsls	r3, r3, #3
  400d4c:	1ad3      	subs	r3, r2, r3
  400d4e:	2201      	movs	r2, #1
  400d50:	fa02 f303 	lsl.w	r3, r2, r3
  400d54:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400d56:	79fa      	ldrb	r2, [r7, #7]
  400d58:	7bbb      	ldrb	r3, [r7, #14]
  400d5a:	4611      	mov	r1, r2
  400d5c:	4618      	mov	r0, r3
  400d5e:	4b15      	ldr	r3, [pc, #84]	; (400db4 <gfx_mono_ssd1306_draw_pixel+0x94>)
  400d60:	4798      	blx	r3
  400d62:	4603      	mov	r3, r0
  400d64:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400d66:	797b      	ldrb	r3, [r7, #5]
  400d68:	2b01      	cmp	r3, #1
  400d6a:	d004      	beq.n	400d76 <gfx_mono_ssd1306_draw_pixel+0x56>
  400d6c:	2b02      	cmp	r3, #2
  400d6e:	d011      	beq.n	400d94 <gfx_mono_ssd1306_draw_pixel+0x74>
  400d70:	2b00      	cmp	r3, #0
  400d72:	d005      	beq.n	400d80 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400d74:	e013      	b.n	400d9e <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400d76:	7bfa      	ldrb	r2, [r7, #15]
  400d78:	7b7b      	ldrb	r3, [r7, #13]
  400d7a:	4313      	orrs	r3, r2
  400d7c:	73fb      	strb	r3, [r7, #15]
		break;
  400d7e:	e00e      	b.n	400d9e <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400d80:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400d84:	43db      	mvns	r3, r3
  400d86:	b25a      	sxtb	r2, r3
  400d88:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400d8c:	4013      	ands	r3, r2
  400d8e:	b25b      	sxtb	r3, r3
  400d90:	73fb      	strb	r3, [r7, #15]
		break;
  400d92:	e004      	b.n	400d9e <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400d94:	7bfa      	ldrb	r2, [r7, #15]
  400d96:	7b7b      	ldrb	r3, [r7, #13]
  400d98:	4053      	eors	r3, r2
  400d9a:	73fb      	strb	r3, [r7, #15]
		break;
  400d9c:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400d9e:	7bfa      	ldrb	r2, [r7, #15]
  400da0:	79f9      	ldrb	r1, [r7, #7]
  400da2:	7bb8      	ldrb	r0, [r7, #14]
  400da4:	2300      	movs	r3, #0
  400da6:	4c04      	ldr	r4, [pc, #16]	; (400db8 <gfx_mono_ssd1306_draw_pixel+0x98>)
  400da8:	47a0      	blx	r4
  400daa:	e000      	b.n	400dae <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400dac:	bf00      	nop
}
  400dae:	3714      	adds	r7, #20
  400db0:	46bd      	mov	sp, r7
  400db2:	bd90      	pop	{r4, r7, pc}
  400db4:	00400e41 	.word	0x00400e41
  400db8:	00400dbd 	.word	0x00400dbd

00400dbc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400dbc:	b590      	push	{r4, r7, lr}
  400dbe:	b083      	sub	sp, #12
  400dc0:	af00      	add	r7, sp, #0
  400dc2:	4604      	mov	r4, r0
  400dc4:	4608      	mov	r0, r1
  400dc6:	4611      	mov	r1, r2
  400dc8:	461a      	mov	r2, r3
  400dca:	4623      	mov	r3, r4
  400dcc:	71fb      	strb	r3, [r7, #7]
  400dce:	4603      	mov	r3, r0
  400dd0:	71bb      	strb	r3, [r7, #6]
  400dd2:	460b      	mov	r3, r1
  400dd4:	717b      	strb	r3, [r7, #5]
  400dd6:	4613      	mov	r3, r2
  400dd8:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400dda:	793b      	ldrb	r3, [r7, #4]
  400ddc:	f083 0301 	eor.w	r3, r3, #1
  400de0:	b2db      	uxtb	r3, r3
  400de2:	2b00      	cmp	r3, #0
  400de4:	d00a      	beq.n	400dfc <gfx_mono_ssd1306_put_byte+0x40>
  400de6:	79ba      	ldrb	r2, [r7, #6]
  400de8:	79fb      	ldrb	r3, [r7, #7]
  400dea:	4611      	mov	r1, r2
  400dec:	4618      	mov	r0, r3
  400dee:	4b0f      	ldr	r3, [pc, #60]	; (400e2c <gfx_mono_ssd1306_put_byte+0x70>)
  400df0:	4798      	blx	r3
  400df2:	4603      	mov	r3, r0
  400df4:	461a      	mov	r2, r3
  400df6:	797b      	ldrb	r3, [r7, #5]
  400df8:	4293      	cmp	r3, r2
  400dfa:	d012      	beq.n	400e22 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400dfc:	797a      	ldrb	r2, [r7, #5]
  400dfe:	79b9      	ldrb	r1, [r7, #6]
  400e00:	79fb      	ldrb	r3, [r7, #7]
  400e02:	4618      	mov	r0, r3
  400e04:	4b0a      	ldr	r3, [pc, #40]	; (400e30 <gfx_mono_ssd1306_put_byte+0x74>)
  400e06:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400e08:	79fb      	ldrb	r3, [r7, #7]
  400e0a:	4618      	mov	r0, r3
  400e0c:	4b09      	ldr	r3, [pc, #36]	; (400e34 <gfx_mono_ssd1306_put_byte+0x78>)
  400e0e:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400e10:	79bb      	ldrb	r3, [r7, #6]
  400e12:	4618      	mov	r0, r3
  400e14:	4b08      	ldr	r3, [pc, #32]	; (400e38 <gfx_mono_ssd1306_put_byte+0x7c>)
  400e16:	4798      	blx	r3

	ssd1306_write_data(data);
  400e18:	797b      	ldrb	r3, [r7, #5]
  400e1a:	4618      	mov	r0, r3
  400e1c:	4b07      	ldr	r3, [pc, #28]	; (400e3c <gfx_mono_ssd1306_put_byte+0x80>)
  400e1e:	4798      	blx	r3
  400e20:	e000      	b.n	400e24 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400e22:	bf00      	nop
}
  400e24:	370c      	adds	r7, #12
  400e26:	46bd      	mov	sp, r7
  400e28:	bd90      	pop	{r4, r7, pc}
  400e2a:	bf00      	nop
  400e2c:	004008d1 	.word	0x004008d1
  400e30:	00400899 	.word	0x00400899
  400e34:	00400c25 	.word	0x00400c25
  400e38:	00400c51 	.word	0x00400c51
  400e3c:	004015cd 	.word	0x004015cd

00400e40 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400e40:	b580      	push	{r7, lr}
  400e42:	b082      	sub	sp, #8
  400e44:	af00      	add	r7, sp, #0
  400e46:	4603      	mov	r3, r0
  400e48:	460a      	mov	r2, r1
  400e4a:	71fb      	strb	r3, [r7, #7]
  400e4c:	4613      	mov	r3, r2
  400e4e:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400e50:	79ba      	ldrb	r2, [r7, #6]
  400e52:	79fb      	ldrb	r3, [r7, #7]
  400e54:	4611      	mov	r1, r2
  400e56:	4618      	mov	r0, r3
  400e58:	4b03      	ldr	r3, [pc, #12]	; (400e68 <gfx_mono_ssd1306_get_byte+0x28>)
  400e5a:	4798      	blx	r3
  400e5c:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400e5e:	4618      	mov	r0, r3
  400e60:	3708      	adds	r7, #8
  400e62:	46bd      	mov	sp, r7
  400e64:	bd80      	pop	{r7, pc}
  400e66:	bf00      	nop
  400e68:	004008d1 	.word	0x004008d1

00400e6c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400e6c:	b480      	push	{r7}
  400e6e:	b083      	sub	sp, #12
  400e70:	af00      	add	r7, sp, #0
  400e72:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400e74:	687b      	ldr	r3, [r7, #4]
  400e76:	2b07      	cmp	r3, #7
  400e78:	d825      	bhi.n	400ec6 <osc_get_rate+0x5a>
  400e7a:	a201      	add	r2, pc, #4	; (adr r2, 400e80 <osc_get_rate+0x14>)
  400e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e80:	00400ea1 	.word	0x00400ea1
  400e84:	00400ea7 	.word	0x00400ea7
  400e88:	00400ead 	.word	0x00400ead
  400e8c:	00400eb3 	.word	0x00400eb3
  400e90:	00400eb7 	.word	0x00400eb7
  400e94:	00400ebb 	.word	0x00400ebb
  400e98:	00400ebf 	.word	0x00400ebf
  400e9c:	00400ec3 	.word	0x00400ec3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400ea0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400ea4:	e010      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400eaa:	e00d      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400eac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400eb0:	e00a      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400eb2:	4b08      	ldr	r3, [pc, #32]	; (400ed4 <osc_get_rate+0x68>)
  400eb4:	e008      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400eb6:	4b08      	ldr	r3, [pc, #32]	; (400ed8 <osc_get_rate+0x6c>)
  400eb8:	e006      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400eba:	4b08      	ldr	r3, [pc, #32]	; (400edc <osc_get_rate+0x70>)
  400ebc:	e004      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400ebe:	4b07      	ldr	r3, [pc, #28]	; (400edc <osc_get_rate+0x70>)
  400ec0:	e002      	b.n	400ec8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400ec2:	4b06      	ldr	r3, [pc, #24]	; (400edc <osc_get_rate+0x70>)
  400ec4:	e000      	b.n	400ec8 <osc_get_rate+0x5c>
	}

	return 0;
  400ec6:	2300      	movs	r3, #0
}
  400ec8:	4618      	mov	r0, r3
  400eca:	370c      	adds	r7, #12
  400ecc:	46bd      	mov	sp, r7
  400ece:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ed2:	4770      	bx	lr
  400ed4:	003d0900 	.word	0x003d0900
  400ed8:	007a1200 	.word	0x007a1200
  400edc:	00b71b00 	.word	0x00b71b00

00400ee0 <sysclk_get_main_hz>:
{
  400ee0:	b580      	push	{r7, lr}
  400ee2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400ee4:	2006      	movs	r0, #6
  400ee6:	4b05      	ldr	r3, [pc, #20]	; (400efc <sysclk_get_main_hz+0x1c>)
  400ee8:	4798      	blx	r3
  400eea:	4602      	mov	r2, r0
  400eec:	4613      	mov	r3, r2
  400eee:	009b      	lsls	r3, r3, #2
  400ef0:	4413      	add	r3, r2
  400ef2:	009a      	lsls	r2, r3, #2
  400ef4:	4413      	add	r3, r2
}
  400ef6:	4618      	mov	r0, r3
  400ef8:	bd80      	pop	{r7, pc}
  400efa:	bf00      	nop
  400efc:	00400e6d 	.word	0x00400e6d

00400f00 <sysclk_get_cpu_hz>:
{
  400f00:	b580      	push	{r7, lr}
  400f02:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f04:	4b02      	ldr	r3, [pc, #8]	; (400f10 <sysclk_get_cpu_hz+0x10>)
  400f06:	4798      	blx	r3
  400f08:	4603      	mov	r3, r0
}
  400f0a:	4618      	mov	r0, r3
  400f0c:	bd80      	pop	{r7, pc}
  400f0e:	bf00      	nop
  400f10:	00400ee1 	.word	0x00400ee1

00400f14 <sysclk_get_peripheral_hz>:
{
  400f14:	b580      	push	{r7, lr}
  400f16:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400f18:	4b02      	ldr	r3, [pc, #8]	; (400f24 <sysclk_get_peripheral_hz+0x10>)
  400f1a:	4798      	blx	r3
  400f1c:	4603      	mov	r3, r0
  400f1e:	085b      	lsrs	r3, r3, #1
}
  400f20:	4618      	mov	r0, r3
  400f22:	bd80      	pop	{r7, pc}
  400f24:	00400ee1 	.word	0x00400ee1

00400f28 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400f28:	b480      	push	{r7}
  400f2a:	b089      	sub	sp, #36	; 0x24
  400f2c:	af00      	add	r7, sp, #0
  400f2e:	6078      	str	r0, [r7, #4]
  400f30:	687b      	ldr	r3, [r7, #4]
  400f32:	61fb      	str	r3, [r7, #28]
  400f34:	69fb      	ldr	r3, [r7, #28]
  400f36:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400f38:	69bb      	ldr	r3, [r7, #24]
  400f3a:	095a      	lsrs	r2, r3, #5
  400f3c:	69fb      	ldr	r3, [r7, #28]
  400f3e:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400f40:	697b      	ldr	r3, [r7, #20]
  400f42:	f003 031f 	and.w	r3, r3, #31
  400f46:	2101      	movs	r1, #1
  400f48:	fa01 f303 	lsl.w	r3, r1, r3
  400f4c:	613a      	str	r2, [r7, #16]
  400f4e:	60fb      	str	r3, [r7, #12]
  400f50:	693b      	ldr	r3, [r7, #16]
  400f52:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f54:	68ba      	ldr	r2, [r7, #8]
  400f56:	4b06      	ldr	r3, [pc, #24]	; (400f70 <ioport_enable_pin+0x48>)
  400f58:	4413      	add	r3, r2
  400f5a:	025b      	lsls	r3, r3, #9
  400f5c:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400f5e:	68fb      	ldr	r3, [r7, #12]
  400f60:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400f62:	bf00      	nop
  400f64:	3724      	adds	r7, #36	; 0x24
  400f66:	46bd      	mov	sp, r7
  400f68:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f6c:	4770      	bx	lr
  400f6e:	bf00      	nop
  400f70:	00200707 	.word	0x00200707

00400f74 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400f74:	b480      	push	{r7}
  400f76:	b08d      	sub	sp, #52	; 0x34
  400f78:	af00      	add	r7, sp, #0
  400f7a:	6078      	str	r0, [r7, #4]
  400f7c:	6039      	str	r1, [r7, #0]
  400f7e:	687b      	ldr	r3, [r7, #4]
  400f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f82:	683b      	ldr	r3, [r7, #0]
  400f84:	62bb      	str	r3, [r7, #40]	; 0x28
  400f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f88:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f8c:	095a      	lsrs	r2, r3, #5
  400f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f90:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f92:	6a3b      	ldr	r3, [r7, #32]
  400f94:	f003 031f 	and.w	r3, r3, #31
  400f98:	2101      	movs	r1, #1
  400f9a:	fa01 f303 	lsl.w	r3, r1, r3
  400f9e:	61fa      	str	r2, [r7, #28]
  400fa0:	61bb      	str	r3, [r7, #24]
  400fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400fa4:	617b      	str	r3, [r7, #20]
  400fa6:	69fb      	ldr	r3, [r7, #28]
  400fa8:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400faa:	693a      	ldr	r2, [r7, #16]
  400fac:	4b37      	ldr	r3, [pc, #220]	; (40108c <ioport_set_pin_mode+0x118>)
  400fae:	4413      	add	r3, r2
  400fb0:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400fb2:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400fb4:	697b      	ldr	r3, [r7, #20]
  400fb6:	f003 0308 	and.w	r3, r3, #8
  400fba:	2b00      	cmp	r3, #0
  400fbc:	d003      	beq.n	400fc6 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	69ba      	ldr	r2, [r7, #24]
  400fc2:	665a      	str	r2, [r3, #100]	; 0x64
  400fc4:	e002      	b.n	400fcc <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400fc6:	68fb      	ldr	r3, [r7, #12]
  400fc8:	69ba      	ldr	r2, [r7, #24]
  400fca:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400fcc:	697b      	ldr	r3, [r7, #20]
  400fce:	f003 0310 	and.w	r3, r3, #16
  400fd2:	2b00      	cmp	r3, #0
  400fd4:	d004      	beq.n	400fe0 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400fd6:	68fb      	ldr	r3, [r7, #12]
  400fd8:	69ba      	ldr	r2, [r7, #24]
  400fda:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400fde:	e003      	b.n	400fe8 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400fe0:	68fb      	ldr	r3, [r7, #12]
  400fe2:	69ba      	ldr	r2, [r7, #24]
  400fe4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400fe8:	697b      	ldr	r3, [r7, #20]
  400fea:	f003 0320 	and.w	r3, r3, #32
  400fee:	2b00      	cmp	r3, #0
  400ff0:	d003      	beq.n	400ffa <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400ff2:	68fb      	ldr	r3, [r7, #12]
  400ff4:	69ba      	ldr	r2, [r7, #24]
  400ff6:	651a      	str	r2, [r3, #80]	; 0x50
  400ff8:	e002      	b.n	401000 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400ffa:	68fb      	ldr	r3, [r7, #12]
  400ffc:	69ba      	ldr	r2, [r7, #24]
  400ffe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401000:	697b      	ldr	r3, [r7, #20]
  401002:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401006:	2b00      	cmp	r3, #0
  401008:	d003      	beq.n	401012 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40100a:	68fb      	ldr	r3, [r7, #12]
  40100c:	69ba      	ldr	r2, [r7, #24]
  40100e:	621a      	str	r2, [r3, #32]
  401010:	e002      	b.n	401018 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  401012:	68fb      	ldr	r3, [r7, #12]
  401014:	69ba      	ldr	r2, [r7, #24]
  401016:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  401018:	697b      	ldr	r3, [r7, #20]
  40101a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40101e:	2b00      	cmp	r3, #0
  401020:	d004      	beq.n	40102c <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  401022:	68fb      	ldr	r3, [r7, #12]
  401024:	69ba      	ldr	r2, [r7, #24]
  401026:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40102a:	e003      	b.n	401034 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40102c:	68fb      	ldr	r3, [r7, #12]
  40102e:	69ba      	ldr	r2, [r7, #24]
  401030:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401034:	697b      	ldr	r3, [r7, #20]
  401036:	f003 0301 	and.w	r3, r3, #1
  40103a:	2b00      	cmp	r3, #0
  40103c:	d006      	beq.n	40104c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40103e:	68fb      	ldr	r3, [r7, #12]
  401040:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401042:	69bb      	ldr	r3, [r7, #24]
  401044:	431a      	orrs	r2, r3
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	671a      	str	r2, [r3, #112]	; 0x70
  40104a:	e006      	b.n	40105a <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40104c:	68fb      	ldr	r3, [r7, #12]
  40104e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401050:	69bb      	ldr	r3, [r7, #24]
  401052:	43db      	mvns	r3, r3
  401054:	401a      	ands	r2, r3
  401056:	68fb      	ldr	r3, [r7, #12]
  401058:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40105a:	697b      	ldr	r3, [r7, #20]
  40105c:	f003 0302 	and.w	r3, r3, #2
  401060:	2b00      	cmp	r3, #0
  401062:	d006      	beq.n	401072 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401064:	68fb      	ldr	r3, [r7, #12]
  401066:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401068:	69bb      	ldr	r3, [r7, #24]
  40106a:	431a      	orrs	r2, r3
  40106c:	68fb      	ldr	r3, [r7, #12]
  40106e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401070:	e006      	b.n	401080 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401072:	68fb      	ldr	r3, [r7, #12]
  401074:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401076:	69bb      	ldr	r3, [r7, #24]
  401078:	43db      	mvns	r3, r3
  40107a:	401a      	ands	r2, r3
  40107c:	68fb      	ldr	r3, [r7, #12]
  40107e:	675a      	str	r2, [r3, #116]	; 0x74
  401080:	bf00      	nop
  401082:	3734      	adds	r7, #52	; 0x34
  401084:	46bd      	mov	sp, r7
  401086:	f85d 7b04 	ldr.w	r7, [sp], #4
  40108a:	4770      	bx	lr
  40108c:	00200707 	.word	0x00200707

00401090 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401090:	b480      	push	{r7}
  401092:	b08d      	sub	sp, #52	; 0x34
  401094:	af00      	add	r7, sp, #0
  401096:	6078      	str	r0, [r7, #4]
  401098:	460b      	mov	r3, r1
  40109a:	70fb      	strb	r3, [r7, #3]
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	62fb      	str	r3, [r7, #44]	; 0x2c
  4010a0:	78fb      	ldrb	r3, [r7, #3]
  4010a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4010a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010a8:	627b      	str	r3, [r7, #36]	; 0x24
  4010aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010ac:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4010ae:	6a3b      	ldr	r3, [r7, #32]
  4010b0:	095b      	lsrs	r3, r3, #5
  4010b2:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4010b4:	69fa      	ldr	r2, [r7, #28]
  4010b6:	4b17      	ldr	r3, [pc, #92]	; (401114 <ioport_set_pin_dir+0x84>)
  4010b8:	4413      	add	r3, r2
  4010ba:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4010bc:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4010be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4010c2:	2b01      	cmp	r3, #1
  4010c4:	d109      	bne.n	4010da <ioport_set_pin_dir+0x4a>
  4010c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010c8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4010ca:	697b      	ldr	r3, [r7, #20]
  4010cc:	f003 031f 	and.w	r3, r3, #31
  4010d0:	2201      	movs	r2, #1
  4010d2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4010d4:	69bb      	ldr	r3, [r7, #24]
  4010d6:	611a      	str	r2, [r3, #16]
  4010d8:	e00c      	b.n	4010f4 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4010da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4010de:	2b00      	cmp	r3, #0
  4010e0:	d108      	bne.n	4010f4 <ioport_set_pin_dir+0x64>
  4010e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010e4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4010e6:	693b      	ldr	r3, [r7, #16]
  4010e8:	f003 031f 	and.w	r3, r3, #31
  4010ec:	2201      	movs	r2, #1
  4010ee:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4010f0:	69bb      	ldr	r3, [r7, #24]
  4010f2:	615a      	str	r2, [r3, #20]
  4010f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010f6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4010f8:	68fb      	ldr	r3, [r7, #12]
  4010fa:	f003 031f 	and.w	r3, r3, #31
  4010fe:	2201      	movs	r2, #1
  401100:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401102:	69bb      	ldr	r3, [r7, #24]
  401104:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  401108:	bf00      	nop
  40110a:	3734      	adds	r7, #52	; 0x34
  40110c:	46bd      	mov	sp, r7
  40110e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401112:	4770      	bx	lr
  401114:	00200707 	.word	0x00200707

00401118 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401118:	b480      	push	{r7}
  40111a:	b08b      	sub	sp, #44	; 0x2c
  40111c:	af00      	add	r7, sp, #0
  40111e:	6078      	str	r0, [r7, #4]
  401120:	460b      	mov	r3, r1
  401122:	70fb      	strb	r3, [r7, #3]
  401124:	687b      	ldr	r3, [r7, #4]
  401126:	627b      	str	r3, [r7, #36]	; 0x24
  401128:	78fb      	ldrb	r3, [r7, #3]
  40112a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401130:	61fb      	str	r3, [r7, #28]
  401132:	69fb      	ldr	r3, [r7, #28]
  401134:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401136:	69bb      	ldr	r3, [r7, #24]
  401138:	095b      	lsrs	r3, r3, #5
  40113a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40113c:	697a      	ldr	r2, [r7, #20]
  40113e:	4b10      	ldr	r3, [pc, #64]	; (401180 <ioport_set_pin_level+0x68>)
  401140:	4413      	add	r3, r2
  401142:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401144:	613b      	str	r3, [r7, #16]

	if (level) {
  401146:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40114a:	2b00      	cmp	r3, #0
  40114c:	d009      	beq.n	401162 <ioport_set_pin_level+0x4a>
  40114e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401150:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401152:	68fb      	ldr	r3, [r7, #12]
  401154:	f003 031f 	and.w	r3, r3, #31
  401158:	2201      	movs	r2, #1
  40115a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40115c:	693b      	ldr	r3, [r7, #16]
  40115e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401160:	e008      	b.n	401174 <ioport_set_pin_level+0x5c>
  401162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401164:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401166:	68bb      	ldr	r3, [r7, #8]
  401168:	f003 031f 	and.w	r3, r3, #31
  40116c:	2201      	movs	r2, #1
  40116e:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401170:	693b      	ldr	r3, [r7, #16]
  401172:	635a      	str	r2, [r3, #52]	; 0x34
  401174:	bf00      	nop
  401176:	372c      	adds	r7, #44	; 0x2c
  401178:	46bd      	mov	sp, r7
  40117a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117e:	4770      	bx	lr
  401180:	00200707 	.word	0x00200707

00401184 <spi_reset>:
{
  401184:	b480      	push	{r7}
  401186:	b083      	sub	sp, #12
  401188:	af00      	add	r7, sp, #0
  40118a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40118c:	687b      	ldr	r3, [r7, #4]
  40118e:	2280      	movs	r2, #128	; 0x80
  401190:	601a      	str	r2, [r3, #0]
}
  401192:	bf00      	nop
  401194:	370c      	adds	r7, #12
  401196:	46bd      	mov	sp, r7
  401198:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119c:	4770      	bx	lr

0040119e <spi_enable>:
{
  40119e:	b480      	push	{r7}
  4011a0:	b083      	sub	sp, #12
  4011a2:	af00      	add	r7, sp, #0
  4011a4:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	2201      	movs	r2, #1
  4011aa:	601a      	str	r2, [r3, #0]
}
  4011ac:	bf00      	nop
  4011ae:	370c      	adds	r7, #12
  4011b0:	46bd      	mov	sp, r7
  4011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b6:	4770      	bx	lr

004011b8 <spi_disable>:
{
  4011b8:	b480      	push	{r7}
  4011ba:	b083      	sub	sp, #12
  4011bc:	af00      	add	r7, sp, #0
  4011be:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4011c0:	687b      	ldr	r3, [r7, #4]
  4011c2:	2202      	movs	r2, #2
  4011c4:	601a      	str	r2, [r3, #0]
}
  4011c6:	bf00      	nop
  4011c8:	370c      	adds	r7, #12
  4011ca:	46bd      	mov	sp, r7
  4011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d0:	4770      	bx	lr

004011d2 <spi_set_master_mode>:
{
  4011d2:	b480      	push	{r7}
  4011d4:	b083      	sub	sp, #12
  4011d6:	af00      	add	r7, sp, #0
  4011d8:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4011da:	687b      	ldr	r3, [r7, #4]
  4011dc:	685b      	ldr	r3, [r3, #4]
  4011de:	f043 0201 	orr.w	r2, r3, #1
  4011e2:	687b      	ldr	r3, [r7, #4]
  4011e4:	605a      	str	r2, [r3, #4]
}
  4011e6:	bf00      	nop
  4011e8:	370c      	adds	r7, #12
  4011ea:	46bd      	mov	sp, r7
  4011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f0:	4770      	bx	lr

004011f2 <spi_set_fixed_peripheral_select>:
{
  4011f2:	b480      	push	{r7}
  4011f4:	b083      	sub	sp, #12
  4011f6:	af00      	add	r7, sp, #0
  4011f8:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4011fa:	687b      	ldr	r3, [r7, #4]
  4011fc:	685b      	ldr	r3, [r3, #4]
  4011fe:	f023 0202 	bic.w	r2, r3, #2
  401202:	687b      	ldr	r3, [r7, #4]
  401204:	605a      	str	r2, [r3, #4]
}
  401206:	bf00      	nop
  401208:	370c      	adds	r7, #12
  40120a:	46bd      	mov	sp, r7
  40120c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401210:	4770      	bx	lr

00401212 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  401212:	b480      	push	{r7}
  401214:	b083      	sub	sp, #12
  401216:	af00      	add	r7, sp, #0
  401218:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40121a:	687b      	ldr	r3, [r7, #4]
  40121c:	685b      	ldr	r3, [r3, #4]
  40121e:	f043 0210 	orr.w	r2, r3, #16
  401222:	687b      	ldr	r3, [r7, #4]
  401224:	605a      	str	r2, [r3, #4]
}
  401226:	bf00      	nop
  401228:	370c      	adds	r7, #12
  40122a:	46bd      	mov	sp, r7
  40122c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401230:	4770      	bx	lr

00401232 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  401232:	b480      	push	{r7}
  401234:	b083      	sub	sp, #12
  401236:	af00      	add	r7, sp, #0
  401238:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40123a:	687b      	ldr	r3, [r7, #4]
  40123c:	685b      	ldr	r3, [r3, #4]
  40123e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  401242:	687b      	ldr	r3, [r7, #4]
  401244:	605a      	str	r2, [r3, #4]
}
  401246:	bf00      	nop
  401248:	370c      	adds	r7, #12
  40124a:	46bd      	mov	sp, r7
  40124c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401250:	4770      	bx	lr
	...

00401254 <ssd1306_hard_reset>:
{
  401254:	b580      	push	{r7, lr}
  401256:	b082      	sub	sp, #8
  401258:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  40125a:	4b0f      	ldr	r3, [pc, #60]	; (401298 <ssd1306_hard_reset+0x44>)
  40125c:	4798      	blx	r3
  40125e:	4602      	mov	r2, r0
  401260:	4b0e      	ldr	r3, [pc, #56]	; (40129c <ssd1306_hard_reset+0x48>)
  401262:	fba3 2302 	umull	r2, r3, r3, r2
  401266:	0c9a      	lsrs	r2, r3, #18
  401268:	4613      	mov	r3, r2
  40126a:	009b      	lsls	r3, r3, #2
  40126c:	4413      	add	r3, r2
  40126e:	005b      	lsls	r3, r3, #1
  401270:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  401272:	2100      	movs	r1, #0
  401274:	2051      	movs	r0, #81	; 0x51
  401276:	4b0a      	ldr	r3, [pc, #40]	; (4012a0 <ssd1306_hard_reset+0x4c>)
  401278:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  40127a:	6878      	ldr	r0, [r7, #4]
  40127c:	4b09      	ldr	r3, [pc, #36]	; (4012a4 <ssd1306_hard_reset+0x50>)
  40127e:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401280:	2101      	movs	r1, #1
  401282:	2051      	movs	r0, #81	; 0x51
  401284:	4b06      	ldr	r3, [pc, #24]	; (4012a0 <ssd1306_hard_reset+0x4c>)
  401286:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401288:	6878      	ldr	r0, [r7, #4]
  40128a:	4b06      	ldr	r3, [pc, #24]	; (4012a4 <ssd1306_hard_reset+0x50>)
  40128c:	4798      	blx	r3
}
  40128e:	bf00      	nop
  401290:	3708      	adds	r7, #8
  401292:	46bd      	mov	sp, r7
  401294:	bd80      	pop	{r7, pc}
  401296:	bf00      	nop
  401298:	00400f01 	.word	0x00400f01
  40129c:	431bde83 	.word	0x431bde83
  4012a0:	00401119 	.word	0x00401119
  4012a4:	20400001 	.word	0x20400001

004012a8 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  4012a8:	b580      	push	{r7, lr}
  4012aa:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4012ac:	20af      	movs	r0, #175	; 0xaf
  4012ae:	4b02      	ldr	r3, [pc, #8]	; (4012b8 <ssd1306_display_on+0x10>)
  4012b0:	4798      	blx	r3
}
  4012b2:	bf00      	nop
  4012b4:	bd80      	pop	{r7, pc}
  4012b6:	bf00      	nop
  4012b8:	00401529 	.word	0x00401529

004012bc <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  4012bc:	b580      	push	{r7, lr}
  4012be:	b082      	sub	sp, #8
  4012c0:	af00      	add	r7, sp, #0
  4012c2:	4603      	mov	r3, r0
  4012c4:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4012c6:	2081      	movs	r0, #129	; 0x81
  4012c8:	4b05      	ldr	r3, [pc, #20]	; (4012e0 <ssd1306_set_contrast+0x24>)
  4012ca:	4798      	blx	r3
	ssd1306_write_command(contrast);
  4012cc:	79fb      	ldrb	r3, [r7, #7]
  4012ce:	4618      	mov	r0, r3
  4012d0:	4b03      	ldr	r3, [pc, #12]	; (4012e0 <ssd1306_set_contrast+0x24>)
  4012d2:	4798      	blx	r3
	return contrast;
  4012d4:	79fb      	ldrb	r3, [r7, #7]
}
  4012d6:	4618      	mov	r0, r3
  4012d8:	3708      	adds	r7, #8
  4012da:	46bd      	mov	sp, r7
  4012dc:	bd80      	pop	{r7, pc}
  4012de:	bf00      	nop
  4012e0:	00401529 	.word	0x00401529

004012e4 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  4012e4:	b580      	push	{r7, lr}
  4012e6:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4012e8:	20a6      	movs	r0, #166	; 0xa6
  4012ea:	4b02      	ldr	r3, [pc, #8]	; (4012f4 <ssd1306_display_invert_disable+0x10>)
  4012ec:	4798      	blx	r3
}
  4012ee:	bf00      	nop
  4012f0:	bd80      	pop	{r7, pc}
  4012f2:	bf00      	nop
  4012f4:	00401529 	.word	0x00401529

004012f8 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  4012f8:	b590      	push	{r4, r7, lr}
  4012fa:	b083      	sub	sp, #12
  4012fc:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  4012fe:	2101      	movs	r1, #1
  401300:	2051      	movs	r0, #81	; 0x51
  401302:	4b46      	ldr	r3, [pc, #280]	; (40141c <ssd1306_interface_init+0x124>)
  401304:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  401306:	2101      	movs	r1, #1
  401308:	2023      	movs	r0, #35	; 0x23
  40130a:	4b44      	ldr	r3, [pc, #272]	; (40141c <ssd1306_interface_init+0x124>)
  40130c:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  40130e:	2108      	movs	r1, #8
  401310:	2051      	movs	r0, #81	; 0x51
  401312:	4b43      	ldr	r3, [pc, #268]	; (401420 <ssd1306_interface_init+0x128>)
  401314:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  401316:	2108      	movs	r1, #8
  401318:	2023      	movs	r0, #35	; 0x23
  40131a:	4b41      	ldr	r3, [pc, #260]	; (401420 <ssd1306_interface_init+0x128>)
  40131c:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  40131e:	2023      	movs	r0, #35	; 0x23
  401320:	4b40      	ldr	r3, [pc, #256]	; (401424 <ssd1306_interface_init+0x12c>)
  401322:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  401324:	2051      	movs	r0, #81	; 0x51
  401326:	4b3f      	ldr	r3, [pc, #252]	; (401424 <ssd1306_interface_init+0x12c>)
  401328:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40132a:	2101      	movs	r1, #1
  40132c:	2023      	movs	r0, #35	; 0x23
  40132e:	4b3e      	ldr	r3, [pc, #248]	; (401428 <ssd1306_interface_init+0x130>)
  401330:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401332:	2101      	movs	r1, #1
  401334:	2051      	movs	r0, #81	; 0x51
  401336:	4b3c      	ldr	r3, [pc, #240]	; (401428 <ssd1306_interface_init+0x130>)
  401338:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40133a:	2300      	movs	r3, #0
  40133c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401340:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401344:	4839      	ldr	r0, [pc, #228]	; (40142c <ssd1306_interface_init+0x134>)
  401346:	4c3a      	ldr	r4, [pc, #232]	; (401430 <ssd1306_interface_init+0x138>)
  401348:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40134a:	2300      	movs	r3, #0
  40134c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401350:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401354:	4835      	ldr	r0, [pc, #212]	; (40142c <ssd1306_interface_init+0x134>)
  401356:	4c36      	ldr	r4, [pc, #216]	; (401430 <ssd1306_interface_init+0x138>)
  401358:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40135a:	2300      	movs	r3, #0
  40135c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401360:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401364:	4831      	ldr	r0, [pc, #196]	; (40142c <ssd1306_interface_init+0x134>)
  401366:	4c32      	ldr	r4, [pc, #200]	; (401430 <ssd1306_interface_init+0x138>)
  401368:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40136a:	2300      	movs	r3, #0
  40136c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401370:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401374:	482d      	ldr	r0, [pc, #180]	; (40142c <ssd1306_interface_init+0x134>)
  401376:	4c2e      	ldr	r4, [pc, #184]	; (401430 <ssd1306_interface_init+0x138>)
  401378:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40137a:	2300      	movs	r3, #0
  40137c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401380:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401384:	4829      	ldr	r0, [pc, #164]	; (40142c <ssd1306_interface_init+0x134>)
  401386:	4c2a      	ldr	r4, [pc, #168]	; (401430 <ssd1306_interface_init+0x138>)
  401388:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40138a:	2300      	movs	r3, #0
  40138c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401390:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401394:	4825      	ldr	r0, [pc, #148]	; (40142c <ssd1306_interface_init+0x134>)
  401396:	4c26      	ldr	r4, [pc, #152]	; (401430 <ssd1306_interface_init+0x138>)
  401398:	47a0      	blx	r4
		
		spi_disable(SPI0);
  40139a:	4826      	ldr	r0, [pc, #152]	; (401434 <ssd1306_interface_init+0x13c>)
  40139c:	4b26      	ldr	r3, [pc, #152]	; (401438 <ssd1306_interface_init+0x140>)
  40139e:	4798      	blx	r3
		spi_reset(SPI0);
  4013a0:	4824      	ldr	r0, [pc, #144]	; (401434 <ssd1306_interface_init+0x13c>)
  4013a2:	4b26      	ldr	r3, [pc, #152]	; (40143c <ssd1306_interface_init+0x144>)
  4013a4:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  4013a6:	4823      	ldr	r0, [pc, #140]	; (401434 <ssd1306_interface_init+0x13c>)
  4013a8:	4b25      	ldr	r3, [pc, #148]	; (401440 <ssd1306_interface_init+0x148>)
  4013aa:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4013ac:	2208      	movs	r2, #8
  4013ae:	2101      	movs	r1, #1
  4013b0:	4820      	ldr	r0, [pc, #128]	; (401434 <ssd1306_interface_init+0x13c>)
  4013b2:	4b24      	ldr	r3, [pc, #144]	; (401444 <ssd1306_interface_init+0x14c>)
  4013b4:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4013b6:	2200      	movs	r2, #0
  4013b8:	2101      	movs	r1, #1
  4013ba:	481e      	ldr	r0, [pc, #120]	; (401434 <ssd1306_interface_init+0x13c>)
  4013bc:	4b22      	ldr	r3, [pc, #136]	; (401448 <ssd1306_interface_init+0x150>)
  4013be:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4013c0:	2200      	movs	r2, #0
  4013c2:	2101      	movs	r1, #1
  4013c4:	481b      	ldr	r0, [pc, #108]	; (401434 <ssd1306_interface_init+0x13c>)
  4013c6:	4b21      	ldr	r3, [pc, #132]	; (40144c <ssd1306_interface_init+0x154>)
  4013c8:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  4013ca:	481a      	ldr	r0, [pc, #104]	; (401434 <ssd1306_interface_init+0x13c>)
  4013cc:	4b20      	ldr	r3, [pc, #128]	; (401450 <ssd1306_interface_init+0x158>)
  4013ce:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4013d0:	2200      	movs	r2, #0
  4013d2:	2101      	movs	r1, #1
  4013d4:	4817      	ldr	r0, [pc, #92]	; (401434 <ssd1306_interface_init+0x13c>)
  4013d6:	4b1f      	ldr	r3, [pc, #124]	; (401454 <ssd1306_interface_init+0x15c>)
  4013d8:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  4013da:	4816      	ldr	r0, [pc, #88]	; (401434 <ssd1306_interface_init+0x13c>)
  4013dc:	4b1e      	ldr	r3, [pc, #120]	; (401458 <ssd1306_interface_init+0x160>)
  4013de:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  4013e0:	4814      	ldr	r0, [pc, #80]	; (401434 <ssd1306_interface_init+0x13c>)
  4013e2:	4b1e      	ldr	r3, [pc, #120]	; (40145c <ssd1306_interface_init+0x164>)
  4013e4:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4013e6:	4b1e      	ldr	r3, [pc, #120]	; (401460 <ssd1306_interface_init+0x168>)
  4013e8:	4798      	blx	r3
  4013ea:	4603      	mov	r3, r0
  4013ec:	4619      	mov	r1, r3
  4013ee:	481d      	ldr	r0, [pc, #116]	; (401464 <ssd1306_interface_init+0x16c>)
  4013f0:	4b1d      	ldr	r3, [pc, #116]	; (401468 <ssd1306_interface_init+0x170>)
  4013f2:	4798      	blx	r3
  4013f4:	4603      	mov	r3, r0
  4013f6:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  4013f8:	687b      	ldr	r3, [r7, #4]
  4013fa:	b2db      	uxtb	r3, r3
  4013fc:	461a      	mov	r2, r3
  4013fe:	2101      	movs	r1, #1
  401400:	480c      	ldr	r0, [pc, #48]	; (401434 <ssd1306_interface_init+0x13c>)
  401402:	4b1a      	ldr	r3, [pc, #104]	; (40146c <ssd1306_interface_init+0x174>)
  401404:	4798      	blx	r3
		spi_enable_clock(SPI0);
  401406:	480b      	ldr	r0, [pc, #44]	; (401434 <ssd1306_interface_init+0x13c>)
  401408:	4b19      	ldr	r3, [pc, #100]	; (401470 <ssd1306_interface_init+0x178>)
  40140a:	4798      	blx	r3
		
		spi_enable(SPI0);
  40140c:	4809      	ldr	r0, [pc, #36]	; (401434 <ssd1306_interface_init+0x13c>)
  40140e:	4b19      	ldr	r3, [pc, #100]	; (401474 <ssd1306_interface_init+0x17c>)
  401410:	4798      	blx	r3
}
  401412:	bf00      	nop
  401414:	370c      	adds	r7, #12
  401416:	46bd      	mov	sp, r7
  401418:	bd90      	pop	{r4, r7, pc}
  40141a:	bf00      	nop
  40141c:	00401091 	.word	0x00401091
  401420:	00400f75 	.word	0x00400f75
  401424:	00400f29 	.word	0x00400f29
  401428:	00401119 	.word	0x00401119
  40142c:	400e1400 	.word	0x400e1400
  401430:	00402191 	.word	0x00402191
  401434:	40008000 	.word	0x40008000
  401438:	004011b9 	.word	0x004011b9
  40143c:	00401185 	.word	0x00401185
  401440:	004011d3 	.word	0x004011d3
  401444:	00400559 	.word	0x00400559
  401448:	004004b9 	.word	0x004004b9
  40144c:	00400509 	.word	0x00400509
  401450:	004011f3 	.word	0x004011f3
  401454:	004005ff 	.word	0x004005ff
  401458:	00401233 	.word	0x00401233
  40145c:	00401213 	.word	0x00401213
  401460:	00400f15 	.word	0x00400f15
  401464:	001e8480 	.word	0x001e8480
  401468:	00400649 	.word	0x00400649
  40146c:	00400685 	.word	0x00400685
  401470:	004003c9 	.word	0x004003c9
  401474:	0040119f 	.word	0x0040119f

00401478 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  401478:	b580      	push	{r7, lr}
  40147a:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  40147c:	4b23      	ldr	r3, [pc, #140]	; (40150c <ssd1306_init+0x94>)
  40147e:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401480:	4b23      	ldr	r3, [pc, #140]	; (401510 <ssd1306_init+0x98>)
  401482:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401484:	2101      	movs	r1, #1
  401486:	2051      	movs	r0, #81	; 0x51
  401488:	4b22      	ldr	r3, [pc, #136]	; (401514 <ssd1306_init+0x9c>)
  40148a:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40148c:	20a8      	movs	r0, #168	; 0xa8
  40148e:	4b22      	ldr	r3, [pc, #136]	; (401518 <ssd1306_init+0xa0>)
  401490:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401492:	201f      	movs	r0, #31
  401494:	4b20      	ldr	r3, [pc, #128]	; (401518 <ssd1306_init+0xa0>)
  401496:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  401498:	20d3      	movs	r0, #211	; 0xd3
  40149a:	4b1f      	ldr	r3, [pc, #124]	; (401518 <ssd1306_init+0xa0>)
  40149c:	4798      	blx	r3
	ssd1306_write_command(0x00);
  40149e:	2000      	movs	r0, #0
  4014a0:	4b1d      	ldr	r3, [pc, #116]	; (401518 <ssd1306_init+0xa0>)
  4014a2:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4014a4:	2040      	movs	r0, #64	; 0x40
  4014a6:	4b1c      	ldr	r3, [pc, #112]	; (401518 <ssd1306_init+0xa0>)
  4014a8:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4014aa:	20a1      	movs	r0, #161	; 0xa1
  4014ac:	4b1a      	ldr	r3, [pc, #104]	; (401518 <ssd1306_init+0xa0>)
  4014ae:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4014b0:	20c8      	movs	r0, #200	; 0xc8
  4014b2:	4b19      	ldr	r3, [pc, #100]	; (401518 <ssd1306_init+0xa0>)
  4014b4:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4014b6:	20da      	movs	r0, #218	; 0xda
  4014b8:	4b17      	ldr	r3, [pc, #92]	; (401518 <ssd1306_init+0xa0>)
  4014ba:	4798      	blx	r3
	ssd1306_write_command(0x02);
  4014bc:	2002      	movs	r0, #2
  4014be:	4b16      	ldr	r3, [pc, #88]	; (401518 <ssd1306_init+0xa0>)
  4014c0:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  4014c2:	208f      	movs	r0, #143	; 0x8f
  4014c4:	4b15      	ldr	r3, [pc, #84]	; (40151c <ssd1306_init+0xa4>)
  4014c6:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4014c8:	20a4      	movs	r0, #164	; 0xa4
  4014ca:	4b13      	ldr	r3, [pc, #76]	; (401518 <ssd1306_init+0xa0>)
  4014cc:	4798      	blx	r3

	ssd1306_display_invert_disable();
  4014ce:	4b14      	ldr	r3, [pc, #80]	; (401520 <ssd1306_init+0xa8>)
  4014d0:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4014d2:	20d5      	movs	r0, #213	; 0xd5
  4014d4:	4b10      	ldr	r3, [pc, #64]	; (401518 <ssd1306_init+0xa0>)
  4014d6:	4798      	blx	r3
	ssd1306_write_command(0x80);
  4014d8:	2080      	movs	r0, #128	; 0x80
  4014da:	4b0f      	ldr	r3, [pc, #60]	; (401518 <ssd1306_init+0xa0>)
  4014dc:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4014de:	208d      	movs	r0, #141	; 0x8d
  4014e0:	4b0d      	ldr	r3, [pc, #52]	; (401518 <ssd1306_init+0xa0>)
  4014e2:	4798      	blx	r3
	ssd1306_write_command(0x14);
  4014e4:	2014      	movs	r0, #20
  4014e6:	4b0c      	ldr	r3, [pc, #48]	; (401518 <ssd1306_init+0xa0>)
  4014e8:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4014ea:	20db      	movs	r0, #219	; 0xdb
  4014ec:	4b0a      	ldr	r3, [pc, #40]	; (401518 <ssd1306_init+0xa0>)
  4014ee:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4014f0:	2040      	movs	r0, #64	; 0x40
  4014f2:	4b09      	ldr	r3, [pc, #36]	; (401518 <ssd1306_init+0xa0>)
  4014f4:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4014f6:	20d9      	movs	r0, #217	; 0xd9
  4014f8:	4b07      	ldr	r3, [pc, #28]	; (401518 <ssd1306_init+0xa0>)
  4014fa:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  4014fc:	20f1      	movs	r0, #241	; 0xf1
  4014fe:	4b06      	ldr	r3, [pc, #24]	; (401518 <ssd1306_init+0xa0>)
  401500:	4798      	blx	r3

	
	ssd1306_display_on();
  401502:	4b08      	ldr	r3, [pc, #32]	; (401524 <ssd1306_init+0xac>)
  401504:	4798      	blx	r3
}
  401506:	bf00      	nop
  401508:	bd80      	pop	{r7, pc}
  40150a:	bf00      	nop
  40150c:	004012f9 	.word	0x004012f9
  401510:	00401255 	.word	0x00401255
  401514:	00401119 	.word	0x00401119
  401518:	00401529 	.word	0x00401529
  40151c:	004012bd 	.word	0x004012bd
  401520:	004012e5 	.word	0x004012e5
  401524:	004012a9 	.word	0x004012a9

00401528 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401528:	b5f0      	push	{r4, r5, r6, r7, lr}
  40152a:	b083      	sub	sp, #12
  40152c:	af00      	add	r7, sp, #0
  40152e:	4603      	mov	r3, r0
  401530:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  401532:	2100      	movs	r1, #0
  401534:	2023      	movs	r0, #35	; 0x23
  401536:	4b1c      	ldr	r3, [pc, #112]	; (4015a8 <ssd1306_write_command+0x80>)
  401538:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40153a:	2101      	movs	r1, #1
  40153c:	481b      	ldr	r0, [pc, #108]	; (4015ac <ssd1306_write_command+0x84>)
  40153e:	4b1c      	ldr	r3, [pc, #112]	; (4015b0 <ssd1306_write_command+0x88>)
  401540:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  401542:	79fb      	ldrb	r3, [r7, #7]
  401544:	b299      	uxth	r1, r3
  401546:	2301      	movs	r3, #1
  401548:	2201      	movs	r2, #1
  40154a:	4818      	ldr	r0, [pc, #96]	; (4015ac <ssd1306_write_command+0x84>)
  40154c:	4c19      	ldr	r4, [pc, #100]	; (4015b4 <ssd1306_write_command+0x8c>)
  40154e:	47a0      	blx	r4
	delay_us(10);
  401550:	4b19      	ldr	r3, [pc, #100]	; (4015b8 <ssd1306_write_command+0x90>)
  401552:	4798      	blx	r3
  401554:	4603      	mov	r3, r0
  401556:	4619      	mov	r1, r3
  401558:	f04f 0200 	mov.w	r2, #0
  40155c:	460b      	mov	r3, r1
  40155e:	4614      	mov	r4, r2
  401560:	00a6      	lsls	r6, r4, #2
  401562:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401566:	009d      	lsls	r5, r3, #2
  401568:	462b      	mov	r3, r5
  40156a:	4634      	mov	r4, r6
  40156c:	185b      	adds	r3, r3, r1
  40156e:	eb44 0402 	adc.w	r4, r4, r2
  401572:	18db      	adds	r3, r3, r3
  401574:	eb44 0404 	adc.w	r4, r4, r4
  401578:	4619      	mov	r1, r3
  40157a:	4622      	mov	r2, r4
  40157c:	4b0f      	ldr	r3, [pc, #60]	; (4015bc <ssd1306_write_command+0x94>)
  40157e:	f04f 0400 	mov.w	r4, #0
  401582:	18cd      	adds	r5, r1, r3
  401584:	eb42 0604 	adc.w	r6, r2, r4
  401588:	4628      	mov	r0, r5
  40158a:	4631      	mov	r1, r6
  40158c:	4c0c      	ldr	r4, [pc, #48]	; (4015c0 <ssd1306_write_command+0x98>)
  40158e:	4a0d      	ldr	r2, [pc, #52]	; (4015c4 <ssd1306_write_command+0x9c>)
  401590:	f04f 0300 	mov.w	r3, #0
  401594:	47a0      	blx	r4
  401596:	4603      	mov	r3, r0
  401598:	460c      	mov	r4, r1
  40159a:	4618      	mov	r0, r3
  40159c:	4b0a      	ldr	r3, [pc, #40]	; (4015c8 <ssd1306_write_command+0xa0>)
  40159e:	4798      	blx	r3
}
  4015a0:	bf00      	nop
  4015a2:	370c      	adds	r7, #12
  4015a4:	46bd      	mov	sp, r7
  4015a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4015a8:	00401119 	.word	0x00401119
  4015ac:	40008000 	.word	0x40008000
  4015b0:	00400405 	.word	0x00400405
  4015b4:	00400439 	.word	0x00400439
  4015b8:	00400f01 	.word	0x00400f01
  4015bc:	005a83df 	.word	0x005a83df
  4015c0:	00404221 	.word	0x00404221
  4015c4:	005a83e0 	.word	0x005a83e0
  4015c8:	20400001 	.word	0x20400001

004015cc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4015cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ce:	b083      	sub	sp, #12
  4015d0:	af00      	add	r7, sp, #0
  4015d2:	4603      	mov	r3, r0
  4015d4:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  4015d6:	2101      	movs	r1, #1
  4015d8:	2023      	movs	r0, #35	; 0x23
  4015da:	4b1c      	ldr	r3, [pc, #112]	; (40164c <ssd1306_write_data+0x80>)
  4015dc:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4015de:	2101      	movs	r1, #1
  4015e0:	481b      	ldr	r0, [pc, #108]	; (401650 <ssd1306_write_data+0x84>)
  4015e2:	4b1c      	ldr	r3, [pc, #112]	; (401654 <ssd1306_write_data+0x88>)
  4015e4:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4015e6:	79fb      	ldrb	r3, [r7, #7]
  4015e8:	b299      	uxth	r1, r3
  4015ea:	2301      	movs	r3, #1
  4015ec:	2201      	movs	r2, #1
  4015ee:	4818      	ldr	r0, [pc, #96]	; (401650 <ssd1306_write_data+0x84>)
  4015f0:	4c19      	ldr	r4, [pc, #100]	; (401658 <ssd1306_write_data+0x8c>)
  4015f2:	47a0      	blx	r4
	delay_us(10);
  4015f4:	4b19      	ldr	r3, [pc, #100]	; (40165c <ssd1306_write_data+0x90>)
  4015f6:	4798      	blx	r3
  4015f8:	4603      	mov	r3, r0
  4015fa:	4619      	mov	r1, r3
  4015fc:	f04f 0200 	mov.w	r2, #0
  401600:	460b      	mov	r3, r1
  401602:	4614      	mov	r4, r2
  401604:	00a6      	lsls	r6, r4, #2
  401606:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40160a:	009d      	lsls	r5, r3, #2
  40160c:	462b      	mov	r3, r5
  40160e:	4634      	mov	r4, r6
  401610:	185b      	adds	r3, r3, r1
  401612:	eb44 0402 	adc.w	r4, r4, r2
  401616:	18db      	adds	r3, r3, r3
  401618:	eb44 0404 	adc.w	r4, r4, r4
  40161c:	4619      	mov	r1, r3
  40161e:	4622      	mov	r2, r4
  401620:	4b0f      	ldr	r3, [pc, #60]	; (401660 <ssd1306_write_data+0x94>)
  401622:	f04f 0400 	mov.w	r4, #0
  401626:	18cd      	adds	r5, r1, r3
  401628:	eb42 0604 	adc.w	r6, r2, r4
  40162c:	4628      	mov	r0, r5
  40162e:	4631      	mov	r1, r6
  401630:	4c0c      	ldr	r4, [pc, #48]	; (401664 <ssd1306_write_data+0x98>)
  401632:	4a0d      	ldr	r2, [pc, #52]	; (401668 <ssd1306_write_data+0x9c>)
  401634:	f04f 0300 	mov.w	r3, #0
  401638:	47a0      	blx	r4
  40163a:	4603      	mov	r3, r0
  40163c:	460c      	mov	r4, r1
  40163e:	4618      	mov	r0, r3
  401640:	4b0a      	ldr	r3, [pc, #40]	; (40166c <ssd1306_write_data+0xa0>)
  401642:	4798      	blx	r3
}
  401644:	bf00      	nop
  401646:	370c      	adds	r7, #12
  401648:	46bd      	mov	sp, r7
  40164a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40164c:	00401119 	.word	0x00401119
  401650:	40008000 	.word	0x40008000
  401654:	00400405 	.word	0x00400405
  401658:	00400439 	.word	0x00400439
  40165c:	00400f01 	.word	0x00400f01
  401660:	005a83df 	.word	0x005a83df
  401664:	00404221 	.word	0x00404221
  401668:	005a83e0 	.word	0x005a83e0
  40166c:	20400001 	.word	0x20400001

00401670 <osc_enable>:
{
  401670:	b580      	push	{r7, lr}
  401672:	b082      	sub	sp, #8
  401674:	af00      	add	r7, sp, #0
  401676:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	2b07      	cmp	r3, #7
  40167c:	d831      	bhi.n	4016e2 <osc_enable+0x72>
  40167e:	a201      	add	r2, pc, #4	; (adr r2, 401684 <osc_enable+0x14>)
  401680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401684:	004016e1 	.word	0x004016e1
  401688:	004016a5 	.word	0x004016a5
  40168c:	004016ad 	.word	0x004016ad
  401690:	004016b5 	.word	0x004016b5
  401694:	004016bd 	.word	0x004016bd
  401698:	004016c5 	.word	0x004016c5
  40169c:	004016cd 	.word	0x004016cd
  4016a0:	004016d7 	.word	0x004016d7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4016a4:	2000      	movs	r0, #0
  4016a6:	4b11      	ldr	r3, [pc, #68]	; (4016ec <osc_enable+0x7c>)
  4016a8:	4798      	blx	r3
		break;
  4016aa:	e01a      	b.n	4016e2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4016ac:	2001      	movs	r0, #1
  4016ae:	4b0f      	ldr	r3, [pc, #60]	; (4016ec <osc_enable+0x7c>)
  4016b0:	4798      	blx	r3
		break;
  4016b2:	e016      	b.n	4016e2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4016b4:	2000      	movs	r0, #0
  4016b6:	4b0e      	ldr	r3, [pc, #56]	; (4016f0 <osc_enable+0x80>)
  4016b8:	4798      	blx	r3
		break;
  4016ba:	e012      	b.n	4016e2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4016bc:	2010      	movs	r0, #16
  4016be:	4b0c      	ldr	r3, [pc, #48]	; (4016f0 <osc_enable+0x80>)
  4016c0:	4798      	blx	r3
		break;
  4016c2:	e00e      	b.n	4016e2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016c4:	2020      	movs	r0, #32
  4016c6:	4b0a      	ldr	r3, [pc, #40]	; (4016f0 <osc_enable+0x80>)
  4016c8:	4798      	blx	r3
		break;
  4016ca:	e00a      	b.n	4016e2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4016cc:	213e      	movs	r1, #62	; 0x3e
  4016ce:	2000      	movs	r0, #0
  4016d0:	4b08      	ldr	r3, [pc, #32]	; (4016f4 <osc_enable+0x84>)
  4016d2:	4798      	blx	r3
		break;
  4016d4:	e005      	b.n	4016e2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4016d6:	213e      	movs	r1, #62	; 0x3e
  4016d8:	2001      	movs	r0, #1
  4016da:	4b06      	ldr	r3, [pc, #24]	; (4016f4 <osc_enable+0x84>)
  4016dc:	4798      	blx	r3
		break;
  4016de:	e000      	b.n	4016e2 <osc_enable+0x72>
		break;
  4016e0:	bf00      	nop
}
  4016e2:	bf00      	nop
  4016e4:	3708      	adds	r7, #8
  4016e6:	46bd      	mov	sp, r7
  4016e8:	bd80      	pop	{r7, pc}
  4016ea:	bf00      	nop
  4016ec:	004025fd 	.word	0x004025fd
  4016f0:	00402669 	.word	0x00402669
  4016f4:	004026d9 	.word	0x004026d9

004016f8 <osc_is_ready>:
{
  4016f8:	b580      	push	{r7, lr}
  4016fa:	b082      	sub	sp, #8
  4016fc:	af00      	add	r7, sp, #0
  4016fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401700:	687b      	ldr	r3, [r7, #4]
  401702:	2b07      	cmp	r3, #7
  401704:	d826      	bhi.n	401754 <osc_is_ready+0x5c>
  401706:	a201      	add	r2, pc, #4	; (adr r2, 40170c <osc_is_ready+0x14>)
  401708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40170c:	0040172d 	.word	0x0040172d
  401710:	00401731 	.word	0x00401731
  401714:	00401731 	.word	0x00401731
  401718:	00401743 	.word	0x00401743
  40171c:	00401743 	.word	0x00401743
  401720:	00401743 	.word	0x00401743
  401724:	00401743 	.word	0x00401743
  401728:	00401743 	.word	0x00401743
		return 1;
  40172c:	2301      	movs	r3, #1
  40172e:	e012      	b.n	401756 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401730:	4b0b      	ldr	r3, [pc, #44]	; (401760 <osc_is_ready+0x68>)
  401732:	4798      	blx	r3
  401734:	4603      	mov	r3, r0
  401736:	2b00      	cmp	r3, #0
  401738:	bf14      	ite	ne
  40173a:	2301      	movne	r3, #1
  40173c:	2300      	moveq	r3, #0
  40173e:	b2db      	uxtb	r3, r3
  401740:	e009      	b.n	401756 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401742:	4b08      	ldr	r3, [pc, #32]	; (401764 <osc_is_ready+0x6c>)
  401744:	4798      	blx	r3
  401746:	4603      	mov	r3, r0
  401748:	2b00      	cmp	r3, #0
  40174a:	bf14      	ite	ne
  40174c:	2301      	movne	r3, #1
  40174e:	2300      	moveq	r3, #0
  401750:	b2db      	uxtb	r3, r3
  401752:	e000      	b.n	401756 <osc_is_ready+0x5e>
	return 0;
  401754:	2300      	movs	r3, #0
}
  401756:	4618      	mov	r0, r3
  401758:	3708      	adds	r7, #8
  40175a:	46bd      	mov	sp, r7
  40175c:	bd80      	pop	{r7, pc}
  40175e:	bf00      	nop
  401760:	00402635 	.word	0x00402635
  401764:	00402751 	.word	0x00402751

00401768 <osc_get_rate>:
{
  401768:	b480      	push	{r7}
  40176a:	b083      	sub	sp, #12
  40176c:	af00      	add	r7, sp, #0
  40176e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401770:	687b      	ldr	r3, [r7, #4]
  401772:	2b07      	cmp	r3, #7
  401774:	d825      	bhi.n	4017c2 <osc_get_rate+0x5a>
  401776:	a201      	add	r2, pc, #4	; (adr r2, 40177c <osc_get_rate+0x14>)
  401778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40177c:	0040179d 	.word	0x0040179d
  401780:	004017a3 	.word	0x004017a3
  401784:	004017a9 	.word	0x004017a9
  401788:	004017af 	.word	0x004017af
  40178c:	004017b3 	.word	0x004017b3
  401790:	004017b7 	.word	0x004017b7
  401794:	004017bb 	.word	0x004017bb
  401798:	004017bf 	.word	0x004017bf
		return OSC_SLCK_32K_RC_HZ;
  40179c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4017a0:	e010      	b.n	4017c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4017a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4017a6:	e00d      	b.n	4017c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4017a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4017ac:	e00a      	b.n	4017c4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4017ae:	4b08      	ldr	r3, [pc, #32]	; (4017d0 <osc_get_rate+0x68>)
  4017b0:	e008      	b.n	4017c4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4017b2:	4b08      	ldr	r3, [pc, #32]	; (4017d4 <osc_get_rate+0x6c>)
  4017b4:	e006      	b.n	4017c4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4017b6:	4b08      	ldr	r3, [pc, #32]	; (4017d8 <osc_get_rate+0x70>)
  4017b8:	e004      	b.n	4017c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4017ba:	4b07      	ldr	r3, [pc, #28]	; (4017d8 <osc_get_rate+0x70>)
  4017bc:	e002      	b.n	4017c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4017be:	4b06      	ldr	r3, [pc, #24]	; (4017d8 <osc_get_rate+0x70>)
  4017c0:	e000      	b.n	4017c4 <osc_get_rate+0x5c>
	return 0;
  4017c2:	2300      	movs	r3, #0
}
  4017c4:	4618      	mov	r0, r3
  4017c6:	370c      	adds	r7, #12
  4017c8:	46bd      	mov	sp, r7
  4017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ce:	4770      	bx	lr
  4017d0:	003d0900 	.word	0x003d0900
  4017d4:	007a1200 	.word	0x007a1200
  4017d8:	00b71b00 	.word	0x00b71b00

004017dc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4017dc:	b580      	push	{r7, lr}
  4017de:	b082      	sub	sp, #8
  4017e0:	af00      	add	r7, sp, #0
  4017e2:	4603      	mov	r3, r0
  4017e4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4017e6:	bf00      	nop
  4017e8:	79fb      	ldrb	r3, [r7, #7]
  4017ea:	4618      	mov	r0, r3
  4017ec:	4b05      	ldr	r3, [pc, #20]	; (401804 <osc_wait_ready+0x28>)
  4017ee:	4798      	blx	r3
  4017f0:	4603      	mov	r3, r0
  4017f2:	f083 0301 	eor.w	r3, r3, #1
  4017f6:	b2db      	uxtb	r3, r3
  4017f8:	2b00      	cmp	r3, #0
  4017fa:	d1f5      	bne.n	4017e8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4017fc:	bf00      	nop
  4017fe:	3708      	adds	r7, #8
  401800:	46bd      	mov	sp, r7
  401802:	bd80      	pop	{r7, pc}
  401804:	004016f9 	.word	0x004016f9

00401808 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401808:	b580      	push	{r7, lr}
  40180a:	b086      	sub	sp, #24
  40180c:	af00      	add	r7, sp, #0
  40180e:	60f8      	str	r0, [r7, #12]
  401810:	607a      	str	r2, [r7, #4]
  401812:	603b      	str	r3, [r7, #0]
  401814:	460b      	mov	r3, r1
  401816:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401818:	687b      	ldr	r3, [r7, #4]
  40181a:	2b00      	cmp	r3, #0
  40181c:	d107      	bne.n	40182e <pll_config_init+0x26>
  40181e:	683b      	ldr	r3, [r7, #0]
  401820:	2b00      	cmp	r3, #0
  401822:	d104      	bne.n	40182e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401824:	68fb      	ldr	r3, [r7, #12]
  401826:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40182a:	601a      	str	r2, [r3, #0]
  40182c:	e019      	b.n	401862 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40182e:	7afb      	ldrb	r3, [r7, #11]
  401830:	4618      	mov	r0, r3
  401832:	4b0e      	ldr	r3, [pc, #56]	; (40186c <pll_config_init+0x64>)
  401834:	4798      	blx	r3
  401836:	4602      	mov	r2, r0
  401838:	687b      	ldr	r3, [r7, #4]
  40183a:	fbb2 f3f3 	udiv	r3, r2, r3
  40183e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401840:	697b      	ldr	r3, [r7, #20]
  401842:	683a      	ldr	r2, [r7, #0]
  401844:	fb02 f303 	mul.w	r3, r2, r3
  401848:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40184a:	683b      	ldr	r3, [r7, #0]
  40184c:	3b01      	subs	r3, #1
  40184e:	041a      	lsls	r2, r3, #16
  401850:	4b07      	ldr	r3, [pc, #28]	; (401870 <pll_config_init+0x68>)
  401852:	4013      	ands	r3, r2
  401854:	687a      	ldr	r2, [r7, #4]
  401856:	b2d2      	uxtb	r2, r2
  401858:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40185a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40185e:	68fb      	ldr	r3, [r7, #12]
  401860:	601a      	str	r2, [r3, #0]
	}
}
  401862:	bf00      	nop
  401864:	3718      	adds	r7, #24
  401866:	46bd      	mov	sp, r7
  401868:	bd80      	pop	{r7, pc}
  40186a:	bf00      	nop
  40186c:	00401769 	.word	0x00401769
  401870:	07ff0000 	.word	0x07ff0000

00401874 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401874:	b580      	push	{r7, lr}
  401876:	b082      	sub	sp, #8
  401878:	af00      	add	r7, sp, #0
  40187a:	6078      	str	r0, [r7, #4]
  40187c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40187e:	683b      	ldr	r3, [r7, #0]
  401880:	2b00      	cmp	r3, #0
  401882:	d108      	bne.n	401896 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401884:	4b09      	ldr	r3, [pc, #36]	; (4018ac <pll_enable+0x38>)
  401886:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401888:	4a09      	ldr	r2, [pc, #36]	; (4018b0 <pll_enable+0x3c>)
  40188a:	687b      	ldr	r3, [r7, #4]
  40188c:	681b      	ldr	r3, [r3, #0]
  40188e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401892:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401894:	e005      	b.n	4018a2 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401896:	4a06      	ldr	r2, [pc, #24]	; (4018b0 <pll_enable+0x3c>)
  401898:	687b      	ldr	r3, [r7, #4]
  40189a:	681b      	ldr	r3, [r3, #0]
  40189c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4018a0:	61d3      	str	r3, [r2, #28]
}
  4018a2:	bf00      	nop
  4018a4:	3708      	adds	r7, #8
  4018a6:	46bd      	mov	sp, r7
  4018a8:	bd80      	pop	{r7, pc}
  4018aa:	bf00      	nop
  4018ac:	0040276d 	.word	0x0040276d
  4018b0:	400e0600 	.word	0x400e0600

004018b4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4018b4:	b580      	push	{r7, lr}
  4018b6:	b082      	sub	sp, #8
  4018b8:	af00      	add	r7, sp, #0
  4018ba:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4018bc:	687b      	ldr	r3, [r7, #4]
  4018be:	2b00      	cmp	r3, #0
  4018c0:	d103      	bne.n	4018ca <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4018c2:	4b05      	ldr	r3, [pc, #20]	; (4018d8 <pll_is_locked+0x24>)
  4018c4:	4798      	blx	r3
  4018c6:	4603      	mov	r3, r0
  4018c8:	e002      	b.n	4018d0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4018ca:	4b04      	ldr	r3, [pc, #16]	; (4018dc <pll_is_locked+0x28>)
  4018cc:	4798      	blx	r3
  4018ce:	4603      	mov	r3, r0
	}
}
  4018d0:	4618      	mov	r0, r3
  4018d2:	3708      	adds	r7, #8
  4018d4:	46bd      	mov	sp, r7
  4018d6:	bd80      	pop	{r7, pc}
  4018d8:	00402789 	.word	0x00402789
  4018dc:	004027a5 	.word	0x004027a5

004018e0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4018e0:	b580      	push	{r7, lr}
  4018e2:	b082      	sub	sp, #8
  4018e4:	af00      	add	r7, sp, #0
  4018e6:	4603      	mov	r3, r0
  4018e8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4018ea:	79fb      	ldrb	r3, [r7, #7]
  4018ec:	3b03      	subs	r3, #3
  4018ee:	2b04      	cmp	r3, #4
  4018f0:	d808      	bhi.n	401904 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4018f2:	79fb      	ldrb	r3, [r7, #7]
  4018f4:	4618      	mov	r0, r3
  4018f6:	4b06      	ldr	r3, [pc, #24]	; (401910 <pll_enable_source+0x30>)
  4018f8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4018fa:	79fb      	ldrb	r3, [r7, #7]
  4018fc:	4618      	mov	r0, r3
  4018fe:	4b05      	ldr	r3, [pc, #20]	; (401914 <pll_enable_source+0x34>)
  401900:	4798      	blx	r3
		break;
  401902:	e000      	b.n	401906 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401904:	bf00      	nop
	}
}
  401906:	bf00      	nop
  401908:	3708      	adds	r7, #8
  40190a:	46bd      	mov	sp, r7
  40190c:	bd80      	pop	{r7, pc}
  40190e:	bf00      	nop
  401910:	00401671 	.word	0x00401671
  401914:	004017dd 	.word	0x004017dd

00401918 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401918:	b580      	push	{r7, lr}
  40191a:	b082      	sub	sp, #8
  40191c:	af00      	add	r7, sp, #0
  40191e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401920:	bf00      	nop
  401922:	6878      	ldr	r0, [r7, #4]
  401924:	4b04      	ldr	r3, [pc, #16]	; (401938 <pll_wait_for_lock+0x20>)
  401926:	4798      	blx	r3
  401928:	4603      	mov	r3, r0
  40192a:	2b00      	cmp	r3, #0
  40192c:	d0f9      	beq.n	401922 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40192e:	2300      	movs	r3, #0
}
  401930:	4618      	mov	r0, r3
  401932:	3708      	adds	r7, #8
  401934:	46bd      	mov	sp, r7
  401936:	bd80      	pop	{r7, pc}
  401938:	004018b5 	.word	0x004018b5

0040193c <sysclk_get_main_hz>:
{
  40193c:	b580      	push	{r7, lr}
  40193e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401940:	2006      	movs	r0, #6
  401942:	4b05      	ldr	r3, [pc, #20]	; (401958 <sysclk_get_main_hz+0x1c>)
  401944:	4798      	blx	r3
  401946:	4602      	mov	r2, r0
  401948:	4613      	mov	r3, r2
  40194a:	009b      	lsls	r3, r3, #2
  40194c:	4413      	add	r3, r2
  40194e:	009a      	lsls	r2, r3, #2
  401950:	4413      	add	r3, r2
}
  401952:	4618      	mov	r0, r3
  401954:	bd80      	pop	{r7, pc}
  401956:	bf00      	nop
  401958:	00401769 	.word	0x00401769

0040195c <sysclk_get_cpu_hz>:
{
  40195c:	b580      	push	{r7, lr}
  40195e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401960:	4b02      	ldr	r3, [pc, #8]	; (40196c <sysclk_get_cpu_hz+0x10>)
  401962:	4798      	blx	r3
  401964:	4603      	mov	r3, r0
}
  401966:	4618      	mov	r0, r3
  401968:	bd80      	pop	{r7, pc}
  40196a:	bf00      	nop
  40196c:	0040193d 	.word	0x0040193d

00401970 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401970:	b590      	push	{r4, r7, lr}
  401972:	b083      	sub	sp, #12
  401974:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401976:	4813      	ldr	r0, [pc, #76]	; (4019c4 <sysclk_init+0x54>)
  401978:	4b13      	ldr	r3, [pc, #76]	; (4019c8 <sysclk_init+0x58>)
  40197a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40197c:	2006      	movs	r0, #6
  40197e:	4b13      	ldr	r3, [pc, #76]	; (4019cc <sysclk_init+0x5c>)
  401980:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401982:	1d38      	adds	r0, r7, #4
  401984:	2319      	movs	r3, #25
  401986:	2201      	movs	r2, #1
  401988:	2106      	movs	r1, #6
  40198a:	4c11      	ldr	r4, [pc, #68]	; (4019d0 <sysclk_init+0x60>)
  40198c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40198e:	1d3b      	adds	r3, r7, #4
  401990:	2100      	movs	r1, #0
  401992:	4618      	mov	r0, r3
  401994:	4b0f      	ldr	r3, [pc, #60]	; (4019d4 <sysclk_init+0x64>)
  401996:	4798      	blx	r3
		pll_wait_for_lock(0);
  401998:	2000      	movs	r0, #0
  40199a:	4b0f      	ldr	r3, [pc, #60]	; (4019d8 <sysclk_init+0x68>)
  40199c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40199e:	2002      	movs	r0, #2
  4019a0:	4b0e      	ldr	r3, [pc, #56]	; (4019dc <sysclk_init+0x6c>)
  4019a2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4019a4:	2000      	movs	r0, #0
  4019a6:	4b0e      	ldr	r3, [pc, #56]	; (4019e0 <sysclk_init+0x70>)
  4019a8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4019aa:	4b0e      	ldr	r3, [pc, #56]	; (4019e4 <sysclk_init+0x74>)
  4019ac:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4019ae:	4b0e      	ldr	r3, [pc, #56]	; (4019e8 <sysclk_init+0x78>)
  4019b0:	4798      	blx	r3
  4019b2:	4603      	mov	r3, r0
  4019b4:	4618      	mov	r0, r3
  4019b6:	4b04      	ldr	r3, [pc, #16]	; (4019c8 <sysclk_init+0x58>)
  4019b8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4019ba:	bf00      	nop
  4019bc:	370c      	adds	r7, #12
  4019be:	46bd      	mov	sp, r7
  4019c0:	bd90      	pop	{r4, r7, pc}
  4019c2:	bf00      	nop
  4019c4:	11e1a300 	.word	0x11e1a300
  4019c8:	00402f35 	.word	0x00402f35
  4019cc:	004018e1 	.word	0x004018e1
  4019d0:	00401809 	.word	0x00401809
  4019d4:	00401875 	.word	0x00401875
  4019d8:	00401919 	.word	0x00401919
  4019dc:	004024fd 	.word	0x004024fd
  4019e0:	00402579 	.word	0x00402579
  4019e4:	00402dcd 	.word	0x00402dcd
  4019e8:	0040195d 	.word	0x0040195d

004019ec <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4019ec:	b480      	push	{r7}
  4019ee:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4019f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019f4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4019f8:	4b09      	ldr	r3, [pc, #36]	; (401a20 <SCB_EnableICache+0x34>)
  4019fa:	2200      	movs	r2, #0
  4019fc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401a00:	4a07      	ldr	r2, [pc, #28]	; (401a20 <SCB_EnableICache+0x34>)
  401a02:	4b07      	ldr	r3, [pc, #28]	; (401a20 <SCB_EnableICache+0x34>)
  401a04:	695b      	ldr	r3, [r3, #20]
  401a06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  401a0a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401a0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401a10:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401a14:	bf00      	nop
  401a16:	46bd      	mov	sp, r7
  401a18:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a1c:	4770      	bx	lr
  401a1e:	bf00      	nop
  401a20:	e000ed00 	.word	0xe000ed00

00401a24 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401a24:	b480      	push	{r7}
  401a26:	b08b      	sub	sp, #44	; 0x2c
  401a28:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401a2a:	4b26      	ldr	r3, [pc, #152]	; (401ac4 <SCB_EnableDCache+0xa0>)
  401a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401a30:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401a32:	69fb      	ldr	r3, [r7, #28]
  401a34:	0b5b      	lsrs	r3, r3, #13
  401a36:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401a3a:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401a3c:	69fb      	ldr	r3, [r7, #28]
  401a3e:	f003 0307 	and.w	r3, r3, #7
  401a42:	3304      	adds	r3, #4
  401a44:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401a46:	69fb      	ldr	r3, [r7, #28]
  401a48:	08db      	lsrs	r3, r3, #3
  401a4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401a4e:	617b      	str	r3, [r7, #20]
  401a50:	697b      	ldr	r3, [r7, #20]
  401a52:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401a54:	68bb      	ldr	r3, [r7, #8]
  401a56:	fab3 f383 	clz	r3, r3
  401a5a:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401a5c:	687b      	ldr	r3, [r7, #4]
  401a5e:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401a60:	f003 031f 	and.w	r3, r3, #31
  401a64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401a66:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401a6a:	697b      	ldr	r3, [r7, #20]
  401a6c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401a6e:	6a3a      	ldr	r2, [r7, #32]
  401a70:	693b      	ldr	r3, [r7, #16]
  401a72:	fa02 f303 	lsl.w	r3, r2, r3
  401a76:	4619      	mov	r1, r3
  401a78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401a7a:	69bb      	ldr	r3, [r7, #24]
  401a7c:	fa02 f303 	lsl.w	r3, r2, r3
  401a80:	430b      	orrs	r3, r1
  401a82:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401a84:	4a0f      	ldr	r2, [pc, #60]	; (401ac4 <SCB_EnableDCache+0xa0>)
  401a86:	68fb      	ldr	r3, [r7, #12]
  401a88:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401a8c:	6a3b      	ldr	r3, [r7, #32]
  401a8e:	1e5a      	subs	r2, r3, #1
  401a90:	623a      	str	r2, [r7, #32]
  401a92:	2b00      	cmp	r3, #0
  401a94:	d1eb      	bne.n	401a6e <SCB_EnableDCache+0x4a>
        } while(sets--);
  401a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a98:	1e5a      	subs	r2, r3, #1
  401a9a:	627a      	str	r2, [r7, #36]	; 0x24
  401a9c:	2b00      	cmp	r3, #0
  401a9e:	d1e4      	bne.n	401a6a <SCB_EnableDCache+0x46>
  401aa0:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401aa4:	4a07      	ldr	r2, [pc, #28]	; (401ac4 <SCB_EnableDCache+0xa0>)
  401aa6:	4b07      	ldr	r3, [pc, #28]	; (401ac4 <SCB_EnableDCache+0xa0>)
  401aa8:	695b      	ldr	r3, [r3, #20]
  401aaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401aae:	6153      	str	r3, [r2, #20]
  401ab0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401ab4:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401ab8:	bf00      	nop
  401aba:	372c      	adds	r7, #44	; 0x2c
  401abc:	46bd      	mov	sp, r7
  401abe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ac2:	4770      	bx	lr
  401ac4:	e000ed00 	.word	0xe000ed00

00401ac8 <sysclk_enable_peripheral_clock>:
{
  401ac8:	b580      	push	{r7, lr}
  401aca:	b082      	sub	sp, #8
  401acc:	af00      	add	r7, sp, #0
  401ace:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401ad0:	6878      	ldr	r0, [r7, #4]
  401ad2:	4b03      	ldr	r3, [pc, #12]	; (401ae0 <sysclk_enable_peripheral_clock+0x18>)
  401ad4:	4798      	blx	r3
}
  401ad6:	bf00      	nop
  401ad8:	3708      	adds	r7, #8
  401ada:	46bd      	mov	sp, r7
  401adc:	bd80      	pop	{r7, pc}
  401ade:	bf00      	nop
  401ae0:	004027c1 	.word	0x004027c1

00401ae4 <ioport_init>:
{
  401ae4:	b580      	push	{r7, lr}
  401ae6:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401ae8:	200a      	movs	r0, #10
  401aea:	4b08      	ldr	r3, [pc, #32]	; (401b0c <ioport_init+0x28>)
  401aec:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401aee:	200b      	movs	r0, #11
  401af0:	4b06      	ldr	r3, [pc, #24]	; (401b0c <ioport_init+0x28>)
  401af2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401af4:	200c      	movs	r0, #12
  401af6:	4b05      	ldr	r3, [pc, #20]	; (401b0c <ioport_init+0x28>)
  401af8:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401afa:	2010      	movs	r0, #16
  401afc:	4b03      	ldr	r3, [pc, #12]	; (401b0c <ioport_init+0x28>)
  401afe:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401b00:	2011      	movs	r0, #17
  401b02:	4b02      	ldr	r3, [pc, #8]	; (401b0c <ioport_init+0x28>)
  401b04:	4798      	blx	r3
}
  401b06:	bf00      	nop
  401b08:	bd80      	pop	{r7, pc}
  401b0a:	bf00      	nop
  401b0c:	00401ac9 	.word	0x00401ac9

00401b10 <ioport_set_pin_mode>:
{
  401b10:	b480      	push	{r7}
  401b12:	b08d      	sub	sp, #52	; 0x34
  401b14:	af00      	add	r7, sp, #0
  401b16:	6078      	str	r0, [r7, #4]
  401b18:	6039      	str	r1, [r7, #0]
  401b1a:	687b      	ldr	r3, [r7, #4]
  401b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  401b1e:	683b      	ldr	r3, [r7, #0]
  401b20:	62bb      	str	r3, [r7, #40]	; 0x28
  401b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b24:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b28:	095a      	lsrs	r2, r3, #5
  401b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b2c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401b2e:	6a3b      	ldr	r3, [r7, #32]
  401b30:	f003 031f 	and.w	r3, r3, #31
  401b34:	2101      	movs	r1, #1
  401b36:	fa01 f303 	lsl.w	r3, r1, r3
  401b3a:	61fa      	str	r2, [r7, #28]
  401b3c:	61bb      	str	r3, [r7, #24]
  401b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401b40:	617b      	str	r3, [r7, #20]
  401b42:	69fb      	ldr	r3, [r7, #28]
  401b44:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401b46:	693a      	ldr	r2, [r7, #16]
  401b48:	4b37      	ldr	r3, [pc, #220]	; (401c28 <ioport_set_pin_mode+0x118>)
  401b4a:	4413      	add	r3, r2
  401b4c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401b4e:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401b50:	697b      	ldr	r3, [r7, #20]
  401b52:	f003 0308 	and.w	r3, r3, #8
  401b56:	2b00      	cmp	r3, #0
  401b58:	d003      	beq.n	401b62 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401b5a:	68fb      	ldr	r3, [r7, #12]
  401b5c:	69ba      	ldr	r2, [r7, #24]
  401b5e:	665a      	str	r2, [r3, #100]	; 0x64
  401b60:	e002      	b.n	401b68 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401b62:	68fb      	ldr	r3, [r7, #12]
  401b64:	69ba      	ldr	r2, [r7, #24]
  401b66:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401b68:	697b      	ldr	r3, [r7, #20]
  401b6a:	f003 0310 	and.w	r3, r3, #16
  401b6e:	2b00      	cmp	r3, #0
  401b70:	d004      	beq.n	401b7c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401b72:	68fb      	ldr	r3, [r7, #12]
  401b74:	69ba      	ldr	r2, [r7, #24]
  401b76:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401b7a:	e003      	b.n	401b84 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401b7c:	68fb      	ldr	r3, [r7, #12]
  401b7e:	69ba      	ldr	r2, [r7, #24]
  401b80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401b84:	697b      	ldr	r3, [r7, #20]
  401b86:	f003 0320 	and.w	r3, r3, #32
  401b8a:	2b00      	cmp	r3, #0
  401b8c:	d003      	beq.n	401b96 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401b8e:	68fb      	ldr	r3, [r7, #12]
  401b90:	69ba      	ldr	r2, [r7, #24]
  401b92:	651a      	str	r2, [r3, #80]	; 0x50
  401b94:	e002      	b.n	401b9c <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401b96:	68fb      	ldr	r3, [r7, #12]
  401b98:	69ba      	ldr	r2, [r7, #24]
  401b9a:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401b9c:	697b      	ldr	r3, [r7, #20]
  401b9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401ba2:	2b00      	cmp	r3, #0
  401ba4:	d003      	beq.n	401bae <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401ba6:	68fb      	ldr	r3, [r7, #12]
  401ba8:	69ba      	ldr	r2, [r7, #24]
  401baa:	621a      	str	r2, [r3, #32]
  401bac:	e002      	b.n	401bb4 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401bae:	68fb      	ldr	r3, [r7, #12]
  401bb0:	69ba      	ldr	r2, [r7, #24]
  401bb2:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401bb4:	697b      	ldr	r3, [r7, #20]
  401bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401bba:	2b00      	cmp	r3, #0
  401bbc:	d004      	beq.n	401bc8 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401bbe:	68fb      	ldr	r3, [r7, #12]
  401bc0:	69ba      	ldr	r2, [r7, #24]
  401bc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401bc6:	e003      	b.n	401bd0 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401bc8:	68fb      	ldr	r3, [r7, #12]
  401bca:	69ba      	ldr	r2, [r7, #24]
  401bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401bd0:	697b      	ldr	r3, [r7, #20]
  401bd2:	f003 0301 	and.w	r3, r3, #1
  401bd6:	2b00      	cmp	r3, #0
  401bd8:	d006      	beq.n	401be8 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401bda:	68fb      	ldr	r3, [r7, #12]
  401bdc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bde:	69bb      	ldr	r3, [r7, #24]
  401be0:	431a      	orrs	r2, r3
  401be2:	68fb      	ldr	r3, [r7, #12]
  401be4:	671a      	str	r2, [r3, #112]	; 0x70
  401be6:	e006      	b.n	401bf6 <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401be8:	68fb      	ldr	r3, [r7, #12]
  401bea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bec:	69bb      	ldr	r3, [r7, #24]
  401bee:	43db      	mvns	r3, r3
  401bf0:	401a      	ands	r2, r3
  401bf2:	68fb      	ldr	r3, [r7, #12]
  401bf4:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401bf6:	697b      	ldr	r3, [r7, #20]
  401bf8:	f003 0302 	and.w	r3, r3, #2
  401bfc:	2b00      	cmp	r3, #0
  401bfe:	d006      	beq.n	401c0e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401c00:	68fb      	ldr	r3, [r7, #12]
  401c02:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c04:	69bb      	ldr	r3, [r7, #24]
  401c06:	431a      	orrs	r2, r3
  401c08:	68fb      	ldr	r3, [r7, #12]
  401c0a:	675a      	str	r2, [r3, #116]	; 0x74
}
  401c0c:	e006      	b.n	401c1c <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401c0e:	68fb      	ldr	r3, [r7, #12]
  401c10:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401c12:	69bb      	ldr	r3, [r7, #24]
  401c14:	43db      	mvns	r3, r3
  401c16:	401a      	ands	r2, r3
  401c18:	68fb      	ldr	r3, [r7, #12]
  401c1a:	675a      	str	r2, [r3, #116]	; 0x74
  401c1c:	bf00      	nop
  401c1e:	3734      	adds	r7, #52	; 0x34
  401c20:	46bd      	mov	sp, r7
  401c22:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c26:	4770      	bx	lr
  401c28:	00200707 	.word	0x00200707

00401c2c <ioport_set_pin_dir>:
{
  401c2c:	b480      	push	{r7}
  401c2e:	b08d      	sub	sp, #52	; 0x34
  401c30:	af00      	add	r7, sp, #0
  401c32:	6078      	str	r0, [r7, #4]
  401c34:	460b      	mov	r3, r1
  401c36:	70fb      	strb	r3, [r7, #3]
  401c38:	687b      	ldr	r3, [r7, #4]
  401c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  401c3c:	78fb      	ldrb	r3, [r7, #3]
  401c3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c44:	627b      	str	r3, [r7, #36]	; 0x24
  401c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c48:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401c4a:	6a3b      	ldr	r3, [r7, #32]
  401c4c:	095b      	lsrs	r3, r3, #5
  401c4e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401c50:	69fa      	ldr	r2, [r7, #28]
  401c52:	4b17      	ldr	r3, [pc, #92]	; (401cb0 <ioport_set_pin_dir+0x84>)
  401c54:	4413      	add	r3, r2
  401c56:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401c58:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401c5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c5e:	2b01      	cmp	r3, #1
  401c60:	d109      	bne.n	401c76 <ioport_set_pin_dir+0x4a>
  401c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c64:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401c66:	697b      	ldr	r3, [r7, #20]
  401c68:	f003 031f 	and.w	r3, r3, #31
  401c6c:	2201      	movs	r2, #1
  401c6e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c70:	69bb      	ldr	r3, [r7, #24]
  401c72:	611a      	str	r2, [r3, #16]
  401c74:	e00c      	b.n	401c90 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401c76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c7a:	2b00      	cmp	r3, #0
  401c7c:	d108      	bne.n	401c90 <ioport_set_pin_dir+0x64>
  401c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c80:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401c82:	693b      	ldr	r3, [r7, #16]
  401c84:	f003 031f 	and.w	r3, r3, #31
  401c88:	2201      	movs	r2, #1
  401c8a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c8c:	69bb      	ldr	r3, [r7, #24]
  401c8e:	615a      	str	r2, [r3, #20]
  401c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c92:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401c94:	68fb      	ldr	r3, [r7, #12]
  401c96:	f003 031f 	and.w	r3, r3, #31
  401c9a:	2201      	movs	r2, #1
  401c9c:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c9e:	69bb      	ldr	r3, [r7, #24]
  401ca0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401ca4:	bf00      	nop
  401ca6:	3734      	adds	r7, #52	; 0x34
  401ca8:	46bd      	mov	sp, r7
  401caa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cae:	4770      	bx	lr
  401cb0:	00200707 	.word	0x00200707

00401cb4 <ioport_set_pin_level>:
{
  401cb4:	b480      	push	{r7}
  401cb6:	b08b      	sub	sp, #44	; 0x2c
  401cb8:	af00      	add	r7, sp, #0
  401cba:	6078      	str	r0, [r7, #4]
  401cbc:	460b      	mov	r3, r1
  401cbe:	70fb      	strb	r3, [r7, #3]
  401cc0:	687b      	ldr	r3, [r7, #4]
  401cc2:	627b      	str	r3, [r7, #36]	; 0x24
  401cc4:	78fb      	ldrb	r3, [r7, #3]
  401cc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ccc:	61fb      	str	r3, [r7, #28]
  401cce:	69fb      	ldr	r3, [r7, #28]
  401cd0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401cd2:	69bb      	ldr	r3, [r7, #24]
  401cd4:	095b      	lsrs	r3, r3, #5
  401cd6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401cd8:	697a      	ldr	r2, [r7, #20]
  401cda:	4b10      	ldr	r3, [pc, #64]	; (401d1c <ioport_set_pin_level+0x68>)
  401cdc:	4413      	add	r3, r2
  401cde:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401ce0:	613b      	str	r3, [r7, #16]
	if (level) {
  401ce2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401ce6:	2b00      	cmp	r3, #0
  401ce8:	d009      	beq.n	401cfe <ioport_set_pin_level+0x4a>
  401cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401cec:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401cee:	68fb      	ldr	r3, [r7, #12]
  401cf0:	f003 031f 	and.w	r3, r3, #31
  401cf4:	2201      	movs	r2, #1
  401cf6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401cf8:	693b      	ldr	r3, [r7, #16]
  401cfa:	631a      	str	r2, [r3, #48]	; 0x30
}
  401cfc:	e008      	b.n	401d10 <ioport_set_pin_level+0x5c>
  401cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401d00:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401d02:	68bb      	ldr	r3, [r7, #8]
  401d04:	f003 031f 	and.w	r3, r3, #31
  401d08:	2201      	movs	r2, #1
  401d0a:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401d0c:	693b      	ldr	r3, [r7, #16]
  401d0e:	635a      	str	r2, [r3, #52]	; 0x34
  401d10:	bf00      	nop
  401d12:	372c      	adds	r7, #44	; 0x2c
  401d14:	46bd      	mov	sp, r7
  401d16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d1a:	4770      	bx	lr
  401d1c:	00200707 	.word	0x00200707

00401d20 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401d20:	b480      	push	{r7}
  401d22:	b08d      	sub	sp, #52	; 0x34
  401d24:	af00      	add	r7, sp, #0
  401d26:	6078      	str	r0, [r7, #4]
  401d28:	460b      	mov	r3, r1
  401d2a:	70fb      	strb	r3, [r7, #3]
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401d30:	78fb      	ldrb	r3, [r7, #3]
  401d32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401d38:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401d3c:	095a      	lsrs	r2, r3, #5
  401d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401d40:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401d42:	6a3b      	ldr	r3, [r7, #32]
  401d44:	f003 031f 	and.w	r3, r3, #31
  401d48:	2101      	movs	r1, #1
  401d4a:	fa01 f303 	lsl.w	r3, r1, r3
  401d4e:	61fa      	str	r2, [r7, #28]
  401d50:	61bb      	str	r3, [r7, #24]
  401d52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401d56:	75fb      	strb	r3, [r7, #23]
  401d58:	69fb      	ldr	r3, [r7, #28]
  401d5a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401d5c:	693a      	ldr	r2, [r7, #16]
  401d5e:	4b23      	ldr	r3, [pc, #140]	; (401dec <ioport_set_pin_sense_mode+0xcc>)
  401d60:	4413      	add	r3, r2
  401d62:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401d64:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401d66:	7dfb      	ldrb	r3, [r7, #23]
  401d68:	3b01      	subs	r3, #1
  401d6a:	2b03      	cmp	r3, #3
  401d6c:	d82e      	bhi.n	401dcc <ioport_set_pin_sense_mode+0xac>
  401d6e:	a201      	add	r2, pc, #4	; (adr r2, 401d74 <ioport_set_pin_sense_mode+0x54>)
  401d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d74:	00401da9 	.word	0x00401da9
  401d78:	00401dbb 	.word	0x00401dbb
  401d7c:	00401d85 	.word	0x00401d85
  401d80:	00401d97 	.word	0x00401d97
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401d84:	68fb      	ldr	r3, [r7, #12]
  401d86:	69ba      	ldr	r2, [r7, #24]
  401d88:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401d8c:	68fb      	ldr	r3, [r7, #12]
  401d8e:	69ba      	ldr	r2, [r7, #24]
  401d90:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d94:	e01f      	b.n	401dd6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401d96:	68fb      	ldr	r3, [r7, #12]
  401d98:	69ba      	ldr	r2, [r7, #24]
  401d9a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401d9e:	68fb      	ldr	r3, [r7, #12]
  401da0:	69ba      	ldr	r2, [r7, #24]
  401da2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401da6:	e016      	b.n	401dd6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401da8:	68fb      	ldr	r3, [r7, #12]
  401daa:	69ba      	ldr	r2, [r7, #24]
  401dac:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401db0:	68fb      	ldr	r3, [r7, #12]
  401db2:	69ba      	ldr	r2, [r7, #24]
  401db4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401db8:	e00d      	b.n	401dd6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401dba:	68fb      	ldr	r3, [r7, #12]
  401dbc:	69ba      	ldr	r2, [r7, #24]
  401dbe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401dc2:	68fb      	ldr	r3, [r7, #12]
  401dc4:	69ba      	ldr	r2, [r7, #24]
  401dc6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401dca:	e004      	b.n	401dd6 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401dcc:	68fb      	ldr	r3, [r7, #12]
  401dce:	69ba      	ldr	r2, [r7, #24]
  401dd0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401dd4:	e003      	b.n	401dde <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401dd6:	68fb      	ldr	r3, [r7, #12]
  401dd8:	69ba      	ldr	r2, [r7, #24]
  401dda:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401dde:	bf00      	nop
  401de0:	3734      	adds	r7, #52	; 0x34
  401de2:	46bd      	mov	sp, r7
  401de4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401de8:	4770      	bx	lr
  401dea:	bf00      	nop
  401dec:	00200707 	.word	0x00200707

00401df0 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401df0:	b480      	push	{r7}
  401df2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401df4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401df8:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401dfc:	4a0c      	ldr	r2, [pc, #48]	; (401e30 <tcm_disable+0x40>)
  401dfe:	4b0c      	ldr	r3, [pc, #48]	; (401e30 <tcm_disable+0x40>)
  401e00:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401e04:	f023 0301 	bic.w	r3, r3, #1
  401e08:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401e0c:	4a08      	ldr	r2, [pc, #32]	; (401e30 <tcm_disable+0x40>)
  401e0e:	4b08      	ldr	r3, [pc, #32]	; (401e30 <tcm_disable+0x40>)
  401e10:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401e14:	f023 0301 	bic.w	r3, r3, #1
  401e18:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401e1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401e20:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401e24:	bf00      	nop
  401e26:	46bd      	mov	sp, r7
  401e28:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e2c:	4770      	bx	lr
  401e2e:	bf00      	nop
  401e30:	e000ed00 	.word	0xe000ed00

00401e34 <board_init>:
#endif

void board_init(void)
{
  401e34:	b580      	push	{r7, lr}
  401e36:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401e38:	4b13      	ldr	r3, [pc, #76]	; (401e88 <board_init+0x54>)
  401e3a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401e3e:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401e40:	4b12      	ldr	r3, [pc, #72]	; (401e8c <board_init+0x58>)
  401e42:	4798      	blx	r3
	SCB_EnableDCache();
  401e44:	4b12      	ldr	r3, [pc, #72]	; (401e90 <board_init+0x5c>)
  401e46:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401e48:	4b12      	ldr	r3, [pc, #72]	; (401e94 <board_init+0x60>)
  401e4a:	4a13      	ldr	r2, [pc, #76]	; (401e98 <board_init+0x64>)
  401e4c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401e4e:	4b11      	ldr	r3, [pc, #68]	; (401e94 <board_init+0x60>)
  401e50:	4a12      	ldr	r2, [pc, #72]	; (401e9c <board_init+0x68>)
  401e52:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401e54:	4b12      	ldr	r3, [pc, #72]	; (401ea0 <board_init+0x6c>)
  401e56:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401e58:	4b12      	ldr	r3, [pc, #72]	; (401ea4 <board_init+0x70>)
  401e5a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401e5c:	2101      	movs	r1, #1
  401e5e:	2048      	movs	r0, #72	; 0x48
  401e60:	4b11      	ldr	r3, [pc, #68]	; (401ea8 <board_init+0x74>)
  401e62:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401e64:	2101      	movs	r1, #1
  401e66:	2048      	movs	r0, #72	; 0x48
  401e68:	4b10      	ldr	r3, [pc, #64]	; (401eac <board_init+0x78>)
  401e6a:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401e6c:	2100      	movs	r1, #0
  401e6e:	200b      	movs	r0, #11
  401e70:	4b0d      	ldr	r3, [pc, #52]	; (401ea8 <board_init+0x74>)
  401e72:	4798      	blx	r3
  401e74:	2188      	movs	r1, #136	; 0x88
  401e76:	200b      	movs	r0, #11
  401e78:	4b0d      	ldr	r3, [pc, #52]	; (401eb0 <board_init+0x7c>)
  401e7a:	4798      	blx	r3
  401e7c:	2102      	movs	r1, #2
  401e7e:	200b      	movs	r0, #11
  401e80:	4b0c      	ldr	r3, [pc, #48]	; (401eb4 <board_init+0x80>)
  401e82:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401e84:	bf00      	nop
  401e86:	bd80      	pop	{r7, pc}
  401e88:	400e1850 	.word	0x400e1850
  401e8c:	004019ed 	.word	0x004019ed
  401e90:	00401a25 	.word	0x00401a25
  401e94:	400e0c00 	.word	0x400e0c00
  401e98:	5a00080c 	.word	0x5a00080c
  401e9c:	5a00070c 	.word	0x5a00070c
  401ea0:	00401df1 	.word	0x00401df1
  401ea4:	00401ae5 	.word	0x00401ae5
  401ea8:	00401c2d 	.word	0x00401c2d
  401eac:	00401cb5 	.word	0x00401cb5
  401eb0:	00401b11 	.word	0x00401b11
  401eb4:	00401d21 	.word	0x00401d21

00401eb8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401eb8:	b480      	push	{r7}
  401eba:	b085      	sub	sp, #20
  401ebc:	af00      	add	r7, sp, #0
  401ebe:	60f8      	str	r0, [r7, #12]
  401ec0:	60b9      	str	r1, [r7, #8]
  401ec2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ec4:	687b      	ldr	r3, [r7, #4]
  401ec6:	2b00      	cmp	r3, #0
  401ec8:	d003      	beq.n	401ed2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401eca:	68fb      	ldr	r3, [r7, #12]
  401ecc:	68ba      	ldr	r2, [r7, #8]
  401ece:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401ed0:	e002      	b.n	401ed8 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401ed2:	68fb      	ldr	r3, [r7, #12]
  401ed4:	68ba      	ldr	r2, [r7, #8]
  401ed6:	661a      	str	r2, [r3, #96]	; 0x60
}
  401ed8:	bf00      	nop
  401eda:	3714      	adds	r7, #20
  401edc:	46bd      	mov	sp, r7
  401ede:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee2:	4770      	bx	lr

00401ee4 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401ee4:	b480      	push	{r7}
  401ee6:	b085      	sub	sp, #20
  401ee8:	af00      	add	r7, sp, #0
  401eea:	60f8      	str	r0, [r7, #12]
  401eec:	60b9      	str	r1, [r7, #8]
  401eee:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401ef0:	68fb      	ldr	r3, [r7, #12]
  401ef2:	68ba      	ldr	r2, [r7, #8]
  401ef4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401ef8:	687b      	ldr	r3, [r7, #4]
  401efa:	005b      	lsls	r3, r3, #1
  401efc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401f00:	fbb2 f3f3 	udiv	r3, r2, r3
  401f04:	3b01      	subs	r3, #1
  401f06:	f3c3 020d 	ubfx	r2, r3, #0, #14
  401f0a:	68fb      	ldr	r3, [r7, #12]
  401f0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  401f10:	bf00      	nop
  401f12:	3714      	adds	r7, #20
  401f14:	46bd      	mov	sp, r7
  401f16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f1a:	4770      	bx	lr

00401f1c <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401f1c:	b480      	push	{r7}
  401f1e:	b083      	sub	sp, #12
  401f20:	af00      	add	r7, sp, #0
  401f22:	6078      	str	r0, [r7, #4]
  401f24:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  401f26:	687b      	ldr	r3, [r7, #4]
  401f28:	683a      	ldr	r2, [r7, #0]
  401f2a:	631a      	str	r2, [r3, #48]	; 0x30
}
  401f2c:	bf00      	nop
  401f2e:	370c      	adds	r7, #12
  401f30:	46bd      	mov	sp, r7
  401f32:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f36:	4770      	bx	lr

00401f38 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  401f38:	b480      	push	{r7}
  401f3a:	b083      	sub	sp, #12
  401f3c:	af00      	add	r7, sp, #0
  401f3e:	6078      	str	r0, [r7, #4]
  401f40:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401f42:	687b      	ldr	r3, [r7, #4]
  401f44:	683a      	ldr	r2, [r7, #0]
  401f46:	635a      	str	r2, [r3, #52]	; 0x34
}
  401f48:	bf00      	nop
  401f4a:	370c      	adds	r7, #12
  401f4c:	46bd      	mov	sp, r7
  401f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f52:	4770      	bx	lr

00401f54 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401f54:	b480      	push	{r7}
  401f56:	b087      	sub	sp, #28
  401f58:	af00      	add	r7, sp, #0
  401f5a:	60f8      	str	r0, [r7, #12]
  401f5c:	60b9      	str	r1, [r7, #8]
  401f5e:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401f60:	68bb      	ldr	r3, [r7, #8]
  401f62:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f66:	d003      	beq.n	401f70 <pio_get+0x1c>
  401f68:	68bb      	ldr	r3, [r7, #8]
  401f6a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f6e:	d103      	bne.n	401f78 <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401f70:	68fb      	ldr	r3, [r7, #12]
  401f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401f74:	617b      	str	r3, [r7, #20]
  401f76:	e002      	b.n	401f7e <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  401f78:	68fb      	ldr	r3, [r7, #12]
  401f7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401f7c:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401f7e:	697a      	ldr	r2, [r7, #20]
  401f80:	687b      	ldr	r3, [r7, #4]
  401f82:	4013      	ands	r3, r2
  401f84:	2b00      	cmp	r3, #0
  401f86:	d101      	bne.n	401f8c <pio_get+0x38>
		return 0;
  401f88:	2300      	movs	r3, #0
  401f8a:	e000      	b.n	401f8e <pio_get+0x3a>
	} else {
		return 1;
  401f8c:	2301      	movs	r3, #1
	}
}
  401f8e:	4618      	mov	r0, r3
  401f90:	371c      	adds	r7, #28
  401f92:	46bd      	mov	sp, r7
  401f94:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f98:	4770      	bx	lr

00401f9a <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401f9a:	b480      	push	{r7}
  401f9c:	b087      	sub	sp, #28
  401f9e:	af00      	add	r7, sp, #0
  401fa0:	60f8      	str	r0, [r7, #12]
  401fa2:	60b9      	str	r1, [r7, #8]
  401fa4:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401fa6:	68fb      	ldr	r3, [r7, #12]
  401fa8:	687a      	ldr	r2, [r7, #4]
  401faa:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401fac:	68bb      	ldr	r3, [r7, #8]
  401fae:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401fb2:	d04a      	beq.n	40204a <pio_set_peripheral+0xb0>
  401fb4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401fb8:	d808      	bhi.n	401fcc <pio_set_peripheral+0x32>
  401fba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401fbe:	d016      	beq.n	401fee <pio_set_peripheral+0x54>
  401fc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401fc4:	d02c      	beq.n	402020 <pio_set_peripheral+0x86>
  401fc6:	2b00      	cmp	r3, #0
  401fc8:	d069      	beq.n	40209e <pio_set_peripheral+0x104>
  401fca:	e064      	b.n	402096 <pio_set_peripheral+0xfc>
  401fcc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401fd0:	d065      	beq.n	40209e <pio_set_peripheral+0x104>
  401fd2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401fd6:	d803      	bhi.n	401fe0 <pio_set_peripheral+0x46>
  401fd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401fdc:	d04a      	beq.n	402074 <pio_set_peripheral+0xda>
  401fde:	e05a      	b.n	402096 <pio_set_peripheral+0xfc>
  401fe0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401fe4:	d05b      	beq.n	40209e <pio_set_peripheral+0x104>
  401fe6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401fea:	d058      	beq.n	40209e <pio_set_peripheral+0x104>
  401fec:	e053      	b.n	402096 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fee:	68fb      	ldr	r3, [r7, #12]
  401ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401ff2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401ff4:	68fb      	ldr	r3, [r7, #12]
  401ff6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ff8:	687b      	ldr	r3, [r7, #4]
  401ffa:	43d9      	mvns	r1, r3
  401ffc:	697b      	ldr	r3, [r7, #20]
  401ffe:	400b      	ands	r3, r1
  402000:	401a      	ands	r2, r3
  402002:	68fb      	ldr	r3, [r7, #12]
  402004:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402006:	68fb      	ldr	r3, [r7, #12]
  402008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40200a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40200c:	68fb      	ldr	r3, [r7, #12]
  40200e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402010:	687b      	ldr	r3, [r7, #4]
  402012:	43d9      	mvns	r1, r3
  402014:	697b      	ldr	r3, [r7, #20]
  402016:	400b      	ands	r3, r1
  402018:	401a      	ands	r2, r3
  40201a:	68fb      	ldr	r3, [r7, #12]
  40201c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40201e:	e03a      	b.n	402096 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402020:	68fb      	ldr	r3, [r7, #12]
  402022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402024:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402026:	687a      	ldr	r2, [r7, #4]
  402028:	697b      	ldr	r3, [r7, #20]
  40202a:	431a      	orrs	r2, r3
  40202c:	68fb      	ldr	r3, [r7, #12]
  40202e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402030:	68fb      	ldr	r3, [r7, #12]
  402032:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402034:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402036:	68fb      	ldr	r3, [r7, #12]
  402038:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40203a:	687b      	ldr	r3, [r7, #4]
  40203c:	43d9      	mvns	r1, r3
  40203e:	697b      	ldr	r3, [r7, #20]
  402040:	400b      	ands	r3, r1
  402042:	401a      	ands	r2, r3
  402044:	68fb      	ldr	r3, [r7, #12]
  402046:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402048:	e025      	b.n	402096 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40204a:	68fb      	ldr	r3, [r7, #12]
  40204c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40204e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402050:	68fb      	ldr	r3, [r7, #12]
  402052:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402054:	687b      	ldr	r3, [r7, #4]
  402056:	43d9      	mvns	r1, r3
  402058:	697b      	ldr	r3, [r7, #20]
  40205a:	400b      	ands	r3, r1
  40205c:	401a      	ands	r2, r3
  40205e:	68fb      	ldr	r3, [r7, #12]
  402060:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402062:	68fb      	ldr	r3, [r7, #12]
  402064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402066:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402068:	687a      	ldr	r2, [r7, #4]
  40206a:	697b      	ldr	r3, [r7, #20]
  40206c:	431a      	orrs	r2, r3
  40206e:	68fb      	ldr	r3, [r7, #12]
  402070:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402072:	e010      	b.n	402096 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402074:	68fb      	ldr	r3, [r7, #12]
  402076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402078:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40207a:	687a      	ldr	r2, [r7, #4]
  40207c:	697b      	ldr	r3, [r7, #20]
  40207e:	431a      	orrs	r2, r3
  402080:	68fb      	ldr	r3, [r7, #12]
  402082:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402084:	68fb      	ldr	r3, [r7, #12]
  402086:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402088:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40208a:	687a      	ldr	r2, [r7, #4]
  40208c:	697b      	ldr	r3, [r7, #20]
  40208e:	431a      	orrs	r2, r3
  402090:	68fb      	ldr	r3, [r7, #12]
  402092:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402094:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402096:	68fb      	ldr	r3, [r7, #12]
  402098:	687a      	ldr	r2, [r7, #4]
  40209a:	605a      	str	r2, [r3, #4]
  40209c:	e000      	b.n	4020a0 <pio_set_peripheral+0x106>
		return;
  40209e:	bf00      	nop
}
  4020a0:	371c      	adds	r7, #28
  4020a2:	46bd      	mov	sp, r7
  4020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020a8:	4770      	bx	lr
	...

004020ac <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4020ac:	b580      	push	{r7, lr}
  4020ae:	b084      	sub	sp, #16
  4020b0:	af00      	add	r7, sp, #0
  4020b2:	60f8      	str	r0, [r7, #12]
  4020b4:	60b9      	str	r1, [r7, #8]
  4020b6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4020b8:	68b9      	ldr	r1, [r7, #8]
  4020ba:	68f8      	ldr	r0, [r7, #12]
  4020bc:	4b19      	ldr	r3, [pc, #100]	; (402124 <pio_set_input+0x78>)
  4020be:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4020c0:	687b      	ldr	r3, [r7, #4]
  4020c2:	f003 0301 	and.w	r3, r3, #1
  4020c6:	461a      	mov	r2, r3
  4020c8:	68b9      	ldr	r1, [r7, #8]
  4020ca:	68f8      	ldr	r0, [r7, #12]
  4020cc:	4b16      	ldr	r3, [pc, #88]	; (402128 <pio_set_input+0x7c>)
  4020ce:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4020d0:	687b      	ldr	r3, [r7, #4]
  4020d2:	f003 030a 	and.w	r3, r3, #10
  4020d6:	2b00      	cmp	r3, #0
  4020d8:	d003      	beq.n	4020e2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4020da:	68fb      	ldr	r3, [r7, #12]
  4020dc:	68ba      	ldr	r2, [r7, #8]
  4020de:	621a      	str	r2, [r3, #32]
  4020e0:	e002      	b.n	4020e8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4020e2:	68fb      	ldr	r3, [r7, #12]
  4020e4:	68ba      	ldr	r2, [r7, #8]
  4020e6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4020e8:	687b      	ldr	r3, [r7, #4]
  4020ea:	f003 0302 	and.w	r3, r3, #2
  4020ee:	2b00      	cmp	r3, #0
  4020f0:	d004      	beq.n	4020fc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4020f2:	68fb      	ldr	r3, [r7, #12]
  4020f4:	68ba      	ldr	r2, [r7, #8]
  4020f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4020fa:	e008      	b.n	40210e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4020fc:	687b      	ldr	r3, [r7, #4]
  4020fe:	f003 0308 	and.w	r3, r3, #8
  402102:	2b00      	cmp	r3, #0
  402104:	d003      	beq.n	40210e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402106:	68fb      	ldr	r3, [r7, #12]
  402108:	68ba      	ldr	r2, [r7, #8]
  40210a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40210e:	68fb      	ldr	r3, [r7, #12]
  402110:	68ba      	ldr	r2, [r7, #8]
  402112:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402114:	68fb      	ldr	r3, [r7, #12]
  402116:	68ba      	ldr	r2, [r7, #8]
  402118:	601a      	str	r2, [r3, #0]
}
  40211a:	bf00      	nop
  40211c:	3710      	adds	r7, #16
  40211e:	46bd      	mov	sp, r7
  402120:	bd80      	pop	{r7, pc}
  402122:	bf00      	nop
  402124:	004022e5 	.word	0x004022e5
  402128:	00401eb9 	.word	0x00401eb9

0040212c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40212c:	b580      	push	{r7, lr}
  40212e:	b084      	sub	sp, #16
  402130:	af00      	add	r7, sp, #0
  402132:	60f8      	str	r0, [r7, #12]
  402134:	60b9      	str	r1, [r7, #8]
  402136:	607a      	str	r2, [r7, #4]
  402138:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40213a:	68b9      	ldr	r1, [r7, #8]
  40213c:	68f8      	ldr	r0, [r7, #12]
  40213e:	4b12      	ldr	r3, [pc, #72]	; (402188 <pio_set_output+0x5c>)
  402140:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402142:	69ba      	ldr	r2, [r7, #24]
  402144:	68b9      	ldr	r1, [r7, #8]
  402146:	68f8      	ldr	r0, [r7, #12]
  402148:	4b10      	ldr	r3, [pc, #64]	; (40218c <pio_set_output+0x60>)
  40214a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40214c:	683b      	ldr	r3, [r7, #0]
  40214e:	2b00      	cmp	r3, #0
  402150:	d003      	beq.n	40215a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402152:	68fb      	ldr	r3, [r7, #12]
  402154:	68ba      	ldr	r2, [r7, #8]
  402156:	651a      	str	r2, [r3, #80]	; 0x50
  402158:	e002      	b.n	402160 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40215a:	68fb      	ldr	r3, [r7, #12]
  40215c:	68ba      	ldr	r2, [r7, #8]
  40215e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402160:	687b      	ldr	r3, [r7, #4]
  402162:	2b00      	cmp	r3, #0
  402164:	d003      	beq.n	40216e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402166:	68fb      	ldr	r3, [r7, #12]
  402168:	68ba      	ldr	r2, [r7, #8]
  40216a:	631a      	str	r2, [r3, #48]	; 0x30
  40216c:	e002      	b.n	402174 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40216e:	68fb      	ldr	r3, [r7, #12]
  402170:	68ba      	ldr	r2, [r7, #8]
  402172:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402174:	68fb      	ldr	r3, [r7, #12]
  402176:	68ba      	ldr	r2, [r7, #8]
  402178:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40217a:	68fb      	ldr	r3, [r7, #12]
  40217c:	68ba      	ldr	r2, [r7, #8]
  40217e:	601a      	str	r2, [r3, #0]
}
  402180:	bf00      	nop
  402182:	3710      	adds	r7, #16
  402184:	46bd      	mov	sp, r7
  402186:	bd80      	pop	{r7, pc}
  402188:	004022e5 	.word	0x004022e5
  40218c:	00401eb9 	.word	0x00401eb9

00402190 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  402190:	b590      	push	{r4, r7, lr}
  402192:	b087      	sub	sp, #28
  402194:	af02      	add	r7, sp, #8
  402196:	60f8      	str	r0, [r7, #12]
  402198:	60b9      	str	r1, [r7, #8]
  40219a:	607a      	str	r2, [r7, #4]
  40219c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40219e:	68bb      	ldr	r3, [r7, #8]
  4021a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4021a4:	d016      	beq.n	4021d4 <pio_configure+0x44>
  4021a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4021aa:	d809      	bhi.n	4021c0 <pio_configure+0x30>
  4021ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4021b0:	d010      	beq.n	4021d4 <pio_configure+0x44>
  4021b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4021b6:	d00d      	beq.n	4021d4 <pio_configure+0x44>
  4021b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4021bc:	d00a      	beq.n	4021d4 <pio_configure+0x44>
  4021be:	e03d      	b.n	40223c <pio_configure+0xac>
  4021c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4021c4:	d01a      	beq.n	4021fc <pio_configure+0x6c>
  4021c6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4021ca:	d017      	beq.n	4021fc <pio_configure+0x6c>
  4021cc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4021d0:	d00e      	beq.n	4021f0 <pio_configure+0x60>
  4021d2:	e033      	b.n	40223c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4021d4:	687a      	ldr	r2, [r7, #4]
  4021d6:	68b9      	ldr	r1, [r7, #8]
  4021d8:	68f8      	ldr	r0, [r7, #12]
  4021da:	4b1c      	ldr	r3, [pc, #112]	; (40224c <pio_configure+0xbc>)
  4021dc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4021de:	683b      	ldr	r3, [r7, #0]
  4021e0:	f003 0301 	and.w	r3, r3, #1
  4021e4:	461a      	mov	r2, r3
  4021e6:	6879      	ldr	r1, [r7, #4]
  4021e8:	68f8      	ldr	r0, [r7, #12]
  4021ea:	4b19      	ldr	r3, [pc, #100]	; (402250 <pio_configure+0xc0>)
  4021ec:	4798      	blx	r3
		break;
  4021ee:	e027      	b.n	402240 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4021f0:	683a      	ldr	r2, [r7, #0]
  4021f2:	6879      	ldr	r1, [r7, #4]
  4021f4:	68f8      	ldr	r0, [r7, #12]
  4021f6:	4b17      	ldr	r3, [pc, #92]	; (402254 <pio_configure+0xc4>)
  4021f8:	4798      	blx	r3
		break;
  4021fa:	e021      	b.n	402240 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4021fc:	68bb      	ldr	r3, [r7, #8]
  4021fe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402202:	bf0c      	ite	eq
  402204:	2301      	moveq	r3, #1
  402206:	2300      	movne	r3, #0
  402208:	b2db      	uxtb	r3, r3
  40220a:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  40220c:	683b      	ldr	r3, [r7, #0]
  40220e:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402212:	2b00      	cmp	r3, #0
  402214:	bf14      	ite	ne
  402216:	2301      	movne	r3, #1
  402218:	2300      	moveq	r3, #0
  40221a:	b2db      	uxtb	r3, r3
  40221c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40221e:	683b      	ldr	r3, [r7, #0]
  402220:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402224:	2b00      	cmp	r3, #0
  402226:	bf14      	ite	ne
  402228:	2301      	movne	r3, #1
  40222a:	2300      	moveq	r3, #0
  40222c:	b2db      	uxtb	r3, r3
  40222e:	9300      	str	r3, [sp, #0]
  402230:	460b      	mov	r3, r1
  402232:	6879      	ldr	r1, [r7, #4]
  402234:	68f8      	ldr	r0, [r7, #12]
  402236:	4c08      	ldr	r4, [pc, #32]	; (402258 <pio_configure+0xc8>)
  402238:	47a0      	blx	r4
		break;
  40223a:	e001      	b.n	402240 <pio_configure+0xb0>

	default:
		return 0;
  40223c:	2300      	movs	r3, #0
  40223e:	e000      	b.n	402242 <pio_configure+0xb2>
	}

	return 1;
  402240:	2301      	movs	r3, #1
}
  402242:	4618      	mov	r0, r3
  402244:	3714      	adds	r7, #20
  402246:	46bd      	mov	sp, r7
  402248:	bd90      	pop	{r4, r7, pc}
  40224a:	bf00      	nop
  40224c:	00401f9b 	.word	0x00401f9b
  402250:	00401eb9 	.word	0x00401eb9
  402254:	004020ad 	.word	0x004020ad
  402258:	0040212d 	.word	0x0040212d

0040225c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40225c:	b480      	push	{r7}
  40225e:	b085      	sub	sp, #20
  402260:	af00      	add	r7, sp, #0
  402262:	60f8      	str	r0, [r7, #12]
  402264:	60b9      	str	r1, [r7, #8]
  402266:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402268:	687b      	ldr	r3, [r7, #4]
  40226a:	f003 0310 	and.w	r3, r3, #16
  40226e:	2b00      	cmp	r3, #0
  402270:	d020      	beq.n	4022b4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402272:	68fb      	ldr	r3, [r7, #12]
  402274:	68ba      	ldr	r2, [r7, #8]
  402276:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40227a:	687b      	ldr	r3, [r7, #4]
  40227c:	f003 0320 	and.w	r3, r3, #32
  402280:	2b00      	cmp	r3, #0
  402282:	d004      	beq.n	40228e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402284:	68fb      	ldr	r3, [r7, #12]
  402286:	68ba      	ldr	r2, [r7, #8]
  402288:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40228c:	e003      	b.n	402296 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40228e:	68fb      	ldr	r3, [r7, #12]
  402290:	68ba      	ldr	r2, [r7, #8]
  402292:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402296:	687b      	ldr	r3, [r7, #4]
  402298:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40229c:	2b00      	cmp	r3, #0
  40229e:	d004      	beq.n	4022aa <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4022a0:	68fb      	ldr	r3, [r7, #12]
  4022a2:	68ba      	ldr	r2, [r7, #8]
  4022a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4022a8:	e008      	b.n	4022bc <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4022aa:	68fb      	ldr	r3, [r7, #12]
  4022ac:	68ba      	ldr	r2, [r7, #8]
  4022ae:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4022b2:	e003      	b.n	4022bc <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4022b4:	68fb      	ldr	r3, [r7, #12]
  4022b6:	68ba      	ldr	r2, [r7, #8]
  4022b8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4022bc:	bf00      	nop
  4022be:	3714      	adds	r7, #20
  4022c0:	46bd      	mov	sp, r7
  4022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022c6:	4770      	bx	lr

004022c8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4022c8:	b480      	push	{r7}
  4022ca:	b083      	sub	sp, #12
  4022cc:	af00      	add	r7, sp, #0
  4022ce:	6078      	str	r0, [r7, #4]
  4022d0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4022d2:	687b      	ldr	r3, [r7, #4]
  4022d4:	683a      	ldr	r2, [r7, #0]
  4022d6:	641a      	str	r2, [r3, #64]	; 0x40
}
  4022d8:	bf00      	nop
  4022da:	370c      	adds	r7, #12
  4022dc:	46bd      	mov	sp, r7
  4022de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022e2:	4770      	bx	lr

004022e4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4022e4:	b480      	push	{r7}
  4022e6:	b083      	sub	sp, #12
  4022e8:	af00      	add	r7, sp, #0
  4022ea:	6078      	str	r0, [r7, #4]
  4022ec:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4022ee:	687b      	ldr	r3, [r7, #4]
  4022f0:	683a      	ldr	r2, [r7, #0]
  4022f2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4022f4:	bf00      	nop
  4022f6:	370c      	adds	r7, #12
  4022f8:	46bd      	mov	sp, r7
  4022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022fe:	4770      	bx	lr

00402300 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402300:	b480      	push	{r7}
  402302:	b083      	sub	sp, #12
  402304:	af00      	add	r7, sp, #0
  402306:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402308:	687b      	ldr	r3, [r7, #4]
  40230a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40230c:	4618      	mov	r0, r3
  40230e:	370c      	adds	r7, #12
  402310:	46bd      	mov	sp, r7
  402312:	f85d 7b04 	ldr.w	r7, [sp], #4
  402316:	4770      	bx	lr

00402318 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402318:	b480      	push	{r7}
  40231a:	b083      	sub	sp, #12
  40231c:	af00      	add	r7, sp, #0
  40231e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402320:	687b      	ldr	r3, [r7, #4]
  402322:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402324:	4618      	mov	r0, r3
  402326:	370c      	adds	r7, #12
  402328:	46bd      	mov	sp, r7
  40232a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40232e:	4770      	bx	lr

00402330 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402330:	b580      	push	{r7, lr}
  402332:	b084      	sub	sp, #16
  402334:	af00      	add	r7, sp, #0
  402336:	6078      	str	r0, [r7, #4]
  402338:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40233a:	6878      	ldr	r0, [r7, #4]
  40233c:	4b26      	ldr	r3, [pc, #152]	; (4023d8 <pio_handler_process+0xa8>)
  40233e:	4798      	blx	r3
  402340:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  402342:	6878      	ldr	r0, [r7, #4]
  402344:	4b25      	ldr	r3, [pc, #148]	; (4023dc <pio_handler_process+0xac>)
  402346:	4798      	blx	r3
  402348:	4602      	mov	r2, r0
  40234a:	68fb      	ldr	r3, [r7, #12]
  40234c:	4013      	ands	r3, r2
  40234e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402350:	68fb      	ldr	r3, [r7, #12]
  402352:	2b00      	cmp	r3, #0
  402354:	d03c      	beq.n	4023d0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  402356:	2300      	movs	r3, #0
  402358:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40235a:	e034      	b.n	4023c6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40235c:	4a20      	ldr	r2, [pc, #128]	; (4023e0 <pio_handler_process+0xb0>)
  40235e:	68bb      	ldr	r3, [r7, #8]
  402360:	011b      	lsls	r3, r3, #4
  402362:	4413      	add	r3, r2
  402364:	681a      	ldr	r2, [r3, #0]
  402366:	683b      	ldr	r3, [r7, #0]
  402368:	429a      	cmp	r2, r3
  40236a:	d126      	bne.n	4023ba <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40236c:	4a1c      	ldr	r2, [pc, #112]	; (4023e0 <pio_handler_process+0xb0>)
  40236e:	68bb      	ldr	r3, [r7, #8]
  402370:	011b      	lsls	r3, r3, #4
  402372:	4413      	add	r3, r2
  402374:	3304      	adds	r3, #4
  402376:	681a      	ldr	r2, [r3, #0]
  402378:	68fb      	ldr	r3, [r7, #12]
  40237a:	4013      	ands	r3, r2
  40237c:	2b00      	cmp	r3, #0
  40237e:	d01c      	beq.n	4023ba <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402380:	4a17      	ldr	r2, [pc, #92]	; (4023e0 <pio_handler_process+0xb0>)
  402382:	68bb      	ldr	r3, [r7, #8]
  402384:	011b      	lsls	r3, r3, #4
  402386:	4413      	add	r3, r2
  402388:	330c      	adds	r3, #12
  40238a:	681b      	ldr	r3, [r3, #0]
  40238c:	4914      	ldr	r1, [pc, #80]	; (4023e0 <pio_handler_process+0xb0>)
  40238e:	68ba      	ldr	r2, [r7, #8]
  402390:	0112      	lsls	r2, r2, #4
  402392:	440a      	add	r2, r1
  402394:	6810      	ldr	r0, [r2, #0]
  402396:	4912      	ldr	r1, [pc, #72]	; (4023e0 <pio_handler_process+0xb0>)
  402398:	68ba      	ldr	r2, [r7, #8]
  40239a:	0112      	lsls	r2, r2, #4
  40239c:	440a      	add	r2, r1
  40239e:	3204      	adds	r2, #4
  4023a0:	6812      	ldr	r2, [r2, #0]
  4023a2:	4611      	mov	r1, r2
  4023a4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4023a6:	4a0e      	ldr	r2, [pc, #56]	; (4023e0 <pio_handler_process+0xb0>)
  4023a8:	68bb      	ldr	r3, [r7, #8]
  4023aa:	011b      	lsls	r3, r3, #4
  4023ac:	4413      	add	r3, r2
  4023ae:	3304      	adds	r3, #4
  4023b0:	681b      	ldr	r3, [r3, #0]
  4023b2:	43db      	mvns	r3, r3
  4023b4:	68fa      	ldr	r2, [r7, #12]
  4023b6:	4013      	ands	r3, r2
  4023b8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4023ba:	68bb      	ldr	r3, [r7, #8]
  4023bc:	3301      	adds	r3, #1
  4023be:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4023c0:	68bb      	ldr	r3, [r7, #8]
  4023c2:	2b06      	cmp	r3, #6
  4023c4:	d803      	bhi.n	4023ce <pio_handler_process+0x9e>
		while (status != 0) {
  4023c6:	68fb      	ldr	r3, [r7, #12]
  4023c8:	2b00      	cmp	r3, #0
  4023ca:	d1c7      	bne.n	40235c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4023cc:	e000      	b.n	4023d0 <pio_handler_process+0xa0>
				break;
  4023ce:	bf00      	nop
}
  4023d0:	bf00      	nop
  4023d2:	3710      	adds	r7, #16
  4023d4:	46bd      	mov	sp, r7
  4023d6:	bd80      	pop	{r7, pc}
  4023d8:	00402301 	.word	0x00402301
  4023dc:	00402319 	.word	0x00402319
  4023e0:	20400bf4 	.word	0x20400bf4

004023e4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4023e4:	b580      	push	{r7, lr}
  4023e6:	b086      	sub	sp, #24
  4023e8:	af00      	add	r7, sp, #0
  4023ea:	60f8      	str	r0, [r7, #12]
  4023ec:	60b9      	str	r1, [r7, #8]
  4023ee:	607a      	str	r2, [r7, #4]
  4023f0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4023f2:	4b21      	ldr	r3, [pc, #132]	; (402478 <pio_handler_set+0x94>)
  4023f4:	681b      	ldr	r3, [r3, #0]
  4023f6:	2b06      	cmp	r3, #6
  4023f8:	d901      	bls.n	4023fe <pio_handler_set+0x1a>
		return 1;
  4023fa:	2301      	movs	r3, #1
  4023fc:	e038      	b.n	402470 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4023fe:	2300      	movs	r3, #0
  402400:	75fb      	strb	r3, [r7, #23]
  402402:	e011      	b.n	402428 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  402404:	7dfb      	ldrb	r3, [r7, #23]
  402406:	011b      	lsls	r3, r3, #4
  402408:	4a1c      	ldr	r2, [pc, #112]	; (40247c <pio_handler_set+0x98>)
  40240a:	4413      	add	r3, r2
  40240c:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40240e:	693b      	ldr	r3, [r7, #16]
  402410:	681a      	ldr	r2, [r3, #0]
  402412:	68bb      	ldr	r3, [r7, #8]
  402414:	429a      	cmp	r2, r3
  402416:	d104      	bne.n	402422 <pio_handler_set+0x3e>
  402418:	693b      	ldr	r3, [r7, #16]
  40241a:	685a      	ldr	r2, [r3, #4]
  40241c:	687b      	ldr	r3, [r7, #4]
  40241e:	429a      	cmp	r2, r3
  402420:	d008      	beq.n	402434 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402422:	7dfb      	ldrb	r3, [r7, #23]
  402424:	3301      	adds	r3, #1
  402426:	75fb      	strb	r3, [r7, #23]
  402428:	7dfa      	ldrb	r2, [r7, #23]
  40242a:	4b13      	ldr	r3, [pc, #76]	; (402478 <pio_handler_set+0x94>)
  40242c:	681b      	ldr	r3, [r3, #0]
  40242e:	429a      	cmp	r2, r3
  402430:	d9e8      	bls.n	402404 <pio_handler_set+0x20>
  402432:	e000      	b.n	402436 <pio_handler_set+0x52>
			break;
  402434:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  402436:	693b      	ldr	r3, [r7, #16]
  402438:	68ba      	ldr	r2, [r7, #8]
  40243a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  40243c:	693b      	ldr	r3, [r7, #16]
  40243e:	687a      	ldr	r2, [r7, #4]
  402440:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  402442:	693b      	ldr	r3, [r7, #16]
  402444:	683a      	ldr	r2, [r7, #0]
  402446:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402448:	693b      	ldr	r3, [r7, #16]
  40244a:	6a3a      	ldr	r2, [r7, #32]
  40244c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40244e:	7dfa      	ldrb	r2, [r7, #23]
  402450:	4b09      	ldr	r3, [pc, #36]	; (402478 <pio_handler_set+0x94>)
  402452:	681b      	ldr	r3, [r3, #0]
  402454:	3301      	adds	r3, #1
  402456:	429a      	cmp	r2, r3
  402458:	d104      	bne.n	402464 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40245a:	4b07      	ldr	r3, [pc, #28]	; (402478 <pio_handler_set+0x94>)
  40245c:	681b      	ldr	r3, [r3, #0]
  40245e:	3301      	adds	r3, #1
  402460:	4a05      	ldr	r2, [pc, #20]	; (402478 <pio_handler_set+0x94>)
  402462:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402464:	683a      	ldr	r2, [r7, #0]
  402466:	6879      	ldr	r1, [r7, #4]
  402468:	68f8      	ldr	r0, [r7, #12]
  40246a:	4b05      	ldr	r3, [pc, #20]	; (402480 <pio_handler_set+0x9c>)
  40246c:	4798      	blx	r3

	return 0;
  40246e:	2300      	movs	r3, #0
}
  402470:	4618      	mov	r0, r3
  402472:	3718      	adds	r7, #24
  402474:	46bd      	mov	sp, r7
  402476:	bd80      	pop	{r7, pc}
  402478:	20400c64 	.word	0x20400c64
  40247c:	20400bf4 	.word	0x20400bf4
  402480:	0040225d 	.word	0x0040225d

00402484 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402484:	b580      	push	{r7, lr}
  402486:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402488:	210a      	movs	r1, #10
  40248a:	4802      	ldr	r0, [pc, #8]	; (402494 <PIOA_Handler+0x10>)
  40248c:	4b02      	ldr	r3, [pc, #8]	; (402498 <PIOA_Handler+0x14>)
  40248e:	4798      	blx	r3
}
  402490:	bf00      	nop
  402492:	bd80      	pop	{r7, pc}
  402494:	400e0e00 	.word	0x400e0e00
  402498:	00402331 	.word	0x00402331

0040249c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40249c:	b580      	push	{r7, lr}
  40249e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4024a0:	210b      	movs	r1, #11
  4024a2:	4802      	ldr	r0, [pc, #8]	; (4024ac <PIOB_Handler+0x10>)
  4024a4:	4b02      	ldr	r3, [pc, #8]	; (4024b0 <PIOB_Handler+0x14>)
  4024a6:	4798      	blx	r3
}
  4024a8:	bf00      	nop
  4024aa:	bd80      	pop	{r7, pc}
  4024ac:	400e1000 	.word	0x400e1000
  4024b0:	00402331 	.word	0x00402331

004024b4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4024b4:	b580      	push	{r7, lr}
  4024b6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4024b8:	210c      	movs	r1, #12
  4024ba:	4802      	ldr	r0, [pc, #8]	; (4024c4 <PIOC_Handler+0x10>)
  4024bc:	4b02      	ldr	r3, [pc, #8]	; (4024c8 <PIOC_Handler+0x14>)
  4024be:	4798      	blx	r3
}
  4024c0:	bf00      	nop
  4024c2:	bd80      	pop	{r7, pc}
  4024c4:	400e1200 	.word	0x400e1200
  4024c8:	00402331 	.word	0x00402331

004024cc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4024cc:	b580      	push	{r7, lr}
  4024ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4024d0:	2110      	movs	r1, #16
  4024d2:	4802      	ldr	r0, [pc, #8]	; (4024dc <PIOD_Handler+0x10>)
  4024d4:	4b02      	ldr	r3, [pc, #8]	; (4024e0 <PIOD_Handler+0x14>)
  4024d6:	4798      	blx	r3
}
  4024d8:	bf00      	nop
  4024da:	bd80      	pop	{r7, pc}
  4024dc:	400e1400 	.word	0x400e1400
  4024e0:	00402331 	.word	0x00402331

004024e4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4024e4:	b580      	push	{r7, lr}
  4024e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4024e8:	2111      	movs	r1, #17
  4024ea:	4802      	ldr	r0, [pc, #8]	; (4024f4 <PIOE_Handler+0x10>)
  4024ec:	4b02      	ldr	r3, [pc, #8]	; (4024f8 <PIOE_Handler+0x14>)
  4024ee:	4798      	blx	r3
}
  4024f0:	bf00      	nop
  4024f2:	bd80      	pop	{r7, pc}
  4024f4:	400e1600 	.word	0x400e1600
  4024f8:	00402331 	.word	0x00402331

004024fc <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4024fc:	b480      	push	{r7}
  4024fe:	b083      	sub	sp, #12
  402500:	af00      	add	r7, sp, #0
  402502:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  402504:	687b      	ldr	r3, [r7, #4]
  402506:	3b01      	subs	r3, #1
  402508:	2b03      	cmp	r3, #3
  40250a:	d81a      	bhi.n	402542 <pmc_mck_set_division+0x46>
  40250c:	a201      	add	r2, pc, #4	; (adr r2, 402514 <pmc_mck_set_division+0x18>)
  40250e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402512:	bf00      	nop
  402514:	00402525 	.word	0x00402525
  402518:	0040252b 	.word	0x0040252b
  40251c:	00402533 	.word	0x00402533
  402520:	0040253b 	.word	0x0040253b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402524:	2300      	movs	r3, #0
  402526:	607b      	str	r3, [r7, #4]
			break;
  402528:	e00e      	b.n	402548 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40252a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40252e:	607b      	str	r3, [r7, #4]
			break;
  402530:	e00a      	b.n	402548 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  402532:	f44f 7340 	mov.w	r3, #768	; 0x300
  402536:	607b      	str	r3, [r7, #4]
			break;
  402538:	e006      	b.n	402548 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40253a:	f44f 7300 	mov.w	r3, #512	; 0x200
  40253e:	607b      	str	r3, [r7, #4]
			break;
  402540:	e002      	b.n	402548 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402542:	2300      	movs	r3, #0
  402544:	607b      	str	r3, [r7, #4]
			break;
  402546:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402548:	490a      	ldr	r1, [pc, #40]	; (402574 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40254a:	4b0a      	ldr	r3, [pc, #40]	; (402574 <pmc_mck_set_division+0x78>)
  40254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40254e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  402552:	687b      	ldr	r3, [r7, #4]
  402554:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  402556:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402558:	bf00      	nop
  40255a:	4b06      	ldr	r3, [pc, #24]	; (402574 <pmc_mck_set_division+0x78>)
  40255c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40255e:	f003 0308 	and.w	r3, r3, #8
  402562:	2b00      	cmp	r3, #0
  402564:	d0f9      	beq.n	40255a <pmc_mck_set_division+0x5e>
}
  402566:	bf00      	nop
  402568:	370c      	adds	r7, #12
  40256a:	46bd      	mov	sp, r7
  40256c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402570:	4770      	bx	lr
  402572:	bf00      	nop
  402574:	400e0600 	.word	0x400e0600

00402578 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402578:	b480      	push	{r7}
  40257a:	b085      	sub	sp, #20
  40257c:	af00      	add	r7, sp, #0
  40257e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402580:	491d      	ldr	r1, [pc, #116]	; (4025f8 <pmc_switch_mck_to_pllack+0x80>)
  402582:	4b1d      	ldr	r3, [pc, #116]	; (4025f8 <pmc_switch_mck_to_pllack+0x80>)
  402584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402586:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40258a:	687b      	ldr	r3, [r7, #4]
  40258c:	4313      	orrs	r3, r2
  40258e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402590:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402594:	60fb      	str	r3, [r7, #12]
  402596:	e007      	b.n	4025a8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402598:	68fb      	ldr	r3, [r7, #12]
  40259a:	2b00      	cmp	r3, #0
  40259c:	d101      	bne.n	4025a2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40259e:	2301      	movs	r3, #1
  4025a0:	e023      	b.n	4025ea <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4025a2:	68fb      	ldr	r3, [r7, #12]
  4025a4:	3b01      	subs	r3, #1
  4025a6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025a8:	4b13      	ldr	r3, [pc, #76]	; (4025f8 <pmc_switch_mck_to_pllack+0x80>)
  4025aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025ac:	f003 0308 	and.w	r3, r3, #8
  4025b0:	2b00      	cmp	r3, #0
  4025b2:	d0f1      	beq.n	402598 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4025b4:	4a10      	ldr	r2, [pc, #64]	; (4025f8 <pmc_switch_mck_to_pllack+0x80>)
  4025b6:	4b10      	ldr	r3, [pc, #64]	; (4025f8 <pmc_switch_mck_to_pllack+0x80>)
  4025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4025ba:	f023 0303 	bic.w	r3, r3, #3
  4025be:	f043 0302 	orr.w	r3, r3, #2
  4025c2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4025c8:	60fb      	str	r3, [r7, #12]
  4025ca:	e007      	b.n	4025dc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4025cc:	68fb      	ldr	r3, [r7, #12]
  4025ce:	2b00      	cmp	r3, #0
  4025d0:	d101      	bne.n	4025d6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4025d2:	2301      	movs	r3, #1
  4025d4:	e009      	b.n	4025ea <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4025d6:	68fb      	ldr	r3, [r7, #12]
  4025d8:	3b01      	subs	r3, #1
  4025da:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025dc:	4b06      	ldr	r3, [pc, #24]	; (4025f8 <pmc_switch_mck_to_pllack+0x80>)
  4025de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025e0:	f003 0308 	and.w	r3, r3, #8
  4025e4:	2b00      	cmp	r3, #0
  4025e6:	d0f1      	beq.n	4025cc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4025e8:	2300      	movs	r3, #0
}
  4025ea:	4618      	mov	r0, r3
  4025ec:	3714      	adds	r7, #20
  4025ee:	46bd      	mov	sp, r7
  4025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025f4:	4770      	bx	lr
  4025f6:	bf00      	nop
  4025f8:	400e0600 	.word	0x400e0600

004025fc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4025fc:	b480      	push	{r7}
  4025fe:	b083      	sub	sp, #12
  402600:	af00      	add	r7, sp, #0
  402602:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402604:	687b      	ldr	r3, [r7, #4]
  402606:	2b01      	cmp	r3, #1
  402608:	d105      	bne.n	402616 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40260a:	4907      	ldr	r1, [pc, #28]	; (402628 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40260c:	4b06      	ldr	r3, [pc, #24]	; (402628 <pmc_switch_sclk_to_32kxtal+0x2c>)
  40260e:	689a      	ldr	r2, [r3, #8]
  402610:	4b06      	ldr	r3, [pc, #24]	; (40262c <pmc_switch_sclk_to_32kxtal+0x30>)
  402612:	4313      	orrs	r3, r2
  402614:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402616:	4b04      	ldr	r3, [pc, #16]	; (402628 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402618:	4a05      	ldr	r2, [pc, #20]	; (402630 <pmc_switch_sclk_to_32kxtal+0x34>)
  40261a:	601a      	str	r2, [r3, #0]
}
  40261c:	bf00      	nop
  40261e:	370c      	adds	r7, #12
  402620:	46bd      	mov	sp, r7
  402622:	f85d 7b04 	ldr.w	r7, [sp], #4
  402626:	4770      	bx	lr
  402628:	400e1810 	.word	0x400e1810
  40262c:	a5100000 	.word	0xa5100000
  402630:	a5000008 	.word	0xa5000008

00402634 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402634:	b480      	push	{r7}
  402636:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402638:	4b09      	ldr	r3, [pc, #36]	; (402660 <pmc_osc_is_ready_32kxtal+0x2c>)
  40263a:	695b      	ldr	r3, [r3, #20]
  40263c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402640:	2b00      	cmp	r3, #0
  402642:	d007      	beq.n	402654 <pmc_osc_is_ready_32kxtal+0x20>
  402644:	4b07      	ldr	r3, [pc, #28]	; (402664 <pmc_osc_is_ready_32kxtal+0x30>)
  402646:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402648:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40264c:	2b00      	cmp	r3, #0
  40264e:	d001      	beq.n	402654 <pmc_osc_is_ready_32kxtal+0x20>
  402650:	2301      	movs	r3, #1
  402652:	e000      	b.n	402656 <pmc_osc_is_ready_32kxtal+0x22>
  402654:	2300      	movs	r3, #0
}
  402656:	4618      	mov	r0, r3
  402658:	46bd      	mov	sp, r7
  40265a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40265e:	4770      	bx	lr
  402660:	400e1810 	.word	0x400e1810
  402664:	400e0600 	.word	0x400e0600

00402668 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402668:	b480      	push	{r7}
  40266a:	b083      	sub	sp, #12
  40266c:	af00      	add	r7, sp, #0
  40266e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402670:	4915      	ldr	r1, [pc, #84]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  402672:	4b15      	ldr	r3, [pc, #84]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  402674:	6a1a      	ldr	r2, [r3, #32]
  402676:	4b15      	ldr	r3, [pc, #84]	; (4026cc <pmc_switch_mainck_to_fastrc+0x64>)
  402678:	4313      	orrs	r3, r2
  40267a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40267c:	bf00      	nop
  40267e:	4b12      	ldr	r3, [pc, #72]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  402680:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402686:	2b00      	cmp	r3, #0
  402688:	d0f9      	beq.n	40267e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40268a:	490f      	ldr	r1, [pc, #60]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  40268c:	4b0e      	ldr	r3, [pc, #56]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  40268e:	6a1a      	ldr	r2, [r3, #32]
  402690:	4b0f      	ldr	r3, [pc, #60]	; (4026d0 <pmc_switch_mainck_to_fastrc+0x68>)
  402692:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402694:	687a      	ldr	r2, [r7, #4]
  402696:	4313      	orrs	r3, r2
  402698:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40269c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40269e:	bf00      	nop
  4026a0:	4b09      	ldr	r3, [pc, #36]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  4026a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4026a8:	2b00      	cmp	r3, #0
  4026aa:	d0f9      	beq.n	4026a0 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4026ac:	4906      	ldr	r1, [pc, #24]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  4026ae:	4b06      	ldr	r3, [pc, #24]	; (4026c8 <pmc_switch_mainck_to_fastrc+0x60>)
  4026b0:	6a1a      	ldr	r2, [r3, #32]
  4026b2:	4b08      	ldr	r3, [pc, #32]	; (4026d4 <pmc_switch_mainck_to_fastrc+0x6c>)
  4026b4:	4013      	ands	r3, r2
  4026b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4026ba:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4026bc:	bf00      	nop
  4026be:	370c      	adds	r7, #12
  4026c0:	46bd      	mov	sp, r7
  4026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026c6:	4770      	bx	lr
  4026c8:	400e0600 	.word	0x400e0600
  4026cc:	00370008 	.word	0x00370008
  4026d0:	ffc8ff8f 	.word	0xffc8ff8f
  4026d4:	fec8ffff 	.word	0xfec8ffff

004026d8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4026d8:	b480      	push	{r7}
  4026da:	b083      	sub	sp, #12
  4026dc:	af00      	add	r7, sp, #0
  4026de:	6078      	str	r0, [r7, #4]
  4026e0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4026e2:	687b      	ldr	r3, [r7, #4]
  4026e4:	2b00      	cmp	r3, #0
  4026e6:	d008      	beq.n	4026fa <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4026e8:	4913      	ldr	r1, [pc, #76]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  4026ea:	4b13      	ldr	r3, [pc, #76]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  4026ec:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4026ee:	4a13      	ldr	r2, [pc, #76]	; (40273c <pmc_switch_mainck_to_xtal+0x64>)
  4026f0:	401a      	ands	r2, r3
  4026f2:	4b13      	ldr	r3, [pc, #76]	; (402740 <pmc_switch_mainck_to_xtal+0x68>)
  4026f4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4026f6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4026f8:	e018      	b.n	40272c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4026fa:	490f      	ldr	r1, [pc, #60]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  4026fc:	4b0e      	ldr	r3, [pc, #56]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  4026fe:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402700:	4b10      	ldr	r3, [pc, #64]	; (402744 <pmc_switch_mainck_to_xtal+0x6c>)
  402702:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402704:	683a      	ldr	r2, [r7, #0]
  402706:	0212      	lsls	r2, r2, #8
  402708:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40270a:	431a      	orrs	r2, r3
  40270c:	4b0e      	ldr	r3, [pc, #56]	; (402748 <pmc_switch_mainck_to_xtal+0x70>)
  40270e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402710:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402712:	bf00      	nop
  402714:	4b08      	ldr	r3, [pc, #32]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  402716:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402718:	f003 0301 	and.w	r3, r3, #1
  40271c:	2b00      	cmp	r3, #0
  40271e:	d0f9      	beq.n	402714 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402720:	4905      	ldr	r1, [pc, #20]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  402722:	4b05      	ldr	r3, [pc, #20]	; (402738 <pmc_switch_mainck_to_xtal+0x60>)
  402724:	6a1a      	ldr	r2, [r3, #32]
  402726:	4b09      	ldr	r3, [pc, #36]	; (40274c <pmc_switch_mainck_to_xtal+0x74>)
  402728:	4313      	orrs	r3, r2
  40272a:	620b      	str	r3, [r1, #32]
}
  40272c:	bf00      	nop
  40272e:	370c      	adds	r7, #12
  402730:	46bd      	mov	sp, r7
  402732:	f85d 7b04 	ldr.w	r7, [sp], #4
  402736:	4770      	bx	lr
  402738:	400e0600 	.word	0x400e0600
  40273c:	fec8fffc 	.word	0xfec8fffc
  402740:	01370002 	.word	0x01370002
  402744:	ffc8fffc 	.word	0xffc8fffc
  402748:	00370001 	.word	0x00370001
  40274c:	01370000 	.word	0x01370000

00402750 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402750:	b480      	push	{r7}
  402752:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402754:	4b04      	ldr	r3, [pc, #16]	; (402768 <pmc_osc_is_ready_mainck+0x18>)
  402756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  40275c:	4618      	mov	r0, r3
  40275e:	46bd      	mov	sp, r7
  402760:	f85d 7b04 	ldr.w	r7, [sp], #4
  402764:	4770      	bx	lr
  402766:	bf00      	nop
  402768:	400e0600 	.word	0x400e0600

0040276c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40276c:	b480      	push	{r7}
  40276e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402770:	4b04      	ldr	r3, [pc, #16]	; (402784 <pmc_disable_pllack+0x18>)
  402772:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402776:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402778:	bf00      	nop
  40277a:	46bd      	mov	sp, r7
  40277c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402780:	4770      	bx	lr
  402782:	bf00      	nop
  402784:	400e0600 	.word	0x400e0600

00402788 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402788:	b480      	push	{r7}
  40278a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40278c:	4b04      	ldr	r3, [pc, #16]	; (4027a0 <pmc_is_locked_pllack+0x18>)
  40278e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402790:	f003 0302 	and.w	r3, r3, #2
}
  402794:	4618      	mov	r0, r3
  402796:	46bd      	mov	sp, r7
  402798:	f85d 7b04 	ldr.w	r7, [sp], #4
  40279c:	4770      	bx	lr
  40279e:	bf00      	nop
  4027a0:	400e0600 	.word	0x400e0600

004027a4 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4027a4:	b480      	push	{r7}
  4027a6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4027a8:	4b04      	ldr	r3, [pc, #16]	; (4027bc <pmc_is_locked_upll+0x18>)
  4027aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4027ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4027b0:	4618      	mov	r0, r3
  4027b2:	46bd      	mov	sp, r7
  4027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027b8:	4770      	bx	lr
  4027ba:	bf00      	nop
  4027bc:	400e0600 	.word	0x400e0600

004027c0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4027c0:	b480      	push	{r7}
  4027c2:	b083      	sub	sp, #12
  4027c4:	af00      	add	r7, sp, #0
  4027c6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4027c8:	687b      	ldr	r3, [r7, #4]
  4027ca:	2b3f      	cmp	r3, #63	; 0x3f
  4027cc:	d901      	bls.n	4027d2 <pmc_enable_periph_clk+0x12>
		return 1;
  4027ce:	2301      	movs	r3, #1
  4027d0:	e02f      	b.n	402832 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4027d2:	687b      	ldr	r3, [r7, #4]
  4027d4:	2b1f      	cmp	r3, #31
  4027d6:	d813      	bhi.n	402800 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4027d8:	4b19      	ldr	r3, [pc, #100]	; (402840 <pmc_enable_periph_clk+0x80>)
  4027da:	699a      	ldr	r2, [r3, #24]
  4027dc:	2101      	movs	r1, #1
  4027de:	687b      	ldr	r3, [r7, #4]
  4027e0:	fa01 f303 	lsl.w	r3, r1, r3
  4027e4:	401a      	ands	r2, r3
  4027e6:	2101      	movs	r1, #1
  4027e8:	687b      	ldr	r3, [r7, #4]
  4027ea:	fa01 f303 	lsl.w	r3, r1, r3
  4027ee:	429a      	cmp	r2, r3
  4027f0:	d01e      	beq.n	402830 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4027f2:	4a13      	ldr	r2, [pc, #76]	; (402840 <pmc_enable_periph_clk+0x80>)
  4027f4:	2101      	movs	r1, #1
  4027f6:	687b      	ldr	r3, [r7, #4]
  4027f8:	fa01 f303 	lsl.w	r3, r1, r3
  4027fc:	6113      	str	r3, [r2, #16]
  4027fe:	e017      	b.n	402830 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402800:	687b      	ldr	r3, [r7, #4]
  402802:	3b20      	subs	r3, #32
  402804:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402806:	4b0e      	ldr	r3, [pc, #56]	; (402840 <pmc_enable_periph_clk+0x80>)
  402808:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40280c:	2101      	movs	r1, #1
  40280e:	687b      	ldr	r3, [r7, #4]
  402810:	fa01 f303 	lsl.w	r3, r1, r3
  402814:	401a      	ands	r2, r3
  402816:	2101      	movs	r1, #1
  402818:	687b      	ldr	r3, [r7, #4]
  40281a:	fa01 f303 	lsl.w	r3, r1, r3
  40281e:	429a      	cmp	r2, r3
  402820:	d006      	beq.n	402830 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402822:	4a07      	ldr	r2, [pc, #28]	; (402840 <pmc_enable_periph_clk+0x80>)
  402824:	2101      	movs	r1, #1
  402826:	687b      	ldr	r3, [r7, #4]
  402828:	fa01 f303 	lsl.w	r3, r1, r3
  40282c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402830:	2300      	movs	r3, #0
}
  402832:	4618      	mov	r0, r3
  402834:	370c      	adds	r7, #12
  402836:	46bd      	mov	sp, r7
  402838:	f85d 7b04 	ldr.w	r7, [sp], #4
  40283c:	4770      	bx	lr
  40283e:	bf00      	nop
  402840:	400e0600 	.word	0x400e0600

00402844 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402844:	b480      	push	{r7}
  402846:	b083      	sub	sp, #12
  402848:	af00      	add	r7, sp, #0
  40284a:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  40284c:	4a04      	ldr	r2, [pc, #16]	; (402860 <pmc_set_flash_in_wait_mode+0x1c>)
  40284e:	687b      	ldr	r3, [r7, #4]
  402850:	6013      	str	r3, [r2, #0]
}
  402852:	bf00      	nop
  402854:	370c      	adds	r7, #12
  402856:	46bd      	mov	sp, r7
  402858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40285c:	4770      	bx	lr
  40285e:	bf00      	nop
  402860:	2040001c 	.word	0x2040001c

00402864 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402864:	b480      	push	{r7}
  402866:	b083      	sub	sp, #12
  402868:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40286a:	4b20      	ldr	r3, [pc, #128]	; (4028ec <pmc_enable_waitmode+0x88>)
  40286c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40286e:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402870:	687b      	ldr	r3, [r7, #4]
  402872:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402876:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402878:	687b      	ldr	r3, [r7, #4]
  40287a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40287e:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402880:	4a1a      	ldr	r2, [pc, #104]	; (4028ec <pmc_enable_waitmode+0x88>)
  402882:	687b      	ldr	r3, [r7, #4]
  402884:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  402886:	4919      	ldr	r1, [pc, #100]	; (4028ec <pmc_enable_waitmode+0x88>)
  402888:	4b18      	ldr	r3, [pc, #96]	; (4028ec <pmc_enable_waitmode+0x88>)
  40288a:	6a1a      	ldr	r2, [r3, #32]
  40288c:	4b18      	ldr	r3, [pc, #96]	; (4028f0 <pmc_enable_waitmode+0x8c>)
  40288e:	4313      	orrs	r3, r2
  402890:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402892:	bf00      	nop
  402894:	4b15      	ldr	r3, [pc, #84]	; (4028ec <pmc_enable_waitmode+0x88>)
  402896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402898:	f003 0308 	and.w	r3, r3, #8
  40289c:	2b00      	cmp	r3, #0
  40289e:	d0f9      	beq.n	402894 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4028a0:	2300      	movs	r3, #0
  4028a2:	607b      	str	r3, [r7, #4]
  4028a4:	e003      	b.n	4028ae <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  4028a6:	bf00      	nop
  4028a8:	687b      	ldr	r3, [r7, #4]
  4028aa:	3301      	adds	r3, #1
  4028ac:	607b      	str	r3, [r7, #4]
  4028ae:	687b      	ldr	r3, [r7, #4]
  4028b0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  4028b4:	d3f7      	bcc.n	4028a6 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4028b6:	bf00      	nop
  4028b8:	4b0c      	ldr	r3, [pc, #48]	; (4028ec <pmc_enable_waitmode+0x88>)
  4028ba:	6a1b      	ldr	r3, [r3, #32]
  4028bc:	f003 0308 	and.w	r3, r3, #8
  4028c0:	2b00      	cmp	r3, #0
  4028c2:	d0f9      	beq.n	4028b8 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4028c4:	4b09      	ldr	r3, [pc, #36]	; (4028ec <pmc_enable_waitmode+0x88>)
  4028c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4028c8:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  4028ca:	687b      	ldr	r3, [r7, #4]
  4028cc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  4028d0:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4028d2:	687b      	ldr	r3, [r7, #4]
  4028d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  4028d8:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  4028da:	4a04      	ldr	r2, [pc, #16]	; (4028ec <pmc_enable_waitmode+0x88>)
  4028dc:	687b      	ldr	r3, [r7, #4]
  4028de:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  4028e0:	bf00      	nop
  4028e2:	370c      	adds	r7, #12
  4028e4:	46bd      	mov	sp, r7
  4028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028ea:	4770      	bx	lr
  4028ec:	400e0600 	.word	0x400e0600
  4028f0:	00370004 	.word	0x00370004

004028f4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4028f4:	b590      	push	{r4, r7, lr}
  4028f6:	b099      	sub	sp, #100	; 0x64
  4028f8:	af00      	add	r7, sp, #0
  4028fa:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  4028fc:	687b      	ldr	r3, [r7, #4]
  4028fe:	3b01      	subs	r3, #1
  402900:	2b04      	cmp	r3, #4
  402902:	f200 81a5 	bhi.w	402c50 <pmc_sleep+0x35c>
  402906:	a201      	add	r2, pc, #4	; (adr r2, 40290c <pmc_sleep+0x18>)
  402908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40290c:	00402921 	.word	0x00402921
  402910:	00402921 	.word	0x00402921
  402914:	00402941 	.word	0x00402941
  402918:	00402941 	.word	0x00402941
  40291c:	00402c2f 	.word	0x00402c2f
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  402920:	4a72      	ldr	r2, [pc, #456]	; (402aec <pmc_sleep+0x1f8>)
  402922:	4b72      	ldr	r3, [pc, #456]	; (402aec <pmc_sleep+0x1f8>)
  402924:	691b      	ldr	r3, [r3, #16]
  402926:	f023 0304 	bic.w	r3, r3, #4
  40292a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40292c:	4b70      	ldr	r3, [pc, #448]	; (402af0 <pmc_sleep+0x1fc>)
  40292e:	2201      	movs	r2, #1
  402930:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  402932:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402936:	b662      	cpsie	i
  __ASM volatile ("dsb");
  402938:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  40293c:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  40293e:	e187      	b.n	402c50 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  402940:	687b      	ldr	r3, [r7, #4]
  402942:	2b03      	cmp	r3, #3
  402944:	d103      	bne.n	40294e <pmc_sleep+0x5a>
  402946:	2000      	movs	r0, #0
  402948:	4b6a      	ldr	r3, [pc, #424]	; (402af4 <pmc_sleep+0x200>)
  40294a:	4798      	blx	r3
  40294c:	e003      	b.n	402956 <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40294e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  402952:	4b68      	ldr	r3, [pc, #416]	; (402af4 <pmc_sleep+0x200>)
  402954:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402956:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402958:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40295c:	4b64      	ldr	r3, [pc, #400]	; (402af0 <pmc_sleep+0x1fc>)
  40295e:	2200      	movs	r2, #0
  402960:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  402962:	4b65      	ldr	r3, [pc, #404]	; (402af8 <pmc_sleep+0x204>)
  402964:	2201      	movs	r2, #1
  402966:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402968:	687b      	ldr	r3, [r7, #4]
  40296a:	2b04      	cmp	r3, #4
  40296c:	bf0c      	ite	eq
  40296e:	2301      	moveq	r3, #1
  402970:	2300      	movne	r3, #0
  402972:	b2da      	uxtb	r2, r3
  402974:	f107 031c 	add.w	r3, r7, #28
  402978:	643b      	str	r3, [r7, #64]	; 0x40
  40297a:	f107 0318 	add.w	r3, r7, #24
  40297e:	63fb      	str	r3, [r7, #60]	; 0x3c
  402980:	f107 0314 	add.w	r3, r7, #20
  402984:	63bb      	str	r3, [r7, #56]	; 0x38
  402986:	f107 0310 	add.w	r3, r7, #16
  40298a:	637b      	str	r3, [r7, #52]	; 0x34
  40298c:	f107 030c 	add.w	r3, r7, #12
  402990:	633b      	str	r3, [r7, #48]	; 0x30
  402992:	4613      	mov	r3, r2
  402994:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402998:	4b58      	ldr	r3, [pc, #352]	; (402afc <pmc_sleep+0x208>)
  40299a:	6a1b      	ldr	r3, [r3, #32]
  40299c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  40299e:	4b57      	ldr	r3, [pc, #348]	; (402afc <pmc_sleep+0x208>)
  4029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029a2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  4029a4:	4b56      	ldr	r3, [pc, #344]	; (402b00 <pmc_sleep+0x20c>)
  4029a6:	681b      	ldr	r3, [r3, #0]
  4029a8:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  4029aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  4029ac:	2b00      	cmp	r3, #0
  4029ae:	d002      	beq.n	4029b6 <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  4029b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  4029b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4029b4:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  4029b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4029b8:	2b00      	cmp	r3, #0
  4029ba:	d003      	beq.n	4029c4 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4029bc:	4b4f      	ldr	r3, [pc, #316]	; (402afc <pmc_sleep+0x208>)
  4029be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4029c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4029c2:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  4029c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4029c6:	2b00      	cmp	r3, #0
  4029c8:	d002      	beq.n	4029d0 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  4029ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4029cc:	2200      	movs	r2, #0
  4029ce:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  4029d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4029d2:	2b00      	cmp	r3, #0
  4029d4:	d002      	beq.n	4029dc <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  4029d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4029d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4029da:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  4029dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4029de:	2b00      	cmp	r3, #0
  4029e0:	d002      	beq.n	4029e8 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  4029e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4029e4:	6a3a      	ldr	r2, [r7, #32]
  4029e6:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4029e8:	4944      	ldr	r1, [pc, #272]	; (402afc <pmc_sleep+0x208>)
  4029ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4029ec:	4b45      	ldr	r3, [pc, #276]	; (402b04 <pmc_sleep+0x210>)
  4029ee:	4313      	orrs	r3, r2
  4029f0:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029f4:	f003 0303 	and.w	r3, r3, #3
  4029f8:	2b01      	cmp	r3, #1
  4029fa:	d90e      	bls.n	402a1a <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4029fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029fe:	f023 0303 	bic.w	r3, r3, #3
  402a02:	f043 0301 	orr.w	r3, r3, #1
  402a06:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402a08:	4a3c      	ldr	r2, [pc, #240]	; (402afc <pmc_sleep+0x208>)
  402a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a0c:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402a0e:	4b3b      	ldr	r3, [pc, #236]	; (402afc <pmc_sleep+0x208>)
  402a10:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a12:	f003 0308 	and.w	r3, r3, #8
  402a16:	2b00      	cmp	r3, #0
  402a18:	d0f9      	beq.n	402a0e <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  402a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a20:	2b00      	cmp	r3, #0
  402a22:	d00c      	beq.n	402a3e <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  402a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402a2a:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402a2c:	4a33      	ldr	r2, [pc, #204]	; (402afc <pmc_sleep+0x208>)
  402a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a30:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402a32:	4b32      	ldr	r3, [pc, #200]	; (402afc <pmc_sleep+0x208>)
  402a34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a36:	f003 0308 	and.w	r3, r3, #8
  402a3a:	2b00      	cmp	r3, #0
  402a3c:	d0f9      	beq.n	402a32 <pmc_sleep+0x13e>
	pmc_disable_pllack();
  402a3e:	4b32      	ldr	r3, [pc, #200]	; (402b08 <pmc_sleep+0x214>)
  402a40:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402a42:	4b2e      	ldr	r3, [pc, #184]	; (402afc <pmc_sleep+0x208>)
  402a44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402a4a:	2b00      	cmp	r3, #0
  402a4c:	d0f9      	beq.n	402a42 <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402a4e:	492b      	ldr	r1, [pc, #172]	; (402afc <pmc_sleep+0x208>)
  402a50:	4b2a      	ldr	r3, [pc, #168]	; (402afc <pmc_sleep+0x208>)
  402a52:	6a1a      	ldr	r2, [r3, #32]
  402a54:	4b2d      	ldr	r3, [pc, #180]	; (402b0c <pmc_sleep+0x218>)
  402a56:	4013      	ands	r3, r2
  402a58:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402a5c:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402a5e:	4b27      	ldr	r3, [pc, #156]	; (402afc <pmc_sleep+0x208>)
  402a60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402a66:	2b00      	cmp	r3, #0
  402a68:	d0f9      	beq.n	402a5e <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  402a6a:	4a25      	ldr	r2, [pc, #148]	; (402b00 <pmc_sleep+0x20c>)
  402a6c:	6a3b      	ldr	r3, [r7, #32]
  402a6e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402a72:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402a74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402a78:	2b00      	cmp	r3, #0
  402a7a:	d007      	beq.n	402a8c <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a7c:	491f      	ldr	r1, [pc, #124]	; (402afc <pmc_sleep+0x208>)
  402a7e:	4b1f      	ldr	r3, [pc, #124]	; (402afc <pmc_sleep+0x208>)
  402a80:	6a1a      	ldr	r2, [r3, #32]
  402a82:	4b23      	ldr	r3, [pc, #140]	; (402b10 <pmc_sleep+0x21c>)
  402a84:	4013      	ands	r3, r2
  402a86:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402a8a:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402a8c:	4b18      	ldr	r3, [pc, #96]	; (402af0 <pmc_sleep+0x1fc>)
  402a8e:	2201      	movs	r2, #1
  402a90:	701a      	strb	r2, [r3, #0]
  402a92:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402a96:	b662      	cpsie	i

		pmc_enable_waitmode();
  402a98:	4b1e      	ldr	r3, [pc, #120]	; (402b14 <pmc_sleep+0x220>)
  402a9a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402a9c:	b672      	cpsid	i
  402a9e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402aa2:	4b13      	ldr	r3, [pc, #76]	; (402af0 <pmc_sleep+0x1fc>)
  402aa4:	2200      	movs	r2, #0
  402aa6:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402aa8:	69fc      	ldr	r4, [r7, #28]
  402aaa:	69b8      	ldr	r0, [r7, #24]
  402aac:	6979      	ldr	r1, [r7, #20]
  402aae:	693a      	ldr	r2, [r7, #16]
  402ab0:	68fb      	ldr	r3, [r7, #12]
  402ab2:	65fc      	str	r4, [r7, #92]	; 0x5c
  402ab4:	65b8      	str	r0, [r7, #88]	; 0x58
  402ab6:	6579      	str	r1, [r7, #84]	; 0x54
  402ab8:	653a      	str	r2, [r7, #80]	; 0x50
  402aba:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402abc:	2300      	movs	r3, #0
  402abe:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402ac0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402ac2:	f003 0302 	and.w	r3, r3, #2
  402ac6:	2b00      	cmp	r3, #0
  402ac8:	d02c      	beq.n	402b24 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402aca:	490c      	ldr	r1, [pc, #48]	; (402afc <pmc_sleep+0x208>)
  402acc:	4b0b      	ldr	r3, [pc, #44]	; (402afc <pmc_sleep+0x208>)
  402ace:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402ad0:	4a11      	ldr	r2, [pc, #68]	; (402b18 <pmc_sleep+0x224>)
  402ad2:	401a      	ands	r2, r3
  402ad4:	4b11      	ldr	r3, [pc, #68]	; (402b1c <pmc_sleep+0x228>)
  402ad6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402ad8:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402ada:	4908      	ldr	r1, [pc, #32]	; (402afc <pmc_sleep+0x208>)
  402adc:	4b07      	ldr	r3, [pc, #28]	; (402afc <pmc_sleep+0x208>)
  402ade:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402ae0:	4b0f      	ldr	r3, [pc, #60]	; (402b20 <pmc_sleep+0x22c>)
  402ae2:	4013      	ands	r3, r2
  402ae4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402ae8:	620b      	str	r3, [r1, #32]
  402aea:	e04e      	b.n	402b8a <pmc_sleep+0x296>
  402aec:	e000ed00 	.word	0xe000ed00
  402af0:	20400018 	.word	0x20400018
  402af4:	00402845 	.word	0x00402845
  402af8:	20400c68 	.word	0x20400c68
  402afc:	400e0600 	.word	0x400e0600
  402b00:	400e0c00 	.word	0x400e0c00
  402b04:	00370008 	.word	0x00370008
  402b08:	0040276d 	.word	0x0040276d
  402b0c:	fec8ffff 	.word	0xfec8ffff
  402b10:	ffc8fffe 	.word	0xffc8fffe
  402b14:	00402865 	.word	0x00402865
  402b18:	fec8fffc 	.word	0xfec8fffc
  402b1c:	01370002 	.word	0x01370002
  402b20:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402b26:	f003 0301 	and.w	r3, r3, #1
  402b2a:	2b00      	cmp	r3, #0
  402b2c:	d02d      	beq.n	402b8a <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402b2e:	4b4a      	ldr	r3, [pc, #296]	; (402c58 <pmc_sleep+0x364>)
  402b30:	6a1b      	ldr	r3, [r3, #32]
  402b32:	f003 0301 	and.w	r3, r3, #1
  402b36:	2b00      	cmp	r3, #0
  402b38:	d10d      	bne.n	402b56 <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b3a:	4947      	ldr	r1, [pc, #284]	; (402c58 <pmc_sleep+0x364>)
  402b3c:	4b46      	ldr	r3, [pc, #280]	; (402c58 <pmc_sleep+0x364>)
  402b3e:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402b40:	4a46      	ldr	r2, [pc, #280]	; (402c5c <pmc_sleep+0x368>)
  402b42:	401a      	ands	r2, r3
  402b44:	4b46      	ldr	r3, [pc, #280]	; (402c60 <pmc_sleep+0x36c>)
  402b46:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b48:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402b4a:	4b43      	ldr	r3, [pc, #268]	; (402c58 <pmc_sleep+0x364>)
  402b4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b4e:	f003 0301 	and.w	r3, r3, #1
  402b52:	2b00      	cmp	r3, #0
  402b54:	d0f9      	beq.n	402b4a <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402b56:	4b40      	ldr	r3, [pc, #256]	; (402c58 <pmc_sleep+0x364>)
  402b58:	6a1b      	ldr	r3, [r3, #32]
  402b5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402b5e:	2b00      	cmp	r3, #0
  402b60:	d10b      	bne.n	402b7a <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402b62:	493d      	ldr	r1, [pc, #244]	; (402c58 <pmc_sleep+0x364>)
  402b64:	4b3c      	ldr	r3, [pc, #240]	; (402c58 <pmc_sleep+0x364>)
  402b66:	6a1a      	ldr	r2, [r3, #32]
  402b68:	4b3e      	ldr	r3, [pc, #248]	; (402c64 <pmc_sleep+0x370>)
  402b6a:	4313      	orrs	r3, r2
  402b6c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402b6e:	4b3a      	ldr	r3, [pc, #232]	; (402c58 <pmc_sleep+0x364>)
  402b70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402b76:	2b00      	cmp	r3, #0
  402b78:	d0f9      	beq.n	402b6e <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402b7a:	4937      	ldr	r1, [pc, #220]	; (402c58 <pmc_sleep+0x364>)
  402b7c:	4b36      	ldr	r3, [pc, #216]	; (402c58 <pmc_sleep+0x364>)
  402b7e:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402b80:	4b39      	ldr	r3, [pc, #228]	; (402c68 <pmc_sleep+0x374>)
  402b82:	4013      	ands	r3, r2
  402b84:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402b88:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402b8a:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402b8c:	4b37      	ldr	r3, [pc, #220]	; (402c6c <pmc_sleep+0x378>)
  402b8e:	4013      	ands	r3, r2
  402b90:	2b00      	cmp	r3, #0
  402b92:	d008      	beq.n	402ba6 <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402b94:	4a30      	ldr	r2, [pc, #192]	; (402c58 <pmc_sleep+0x364>)
  402b96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402b98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402b9c:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402b9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402ba0:	f043 0302 	orr.w	r3, r3, #2
  402ba4:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402ba6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402ba8:	f003 0303 	and.w	r3, r3, #3
  402bac:	2b02      	cmp	r3, #2
  402bae:	d105      	bne.n	402bbc <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402bb0:	4b29      	ldr	r3, [pc, #164]	; (402c58 <pmc_sleep+0x364>)
  402bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bb4:	f003 0302 	and.w	r3, r3, #2
  402bb8:	2b00      	cmp	r3, #0
  402bba:	d0f9      	beq.n	402bb0 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402bbc:	4b26      	ldr	r3, [pc, #152]	; (402c58 <pmc_sleep+0x364>)
  402bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402bc0:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402bc2:	4925      	ldr	r1, [pc, #148]	; (402c58 <pmc_sleep+0x364>)
  402bc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402bc6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402bca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402bcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402bd0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402bd2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402bd4:	4b20      	ldr	r3, [pc, #128]	; (402c58 <pmc_sleep+0x364>)
  402bd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bd8:	f003 0308 	and.w	r3, r3, #8
  402bdc:	2b00      	cmp	r3, #0
  402bde:	d0f9      	beq.n	402bd4 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402be0:	4a23      	ldr	r2, [pc, #140]	; (402c70 <pmc_sleep+0x37c>)
  402be2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402be4:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  402be6:	4a1c      	ldr	r2, [pc, #112]	; (402c58 <pmc_sleep+0x364>)
  402be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402bea:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402bec:	4b1a      	ldr	r3, [pc, #104]	; (402c58 <pmc_sleep+0x364>)
  402bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bf0:	f003 0308 	and.w	r3, r3, #8
  402bf4:	2b00      	cmp	r3, #0
  402bf6:	d0f9      	beq.n	402bec <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402bf8:	4b17      	ldr	r3, [pc, #92]	; (402c58 <pmc_sleep+0x364>)
  402bfa:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402bfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402bfe:	4013      	ands	r3, r2
  402c00:	2b00      	cmp	r3, #0
  402c02:	d0f9      	beq.n	402bf8 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402c04:	4b1b      	ldr	r3, [pc, #108]	; (402c74 <pmc_sleep+0x380>)
  402c06:	2200      	movs	r2, #0
  402c08:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  402c0a:	4b1b      	ldr	r3, [pc, #108]	; (402c78 <pmc_sleep+0x384>)
  402c0c:	681b      	ldr	r3, [r3, #0]
  402c0e:	2b00      	cmp	r3, #0
  402c10:	d005      	beq.n	402c1e <pmc_sleep+0x32a>
			callback_clocks_restored();
  402c12:	4b19      	ldr	r3, [pc, #100]	; (402c78 <pmc_sleep+0x384>)
  402c14:	681b      	ldr	r3, [r3, #0]
  402c16:	4798      	blx	r3
			callback_clocks_restored = NULL;
  402c18:	4b17      	ldr	r3, [pc, #92]	; (402c78 <pmc_sleep+0x384>)
  402c1a:	2200      	movs	r2, #0
  402c1c:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  402c1e:	4b17      	ldr	r3, [pc, #92]	; (402c7c <pmc_sleep+0x388>)
  402c20:	2201      	movs	r2, #1
  402c22:	701a      	strb	r2, [r3, #0]
  402c24:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402c28:	b662      	cpsie	i

		break;
  402c2a:	bf00      	nop
  402c2c:	e010      	b.n	402c50 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402c2e:	4a14      	ldr	r2, [pc, #80]	; (402c80 <pmc_sleep+0x38c>)
  402c30:	4b13      	ldr	r3, [pc, #76]	; (402c80 <pmc_sleep+0x38c>)
  402c32:	691b      	ldr	r3, [r3, #16]
  402c34:	f043 0304 	orr.w	r3, r3, #4
  402c38:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402c3a:	4b12      	ldr	r3, [pc, #72]	; (402c84 <pmc_sleep+0x390>)
  402c3c:	4a12      	ldr	r2, [pc, #72]	; (402c88 <pmc_sleep+0x394>)
  402c3e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402c40:	4b0e      	ldr	r3, [pc, #56]	; (402c7c <pmc_sleep+0x388>)
  402c42:	2201      	movs	r2, #1
  402c44:	701a      	strb	r2, [r3, #0]
  402c46:	f3bf 8f5f 	dmb	sy
  402c4a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  402c4c:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402c4e:	bf00      	nop
#endif
	}
}
  402c50:	bf00      	nop
  402c52:	3764      	adds	r7, #100	; 0x64
  402c54:	46bd      	mov	sp, r7
  402c56:	bd90      	pop	{r4, r7, pc}
  402c58:	400e0600 	.word	0x400e0600
  402c5c:	ffc8fffc 	.word	0xffc8fffc
  402c60:	00370001 	.word	0x00370001
  402c64:	01370000 	.word	0x01370000
  402c68:	ffc8ff87 	.word	0xffc8ff87
  402c6c:	07ff0000 	.word	0x07ff0000
  402c70:	400e0c00 	.word	0x400e0c00
  402c74:	20400c68 	.word	0x20400c68
  402c78:	20400c6c 	.word	0x20400c6c
  402c7c:	20400018 	.word	0x20400018
  402c80:	e000ed00 	.word	0xe000ed00
  402c84:	400e1810 	.word	0x400e1810
  402c88:	a5000004 	.word	0xa5000004

00402c8c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402c8c:	b480      	push	{r7}
  402c8e:	b083      	sub	sp, #12
  402c90:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402c92:	f3ef 8310 	mrs	r3, PRIMASK
  402c96:	607b      	str	r3, [r7, #4]
  return(result);
  402c98:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402c9a:	2b00      	cmp	r3, #0
  402c9c:	bf0c      	ite	eq
  402c9e:	2301      	moveq	r3, #1
  402ca0:	2300      	movne	r3, #0
  402ca2:	b2db      	uxtb	r3, r3
  402ca4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402ca6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402ca8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402cac:	4b04      	ldr	r3, [pc, #16]	; (402cc0 <cpu_irq_save+0x34>)
  402cae:	2200      	movs	r2, #0
  402cb0:	701a      	strb	r2, [r3, #0]
	return flags;
  402cb2:	683b      	ldr	r3, [r7, #0]
}
  402cb4:	4618      	mov	r0, r3
  402cb6:	370c      	adds	r7, #12
  402cb8:	46bd      	mov	sp, r7
  402cba:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cbe:	4770      	bx	lr
  402cc0:	20400018 	.word	0x20400018

00402cc4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402cc4:	b480      	push	{r7}
  402cc6:	b083      	sub	sp, #12
  402cc8:	af00      	add	r7, sp, #0
  402cca:	6078      	str	r0, [r7, #4]
	return (flags);
  402ccc:	687b      	ldr	r3, [r7, #4]
  402cce:	2b00      	cmp	r3, #0
  402cd0:	bf14      	ite	ne
  402cd2:	2301      	movne	r3, #1
  402cd4:	2300      	moveq	r3, #0
  402cd6:	b2db      	uxtb	r3, r3
}
  402cd8:	4618      	mov	r0, r3
  402cda:	370c      	adds	r7, #12
  402cdc:	46bd      	mov	sp, r7
  402cde:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ce2:	4770      	bx	lr

00402ce4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402ce4:	b580      	push	{r7, lr}
  402ce6:	b082      	sub	sp, #8
  402ce8:	af00      	add	r7, sp, #0
  402cea:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402cec:	6878      	ldr	r0, [r7, #4]
  402cee:	4b07      	ldr	r3, [pc, #28]	; (402d0c <cpu_irq_restore+0x28>)
  402cf0:	4798      	blx	r3
  402cf2:	4603      	mov	r3, r0
  402cf4:	2b00      	cmp	r3, #0
  402cf6:	d005      	beq.n	402d04 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402cf8:	4b05      	ldr	r3, [pc, #20]	; (402d10 <cpu_irq_restore+0x2c>)
  402cfa:	2201      	movs	r2, #1
  402cfc:	701a      	strb	r2, [r3, #0]
  402cfe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402d02:	b662      	cpsie	i
}
  402d04:	bf00      	nop
  402d06:	3708      	adds	r7, #8
  402d08:	46bd      	mov	sp, r7
  402d0a:	bd80      	pop	{r7, pc}
  402d0c:	00402cc5 	.word	0x00402cc5
  402d10:	20400018 	.word	0x20400018

00402d14 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402d14:	b580      	push	{r7, lr}
  402d16:	b084      	sub	sp, #16
  402d18:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402d1a:	4b1e      	ldr	r3, [pc, #120]	; (402d94 <Reset_Handler+0x80>)
  402d1c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402d1e:	4b1e      	ldr	r3, [pc, #120]	; (402d98 <Reset_Handler+0x84>)
  402d20:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402d22:	68fa      	ldr	r2, [r7, #12]
  402d24:	68bb      	ldr	r3, [r7, #8]
  402d26:	429a      	cmp	r2, r3
  402d28:	d00c      	beq.n	402d44 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402d2a:	e007      	b.n	402d3c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402d2c:	68bb      	ldr	r3, [r7, #8]
  402d2e:	1d1a      	adds	r2, r3, #4
  402d30:	60ba      	str	r2, [r7, #8]
  402d32:	68fa      	ldr	r2, [r7, #12]
  402d34:	1d11      	adds	r1, r2, #4
  402d36:	60f9      	str	r1, [r7, #12]
  402d38:	6812      	ldr	r2, [r2, #0]
  402d3a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402d3c:	68bb      	ldr	r3, [r7, #8]
  402d3e:	4a17      	ldr	r2, [pc, #92]	; (402d9c <Reset_Handler+0x88>)
  402d40:	4293      	cmp	r3, r2
  402d42:	d3f3      	bcc.n	402d2c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402d44:	4b16      	ldr	r3, [pc, #88]	; (402da0 <Reset_Handler+0x8c>)
  402d46:	60bb      	str	r3, [r7, #8]
  402d48:	e004      	b.n	402d54 <Reset_Handler+0x40>
                *pDest++ = 0;
  402d4a:	68bb      	ldr	r3, [r7, #8]
  402d4c:	1d1a      	adds	r2, r3, #4
  402d4e:	60ba      	str	r2, [r7, #8]
  402d50:	2200      	movs	r2, #0
  402d52:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402d54:	68bb      	ldr	r3, [r7, #8]
  402d56:	4a13      	ldr	r2, [pc, #76]	; (402da4 <Reset_Handler+0x90>)
  402d58:	4293      	cmp	r3, r2
  402d5a:	d3f6      	bcc.n	402d4a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402d5c:	4b12      	ldr	r3, [pc, #72]	; (402da8 <Reset_Handler+0x94>)
  402d5e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402d60:	4a12      	ldr	r2, [pc, #72]	; (402dac <Reset_Handler+0x98>)
  402d62:	68fb      	ldr	r3, [r7, #12]
  402d64:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402d68:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402d6a:	4b11      	ldr	r3, [pc, #68]	; (402db0 <Reset_Handler+0x9c>)
  402d6c:	4798      	blx	r3
  402d6e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402d70:	4a10      	ldr	r2, [pc, #64]	; (402db4 <Reset_Handler+0xa0>)
  402d72:	4b10      	ldr	r3, [pc, #64]	; (402db4 <Reset_Handler+0xa0>)
  402d74:	681b      	ldr	r3, [r3, #0]
  402d76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402d7a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402d7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402d80:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402d84:	6878      	ldr	r0, [r7, #4]
  402d86:	4b0c      	ldr	r3, [pc, #48]	; (402db8 <Reset_Handler+0xa4>)
  402d88:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402d8a:	4b0c      	ldr	r3, [pc, #48]	; (402dbc <Reset_Handler+0xa8>)
  402d8c:	4798      	blx	r3

        /* Branch to main function */
        main();
  402d8e:	4b0c      	ldr	r3, [pc, #48]	; (402dc0 <Reset_Handler+0xac>)
  402d90:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402d92:	e7fe      	b.n	402d92 <Reset_Handler+0x7e>
  402d94:	004090d4 	.word	0x004090d4
  402d98:	20400000 	.word	0x20400000
  402d9c:	204009d0 	.word	0x204009d0
  402da0:	204009d0 	.word	0x204009d0
  402da4:	20400cf0 	.word	0x20400cf0
  402da8:	00400000 	.word	0x00400000
  402dac:	e000ed00 	.word	0xe000ed00
  402db0:	00402c8d 	.word	0x00402c8d
  402db4:	e000ed88 	.word	0xe000ed88
  402db8:	00402ce5 	.word	0x00402ce5
  402dbc:	00404531 	.word	0x00404531
  402dc0:	004036d9 	.word	0x004036d9

00402dc4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402dc4:	b480      	push	{r7}
  402dc6:	af00      	add	r7, sp, #0
        while (1) {
  402dc8:	e7fe      	b.n	402dc8 <Dummy_Handler+0x4>
	...

00402dcc <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402dcc:	b480      	push	{r7}
  402dce:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402dd0:	4b52      	ldr	r3, [pc, #328]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dd4:	f003 0303 	and.w	r3, r3, #3
  402dd8:	2b01      	cmp	r3, #1
  402dda:	d014      	beq.n	402e06 <SystemCoreClockUpdate+0x3a>
  402ddc:	2b01      	cmp	r3, #1
  402dde:	d302      	bcc.n	402de6 <SystemCoreClockUpdate+0x1a>
  402de0:	2b02      	cmp	r3, #2
  402de2:	d038      	beq.n	402e56 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402de4:	e07a      	b.n	402edc <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402de6:	4b4e      	ldr	r3, [pc, #312]	; (402f20 <SystemCoreClockUpdate+0x154>)
  402de8:	695b      	ldr	r3, [r3, #20]
  402dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402dee:	2b00      	cmp	r3, #0
  402df0:	d004      	beq.n	402dfc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402df2:	4b4c      	ldr	r3, [pc, #304]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402df4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402df8:	601a      	str	r2, [r3, #0]
    break;
  402dfa:	e06f      	b.n	402edc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402dfc:	4b49      	ldr	r3, [pc, #292]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402dfe:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402e02:	601a      	str	r2, [r3, #0]
    break;
  402e04:	e06a      	b.n	402edc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402e06:	4b45      	ldr	r3, [pc, #276]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402e08:	6a1b      	ldr	r3, [r3, #32]
  402e0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402e0e:	2b00      	cmp	r3, #0
  402e10:	d003      	beq.n	402e1a <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402e12:	4b44      	ldr	r3, [pc, #272]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e14:	4a44      	ldr	r2, [pc, #272]	; (402f28 <SystemCoreClockUpdate+0x15c>)
  402e16:	601a      	str	r2, [r3, #0]
    break;
  402e18:	e060      	b.n	402edc <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402e1a:	4b42      	ldr	r3, [pc, #264]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e1c:	4a43      	ldr	r2, [pc, #268]	; (402f2c <SystemCoreClockUpdate+0x160>)
  402e1e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402e20:	4b3e      	ldr	r3, [pc, #248]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402e22:	6a1b      	ldr	r3, [r3, #32]
  402e24:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e28:	2b10      	cmp	r3, #16
  402e2a:	d004      	beq.n	402e36 <SystemCoreClockUpdate+0x6a>
  402e2c:	2b20      	cmp	r3, #32
  402e2e:	d008      	beq.n	402e42 <SystemCoreClockUpdate+0x76>
  402e30:	2b00      	cmp	r3, #0
  402e32:	d00e      	beq.n	402e52 <SystemCoreClockUpdate+0x86>
          break;
  402e34:	e00e      	b.n	402e54 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402e36:	4b3b      	ldr	r3, [pc, #236]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e38:	681b      	ldr	r3, [r3, #0]
  402e3a:	005b      	lsls	r3, r3, #1
  402e3c:	4a39      	ldr	r2, [pc, #228]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e3e:	6013      	str	r3, [r2, #0]
          break;
  402e40:	e008      	b.n	402e54 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402e42:	4b38      	ldr	r3, [pc, #224]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e44:	681a      	ldr	r2, [r3, #0]
  402e46:	4613      	mov	r3, r2
  402e48:	005b      	lsls	r3, r3, #1
  402e4a:	4413      	add	r3, r2
  402e4c:	4a35      	ldr	r2, [pc, #212]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e4e:	6013      	str	r3, [r2, #0]
          break;
  402e50:	e000      	b.n	402e54 <SystemCoreClockUpdate+0x88>
          break;
  402e52:	bf00      	nop
    break;
  402e54:	e042      	b.n	402edc <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402e56:	4b31      	ldr	r3, [pc, #196]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402e58:	6a1b      	ldr	r3, [r3, #32]
  402e5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402e5e:	2b00      	cmp	r3, #0
  402e60:	d003      	beq.n	402e6a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402e62:	4b30      	ldr	r3, [pc, #192]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e64:	4a30      	ldr	r2, [pc, #192]	; (402f28 <SystemCoreClockUpdate+0x15c>)
  402e66:	601a      	str	r2, [r3, #0]
  402e68:	e01c      	b.n	402ea4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402e6a:	4b2e      	ldr	r3, [pc, #184]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e6c:	4a2f      	ldr	r2, [pc, #188]	; (402f2c <SystemCoreClockUpdate+0x160>)
  402e6e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402e70:	4b2a      	ldr	r3, [pc, #168]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402e72:	6a1b      	ldr	r3, [r3, #32]
  402e74:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e78:	2b10      	cmp	r3, #16
  402e7a:	d004      	beq.n	402e86 <SystemCoreClockUpdate+0xba>
  402e7c:	2b20      	cmp	r3, #32
  402e7e:	d008      	beq.n	402e92 <SystemCoreClockUpdate+0xc6>
  402e80:	2b00      	cmp	r3, #0
  402e82:	d00e      	beq.n	402ea2 <SystemCoreClockUpdate+0xd6>
          break;
  402e84:	e00e      	b.n	402ea4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402e86:	4b27      	ldr	r3, [pc, #156]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e88:	681b      	ldr	r3, [r3, #0]
  402e8a:	005b      	lsls	r3, r3, #1
  402e8c:	4a25      	ldr	r2, [pc, #148]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e8e:	6013      	str	r3, [r2, #0]
          break;
  402e90:	e008      	b.n	402ea4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402e92:	4b24      	ldr	r3, [pc, #144]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e94:	681a      	ldr	r2, [r3, #0]
  402e96:	4613      	mov	r3, r2
  402e98:	005b      	lsls	r3, r3, #1
  402e9a:	4413      	add	r3, r2
  402e9c:	4a21      	ldr	r2, [pc, #132]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402e9e:	6013      	str	r3, [r2, #0]
          break;
  402ea0:	e000      	b.n	402ea4 <SystemCoreClockUpdate+0xd8>
          break;
  402ea2:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402ea4:	4b1d      	ldr	r3, [pc, #116]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ea8:	f003 0303 	and.w	r3, r3, #3
  402eac:	2b02      	cmp	r3, #2
  402eae:	d114      	bne.n	402eda <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402eb0:	4b1a      	ldr	r3, [pc, #104]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402eb4:	0c1b      	lsrs	r3, r3, #16
  402eb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402eba:	3301      	adds	r3, #1
  402ebc:	4a19      	ldr	r2, [pc, #100]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402ebe:	6812      	ldr	r2, [r2, #0]
  402ec0:	fb02 f303 	mul.w	r3, r2, r3
  402ec4:	4a17      	ldr	r2, [pc, #92]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402ec6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402ec8:	4b14      	ldr	r3, [pc, #80]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402ecc:	b2db      	uxtb	r3, r3
  402ece:	4a15      	ldr	r2, [pc, #84]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402ed0:	6812      	ldr	r2, [r2, #0]
  402ed2:	fbb2 f3f3 	udiv	r3, r2, r3
  402ed6:	4a13      	ldr	r2, [pc, #76]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402ed8:	6013      	str	r3, [r2, #0]
    break;
  402eda:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402edc:	4b0f      	ldr	r3, [pc, #60]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ee0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ee4:	2b70      	cmp	r3, #112	; 0x70
  402ee6:	d108      	bne.n	402efa <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402ee8:	4b0e      	ldr	r3, [pc, #56]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402eea:	681b      	ldr	r3, [r3, #0]
  402eec:	4a10      	ldr	r2, [pc, #64]	; (402f30 <SystemCoreClockUpdate+0x164>)
  402eee:	fba2 2303 	umull	r2, r3, r2, r3
  402ef2:	085b      	lsrs	r3, r3, #1
  402ef4:	4a0b      	ldr	r2, [pc, #44]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402ef6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402ef8:	e00a      	b.n	402f10 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402efa:	4b08      	ldr	r3, [pc, #32]	; (402f1c <SystemCoreClockUpdate+0x150>)
  402efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402efe:	091b      	lsrs	r3, r3, #4
  402f00:	f003 0307 	and.w	r3, r3, #7
  402f04:	4a07      	ldr	r2, [pc, #28]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402f06:	6812      	ldr	r2, [r2, #0]
  402f08:	fa22 f303 	lsr.w	r3, r2, r3
  402f0c:	4a05      	ldr	r2, [pc, #20]	; (402f24 <SystemCoreClockUpdate+0x158>)
  402f0e:	6013      	str	r3, [r2, #0]
}
  402f10:	bf00      	nop
  402f12:	46bd      	mov	sp, r7
  402f14:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f18:	4770      	bx	lr
  402f1a:	bf00      	nop
  402f1c:	400e0600 	.word	0x400e0600
  402f20:	400e1810 	.word	0x400e1810
  402f24:	20400020 	.word	0x20400020
  402f28:	00b71b00 	.word	0x00b71b00
  402f2c:	003d0900 	.word	0x003d0900
  402f30:	aaaaaaab 	.word	0xaaaaaaab

00402f34 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402f34:	b480      	push	{r7}
  402f36:	b083      	sub	sp, #12
  402f38:	af00      	add	r7, sp, #0
  402f3a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402f3c:	687b      	ldr	r3, [r7, #4]
  402f3e:	4a1d      	ldr	r2, [pc, #116]	; (402fb4 <system_init_flash+0x80>)
  402f40:	4293      	cmp	r3, r2
  402f42:	d804      	bhi.n	402f4e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402f44:	4b1c      	ldr	r3, [pc, #112]	; (402fb8 <system_init_flash+0x84>)
  402f46:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402f4a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402f4c:	e02b      	b.n	402fa6 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402f4e:	687b      	ldr	r3, [r7, #4]
  402f50:	4a1a      	ldr	r2, [pc, #104]	; (402fbc <system_init_flash+0x88>)
  402f52:	4293      	cmp	r3, r2
  402f54:	d803      	bhi.n	402f5e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402f56:	4b18      	ldr	r3, [pc, #96]	; (402fb8 <system_init_flash+0x84>)
  402f58:	4a19      	ldr	r2, [pc, #100]	; (402fc0 <system_init_flash+0x8c>)
  402f5a:	601a      	str	r2, [r3, #0]
}
  402f5c:	e023      	b.n	402fa6 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402f5e:	687b      	ldr	r3, [r7, #4]
  402f60:	4a18      	ldr	r2, [pc, #96]	; (402fc4 <system_init_flash+0x90>)
  402f62:	4293      	cmp	r3, r2
  402f64:	d803      	bhi.n	402f6e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402f66:	4b14      	ldr	r3, [pc, #80]	; (402fb8 <system_init_flash+0x84>)
  402f68:	4a17      	ldr	r2, [pc, #92]	; (402fc8 <system_init_flash+0x94>)
  402f6a:	601a      	str	r2, [r3, #0]
}
  402f6c:	e01b      	b.n	402fa6 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402f6e:	687b      	ldr	r3, [r7, #4]
  402f70:	4a16      	ldr	r2, [pc, #88]	; (402fcc <system_init_flash+0x98>)
  402f72:	4293      	cmp	r3, r2
  402f74:	d803      	bhi.n	402f7e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402f76:	4b10      	ldr	r3, [pc, #64]	; (402fb8 <system_init_flash+0x84>)
  402f78:	4a15      	ldr	r2, [pc, #84]	; (402fd0 <system_init_flash+0x9c>)
  402f7a:	601a      	str	r2, [r3, #0]
}
  402f7c:	e013      	b.n	402fa6 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402f7e:	687b      	ldr	r3, [r7, #4]
  402f80:	4a14      	ldr	r2, [pc, #80]	; (402fd4 <system_init_flash+0xa0>)
  402f82:	4293      	cmp	r3, r2
  402f84:	d804      	bhi.n	402f90 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402f86:	4b0c      	ldr	r3, [pc, #48]	; (402fb8 <system_init_flash+0x84>)
  402f88:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402f8c:	601a      	str	r2, [r3, #0]
}
  402f8e:	e00a      	b.n	402fa6 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402f90:	687b      	ldr	r3, [r7, #4]
  402f92:	4a11      	ldr	r2, [pc, #68]	; (402fd8 <system_init_flash+0xa4>)
  402f94:	4293      	cmp	r3, r2
  402f96:	d803      	bhi.n	402fa0 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402f98:	4b07      	ldr	r3, [pc, #28]	; (402fb8 <system_init_flash+0x84>)
  402f9a:	4a10      	ldr	r2, [pc, #64]	; (402fdc <system_init_flash+0xa8>)
  402f9c:	601a      	str	r2, [r3, #0]
}
  402f9e:	e002      	b.n	402fa6 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402fa0:	4b05      	ldr	r3, [pc, #20]	; (402fb8 <system_init_flash+0x84>)
  402fa2:	4a0f      	ldr	r2, [pc, #60]	; (402fe0 <system_init_flash+0xac>)
  402fa4:	601a      	str	r2, [r3, #0]
}
  402fa6:	bf00      	nop
  402fa8:	370c      	adds	r7, #12
  402faa:	46bd      	mov	sp, r7
  402fac:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fb0:	4770      	bx	lr
  402fb2:	bf00      	nop
  402fb4:	015ef3bf 	.word	0x015ef3bf
  402fb8:	400e0c00 	.word	0x400e0c00
  402fbc:	02bde77f 	.word	0x02bde77f
  402fc0:	04000100 	.word	0x04000100
  402fc4:	041cdb3f 	.word	0x041cdb3f
  402fc8:	04000200 	.word	0x04000200
  402fcc:	057bceff 	.word	0x057bceff
  402fd0:	04000300 	.word	0x04000300
  402fd4:	06dac2bf 	.word	0x06dac2bf
  402fd8:	0839b67f 	.word	0x0839b67f
  402fdc:	04000500 	.word	0x04000500
  402fe0:	04000600 	.word	0x04000600

00402fe4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402fe4:	b480      	push	{r7}
  402fe6:	b085      	sub	sp, #20
  402fe8:	af00      	add	r7, sp, #0
  402fea:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402fec:	4b10      	ldr	r3, [pc, #64]	; (403030 <_sbrk+0x4c>)
  402fee:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402ff0:	4b10      	ldr	r3, [pc, #64]	; (403034 <_sbrk+0x50>)
  402ff2:	681b      	ldr	r3, [r3, #0]
  402ff4:	2b00      	cmp	r3, #0
  402ff6:	d102      	bne.n	402ffe <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402ff8:	4b0e      	ldr	r3, [pc, #56]	; (403034 <_sbrk+0x50>)
  402ffa:	4a0f      	ldr	r2, [pc, #60]	; (403038 <_sbrk+0x54>)
  402ffc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402ffe:	4b0d      	ldr	r3, [pc, #52]	; (403034 <_sbrk+0x50>)
  403000:	681b      	ldr	r3, [r3, #0]
  403002:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  403004:	68ba      	ldr	r2, [r7, #8]
  403006:	687b      	ldr	r3, [r7, #4]
  403008:	441a      	add	r2, r3
  40300a:	68fb      	ldr	r3, [r7, #12]
  40300c:	429a      	cmp	r2, r3
  40300e:	dd02      	ble.n	403016 <_sbrk+0x32>
		return (caddr_t) -1;	
  403010:	f04f 33ff 	mov.w	r3, #4294967295
  403014:	e006      	b.n	403024 <_sbrk+0x40>
	}

	heap += incr;
  403016:	4b07      	ldr	r3, [pc, #28]	; (403034 <_sbrk+0x50>)
  403018:	681a      	ldr	r2, [r3, #0]
  40301a:	687b      	ldr	r3, [r7, #4]
  40301c:	4413      	add	r3, r2
  40301e:	4a05      	ldr	r2, [pc, #20]	; (403034 <_sbrk+0x50>)
  403020:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  403022:	68bb      	ldr	r3, [r7, #8]
}
  403024:	4618      	mov	r0, r3
  403026:	3714      	adds	r7, #20
  403028:	46bd      	mov	sp, r7
  40302a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40302e:	4770      	bx	lr
  403030:	2045fffc 	.word	0x2045fffc
  403034:	20400c70 	.word	0x20400c70
  403038:	20402ef0 	.word	0x20402ef0

0040303c <NVIC_EnableIRQ>:
{
  40303c:	b480      	push	{r7}
  40303e:	b083      	sub	sp, #12
  403040:	af00      	add	r7, sp, #0
  403042:	4603      	mov	r3, r0
  403044:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403046:	4909      	ldr	r1, [pc, #36]	; (40306c <NVIC_EnableIRQ+0x30>)
  403048:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40304c:	095b      	lsrs	r3, r3, #5
  40304e:	79fa      	ldrb	r2, [r7, #7]
  403050:	f002 021f 	and.w	r2, r2, #31
  403054:	2001      	movs	r0, #1
  403056:	fa00 f202 	lsl.w	r2, r0, r2
  40305a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40305e:	bf00      	nop
  403060:	370c      	adds	r7, #12
  403062:	46bd      	mov	sp, r7
  403064:	f85d 7b04 	ldr.w	r7, [sp], #4
  403068:	4770      	bx	lr
  40306a:	bf00      	nop
  40306c:	e000e100 	.word	0xe000e100

00403070 <NVIC_DisableIRQ>:
{
  403070:	b480      	push	{r7}
  403072:	b083      	sub	sp, #12
  403074:	af00      	add	r7, sp, #0
  403076:	4603      	mov	r3, r0
  403078:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40307a:	4909      	ldr	r1, [pc, #36]	; (4030a0 <NVIC_DisableIRQ+0x30>)
  40307c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403080:	095b      	lsrs	r3, r3, #5
  403082:	79fa      	ldrb	r2, [r7, #7]
  403084:	f002 021f 	and.w	r2, r2, #31
  403088:	2001      	movs	r0, #1
  40308a:	fa00 f202 	lsl.w	r2, r0, r2
  40308e:	3320      	adds	r3, #32
  403090:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403094:	bf00      	nop
  403096:	370c      	adds	r7, #12
  403098:	46bd      	mov	sp, r7
  40309a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40309e:	4770      	bx	lr
  4030a0:	e000e100 	.word	0xe000e100

004030a4 <NVIC_ClearPendingIRQ>:
{
  4030a4:	b480      	push	{r7}
  4030a6:	b083      	sub	sp, #12
  4030a8:	af00      	add	r7, sp, #0
  4030aa:	4603      	mov	r3, r0
  4030ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4030ae:	4909      	ldr	r1, [pc, #36]	; (4030d4 <NVIC_ClearPendingIRQ+0x30>)
  4030b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4030b4:	095b      	lsrs	r3, r3, #5
  4030b6:	79fa      	ldrb	r2, [r7, #7]
  4030b8:	f002 021f 	and.w	r2, r2, #31
  4030bc:	2001      	movs	r0, #1
  4030be:	fa00 f202 	lsl.w	r2, r0, r2
  4030c2:	3360      	adds	r3, #96	; 0x60
  4030c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4030c8:	bf00      	nop
  4030ca:	370c      	adds	r7, #12
  4030cc:	46bd      	mov	sp, r7
  4030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030d2:	4770      	bx	lr
  4030d4:	e000e100 	.word	0xe000e100

004030d8 <NVIC_SetPriority>:
{
  4030d8:	b480      	push	{r7}
  4030da:	b083      	sub	sp, #12
  4030dc:	af00      	add	r7, sp, #0
  4030de:	4603      	mov	r3, r0
  4030e0:	6039      	str	r1, [r7, #0]
  4030e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4030e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4030e8:	2b00      	cmp	r3, #0
  4030ea:	da0b      	bge.n	403104 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4030ec:	490d      	ldr	r1, [pc, #52]	; (403124 <NVIC_SetPriority+0x4c>)
  4030ee:	79fb      	ldrb	r3, [r7, #7]
  4030f0:	f003 030f 	and.w	r3, r3, #15
  4030f4:	3b04      	subs	r3, #4
  4030f6:	683a      	ldr	r2, [r7, #0]
  4030f8:	b2d2      	uxtb	r2, r2
  4030fa:	0152      	lsls	r2, r2, #5
  4030fc:	b2d2      	uxtb	r2, r2
  4030fe:	440b      	add	r3, r1
  403100:	761a      	strb	r2, [r3, #24]
}
  403102:	e009      	b.n	403118 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403104:	4908      	ldr	r1, [pc, #32]	; (403128 <NVIC_SetPriority+0x50>)
  403106:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40310a:	683a      	ldr	r2, [r7, #0]
  40310c:	b2d2      	uxtb	r2, r2
  40310e:	0152      	lsls	r2, r2, #5
  403110:	b2d2      	uxtb	r2, r2
  403112:	440b      	add	r3, r1
  403114:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403118:	bf00      	nop
  40311a:	370c      	adds	r7, #12
  40311c:	46bd      	mov	sp, r7
  40311e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403122:	4770      	bx	lr
  403124:	e000ed00 	.word	0xe000ed00
  403128:	e000e100 	.word	0xe000e100

0040312c <osc_get_rate>:
{
  40312c:	b480      	push	{r7}
  40312e:	b083      	sub	sp, #12
  403130:	af00      	add	r7, sp, #0
  403132:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403134:	687b      	ldr	r3, [r7, #4]
  403136:	2b07      	cmp	r3, #7
  403138:	d825      	bhi.n	403186 <osc_get_rate+0x5a>
  40313a:	a201      	add	r2, pc, #4	; (adr r2, 403140 <osc_get_rate+0x14>)
  40313c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403140:	00403161 	.word	0x00403161
  403144:	00403167 	.word	0x00403167
  403148:	0040316d 	.word	0x0040316d
  40314c:	00403173 	.word	0x00403173
  403150:	00403177 	.word	0x00403177
  403154:	0040317b 	.word	0x0040317b
  403158:	0040317f 	.word	0x0040317f
  40315c:	00403183 	.word	0x00403183
		return OSC_SLCK_32K_RC_HZ;
  403160:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403164:	e010      	b.n	403188 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  403166:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40316a:	e00d      	b.n	403188 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40316c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403170:	e00a      	b.n	403188 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  403172:	4b08      	ldr	r3, [pc, #32]	; (403194 <osc_get_rate+0x68>)
  403174:	e008      	b.n	403188 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  403176:	4b08      	ldr	r3, [pc, #32]	; (403198 <osc_get_rate+0x6c>)
  403178:	e006      	b.n	403188 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40317a:	4b08      	ldr	r3, [pc, #32]	; (40319c <osc_get_rate+0x70>)
  40317c:	e004      	b.n	403188 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40317e:	4b07      	ldr	r3, [pc, #28]	; (40319c <osc_get_rate+0x70>)
  403180:	e002      	b.n	403188 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  403182:	4b06      	ldr	r3, [pc, #24]	; (40319c <osc_get_rate+0x70>)
  403184:	e000      	b.n	403188 <osc_get_rate+0x5c>
	return 0;
  403186:	2300      	movs	r3, #0
}
  403188:	4618      	mov	r0, r3
  40318a:	370c      	adds	r7, #12
  40318c:	46bd      	mov	sp, r7
  40318e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403192:	4770      	bx	lr
  403194:	003d0900 	.word	0x003d0900
  403198:	007a1200 	.word	0x007a1200
  40319c:	00b71b00 	.word	0x00b71b00

004031a0 <sysclk_get_main_hz>:
{
  4031a0:	b580      	push	{r7, lr}
  4031a2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4031a4:	2006      	movs	r0, #6
  4031a6:	4b05      	ldr	r3, [pc, #20]	; (4031bc <sysclk_get_main_hz+0x1c>)
  4031a8:	4798      	blx	r3
  4031aa:	4602      	mov	r2, r0
  4031ac:	4613      	mov	r3, r2
  4031ae:	009b      	lsls	r3, r3, #2
  4031b0:	4413      	add	r3, r2
  4031b2:	009a      	lsls	r2, r3, #2
  4031b4:	4413      	add	r3, r2
}
  4031b6:	4618      	mov	r0, r3
  4031b8:	bd80      	pop	{r7, pc}
  4031ba:	bf00      	nop
  4031bc:	0040312d 	.word	0x0040312d

004031c0 <sysclk_get_cpu_hz>:
{
  4031c0:	b580      	push	{r7, lr}
  4031c2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4031c4:	4b02      	ldr	r3, [pc, #8]	; (4031d0 <sysclk_get_cpu_hz+0x10>)
  4031c6:	4798      	blx	r3
  4031c8:	4603      	mov	r3, r0
}
  4031ca:	4618      	mov	r0, r3
  4031cc:	bd80      	pop	{r7, pc}
  4031ce:	bf00      	nop
  4031d0:	004031a1 	.word	0x004031a1

004031d4 <TC1_Handler>:
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
}

void TC1_Handler(void) {
  4031d4:	b580      	push	{r7, lr}
  4031d6:	b082      	sub	sp, #8
  4031d8:	af00      	add	r7, sp, #0
	volatile uint32_t status = tc_get_status(TC0, 1);
  4031da:	2101      	movs	r1, #1
  4031dc:	4806      	ldr	r0, [pc, #24]	; (4031f8 <TC1_Handler+0x24>)
  4031de:	4b07      	ldr	r3, [pc, #28]	; (4031fc <TC1_Handler+0x28>)
  4031e0:	4798      	blx	r3
  4031e2:	4603      	mov	r3, r0
  4031e4:	607b      	str	r3, [r7, #4]
	undefined_time_counter++;
  4031e6:	4b06      	ldr	r3, [pc, #24]	; (403200 <TC1_Handler+0x2c>)
  4031e8:	681b      	ldr	r3, [r3, #0]
  4031ea:	3301      	adds	r3, #1
  4031ec:	4a04      	ldr	r2, [pc, #16]	; (403200 <TC1_Handler+0x2c>)
  4031ee:	6013      	str	r3, [r2, #0]
}
  4031f0:	bf00      	nop
  4031f2:	3708      	adds	r7, #8
  4031f4:	46bd      	mov	sp, r7
  4031f6:	bd80      	pop	{r7, pc}
  4031f8:	4000c000 	.word	0x4000c000
  4031fc:	004007af 	.word	0x004007af
  403200:	20400c78 	.word	0x20400c78

00403204 <RTC_Handler>:

void RTC_Handler(void) {
  403204:	b580      	push	{r7, lr}
  403206:	b082      	sub	sp, #8
  403208:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  40320a:	4814      	ldr	r0, [pc, #80]	; (40325c <RTC_Handler+0x58>)
  40320c:	4b14      	ldr	r3, [pc, #80]	; (403260 <RTC_Handler+0x5c>)
  40320e:	4798      	blx	r3
  403210:	6078      	str	r0, [r7, #4]
	
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {}
	
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) { flag_rtc_alarm = 1; }
  403212:	687b      	ldr	r3, [r7, #4]
  403214:	f003 0302 	and.w	r3, r3, #2
  403218:	2b00      	cmp	r3, #0
  40321a:	d002      	beq.n	403222 <RTC_Handler+0x1e>
  40321c:	4b11      	ldr	r3, [pc, #68]	; (403264 <RTC_Handler+0x60>)
  40321e:	2201      	movs	r2, #1
  403220:	701a      	strb	r2, [r3, #0]

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  403222:	2104      	movs	r1, #4
  403224:	480d      	ldr	r0, [pc, #52]	; (40325c <RTC_Handler+0x58>)
  403226:	4b10      	ldr	r3, [pc, #64]	; (403268 <RTC_Handler+0x64>)
  403228:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  40322a:	2102      	movs	r1, #2
  40322c:	480b      	ldr	r0, [pc, #44]	; (40325c <RTC_Handler+0x58>)
  40322e:	4b0e      	ldr	r3, [pc, #56]	; (403268 <RTC_Handler+0x64>)
  403230:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  403232:	2101      	movs	r1, #1
  403234:	4809      	ldr	r0, [pc, #36]	; (40325c <RTC_Handler+0x58>)
  403236:	4b0c      	ldr	r3, [pc, #48]	; (403268 <RTC_Handler+0x64>)
  403238:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  40323a:	2108      	movs	r1, #8
  40323c:	4807      	ldr	r0, [pc, #28]	; (40325c <RTC_Handler+0x58>)
  40323e:	4b0a      	ldr	r3, [pc, #40]	; (403268 <RTC_Handler+0x64>)
  403240:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  403242:	2110      	movs	r1, #16
  403244:	4805      	ldr	r0, [pc, #20]	; (40325c <RTC_Handler+0x58>)
  403246:	4b08      	ldr	r3, [pc, #32]	; (403268 <RTC_Handler+0x64>)
  403248:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40324a:	2120      	movs	r1, #32
  40324c:	4803      	ldr	r0, [pc, #12]	; (40325c <RTC_Handler+0x58>)
  40324e:	4b06      	ldr	r3, [pc, #24]	; (403268 <RTC_Handler+0x64>)
  403250:	4798      	blx	r3
}
  403252:	bf00      	nop
  403254:	3708      	adds	r7, #8
  403256:	46bd      	mov	sp, r7
  403258:	bd80      	pop	{r7, pc}
  40325a:	bf00      	nop
  40325c:	400e1860 	.word	0x400e1860
  403260:	004001ad 	.word	0x004001ad
  403264:	20400cb8 	.word	0x20400cb8
  403268:	004001c5 	.word	0x004001c5

0040326c <RTT_Handler>:


void RTT_Handler(void) {
  40326c:	b580      	push	{r7, lr}
  40326e:	b082      	sub	sp, #8
  403270:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	ul_status = rtt_get_status(RTT);
  403272:	4804      	ldr	r0, [pc, #16]	; (403284 <RTT_Handler+0x18>)
  403274:	4b04      	ldr	r3, [pc, #16]	; (403288 <RTT_Handler+0x1c>)
  403276:	4798      	blx	r3
  403278:	6078      	str	r0, [r7, #4]

	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) { }

}
  40327a:	bf00      	nop
  40327c:	3708      	adds	r7, #8
  40327e:	46bd      	mov	sp, r7
  403280:	bd80      	pop	{r7, pc}
  403282:	bf00      	nop
  403284:	400e1830 	.word	0x400e1830
  403288:	0040030f 	.word	0x0040030f

0040328c <trig_callback>:

void trig_callback() {
  40328c:	b480      	push	{r7}
  40328e:	af00      	add	r7, sp, #0
	trig_flag = 1;
  403290:	4b05      	ldr	r3, [pc, #20]	; (4032a8 <trig_callback+0x1c>)
  403292:	2201      	movs	r2, #1
  403294:	701a      	strb	r2, [r3, #0]
	begin_flag = 1;
  403296:	4b05      	ldr	r3, [pc, #20]	; (4032ac <trig_callback+0x20>)
  403298:	2201      	movs	r2, #1
  40329a:	701a      	strb	r2, [r3, #0]
}
  40329c:	bf00      	nop
  40329e:	46bd      	mov	sp, r7
  4032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032a4:	4770      	bx	lr
  4032a6:	bf00      	nop
  4032a8:	20400c74 	.word	0x20400c74
  4032ac:	20400c7c 	.word	0x20400c7c

004032b0 <echo_callback>:

void echo_callback() {
  4032b0:	b580      	push	{r7, lr}
  4032b2:	af00      	add	r7, sp, #0
	if(!pio_get(ECHO_PIO,PIO_INPUT,ECHO_PIO_IDX_MASK)) {
  4032b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4032b8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4032bc:	480f      	ldr	r0, [pc, #60]	; (4032fc <echo_callback+0x4c>)
  4032be:	4b10      	ldr	r3, [pc, #64]	; (403300 <echo_callback+0x50>)
  4032c0:	4798      	blx	r3
  4032c2:	4603      	mov	r3, r0
  4032c4:	2b00      	cmp	r3, #0
  4032c6:	d106      	bne.n	4032d6 <echo_callback+0x26>
		echo_flag_fall = 1 ;
  4032c8:	4b0e      	ldr	r3, [pc, #56]	; (403304 <echo_callback+0x54>)
  4032ca:	2201      	movs	r2, #1
  4032cc:	701a      	strb	r2, [r3, #0]
		echo_flag_rise = 0;
  4032ce:	4b0e      	ldr	r3, [pc, #56]	; (403308 <echo_callback+0x58>)
  4032d0:	2200      	movs	r2, #0
  4032d2:	701a      	strb	r2, [r3, #0]
	
	else if (pio_get(ECHO_PIO,PIO_INPUT,ECHO_PIO_IDX_MASK)) {
		echo_flag_rise = 1;
		echo_flag_fall = 0;	
	}
}
  4032d4:	e00f      	b.n	4032f6 <echo_callback+0x46>
	else if (pio_get(ECHO_PIO,PIO_INPUT,ECHO_PIO_IDX_MASK)) {
  4032d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4032da:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4032de:	4807      	ldr	r0, [pc, #28]	; (4032fc <echo_callback+0x4c>)
  4032e0:	4b07      	ldr	r3, [pc, #28]	; (403300 <echo_callback+0x50>)
  4032e2:	4798      	blx	r3
  4032e4:	4603      	mov	r3, r0
  4032e6:	2b00      	cmp	r3, #0
  4032e8:	d005      	beq.n	4032f6 <echo_callback+0x46>
		echo_flag_rise = 1;
  4032ea:	4b07      	ldr	r3, [pc, #28]	; (403308 <echo_callback+0x58>)
  4032ec:	2201      	movs	r2, #1
  4032ee:	701a      	strb	r2, [r3, #0]
		echo_flag_fall = 0;	
  4032f0:	4b04      	ldr	r3, [pc, #16]	; (403304 <echo_callback+0x54>)
  4032f2:	2200      	movs	r2, #0
  4032f4:	701a      	strb	r2, [r3, #0]
}
  4032f6:	bf00      	nop
  4032f8:	bd80      	pop	{r7, pc}
  4032fa:	bf00      	nop
  4032fc:	400e0e00 	.word	0x400e0e00
  403300:	00401f55 	.word	0x00401f55
  403304:	20400c75 	.word	0x20400c75
  403308:	20400c76 	.word	0x20400c76

0040330c <TC_init>:

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  40330c:	b590      	push	{r4, r7, lr}
  40330e:	b08b      	sub	sp, #44	; 0x2c
  403310:	af02      	add	r7, sp, #8
  403312:	60f8      	str	r0, [r7, #12]
  403314:	60b9      	str	r1, [r7, #8]
  403316:	607a      	str	r2, [r7, #4]
  403318:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40331a:	4b1d      	ldr	r3, [pc, #116]	; (403390 <TC_init+0x84>)
  40331c:	4798      	blx	r3
  40331e:	61f8      	str	r0, [r7, #28]

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  403320:	68bb      	ldr	r3, [r7, #8]
  403322:	4618      	mov	r0, r3
  403324:	4b1b      	ldr	r3, [pc, #108]	; (403394 <TC_init+0x88>)
  403326:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  403328:	6838      	ldr	r0, [r7, #0]
  40332a:	f107 0114 	add.w	r1, r7, #20
  40332e:	f107 0218 	add.w	r2, r7, #24
  403332:	69fb      	ldr	r3, [r7, #28]
  403334:	9300      	str	r3, [sp, #0]
  403336:	460b      	mov	r3, r1
  403338:	69f9      	ldr	r1, [r7, #28]
  40333a:	4c17      	ldr	r4, [pc, #92]	; (403398 <TC_init+0x8c>)
  40333c:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40333e:	6879      	ldr	r1, [r7, #4]
  403340:	697b      	ldr	r3, [r7, #20]
  403342:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  403346:	461a      	mov	r2, r3
  403348:	68f8      	ldr	r0, [r7, #12]
  40334a:	4b14      	ldr	r3, [pc, #80]	; (40339c <TC_init+0x90>)
  40334c:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  40334e:	6879      	ldr	r1, [r7, #4]
  403350:	69bb      	ldr	r3, [r7, #24]
  403352:	69fa      	ldr	r2, [r7, #28]
  403354:	fbb2 f2f3 	udiv	r2, r2, r3
  403358:	683b      	ldr	r3, [r7, #0]
  40335a:	fbb2 f3f3 	udiv	r3, r2, r3
  40335e:	461a      	mov	r2, r3
  403360:	68f8      	ldr	r0, [r7, #12]
  403362:	4b0f      	ldr	r3, [pc, #60]	; (4033a0 <TC_init+0x94>)
  403364:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  403366:	68bb      	ldr	r3, [r7, #8]
  403368:	b25b      	sxtb	r3, r3
  40336a:	2104      	movs	r1, #4
  40336c:	4618      	mov	r0, r3
  40336e:	4b0d      	ldr	r3, [pc, #52]	; (4033a4 <TC_init+0x98>)
  403370:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  403372:	68bb      	ldr	r3, [r7, #8]
  403374:	b25b      	sxtb	r3, r3
  403376:	4618      	mov	r0, r3
  403378:	4b0b      	ldr	r3, [pc, #44]	; (4033a8 <TC_init+0x9c>)
  40337a:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40337c:	687b      	ldr	r3, [r7, #4]
  40337e:	2210      	movs	r2, #16
  403380:	4619      	mov	r1, r3
  403382:	68f8      	ldr	r0, [r7, #12]
  403384:	4b09      	ldr	r3, [pc, #36]	; (4033ac <TC_init+0xa0>)
  403386:	4798      	blx	r3
}
  403388:	bf00      	nop
  40338a:	3724      	adds	r7, #36	; 0x24
  40338c:	46bd      	mov	sp, r7
  40338e:	bd90      	pop	{r4, r7, pc}
  403390:	004031c1 	.word	0x004031c1
  403394:	004027c1 	.word	0x004027c1
  403398:	004007d3 	.word	0x004007d3
  40339c:	004006e3 	.word	0x004006e3
  4033a0:	00400761 	.word	0x00400761
  4033a4:	004030d9 	.word	0x004030d9
  4033a8:	0040303d 	.word	0x0040303d
  4033ac:	00400787 	.word	0x00400787

004033b0 <RTT_init>:

static float get_time_rtt(){
	uint ul_previous_time = rtt_read_timer_value(RTT);
}

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  4033b0:	b580      	push	{r7, lr}
  4033b2:	b086      	sub	sp, #24
  4033b4:	af00      	add	r7, sp, #0
  4033b6:	60f8      	str	r0, [r7, #12]
  4033b8:	60b9      	str	r1, [r7, #8]
  4033ba:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  4033bc:	eddf 6a26 	vldr	s13, [pc, #152]	; 403458 <RTT_init+0xa8>
  4033c0:	ed97 7a03 	vldr	s14, [r7, #12]
  4033c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
  4033c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4033cc:	edc7 7a00 	vstr	s15, [r7]
  4033d0:	883b      	ldrh	r3, [r7, #0]
  4033d2:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  4033d4:	2100      	movs	r1, #0
  4033d6:	4821      	ldr	r0, [pc, #132]	; (40345c <RTT_init+0xac>)
  4033d8:	4b21      	ldr	r3, [pc, #132]	; (403460 <RTT_init+0xb0>)
  4033da:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4033dc:	8afb      	ldrh	r3, [r7, #22]
  4033de:	4619      	mov	r1, r3
  4033e0:	481e      	ldr	r0, [pc, #120]	; (40345c <RTT_init+0xac>)
  4033e2:	4b20      	ldr	r3, [pc, #128]	; (403464 <RTT_init+0xb4>)
  4033e4:	4798      	blx	r3
	
 	if (rttIRQSource & RTT_MR_ALMIEN) {
  4033e6:	687b      	ldr	r3, [r7, #4]
  4033e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4033ec:	2b00      	cmp	r3, #0
  4033ee:	d012      	beq.n	403416 <RTT_init+0x66>
 		uint32_t ul_previous_time;
 		ul_previous_time = rtt_read_timer_value(RTT);
  4033f0:	481a      	ldr	r0, [pc, #104]	; (40345c <RTT_init+0xac>)
  4033f2:	4b1d      	ldr	r3, [pc, #116]	; (403468 <RTT_init+0xb8>)
  4033f4:	4798      	blx	r3
  4033f6:	6138      	str	r0, [r7, #16]
 		while (ul_previous_time == rtt_read_timer_value(RTT));
  4033f8:	bf00      	nop
  4033fa:	4818      	ldr	r0, [pc, #96]	; (40345c <RTT_init+0xac>)
  4033fc:	4b1a      	ldr	r3, [pc, #104]	; (403468 <RTT_init+0xb8>)
  4033fe:	4798      	blx	r3
  403400:	4602      	mov	r2, r0
  403402:	693b      	ldr	r3, [r7, #16]
  403404:	429a      	cmp	r2, r3
  403406:	d0f8      	beq.n	4033fa <RTT_init+0x4a>
 		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  403408:	68ba      	ldr	r2, [r7, #8]
  40340a:	693b      	ldr	r3, [r7, #16]
  40340c:	4413      	add	r3, r2
  40340e:	4619      	mov	r1, r3
  403410:	4812      	ldr	r0, [pc, #72]	; (40345c <RTT_init+0xac>)
  403412:	4b16      	ldr	r3, [pc, #88]	; (40346c <RTT_init+0xbc>)
  403414:	4798      	blx	r3
 	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  403416:	2003      	movs	r0, #3
  403418:	4b15      	ldr	r3, [pc, #84]	; (403470 <RTT_init+0xc0>)
  40341a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  40341c:	2003      	movs	r0, #3
  40341e:	4b15      	ldr	r3, [pc, #84]	; (403474 <RTT_init+0xc4>)
  403420:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  403422:	2104      	movs	r1, #4
  403424:	2003      	movs	r0, #3
  403426:	4b14      	ldr	r3, [pc, #80]	; (403478 <RTT_init+0xc8>)
  403428:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  40342a:	2003      	movs	r0, #3
  40342c:	4b13      	ldr	r3, [pc, #76]	; (40347c <RTT_init+0xcc>)
  40342e:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  403430:	687b      	ldr	r3, [r7, #4]
  403432:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  403436:	2b00      	cmp	r3, #0
  403438:	d004      	beq.n	403444 <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  40343a:	6879      	ldr	r1, [r7, #4]
  40343c:	4807      	ldr	r0, [pc, #28]	; (40345c <RTT_init+0xac>)
  40343e:	4b10      	ldr	r3, [pc, #64]	; (403480 <RTT_init+0xd0>)
  403440:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}
  403442:	e004      	b.n	40344e <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  403444:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  403448:	4804      	ldr	r0, [pc, #16]	; (40345c <RTT_init+0xac>)
  40344a:	4b0e      	ldr	r3, [pc, #56]	; (403484 <RTT_init+0xd4>)
  40344c:	4798      	blx	r3
}
  40344e:	bf00      	nop
  403450:	3718      	adds	r7, #24
  403452:	46bd      	mov	sp, r7
  403454:	bd80      	pop	{r7, pc}
  403456:	bf00      	nop
  403458:	47000000 	.word	0x47000000
  40345c:	400e1830 	.word	0x400e1830
  403460:	00400211 	.word	0x00400211
  403464:	004001e1 	.word	0x004001e1
  403468:	004002e1 	.word	0x004002e1
  40346c:	00400329 	.word	0x00400329
  403470:	00403071 	.word	0x00403071
  403474:	004030a5 	.word	0x004030a5
  403478:	004030d9 	.word	0x004030d9
  40347c:	0040303d 	.word	0x0040303d
  403480:	00400269 	.word	0x00400269
  403484:	004002a1 	.word	0x004002a1

00403488 <io_init>:

void io_init(void)
{
  403488:	b590      	push	{r4, r7, lr}
  40348a:	b083      	sub	sp, #12
  40348c:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(LED_PIO_ID);
  40348e:	200c      	movs	r0, #12
  403490:	4b4a      	ldr	r3, [pc, #296]	; (4035bc <io_init+0x134>)
  403492:	4798      	blx	r3
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_PIO_IDX_MASK, PIO_DEFAULT);
  403494:	2300      	movs	r3, #0
  403496:	f44f 7280 	mov.w	r2, #256	; 0x100
  40349a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40349e:	4848      	ldr	r0, [pc, #288]	; (4035c0 <io_init+0x138>)
  4034a0:	4c48      	ldr	r4, [pc, #288]	; (4035c4 <io_init+0x13c>)
  4034a2:	47a0      	blx	r4
	pio_set(LED_PIO,LED_PIO_IDX_MASK);
  4034a4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4034a8:	4845      	ldr	r0, [pc, #276]	; (4035c0 <io_init+0x138>)
  4034aa:	4b47      	ldr	r3, [pc, #284]	; (4035c8 <io_init+0x140>)
  4034ac:	4798      	blx	r3
	
	pmc_enable_periph_clk(LED1_PIO_ID);
  4034ae:	200a      	movs	r0, #10
  4034b0:	4b42      	ldr	r3, [pc, #264]	; (4035bc <io_init+0x134>)
  4034b2:	4798      	blx	r3
	pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  4034b4:	2300      	movs	r3, #0
  4034b6:	2201      	movs	r2, #1
  4034b8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4034bc:	4843      	ldr	r0, [pc, #268]	; (4035cc <io_init+0x144>)
  4034be:	4c41      	ldr	r4, [pc, #260]	; (4035c4 <io_init+0x13c>)
  4034c0:	47a0      	blx	r4
	pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  4034c2:	2101      	movs	r1, #1
  4034c4:	4841      	ldr	r0, [pc, #260]	; (4035cc <io_init+0x144>)
  4034c6:	4b40      	ldr	r3, [pc, #256]	; (4035c8 <io_init+0x140>)
  4034c8:	4798      	blx	r3
	
	pmc_enable_periph_clk(LED2_PIO_ID);
  4034ca:	200c      	movs	r0, #12
  4034cc:	4b3b      	ldr	r3, [pc, #236]	; (4035bc <io_init+0x134>)
  4034ce:	4798      	blx	r3
	pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  4034d0:	2300      	movs	r3, #0
  4034d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4034d6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4034da:	4839      	ldr	r0, [pc, #228]	; (4035c0 <io_init+0x138>)
  4034dc:	4c39      	ldr	r4, [pc, #228]	; (4035c4 <io_init+0x13c>)
  4034de:	47a0      	blx	r4
	pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  4034e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4034e4:	4836      	ldr	r0, [pc, #216]	; (4035c0 <io_init+0x138>)
  4034e6:	4b38      	ldr	r3, [pc, #224]	; (4035c8 <io_init+0x140>)
  4034e8:	4798      	blx	r3
	
	pmc_enable_periph_clk(LED3_PIO_ID);
  4034ea:	200b      	movs	r0, #11
  4034ec:	4b33      	ldr	r3, [pc, #204]	; (4035bc <io_init+0x134>)
  4034ee:	4798      	blx	r3
	pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  4034f0:	2300      	movs	r3, #0
  4034f2:	2204      	movs	r2, #4
  4034f4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4034f8:	4835      	ldr	r0, [pc, #212]	; (4035d0 <io_init+0x148>)
  4034fa:	4c32      	ldr	r4, [pc, #200]	; (4035c4 <io_init+0x13c>)
  4034fc:	47a0      	blx	r4
	pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  4034fe:	2104      	movs	r1, #4
  403500:	4833      	ldr	r0, [pc, #204]	; (4035d0 <io_init+0x148>)
  403502:	4b31      	ldr	r3, [pc, #196]	; (4035c8 <io_init+0x140>)
  403504:	4798      	blx	r3
	
	pmc_enable_periph_clk(TRIG_PIO_ID);
  403506:	200a      	movs	r0, #10
  403508:	4b2c      	ldr	r3, [pc, #176]	; (4035bc <io_init+0x134>)
  40350a:	4798      	blx	r3
	pio_configure(TRIG_PIO, PIO_OUTPUT_0, TRIG_PIO_IDX_MASK, PIO_DEFAULT);
  40350c:	2300      	movs	r3, #0
  40350e:	2208      	movs	r2, #8
  403510:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403514:	482d      	ldr	r0, [pc, #180]	; (4035cc <io_init+0x144>)
  403516:	4c2b      	ldr	r4, [pc, #172]	; (4035c4 <io_init+0x13c>)
  403518:	47a0      	blx	r4
	
	pmc_enable_periph_clk(BUT1_PIO_ID);
  40351a:	2010      	movs	r0, #16
  40351c:	4b27      	ldr	r3, [pc, #156]	; (4035bc <io_init+0x134>)
  40351e:	4798      	blx	r3
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_DEFAULT);
  403520:	2300      	movs	r3, #0
  403522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403526:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40352a:	482a      	ldr	r0, [pc, #168]	; (4035d4 <io_init+0x14c>)
  40352c:	4c25      	ldr	r4, [pc, #148]	; (4035c4 <io_init+0x13c>)
  40352e:	47a0      	blx	r4
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  403530:	223c      	movs	r2, #60	; 0x3c
  403532:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403536:	4827      	ldr	r0, [pc, #156]	; (4035d4 <io_init+0x14c>)
  403538:	4b27      	ldr	r3, [pc, #156]	; (4035d8 <io_init+0x150>)
  40353a:	4798      	blx	r3
	pio_handler_set(BUT1_PIO,BUT1_PIO_ID,BUT1_PIO_IDX_MASK,PIO_IT_FALL_EDGE,trig_callback);
  40353c:	4b27      	ldr	r3, [pc, #156]	; (4035dc <io_init+0x154>)
  40353e:	9300      	str	r3, [sp, #0]
  403540:	2350      	movs	r3, #80	; 0x50
  403542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403546:	2110      	movs	r1, #16
  403548:	4822      	ldr	r0, [pc, #136]	; (4035d4 <io_init+0x14c>)
  40354a:	4c25      	ldr	r4, [pc, #148]	; (4035e0 <io_init+0x158>)
  40354c:	47a0      	blx	r4
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  40354e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403552:	4820      	ldr	r0, [pc, #128]	; (4035d4 <io_init+0x14c>)
  403554:	4b23      	ldr	r3, [pc, #140]	; (4035e4 <io_init+0x15c>)
  403556:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  403558:	481e      	ldr	r0, [pc, #120]	; (4035d4 <io_init+0x14c>)
  40355a:	4b23      	ldr	r3, [pc, #140]	; (4035e8 <io_init+0x160>)
  40355c:	4798      	blx	r3
	NVIC_EnableIRQ(BUT1_PIO_ID);
  40355e:	2010      	movs	r0, #16
  403560:	4b22      	ldr	r3, [pc, #136]	; (4035ec <io_init+0x164>)
  403562:	4798      	blx	r3
	NVIC_SetPriority(BUT1_PIO_ID, 2); // Prioridade 4
  403564:	2102      	movs	r1, #2
  403566:	2010      	movs	r0, #16
  403568:	4b21      	ldr	r3, [pc, #132]	; (4035f0 <io_init+0x168>)
  40356a:	4798      	blx	r3
	
	pmc_enable_periph_clk(ECHO_PIO_ID);
  40356c:	200a      	movs	r0, #10
  40356e:	4b13      	ldr	r3, [pc, #76]	; (4035bc <io_init+0x134>)
  403570:	4798      	blx	r3
	pio_configure(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEFAULT);
  403572:	2300      	movs	r3, #0
  403574:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403578:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40357c:	4813      	ldr	r0, [pc, #76]	; (4035cc <io_init+0x144>)
  40357e:	4c11      	ldr	r4, [pc, #68]	; (4035c4 <io_init+0x13c>)
  403580:	47a0      	blx	r4
	pio_handler_set(ECHO_PIO,ECHO_PIO_ID,ECHO_PIO_IDX_MASK,PIO_IT_EDGE,echo_callback);
  403582:	4b1c      	ldr	r3, [pc, #112]	; (4035f4 <io_init+0x16c>)
  403584:	9300      	str	r3, [sp, #0]
  403586:	2340      	movs	r3, #64	; 0x40
  403588:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40358c:	210a      	movs	r1, #10
  40358e:	480f      	ldr	r0, [pc, #60]	; (4035cc <io_init+0x144>)
  403590:	4c13      	ldr	r4, [pc, #76]	; (4035e0 <io_init+0x158>)
  403592:	47a0      	blx	r4
	pio_enable_interrupt(ECHO_PIO, ECHO_PIO_IDX_MASK);
  403594:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  403598:	480c      	ldr	r0, [pc, #48]	; (4035cc <io_init+0x144>)
  40359a:	4b12      	ldr	r3, [pc, #72]	; (4035e4 <io_init+0x15c>)
  40359c:	4798      	blx	r3
	pio_get_interrupt_status(ECHO_PIO);
  40359e:	480b      	ldr	r0, [pc, #44]	; (4035cc <io_init+0x144>)
  4035a0:	4b11      	ldr	r3, [pc, #68]	; (4035e8 <io_init+0x160>)
  4035a2:	4798      	blx	r3
	NVIC_EnableIRQ(ECHO_PIO_ID);
  4035a4:	200a      	movs	r0, #10
  4035a6:	4b11      	ldr	r3, [pc, #68]	; (4035ec <io_init+0x164>)
  4035a8:	4798      	blx	r3
	NVIC_SetPriority(ECHO_PIO_ID, 4); // Prioridade 4
  4035aa:	2104      	movs	r1, #4
  4035ac:	200a      	movs	r0, #10
  4035ae:	4b10      	ldr	r3, [pc, #64]	; (4035f0 <io_init+0x168>)
  4035b0:	4798      	blx	r3
}
  4035b2:	bf00      	nop
  4035b4:	3704      	adds	r7, #4
  4035b6:	46bd      	mov	sp, r7
  4035b8:	bd90      	pop	{r4, r7, pc}
  4035ba:	bf00      	nop
  4035bc:	004027c1 	.word	0x004027c1
  4035c0:	400e1200 	.word	0x400e1200
  4035c4:	00402191 	.word	0x00402191
  4035c8:	00401f1d 	.word	0x00401f1d
  4035cc:	400e0e00 	.word	0x400e0e00
  4035d0:	400e1000 	.word	0x400e1000
  4035d4:	400e1400 	.word	0x400e1400
  4035d8:	00401ee5 	.word	0x00401ee5
  4035dc:	0040328d 	.word	0x0040328d
  4035e0:	004023e5 	.word	0x004023e5
  4035e4:	004022c9 	.word	0x004022c9
  4035e8:	00402301 	.word	0x00402301
  4035ec:	0040303d 	.word	0x0040303d
  4035f0:	004030d9 	.word	0x004030d9
  4035f4:	004032b1 	.word	0x004032b1

004035f8 <calculate_graphic>:

int calculate_graphic (float measure) {
  4035f8:	b480      	push	{r7}
  4035fa:	b085      	sub	sp, #20
  4035fc:	af00      	add	r7, sp, #0
  4035fe:	6078      	str	r0, [r7, #4]
	
	int bar_raw = 20 - ( (int) measure*MAX_HEIGHT_LCD)/400  ;
  403600:	edd7 7a01 	vldr	s15, [r7, #4]
  403604:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  403608:	ee17 3a90 	vmov	r3, s15
  40360c:	015b      	lsls	r3, r3, #5
  40360e:	4a0d      	ldr	r2, [pc, #52]	; (403644 <calculate_graphic+0x4c>)
  403610:	fb82 1203 	smull	r1, r2, r2, r3
  403614:	11d2      	asrs	r2, r2, #7
  403616:	17db      	asrs	r3, r3, #31
  403618:	1a9b      	subs	r3, r3, r2
  40361a:	3314      	adds	r3, #20
  40361c:	60fb      	str	r3, [r7, #12]
	
	if (bar_raw < 0) { bar_raw = 4; }
  40361e:	68fb      	ldr	r3, [r7, #12]
  403620:	2b00      	cmp	r3, #0
  403622:	da02      	bge.n	40362a <calculate_graphic+0x32>
  403624:	2304      	movs	r3, #4
  403626:	60fb      	str	r3, [r7, #12]
  403628:	e005      	b.n	403636 <calculate_graphic+0x3e>
	else {
		bar_raw = abs(bar_raw) + 2;
  40362a:	68fb      	ldr	r3, [r7, #12]
  40362c:	2b00      	cmp	r3, #0
  40362e:	bfb8      	it	lt
  403630:	425b      	neglt	r3, r3
  403632:	3302      	adds	r3, #2
  403634:	60fb      	str	r3, [r7, #12]
	}
	
	return bar_raw;
  403636:	68fb      	ldr	r3, [r7, #12]
}
  403638:	4618      	mov	r0, r3
  40363a:	3714      	adds	r7, #20
  40363c:	46bd      	mov	sp, r7
  40363e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403642:	4770      	bx	lr
  403644:	51eb851f 	.word	0x51eb851f

00403648 <draw_graphic>:

void draw_graphic(float measure[]) {
  403648:	b590      	push	{r4, r7, lr}
  40364a:	b087      	sub	sp, #28
  40364c:	af00      	add	r7, sp, #0
  40364e:	6078      	str	r0, [r7, #4]
	
	int bar_raw_0 = calculate_graphic(measure[0]);
  403650:	687b      	ldr	r3, [r7, #4]
  403652:	681b      	ldr	r3, [r3, #0]
  403654:	4618      	mov	r0, r3
  403656:	4b1c      	ldr	r3, [pc, #112]	; (4036c8 <draw_graphic+0x80>)
  403658:	4798      	blx	r3
  40365a:	6178      	str	r0, [r7, #20]
	int bar_raw_1 = calculate_graphic(measure[1]);
  40365c:	687b      	ldr	r3, [r7, #4]
  40365e:	3304      	adds	r3, #4
  403660:	681b      	ldr	r3, [r3, #0]
  403662:	4618      	mov	r0, r3
  403664:	4b18      	ldr	r3, [pc, #96]	; (4036c8 <draw_graphic+0x80>)
  403666:	4798      	blx	r3
  403668:	6138      	str	r0, [r7, #16]
	int bar_raw_2 = calculate_graphic(measure[2]);
  40366a:	687b      	ldr	r3, [r7, #4]
  40366c:	3308      	adds	r3, #8
  40366e:	681b      	ldr	r3, [r3, #0]
  403670:	4618      	mov	r0, r3
  403672:	4b15      	ldr	r3, [pc, #84]	; (4036c8 <draw_graphic+0x80>)
  403674:	4798      	blx	r3
  403676:	60f8      	str	r0, [r7, #12]
	int bar_raw_3 = calculate_graphic(measure[3]);
  403678:	687b      	ldr	r3, [r7, #4]
  40367a:	330c      	adds	r3, #12
  40367c:	681b      	ldr	r3, [r3, #0]
  40367e:	4618      	mov	r0, r3
  403680:	4b11      	ldr	r3, [pc, #68]	; (4036c8 <draw_graphic+0x80>)
  403682:	4798      	blx	r3
  403684:	60b8      	str	r0, [r7, #8]
	
	gfx_mono_draw_string("_",  (int) 2* MAX_LENGTH_LCD/3 + 0*10,bar_raw_0,&sysfont);
  403686:	697b      	ldr	r3, [r7, #20]
  403688:	b2da      	uxtb	r2, r3
  40368a:	4b10      	ldr	r3, [pc, #64]	; (4036cc <draw_graphic+0x84>)
  40368c:	2150      	movs	r1, #80	; 0x50
  40368e:	4810      	ldr	r0, [pc, #64]	; (4036d0 <draw_graphic+0x88>)
  403690:	4c10      	ldr	r4, [pc, #64]	; (4036d4 <draw_graphic+0x8c>)
  403692:	47a0      	blx	r4
	gfx_mono_draw_string("_",  (int) 2* MAX_LENGTH_LCD/3 + 1*10,bar_raw_1,&sysfont);
  403694:	693b      	ldr	r3, [r7, #16]
  403696:	b2da      	uxtb	r2, r3
  403698:	4b0c      	ldr	r3, [pc, #48]	; (4036cc <draw_graphic+0x84>)
  40369a:	215a      	movs	r1, #90	; 0x5a
  40369c:	480c      	ldr	r0, [pc, #48]	; (4036d0 <draw_graphic+0x88>)
  40369e:	4c0d      	ldr	r4, [pc, #52]	; (4036d4 <draw_graphic+0x8c>)
  4036a0:	47a0      	blx	r4
	gfx_mono_draw_string("_",  (int) 2* MAX_LENGTH_LCD/3 + 2*10,bar_raw_2,&sysfont);
  4036a2:	68fb      	ldr	r3, [r7, #12]
  4036a4:	b2da      	uxtb	r2, r3
  4036a6:	4b09      	ldr	r3, [pc, #36]	; (4036cc <draw_graphic+0x84>)
  4036a8:	2164      	movs	r1, #100	; 0x64
  4036aa:	4809      	ldr	r0, [pc, #36]	; (4036d0 <draw_graphic+0x88>)
  4036ac:	4c09      	ldr	r4, [pc, #36]	; (4036d4 <draw_graphic+0x8c>)
  4036ae:	47a0      	blx	r4
	gfx_mono_draw_string("_",  (int) 2* MAX_LENGTH_LCD/3 + 3*10,bar_raw_3,&sysfont);
  4036b0:	68bb      	ldr	r3, [r7, #8]
  4036b2:	b2da      	uxtb	r2, r3
  4036b4:	4b05      	ldr	r3, [pc, #20]	; (4036cc <draw_graphic+0x84>)
  4036b6:	216e      	movs	r1, #110	; 0x6e
  4036b8:	4805      	ldr	r0, [pc, #20]	; (4036d0 <draw_graphic+0x88>)
  4036ba:	4c06      	ldr	r4, [pc, #24]	; (4036d4 <draw_graphic+0x8c>)
  4036bc:	47a0      	blx	r4
};
  4036be:	bf00      	nop
  4036c0:	371c      	adds	r7, #28
  4036c2:	46bd      	mov	sp, r7
  4036c4:	bd90      	pop	{r4, r7, pc}
  4036c6:	bf00      	nop
  4036c8:	004035f9 	.word	0x004035f9
  4036cc:	2040000c 	.word	0x2040000c
  4036d0:	00408dd8 	.word	0x00408dd8
  4036d4:	00400bb9 	.word	0x00400bb9

004036d8 <main>:

int main (void)
{
  4036d8:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  4036dc:	b098      	sub	sp, #96	; 0x60
  4036de:	af00      	add	r7, sp, #0
	board_init();
  4036e0:	4b97      	ldr	r3, [pc, #604]	; (403940 <main+0x268>)
  4036e2:	4798      	blx	r3
	sysclk_init();
  4036e4:	4b97      	ldr	r3, [pc, #604]	; (403944 <main+0x26c>)
  4036e6:	4798      	blx	r3
	delay_init();
	
	io_init();
  4036e8:	4b97      	ldr	r3, [pc, #604]	; (403948 <main+0x270>)
  4036ea:	4798      	blx	r3
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  4036ec:	4b97      	ldr	r3, [pc, #604]	; (40394c <main+0x274>)
  4036ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4036f2:	605a      	str	r2, [r3, #4]

	gfx_mono_ssd1306_init();
  4036f4:	4b96      	ldr	r3, [pc, #600]	; (403950 <main+0x278>)
  4036f6:	4798      	blx	r3
	gfx_mono_draw_string("Lets measure", 0,16, &sysfont);
  4036f8:	4b96      	ldr	r3, [pc, #600]	; (403954 <main+0x27c>)
  4036fa:	2210      	movs	r2, #16
  4036fc:	2100      	movs	r1, #0
  4036fe:	4896      	ldr	r0, [pc, #600]	; (403958 <main+0x280>)
  403700:	4c96      	ldr	r4, [pc, #600]	; (40395c <main+0x284>)
  403702:	47a0      	blx	r4
	
	
	char dist_str[64];
	int ticks = 0;
  403704:	2300      	movs	r3, #0
  403706:	65fb      	str	r3, [r7, #92]	; 0x5c
	float time = 0.0;
  403708:	f04f 0300 	mov.w	r3, #0
  40370c:	657b      	str	r3, [r7, #84]	; 0x54
	char oled_print = 0;
  40370e:	2300      	movs	r3, #0
  403710:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	char undefined_time = 1;
  403714:	2301      	movs	r3, #1
  403716:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
  
	float measurements[] = {0,0,0,0};
  40371a:	463b      	mov	r3, r7
  40371c:	2200      	movs	r2, #0
  40371e:	601a      	str	r2, [r3, #0]
  403720:	605a      	str	r2, [r3, #4]
  403722:	609a      	str	r2, [r3, #8]
  403724:	60da      	str	r2, [r3, #12]
	char i = 0;
  403726:	2300      	movs	r3, #0
  403728:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
  
	TC_init(TC0, ID_TC1,1,1);
  40372c:	2301      	movs	r3, #1
  40372e:	2201      	movs	r2, #1
  403730:	2118      	movs	r1, #24
  403732:	488b      	ldr	r0, [pc, #556]	; (403960 <main+0x288>)
  403734:	4c8b      	ldr	r4, [pc, #556]	; (403964 <main+0x28c>)
  403736:	47a0      	blx	r4
  
	while(1) {
		if (begin_flag) {
  403738:	4b8b      	ldr	r3, [pc, #556]	; (403968 <main+0x290>)
  40373a:	781b      	ldrb	r3, [r3, #0]
  40373c:	b2db      	uxtb	r3, r3
  40373e:	2b00      	cmp	r3, #0
  403740:	f000 80f4 	beq.w	40392c <main+0x254>
		
			if (trig_flag) {	
  403744:	4b89      	ldr	r3, [pc, #548]	; (40396c <main+0x294>)
  403746:	781b      	ldrb	r3, [r3, #0]
  403748:	b2db      	uxtb	r3, r3
  40374a:	2b00      	cmp	r3, #0
  40374c:	d035      	beq.n	4037ba <main+0xe2>
				ticks = 0;
  40374e:	2300      	movs	r3, #0
  403750:	65fb      	str	r3, [r7, #92]	; 0x5c
				pio_set(TRIG_PIO,TRIG_PIO_IDX_MASK);
  403752:	2108      	movs	r1, #8
  403754:	4886      	ldr	r0, [pc, #536]	; (403970 <main+0x298>)
  403756:	4b87      	ldr	r3, [pc, #540]	; (403974 <main+0x29c>)
  403758:	4798      	blx	r3
				delay_us(10);
  40375a:	4b87      	ldr	r3, [pc, #540]	; (403978 <main+0x2a0>)
  40375c:	4798      	blx	r3
  40375e:	4603      	mov	r3, r0
  403760:	4619      	mov	r1, r3
  403762:	f04f 0200 	mov.w	r2, #0
  403766:	460b      	mov	r3, r1
  403768:	4614      	mov	r4, r2
  40376a:	00a6      	lsls	r6, r4, #2
  40376c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  403770:	009d      	lsls	r5, r3, #2
  403772:	462b      	mov	r3, r5
  403774:	4634      	mov	r4, r6
  403776:	185b      	adds	r3, r3, r1
  403778:	eb44 0402 	adc.w	r4, r4, r2
  40377c:	18db      	adds	r3, r3, r3
  40377e:	eb44 0404 	adc.w	r4, r4, r4
  403782:	4619      	mov	r1, r3
  403784:	4622      	mov	r2, r4
  403786:	4b7d      	ldr	r3, [pc, #500]	; (40397c <main+0x2a4>)
  403788:	f04f 0400 	mov.w	r4, #0
  40378c:	eb11 0b03 	adds.w	fp, r1, r3
  403790:	eb42 0c04 	adc.w	ip, r2, r4
  403794:	4658      	mov	r0, fp
  403796:	4661      	mov	r1, ip
  403798:	4c79      	ldr	r4, [pc, #484]	; (403980 <main+0x2a8>)
  40379a:	4a7a      	ldr	r2, [pc, #488]	; (403984 <main+0x2ac>)
  40379c:	f04f 0300 	mov.w	r3, #0
  4037a0:	47a0      	blx	r4
  4037a2:	4603      	mov	r3, r0
  4037a4:	460c      	mov	r4, r1
  4037a6:	4618      	mov	r0, r3
  4037a8:	4b77      	ldr	r3, [pc, #476]	; (403988 <main+0x2b0>)
  4037aa:	4798      	blx	r3
				pio_clear(TRIG_PIO,TRIG_PIO_IDX_MASK);
  4037ac:	2108      	movs	r1, #8
  4037ae:	4870      	ldr	r0, [pc, #448]	; (403970 <main+0x298>)
  4037b0:	4b76      	ldr	r3, [pc, #472]	; (40398c <main+0x2b4>)
  4037b2:	4798      	blx	r3
				trig_flag = 0;
  4037b4:	4b6d      	ldr	r3, [pc, #436]	; (40396c <main+0x294>)
  4037b6:	2200      	movs	r2, #0
  4037b8:	701a      	strb	r2, [r3, #0]
			}  
			
			if (echo_flag_rise && !trig_flag) {
  4037ba:	4b75      	ldr	r3, [pc, #468]	; (403990 <main+0x2b8>)
  4037bc:	781b      	ldrb	r3, [r3, #0]
  4037be:	b2db      	uxtb	r3, r3
  4037c0:	2b00      	cmp	r3, #0
  4037c2:	d010      	beq.n	4037e6 <main+0x10e>
  4037c4:	4b69      	ldr	r3, [pc, #420]	; (40396c <main+0x294>)
  4037c6:	781b      	ldrb	r3, [r3, #0]
  4037c8:	b2db      	uxtb	r3, r3
  4037ca:	2b00      	cmp	r3, #0
  4037cc:	d10b      	bne.n	4037e6 <main+0x10e>
				RTT_init(1.0/(2*TEMPO_MINIMO),0,0);
  4037ce:	2200      	movs	r2, #0
  4037d0:	2100      	movs	r1, #0
  4037d2:	4870      	ldr	r0, [pc, #448]	; (403994 <main+0x2bc>)
  4037d4:	4b70      	ldr	r3, [pc, #448]	; (403998 <main+0x2c0>)
  4037d6:	4798      	blx	r3
				echo_flag_rise = 0;
  4037d8:	4b6d      	ldr	r3, [pc, #436]	; (403990 <main+0x2b8>)
  4037da:	2200      	movs	r2, #0
  4037dc:	701a      	strb	r2, [r3, #0]
				tc_start(TC0,1);
  4037de:	2101      	movs	r1, #1
  4037e0:	485f      	ldr	r0, [pc, #380]	; (403960 <main+0x288>)
  4037e2:	4b6e      	ldr	r3, [pc, #440]	; (40399c <main+0x2c4>)
  4037e4:	4798      	blx	r3
			} 
			
			if (echo_flag_fall && !trig_flag) {	
  4037e6:	4b6e      	ldr	r3, [pc, #440]	; (4039a0 <main+0x2c8>)
  4037e8:	781b      	ldrb	r3, [r3, #0]
  4037ea:	b2db      	uxtb	r3, r3
  4037ec:	2b00      	cmp	r3, #0
  4037ee:	d013      	beq.n	403818 <main+0x140>
  4037f0:	4b5e      	ldr	r3, [pc, #376]	; (40396c <main+0x294>)
  4037f2:	781b      	ldrb	r3, [r3, #0]
  4037f4:	b2db      	uxtb	r3, r3
  4037f6:	2b00      	cmp	r3, #0
  4037f8:	d10e      	bne.n	403818 <main+0x140>
				ticks = rtt_read_timer_value(RTT); //ticks
  4037fa:	486a      	ldr	r0, [pc, #424]	; (4039a4 <main+0x2cc>)
  4037fc:	4b6a      	ldr	r3, [pc, #424]	; (4039a8 <main+0x2d0>)
  4037fe:	4798      	blx	r3
  403800:	4603      	mov	r3, r0
  403802:	65fb      	str	r3, [r7, #92]	; 0x5c
				echo_flag_fall = 0;
  403804:	4b66      	ldr	r3, [pc, #408]	; (4039a0 <main+0x2c8>)
  403806:	2200      	movs	r2, #0
  403808:	701a      	strb	r2, [r3, #0]
				oled_print = 1;
  40380a:	2301      	movs	r3, #1
  40380c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
				tc_stop(TC0,1);
  403810:	2101      	movs	r1, #1
  403812:	4853      	ldr	r0, [pc, #332]	; (403960 <main+0x288>)
  403814:	4b65      	ldr	r3, [pc, #404]	; (4039ac <main+0x2d4>)
  403816:	4798      	blx	r3
			
			} 
			
			if (undefined_time_counter >= 3) {
  403818:	4b65      	ldr	r3, [pc, #404]	; (4039b0 <main+0x2d8>)
  40381a:	681b      	ldr	r3, [r3, #0]
  40381c:	2b02      	cmp	r3, #2
  40381e:	dd0e      	ble.n	40383e <main+0x166>
				if (undefined_time) {
  403820:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
  403824:	2b00      	cmp	r3, #0
  403826:	d00a      	beq.n	40383e <main+0x166>
					gfx_mono_ssd1306_init();
  403828:	4b49      	ldr	r3, [pc, #292]	; (403950 <main+0x278>)
  40382a:	4798      	blx	r3
					gfx_mono_draw_string("SENSOR ERROR", 0,16, &sysfont);
  40382c:	4b49      	ldr	r3, [pc, #292]	; (403954 <main+0x27c>)
  40382e:	2210      	movs	r2, #16
  403830:	2100      	movs	r1, #0
  403832:	4860      	ldr	r0, [pc, #384]	; (4039b4 <main+0x2dc>)
  403834:	4c49      	ldr	r4, [pc, #292]	; (40395c <main+0x284>)
  403836:	47a0      	blx	r4
					undefined_time = 0;
  403838:	2300      	movs	r3, #0
  40383a:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
				}
			}
			
			if (oled_print) {
  40383e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
  403842:	2b00      	cmp	r3, #0
  403844:	d072      	beq.n	40392c <main+0x254>
				time = ticks *TEMPO_MINIMO;
  403846:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  403848:	223a      	movs	r2, #58	; 0x3a
  40384a:	fb02 f203 	mul.w	r2, r2, r3
  40384e:	4b5a      	ldr	r3, [pc, #360]	; (4039b8 <main+0x2e0>)
  403850:	4610      	mov	r0, r2
  403852:	4798      	blx	r3
  403854:	4c59      	ldr	r4, [pc, #356]	; (4039bc <main+0x2e4>)
  403856:	a338      	add	r3, pc, #224	; (adr r3, 403938 <main+0x260>)
  403858:	e9d3 2300 	ldrd	r2, r3, [r3]
  40385c:	47a0      	blx	r4
  40385e:	4603      	mov	r3, r0
  403860:	460c      	mov	r4, r1
  403862:	4619      	mov	r1, r3
  403864:	4622      	mov	r2, r4
  403866:	4b56      	ldr	r3, [pc, #344]	; (4039c0 <main+0x2e8>)
  403868:	4608      	mov	r0, r1
  40386a:	4611      	mov	r1, r2
  40386c:	4798      	blx	r3
  40386e:	4603      	mov	r3, r0
  403870:	657b      	str	r3, [r7, #84]	; 0x54
				float dist_met = 100*(VELOCIDADE_TEMPO*time)/2; //cm
  403872:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
  403876:	ed9f 7a53 	vldr	s14, [pc, #332]	; 4039c4 <main+0x2ec>
  40387a:	ee67 7a87 	vmul.f32	s15, s15, s14
  40387e:	ed9f 7a52 	vldr	s14, [pc, #328]	; 4039c8 <main+0x2f0>
  403882:	ee27 7a87 	vmul.f32	s14, s15, s14
  403886:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
  40388a:	eec7 7a26 	vdiv.f32	s15, s14, s13
  40388e:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
				gfx_mono_ssd1306_init();
  403892:	4b2f      	ldr	r3, [pc, #188]	; (403950 <main+0x278>)
  403894:	4798      	blx	r3
				
				if (dist_met > 400) {
  403896:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
  40389a:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 4039cc <main+0x2f4>
  40389e:	eef4 7ac7 	vcmpe.f32	s15, s14
  4038a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4038a6:	dd06      	ble.n	4038b6 <main+0x1de>
					gfx_mono_draw_string("OUT OF RANGE", 0,16, &sysfont);
  4038a8:	4b2a      	ldr	r3, [pc, #168]	; (403954 <main+0x27c>)
  4038aa:	2210      	movs	r2, #16
  4038ac:	2100      	movs	r1, #0
  4038ae:	4848      	ldr	r0, [pc, #288]	; (4039d0 <main+0x2f8>)
  4038b0:	4c2a      	ldr	r4, [pc, #168]	; (40395c <main+0x284>)
  4038b2:	47a0      	blx	r4
  4038b4:	e031      	b.n	40391a <main+0x242>
				}
				
				else {
					if (i > 4) {i = 0;}
  4038b6:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
  4038ba:	2b04      	cmp	r3, #4
  4038bc:	d902      	bls.n	4038c4 <main+0x1ec>
  4038be:	2300      	movs	r3, #0
  4038c0:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
					sprintf(dist_str,"%0.1lf",dist_met);
  4038c4:	4b43      	ldr	r3, [pc, #268]	; (4039d4 <main+0x2fc>)
  4038c6:	6d38      	ldr	r0, [r7, #80]	; 0x50
  4038c8:	4798      	blx	r3
  4038ca:	4603      	mov	r3, r0
  4038cc:	460c      	mov	r4, r1
  4038ce:	f107 0010 	add.w	r0, r7, #16
  4038d2:	461a      	mov	r2, r3
  4038d4:	4623      	mov	r3, r4
  4038d6:	4940      	ldr	r1, [pc, #256]	; (4039d8 <main+0x300>)
  4038d8:	4c40      	ldr	r4, [pc, #256]	; (4039dc <main+0x304>)
  4038da:	47a0      	blx	r4
					gfx_mono_draw_string("[cm]", 0,0, &sysfont);
  4038dc:	4b1d      	ldr	r3, [pc, #116]	; (403954 <main+0x27c>)
  4038de:	2200      	movs	r2, #0
  4038e0:	2100      	movs	r1, #0
  4038e2:	483f      	ldr	r0, [pc, #252]	; (4039e0 <main+0x308>)
  4038e4:	4c1d      	ldr	r4, [pc, #116]	; (40395c <main+0x284>)
  4038e6:	47a0      	blx	r4
					gfx_mono_draw_string(dist_str, 0,16, &sysfont);
  4038e8:	f107 0010 	add.w	r0, r7, #16
  4038ec:	4b19      	ldr	r3, [pc, #100]	; (403954 <main+0x27c>)
  4038ee:	2210      	movs	r2, #16
  4038f0:	2100      	movs	r1, #0
  4038f2:	4c1a      	ldr	r4, [pc, #104]	; (40395c <main+0x284>)
  4038f4:	47a0      	blx	r4
					measurements[i] = dist_met;
  4038f6:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
  4038fa:	009b      	lsls	r3, r3, #2
  4038fc:	f107 0260 	add.w	r2, r7, #96	; 0x60
  403900:	4413      	add	r3, r2
  403902:	3b60      	subs	r3, #96	; 0x60
  403904:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  403906:	601a      	str	r2, [r3, #0]
					draw_graphic(measurements);
  403908:	463b      	mov	r3, r7
  40390a:	4618      	mov	r0, r3
  40390c:	4b35      	ldr	r3, [pc, #212]	; (4039e4 <main+0x30c>)
  40390e:	4798      	blx	r3
					i++;
  403910:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
  403914:	3301      	adds	r3, #1
  403916:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
				}
				
				oled_print = 0;
  40391a:	2300      	movs	r3, #0
  40391c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
				undefined_time = 1;
  403920:	2301      	movs	r3, #1
  403922:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
				undefined_time_counter = 0;
  403926:	4b22      	ldr	r3, [pc, #136]	; (4039b0 <main+0x2d8>)
  403928:	2200      	movs	r2, #0
  40392a:	601a      	str	r2, [r3, #0]
			}
		}
			
	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  40392c:	2002      	movs	r0, #2
  40392e:	4b2e      	ldr	r3, [pc, #184]	; (4039e8 <main+0x310>)
  403930:	4798      	blx	r3
		if (begin_flag) {
  403932:	e701      	b.n	403738 <main+0x60>
  403934:	f3af 8000 	nop.w
  403938:	a0b5ed8d 	.word	0xa0b5ed8d
  40393c:	3eb0c6f7 	.word	0x3eb0c6f7
  403940:	00401e35 	.word	0x00401e35
  403944:	00401971 	.word	0x00401971
  403948:	00403489 	.word	0x00403489
  40394c:	400e1850 	.word	0x400e1850
  403950:	00400cbd 	.word	0x00400cbd
  403954:	2040000c 	.word	0x2040000c
  403958:	00408ddc 	.word	0x00408ddc
  40395c:	00400bb9 	.word	0x00400bb9
  403960:	4000c000 	.word	0x4000c000
  403964:	0040330d 	.word	0x0040330d
  403968:	20400c7c 	.word	0x20400c7c
  40396c:	20400c74 	.word	0x20400c74
  403970:	400e0e00 	.word	0x400e0e00
  403974:	00401f1d 	.word	0x00401f1d
  403978:	004031c1 	.word	0x004031c1
  40397c:	005a83df 	.word	0x005a83df
  403980:	00404221 	.word	0x00404221
  403984:	005a83e0 	.word	0x005a83e0
  403988:	20400001 	.word	0x20400001
  40398c:	00401f39 	.word	0x00401f39
  403990:	20400c76 	.word	0x20400c76
  403994:	4606b2c2 	.word	0x4606b2c2
  403998:	004033b1 	.word	0x004033b1
  40399c:	0040071d 	.word	0x0040071d
  4039a0:	20400c75 	.word	0x20400c75
  4039a4:	400e1830 	.word	0x400e1830
  4039a8:	004002e1 	.word	0x004002e1
  4039ac:	0040073f 	.word	0x0040073f
  4039b0:	20400c78 	.word	0x20400c78
  4039b4:	00408dec 	.word	0x00408dec
  4039b8:	00403c91 	.word	0x00403c91
  4039bc:	00403d5d 	.word	0x00403d5d
  4039c0:	00404181 	.word	0x00404181
  4039c4:	43aa0000 	.word	0x43aa0000
  4039c8:	42c80000 	.word	0x42c80000
  4039cc:	43c80000 	.word	0x43c80000
  4039d0:	00408dfc 	.word	0x00408dfc
  4039d4:	00403cb5 	.word	0x00403cb5
  4039d8:	00408e0c 	.word	0x00408e0c
  4039dc:	0040461d 	.word	0x0040461d
  4039e0:	00408e14 	.word	0x00408e14
  4039e4:	00403649 	.word	0x00403649
  4039e8:	004028f5 	.word	0x004028f5

004039ec <__aeabi_drsub>:
  4039ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4039f0:	e002      	b.n	4039f8 <__adddf3>
  4039f2:	bf00      	nop

004039f4 <__aeabi_dsub>:
  4039f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004039f8 <__adddf3>:
  4039f8:	b530      	push	{r4, r5, lr}
  4039fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4039fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403a02:	ea94 0f05 	teq	r4, r5
  403a06:	bf08      	it	eq
  403a08:	ea90 0f02 	teqeq	r0, r2
  403a0c:	bf1f      	itttt	ne
  403a0e:	ea54 0c00 	orrsne.w	ip, r4, r0
  403a12:	ea55 0c02 	orrsne.w	ip, r5, r2
  403a16:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403a1a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403a1e:	f000 80e2 	beq.w	403be6 <__adddf3+0x1ee>
  403a22:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403a26:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403a2a:	bfb8      	it	lt
  403a2c:	426d      	neglt	r5, r5
  403a2e:	dd0c      	ble.n	403a4a <__adddf3+0x52>
  403a30:	442c      	add	r4, r5
  403a32:	ea80 0202 	eor.w	r2, r0, r2
  403a36:	ea81 0303 	eor.w	r3, r1, r3
  403a3a:	ea82 0000 	eor.w	r0, r2, r0
  403a3e:	ea83 0101 	eor.w	r1, r3, r1
  403a42:	ea80 0202 	eor.w	r2, r0, r2
  403a46:	ea81 0303 	eor.w	r3, r1, r3
  403a4a:	2d36      	cmp	r5, #54	; 0x36
  403a4c:	bf88      	it	hi
  403a4e:	bd30      	pophi	{r4, r5, pc}
  403a50:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403a54:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403a58:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403a5c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403a60:	d002      	beq.n	403a68 <__adddf3+0x70>
  403a62:	4240      	negs	r0, r0
  403a64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403a68:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403a6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403a70:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403a74:	d002      	beq.n	403a7c <__adddf3+0x84>
  403a76:	4252      	negs	r2, r2
  403a78:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403a7c:	ea94 0f05 	teq	r4, r5
  403a80:	f000 80a7 	beq.w	403bd2 <__adddf3+0x1da>
  403a84:	f1a4 0401 	sub.w	r4, r4, #1
  403a88:	f1d5 0e20 	rsbs	lr, r5, #32
  403a8c:	db0d      	blt.n	403aaa <__adddf3+0xb2>
  403a8e:	fa02 fc0e 	lsl.w	ip, r2, lr
  403a92:	fa22 f205 	lsr.w	r2, r2, r5
  403a96:	1880      	adds	r0, r0, r2
  403a98:	f141 0100 	adc.w	r1, r1, #0
  403a9c:	fa03 f20e 	lsl.w	r2, r3, lr
  403aa0:	1880      	adds	r0, r0, r2
  403aa2:	fa43 f305 	asr.w	r3, r3, r5
  403aa6:	4159      	adcs	r1, r3
  403aa8:	e00e      	b.n	403ac8 <__adddf3+0xd0>
  403aaa:	f1a5 0520 	sub.w	r5, r5, #32
  403aae:	f10e 0e20 	add.w	lr, lr, #32
  403ab2:	2a01      	cmp	r2, #1
  403ab4:	fa03 fc0e 	lsl.w	ip, r3, lr
  403ab8:	bf28      	it	cs
  403aba:	f04c 0c02 	orrcs.w	ip, ip, #2
  403abe:	fa43 f305 	asr.w	r3, r3, r5
  403ac2:	18c0      	adds	r0, r0, r3
  403ac4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403ac8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403acc:	d507      	bpl.n	403ade <__adddf3+0xe6>
  403ace:	f04f 0e00 	mov.w	lr, #0
  403ad2:	f1dc 0c00 	rsbs	ip, ip, #0
  403ad6:	eb7e 0000 	sbcs.w	r0, lr, r0
  403ada:	eb6e 0101 	sbc.w	r1, lr, r1
  403ade:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403ae2:	d31b      	bcc.n	403b1c <__adddf3+0x124>
  403ae4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403ae8:	d30c      	bcc.n	403b04 <__adddf3+0x10c>
  403aea:	0849      	lsrs	r1, r1, #1
  403aec:	ea5f 0030 	movs.w	r0, r0, rrx
  403af0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403af4:	f104 0401 	add.w	r4, r4, #1
  403af8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403afc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403b00:	f080 809a 	bcs.w	403c38 <__adddf3+0x240>
  403b04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403b08:	bf08      	it	eq
  403b0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403b0e:	f150 0000 	adcs.w	r0, r0, #0
  403b12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403b16:	ea41 0105 	orr.w	r1, r1, r5
  403b1a:	bd30      	pop	{r4, r5, pc}
  403b1c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403b20:	4140      	adcs	r0, r0
  403b22:	eb41 0101 	adc.w	r1, r1, r1
  403b26:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403b2a:	f1a4 0401 	sub.w	r4, r4, #1
  403b2e:	d1e9      	bne.n	403b04 <__adddf3+0x10c>
  403b30:	f091 0f00 	teq	r1, #0
  403b34:	bf04      	itt	eq
  403b36:	4601      	moveq	r1, r0
  403b38:	2000      	moveq	r0, #0
  403b3a:	fab1 f381 	clz	r3, r1
  403b3e:	bf08      	it	eq
  403b40:	3320      	addeq	r3, #32
  403b42:	f1a3 030b 	sub.w	r3, r3, #11
  403b46:	f1b3 0220 	subs.w	r2, r3, #32
  403b4a:	da0c      	bge.n	403b66 <__adddf3+0x16e>
  403b4c:	320c      	adds	r2, #12
  403b4e:	dd08      	ble.n	403b62 <__adddf3+0x16a>
  403b50:	f102 0c14 	add.w	ip, r2, #20
  403b54:	f1c2 020c 	rsb	r2, r2, #12
  403b58:	fa01 f00c 	lsl.w	r0, r1, ip
  403b5c:	fa21 f102 	lsr.w	r1, r1, r2
  403b60:	e00c      	b.n	403b7c <__adddf3+0x184>
  403b62:	f102 0214 	add.w	r2, r2, #20
  403b66:	bfd8      	it	le
  403b68:	f1c2 0c20 	rsble	ip, r2, #32
  403b6c:	fa01 f102 	lsl.w	r1, r1, r2
  403b70:	fa20 fc0c 	lsr.w	ip, r0, ip
  403b74:	bfdc      	itt	le
  403b76:	ea41 010c 	orrle.w	r1, r1, ip
  403b7a:	4090      	lslle	r0, r2
  403b7c:	1ae4      	subs	r4, r4, r3
  403b7e:	bfa2      	ittt	ge
  403b80:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403b84:	4329      	orrge	r1, r5
  403b86:	bd30      	popge	{r4, r5, pc}
  403b88:	ea6f 0404 	mvn.w	r4, r4
  403b8c:	3c1f      	subs	r4, #31
  403b8e:	da1c      	bge.n	403bca <__adddf3+0x1d2>
  403b90:	340c      	adds	r4, #12
  403b92:	dc0e      	bgt.n	403bb2 <__adddf3+0x1ba>
  403b94:	f104 0414 	add.w	r4, r4, #20
  403b98:	f1c4 0220 	rsb	r2, r4, #32
  403b9c:	fa20 f004 	lsr.w	r0, r0, r4
  403ba0:	fa01 f302 	lsl.w	r3, r1, r2
  403ba4:	ea40 0003 	orr.w	r0, r0, r3
  403ba8:	fa21 f304 	lsr.w	r3, r1, r4
  403bac:	ea45 0103 	orr.w	r1, r5, r3
  403bb0:	bd30      	pop	{r4, r5, pc}
  403bb2:	f1c4 040c 	rsb	r4, r4, #12
  403bb6:	f1c4 0220 	rsb	r2, r4, #32
  403bba:	fa20 f002 	lsr.w	r0, r0, r2
  403bbe:	fa01 f304 	lsl.w	r3, r1, r4
  403bc2:	ea40 0003 	orr.w	r0, r0, r3
  403bc6:	4629      	mov	r1, r5
  403bc8:	bd30      	pop	{r4, r5, pc}
  403bca:	fa21 f004 	lsr.w	r0, r1, r4
  403bce:	4629      	mov	r1, r5
  403bd0:	bd30      	pop	{r4, r5, pc}
  403bd2:	f094 0f00 	teq	r4, #0
  403bd6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403bda:	bf06      	itte	eq
  403bdc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403be0:	3401      	addeq	r4, #1
  403be2:	3d01      	subne	r5, #1
  403be4:	e74e      	b.n	403a84 <__adddf3+0x8c>
  403be6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403bea:	bf18      	it	ne
  403bec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403bf0:	d029      	beq.n	403c46 <__adddf3+0x24e>
  403bf2:	ea94 0f05 	teq	r4, r5
  403bf6:	bf08      	it	eq
  403bf8:	ea90 0f02 	teqeq	r0, r2
  403bfc:	d005      	beq.n	403c0a <__adddf3+0x212>
  403bfe:	ea54 0c00 	orrs.w	ip, r4, r0
  403c02:	bf04      	itt	eq
  403c04:	4619      	moveq	r1, r3
  403c06:	4610      	moveq	r0, r2
  403c08:	bd30      	pop	{r4, r5, pc}
  403c0a:	ea91 0f03 	teq	r1, r3
  403c0e:	bf1e      	ittt	ne
  403c10:	2100      	movne	r1, #0
  403c12:	2000      	movne	r0, #0
  403c14:	bd30      	popne	{r4, r5, pc}
  403c16:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403c1a:	d105      	bne.n	403c28 <__adddf3+0x230>
  403c1c:	0040      	lsls	r0, r0, #1
  403c1e:	4149      	adcs	r1, r1
  403c20:	bf28      	it	cs
  403c22:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403c26:	bd30      	pop	{r4, r5, pc}
  403c28:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403c2c:	bf3c      	itt	cc
  403c2e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403c32:	bd30      	popcc	{r4, r5, pc}
  403c34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403c38:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403c3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403c40:	f04f 0000 	mov.w	r0, #0
  403c44:	bd30      	pop	{r4, r5, pc}
  403c46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403c4a:	bf1a      	itte	ne
  403c4c:	4619      	movne	r1, r3
  403c4e:	4610      	movne	r0, r2
  403c50:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403c54:	bf1c      	itt	ne
  403c56:	460b      	movne	r3, r1
  403c58:	4602      	movne	r2, r0
  403c5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403c5e:	bf06      	itte	eq
  403c60:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403c64:	ea91 0f03 	teqeq	r1, r3
  403c68:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403c6c:	bd30      	pop	{r4, r5, pc}
  403c6e:	bf00      	nop

00403c70 <__aeabi_ui2d>:
  403c70:	f090 0f00 	teq	r0, #0
  403c74:	bf04      	itt	eq
  403c76:	2100      	moveq	r1, #0
  403c78:	4770      	bxeq	lr
  403c7a:	b530      	push	{r4, r5, lr}
  403c7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403c80:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403c84:	f04f 0500 	mov.w	r5, #0
  403c88:	f04f 0100 	mov.w	r1, #0
  403c8c:	e750      	b.n	403b30 <__adddf3+0x138>
  403c8e:	bf00      	nop

00403c90 <__aeabi_i2d>:
  403c90:	f090 0f00 	teq	r0, #0
  403c94:	bf04      	itt	eq
  403c96:	2100      	moveq	r1, #0
  403c98:	4770      	bxeq	lr
  403c9a:	b530      	push	{r4, r5, lr}
  403c9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403ca0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403ca4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403ca8:	bf48      	it	mi
  403caa:	4240      	negmi	r0, r0
  403cac:	f04f 0100 	mov.w	r1, #0
  403cb0:	e73e      	b.n	403b30 <__adddf3+0x138>
  403cb2:	bf00      	nop

00403cb4 <__aeabi_f2d>:
  403cb4:	0042      	lsls	r2, r0, #1
  403cb6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403cba:	ea4f 0131 	mov.w	r1, r1, rrx
  403cbe:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403cc2:	bf1f      	itttt	ne
  403cc4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403cc8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403ccc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403cd0:	4770      	bxne	lr
  403cd2:	f092 0f00 	teq	r2, #0
  403cd6:	bf14      	ite	ne
  403cd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403cdc:	4770      	bxeq	lr
  403cde:	b530      	push	{r4, r5, lr}
  403ce0:	f44f 7460 	mov.w	r4, #896	; 0x380
  403ce4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403ce8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403cec:	e720      	b.n	403b30 <__adddf3+0x138>
  403cee:	bf00      	nop

00403cf0 <__aeabi_ul2d>:
  403cf0:	ea50 0201 	orrs.w	r2, r0, r1
  403cf4:	bf08      	it	eq
  403cf6:	4770      	bxeq	lr
  403cf8:	b530      	push	{r4, r5, lr}
  403cfa:	f04f 0500 	mov.w	r5, #0
  403cfe:	e00a      	b.n	403d16 <__aeabi_l2d+0x16>

00403d00 <__aeabi_l2d>:
  403d00:	ea50 0201 	orrs.w	r2, r0, r1
  403d04:	bf08      	it	eq
  403d06:	4770      	bxeq	lr
  403d08:	b530      	push	{r4, r5, lr}
  403d0a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403d0e:	d502      	bpl.n	403d16 <__aeabi_l2d+0x16>
  403d10:	4240      	negs	r0, r0
  403d12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403d16:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403d1a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403d1e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403d22:	f43f aedc 	beq.w	403ade <__adddf3+0xe6>
  403d26:	f04f 0203 	mov.w	r2, #3
  403d2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403d2e:	bf18      	it	ne
  403d30:	3203      	addne	r2, #3
  403d32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403d36:	bf18      	it	ne
  403d38:	3203      	addne	r2, #3
  403d3a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403d3e:	f1c2 0320 	rsb	r3, r2, #32
  403d42:	fa00 fc03 	lsl.w	ip, r0, r3
  403d46:	fa20 f002 	lsr.w	r0, r0, r2
  403d4a:	fa01 fe03 	lsl.w	lr, r1, r3
  403d4e:	ea40 000e 	orr.w	r0, r0, lr
  403d52:	fa21 f102 	lsr.w	r1, r1, r2
  403d56:	4414      	add	r4, r2
  403d58:	e6c1      	b.n	403ade <__adddf3+0xe6>
  403d5a:	bf00      	nop

00403d5c <__aeabi_dmul>:
  403d5c:	b570      	push	{r4, r5, r6, lr}
  403d5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403d62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403d66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403d6a:	bf1d      	ittte	ne
  403d6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403d70:	ea94 0f0c 	teqne	r4, ip
  403d74:	ea95 0f0c 	teqne	r5, ip
  403d78:	f000 f8de 	bleq	403f38 <__aeabi_dmul+0x1dc>
  403d7c:	442c      	add	r4, r5
  403d7e:	ea81 0603 	eor.w	r6, r1, r3
  403d82:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403d86:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403d8a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403d8e:	bf18      	it	ne
  403d90:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403d94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403d98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403d9c:	d038      	beq.n	403e10 <__aeabi_dmul+0xb4>
  403d9e:	fba0 ce02 	umull	ip, lr, r0, r2
  403da2:	f04f 0500 	mov.w	r5, #0
  403da6:	fbe1 e502 	umlal	lr, r5, r1, r2
  403daa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403dae:	fbe0 e503 	umlal	lr, r5, r0, r3
  403db2:	f04f 0600 	mov.w	r6, #0
  403db6:	fbe1 5603 	umlal	r5, r6, r1, r3
  403dba:	f09c 0f00 	teq	ip, #0
  403dbe:	bf18      	it	ne
  403dc0:	f04e 0e01 	orrne.w	lr, lr, #1
  403dc4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403dc8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403dcc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403dd0:	d204      	bcs.n	403ddc <__aeabi_dmul+0x80>
  403dd2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  403dd6:	416d      	adcs	r5, r5
  403dd8:	eb46 0606 	adc.w	r6, r6, r6
  403ddc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403de0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403de4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403de8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403dec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403df0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403df4:	bf88      	it	hi
  403df6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403dfa:	d81e      	bhi.n	403e3a <__aeabi_dmul+0xde>
  403dfc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403e00:	bf08      	it	eq
  403e02:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  403e06:	f150 0000 	adcs.w	r0, r0, #0
  403e0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403e0e:	bd70      	pop	{r4, r5, r6, pc}
  403e10:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403e14:	ea46 0101 	orr.w	r1, r6, r1
  403e18:	ea40 0002 	orr.w	r0, r0, r2
  403e1c:	ea81 0103 	eor.w	r1, r1, r3
  403e20:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403e24:	bfc2      	ittt	gt
  403e26:	ebd4 050c 	rsbsgt	r5, r4, ip
  403e2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403e2e:	bd70      	popgt	{r4, r5, r6, pc}
  403e30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403e34:	f04f 0e00 	mov.w	lr, #0
  403e38:	3c01      	subs	r4, #1
  403e3a:	f300 80ab 	bgt.w	403f94 <__aeabi_dmul+0x238>
  403e3e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403e42:	bfde      	ittt	le
  403e44:	2000      	movle	r0, #0
  403e46:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  403e4a:	bd70      	pople	{r4, r5, r6, pc}
  403e4c:	f1c4 0400 	rsb	r4, r4, #0
  403e50:	3c20      	subs	r4, #32
  403e52:	da35      	bge.n	403ec0 <__aeabi_dmul+0x164>
  403e54:	340c      	adds	r4, #12
  403e56:	dc1b      	bgt.n	403e90 <__aeabi_dmul+0x134>
  403e58:	f104 0414 	add.w	r4, r4, #20
  403e5c:	f1c4 0520 	rsb	r5, r4, #32
  403e60:	fa00 f305 	lsl.w	r3, r0, r5
  403e64:	fa20 f004 	lsr.w	r0, r0, r4
  403e68:	fa01 f205 	lsl.w	r2, r1, r5
  403e6c:	ea40 0002 	orr.w	r0, r0, r2
  403e70:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403e74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403e78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403e7c:	fa21 f604 	lsr.w	r6, r1, r4
  403e80:	eb42 0106 	adc.w	r1, r2, r6
  403e84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403e88:	bf08      	it	eq
  403e8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403e8e:	bd70      	pop	{r4, r5, r6, pc}
  403e90:	f1c4 040c 	rsb	r4, r4, #12
  403e94:	f1c4 0520 	rsb	r5, r4, #32
  403e98:	fa00 f304 	lsl.w	r3, r0, r4
  403e9c:	fa20 f005 	lsr.w	r0, r0, r5
  403ea0:	fa01 f204 	lsl.w	r2, r1, r4
  403ea4:	ea40 0002 	orr.w	r0, r0, r2
  403ea8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403eac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403eb0:	f141 0100 	adc.w	r1, r1, #0
  403eb4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403eb8:	bf08      	it	eq
  403eba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403ebe:	bd70      	pop	{r4, r5, r6, pc}
  403ec0:	f1c4 0520 	rsb	r5, r4, #32
  403ec4:	fa00 f205 	lsl.w	r2, r0, r5
  403ec8:	ea4e 0e02 	orr.w	lr, lr, r2
  403ecc:	fa20 f304 	lsr.w	r3, r0, r4
  403ed0:	fa01 f205 	lsl.w	r2, r1, r5
  403ed4:	ea43 0302 	orr.w	r3, r3, r2
  403ed8:	fa21 f004 	lsr.w	r0, r1, r4
  403edc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403ee0:	fa21 f204 	lsr.w	r2, r1, r4
  403ee4:	ea20 0002 	bic.w	r0, r0, r2
  403ee8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403eec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403ef0:	bf08      	it	eq
  403ef2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403ef6:	bd70      	pop	{r4, r5, r6, pc}
  403ef8:	f094 0f00 	teq	r4, #0
  403efc:	d10f      	bne.n	403f1e <__aeabi_dmul+0x1c2>
  403efe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403f02:	0040      	lsls	r0, r0, #1
  403f04:	eb41 0101 	adc.w	r1, r1, r1
  403f08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403f0c:	bf08      	it	eq
  403f0e:	3c01      	subeq	r4, #1
  403f10:	d0f7      	beq.n	403f02 <__aeabi_dmul+0x1a6>
  403f12:	ea41 0106 	orr.w	r1, r1, r6
  403f16:	f095 0f00 	teq	r5, #0
  403f1a:	bf18      	it	ne
  403f1c:	4770      	bxne	lr
  403f1e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403f22:	0052      	lsls	r2, r2, #1
  403f24:	eb43 0303 	adc.w	r3, r3, r3
  403f28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403f2c:	bf08      	it	eq
  403f2e:	3d01      	subeq	r5, #1
  403f30:	d0f7      	beq.n	403f22 <__aeabi_dmul+0x1c6>
  403f32:	ea43 0306 	orr.w	r3, r3, r6
  403f36:	4770      	bx	lr
  403f38:	ea94 0f0c 	teq	r4, ip
  403f3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403f40:	bf18      	it	ne
  403f42:	ea95 0f0c 	teqne	r5, ip
  403f46:	d00c      	beq.n	403f62 <__aeabi_dmul+0x206>
  403f48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403f4c:	bf18      	it	ne
  403f4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403f52:	d1d1      	bne.n	403ef8 <__aeabi_dmul+0x19c>
  403f54:	ea81 0103 	eor.w	r1, r1, r3
  403f58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403f5c:	f04f 0000 	mov.w	r0, #0
  403f60:	bd70      	pop	{r4, r5, r6, pc}
  403f62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403f66:	bf06      	itte	eq
  403f68:	4610      	moveq	r0, r2
  403f6a:	4619      	moveq	r1, r3
  403f6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403f70:	d019      	beq.n	403fa6 <__aeabi_dmul+0x24a>
  403f72:	ea94 0f0c 	teq	r4, ip
  403f76:	d102      	bne.n	403f7e <__aeabi_dmul+0x222>
  403f78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403f7c:	d113      	bne.n	403fa6 <__aeabi_dmul+0x24a>
  403f7e:	ea95 0f0c 	teq	r5, ip
  403f82:	d105      	bne.n	403f90 <__aeabi_dmul+0x234>
  403f84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403f88:	bf1c      	itt	ne
  403f8a:	4610      	movne	r0, r2
  403f8c:	4619      	movne	r1, r3
  403f8e:	d10a      	bne.n	403fa6 <__aeabi_dmul+0x24a>
  403f90:	ea81 0103 	eor.w	r1, r1, r3
  403f94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403f98:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403f9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403fa0:	f04f 0000 	mov.w	r0, #0
  403fa4:	bd70      	pop	{r4, r5, r6, pc}
  403fa6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403faa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403fae:	bd70      	pop	{r4, r5, r6, pc}

00403fb0 <__aeabi_ddiv>:
  403fb0:	b570      	push	{r4, r5, r6, lr}
  403fb2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403fb6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403fba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403fbe:	bf1d      	ittte	ne
  403fc0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403fc4:	ea94 0f0c 	teqne	r4, ip
  403fc8:	ea95 0f0c 	teqne	r5, ip
  403fcc:	f000 f8a7 	bleq	40411e <__aeabi_ddiv+0x16e>
  403fd0:	eba4 0405 	sub.w	r4, r4, r5
  403fd4:	ea81 0e03 	eor.w	lr, r1, r3
  403fd8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403fdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403fe0:	f000 8088 	beq.w	4040f4 <__aeabi_ddiv+0x144>
  403fe4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403fe8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403fec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403ff0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403ff4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403ff8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403ffc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404000:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404004:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404008:	429d      	cmp	r5, r3
  40400a:	bf08      	it	eq
  40400c:	4296      	cmpeq	r6, r2
  40400e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404012:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404016:	d202      	bcs.n	40401e <__aeabi_ddiv+0x6e>
  404018:	085b      	lsrs	r3, r3, #1
  40401a:	ea4f 0232 	mov.w	r2, r2, rrx
  40401e:	1ab6      	subs	r6, r6, r2
  404020:	eb65 0503 	sbc.w	r5, r5, r3
  404024:	085b      	lsrs	r3, r3, #1
  404026:	ea4f 0232 	mov.w	r2, r2, rrx
  40402a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40402e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404032:	ebb6 0e02 	subs.w	lr, r6, r2
  404036:	eb75 0e03 	sbcs.w	lr, r5, r3
  40403a:	bf22      	ittt	cs
  40403c:	1ab6      	subcs	r6, r6, r2
  40403e:	4675      	movcs	r5, lr
  404040:	ea40 000c 	orrcs.w	r0, r0, ip
  404044:	085b      	lsrs	r3, r3, #1
  404046:	ea4f 0232 	mov.w	r2, r2, rrx
  40404a:	ebb6 0e02 	subs.w	lr, r6, r2
  40404e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404052:	bf22      	ittt	cs
  404054:	1ab6      	subcs	r6, r6, r2
  404056:	4675      	movcs	r5, lr
  404058:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40405c:	085b      	lsrs	r3, r3, #1
  40405e:	ea4f 0232 	mov.w	r2, r2, rrx
  404062:	ebb6 0e02 	subs.w	lr, r6, r2
  404066:	eb75 0e03 	sbcs.w	lr, r5, r3
  40406a:	bf22      	ittt	cs
  40406c:	1ab6      	subcs	r6, r6, r2
  40406e:	4675      	movcs	r5, lr
  404070:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404074:	085b      	lsrs	r3, r3, #1
  404076:	ea4f 0232 	mov.w	r2, r2, rrx
  40407a:	ebb6 0e02 	subs.w	lr, r6, r2
  40407e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404082:	bf22      	ittt	cs
  404084:	1ab6      	subcs	r6, r6, r2
  404086:	4675      	movcs	r5, lr
  404088:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40408c:	ea55 0e06 	orrs.w	lr, r5, r6
  404090:	d018      	beq.n	4040c4 <__aeabi_ddiv+0x114>
  404092:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404096:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40409a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40409e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4040a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4040a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4040aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4040ae:	d1c0      	bne.n	404032 <__aeabi_ddiv+0x82>
  4040b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040b4:	d10b      	bne.n	4040ce <__aeabi_ddiv+0x11e>
  4040b6:	ea41 0100 	orr.w	r1, r1, r0
  4040ba:	f04f 0000 	mov.w	r0, #0
  4040be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4040c2:	e7b6      	b.n	404032 <__aeabi_ddiv+0x82>
  4040c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4040c8:	bf04      	itt	eq
  4040ca:	4301      	orreq	r1, r0
  4040cc:	2000      	moveq	r0, #0
  4040ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4040d2:	bf88      	it	hi
  4040d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4040d8:	f63f aeaf 	bhi.w	403e3a <__aeabi_dmul+0xde>
  4040dc:	ebb5 0c03 	subs.w	ip, r5, r3
  4040e0:	bf04      	itt	eq
  4040e2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4040e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4040ea:	f150 0000 	adcs.w	r0, r0, #0
  4040ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4040f2:	bd70      	pop	{r4, r5, r6, pc}
  4040f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4040f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4040fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404100:	bfc2      	ittt	gt
  404102:	ebd4 050c 	rsbsgt	r5, r4, ip
  404106:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40410a:	bd70      	popgt	{r4, r5, r6, pc}
  40410c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404110:	f04f 0e00 	mov.w	lr, #0
  404114:	3c01      	subs	r4, #1
  404116:	e690      	b.n	403e3a <__aeabi_dmul+0xde>
  404118:	ea45 0e06 	orr.w	lr, r5, r6
  40411c:	e68d      	b.n	403e3a <__aeabi_dmul+0xde>
  40411e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404122:	ea94 0f0c 	teq	r4, ip
  404126:	bf08      	it	eq
  404128:	ea95 0f0c 	teqeq	r5, ip
  40412c:	f43f af3b 	beq.w	403fa6 <__aeabi_dmul+0x24a>
  404130:	ea94 0f0c 	teq	r4, ip
  404134:	d10a      	bne.n	40414c <__aeabi_ddiv+0x19c>
  404136:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40413a:	f47f af34 	bne.w	403fa6 <__aeabi_dmul+0x24a>
  40413e:	ea95 0f0c 	teq	r5, ip
  404142:	f47f af25 	bne.w	403f90 <__aeabi_dmul+0x234>
  404146:	4610      	mov	r0, r2
  404148:	4619      	mov	r1, r3
  40414a:	e72c      	b.n	403fa6 <__aeabi_dmul+0x24a>
  40414c:	ea95 0f0c 	teq	r5, ip
  404150:	d106      	bne.n	404160 <__aeabi_ddiv+0x1b0>
  404152:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404156:	f43f aefd 	beq.w	403f54 <__aeabi_dmul+0x1f8>
  40415a:	4610      	mov	r0, r2
  40415c:	4619      	mov	r1, r3
  40415e:	e722      	b.n	403fa6 <__aeabi_dmul+0x24a>
  404160:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404164:	bf18      	it	ne
  404166:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40416a:	f47f aec5 	bne.w	403ef8 <__aeabi_dmul+0x19c>
  40416e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404172:	f47f af0d 	bne.w	403f90 <__aeabi_dmul+0x234>
  404176:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40417a:	f47f aeeb 	bne.w	403f54 <__aeabi_dmul+0x1f8>
  40417e:	e712      	b.n	403fa6 <__aeabi_dmul+0x24a>

00404180 <__aeabi_d2f>:
  404180:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404184:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404188:	bf24      	itt	cs
  40418a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40418e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404192:	d90d      	bls.n	4041b0 <__aeabi_d2f+0x30>
  404194:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404198:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40419c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4041a0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4041a4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4041a8:	bf08      	it	eq
  4041aa:	f020 0001 	biceq.w	r0, r0, #1
  4041ae:	4770      	bx	lr
  4041b0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4041b4:	d121      	bne.n	4041fa <__aeabi_d2f+0x7a>
  4041b6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4041ba:	bfbc      	itt	lt
  4041bc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4041c0:	4770      	bxlt	lr
  4041c2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4041c6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4041ca:	f1c2 0218 	rsb	r2, r2, #24
  4041ce:	f1c2 0c20 	rsb	ip, r2, #32
  4041d2:	fa10 f30c 	lsls.w	r3, r0, ip
  4041d6:	fa20 f002 	lsr.w	r0, r0, r2
  4041da:	bf18      	it	ne
  4041dc:	f040 0001 	orrne.w	r0, r0, #1
  4041e0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4041e4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4041e8:	fa03 fc0c 	lsl.w	ip, r3, ip
  4041ec:	ea40 000c 	orr.w	r0, r0, ip
  4041f0:	fa23 f302 	lsr.w	r3, r3, r2
  4041f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4041f8:	e7cc      	b.n	404194 <__aeabi_d2f+0x14>
  4041fa:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4041fe:	d107      	bne.n	404210 <__aeabi_d2f+0x90>
  404200:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404204:	bf1e      	ittt	ne
  404206:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40420a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40420e:	4770      	bxne	lr
  404210:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  404214:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404218:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40421c:	4770      	bx	lr
  40421e:	bf00      	nop

00404220 <__aeabi_uldivmod>:
  404220:	b953      	cbnz	r3, 404238 <__aeabi_uldivmod+0x18>
  404222:	b94a      	cbnz	r2, 404238 <__aeabi_uldivmod+0x18>
  404224:	2900      	cmp	r1, #0
  404226:	bf08      	it	eq
  404228:	2800      	cmpeq	r0, #0
  40422a:	bf1c      	itt	ne
  40422c:	f04f 31ff 	movne.w	r1, #4294967295
  404230:	f04f 30ff 	movne.w	r0, #4294967295
  404234:	f000 b97a 	b.w	40452c <__aeabi_idiv0>
  404238:	f1ad 0c08 	sub.w	ip, sp, #8
  40423c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404240:	f000 f806 	bl	404250 <__udivmoddi4>
  404244:	f8dd e004 	ldr.w	lr, [sp, #4]
  404248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40424c:	b004      	add	sp, #16
  40424e:	4770      	bx	lr

00404250 <__udivmoddi4>:
  404250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404254:	468c      	mov	ip, r1
  404256:	460d      	mov	r5, r1
  404258:	4604      	mov	r4, r0
  40425a:	9e08      	ldr	r6, [sp, #32]
  40425c:	2b00      	cmp	r3, #0
  40425e:	d151      	bne.n	404304 <__udivmoddi4+0xb4>
  404260:	428a      	cmp	r2, r1
  404262:	4617      	mov	r7, r2
  404264:	d96d      	bls.n	404342 <__udivmoddi4+0xf2>
  404266:	fab2 fe82 	clz	lr, r2
  40426a:	f1be 0f00 	cmp.w	lr, #0
  40426e:	d00b      	beq.n	404288 <__udivmoddi4+0x38>
  404270:	f1ce 0c20 	rsb	ip, lr, #32
  404274:	fa01 f50e 	lsl.w	r5, r1, lr
  404278:	fa20 fc0c 	lsr.w	ip, r0, ip
  40427c:	fa02 f70e 	lsl.w	r7, r2, lr
  404280:	ea4c 0c05 	orr.w	ip, ip, r5
  404284:	fa00 f40e 	lsl.w	r4, r0, lr
  404288:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40428c:	0c25      	lsrs	r5, r4, #16
  40428e:	fbbc f8fa 	udiv	r8, ip, sl
  404292:	fa1f f987 	uxth.w	r9, r7
  404296:	fb0a cc18 	mls	ip, sl, r8, ip
  40429a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40429e:	fb08 f309 	mul.w	r3, r8, r9
  4042a2:	42ab      	cmp	r3, r5
  4042a4:	d90a      	bls.n	4042bc <__udivmoddi4+0x6c>
  4042a6:	19ed      	adds	r5, r5, r7
  4042a8:	f108 32ff 	add.w	r2, r8, #4294967295
  4042ac:	f080 8123 	bcs.w	4044f6 <__udivmoddi4+0x2a6>
  4042b0:	42ab      	cmp	r3, r5
  4042b2:	f240 8120 	bls.w	4044f6 <__udivmoddi4+0x2a6>
  4042b6:	f1a8 0802 	sub.w	r8, r8, #2
  4042ba:	443d      	add	r5, r7
  4042bc:	1aed      	subs	r5, r5, r3
  4042be:	b2a4      	uxth	r4, r4
  4042c0:	fbb5 f0fa 	udiv	r0, r5, sl
  4042c4:	fb0a 5510 	mls	r5, sl, r0, r5
  4042c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4042cc:	fb00 f909 	mul.w	r9, r0, r9
  4042d0:	45a1      	cmp	r9, r4
  4042d2:	d909      	bls.n	4042e8 <__udivmoddi4+0x98>
  4042d4:	19e4      	adds	r4, r4, r7
  4042d6:	f100 33ff 	add.w	r3, r0, #4294967295
  4042da:	f080 810a 	bcs.w	4044f2 <__udivmoddi4+0x2a2>
  4042de:	45a1      	cmp	r9, r4
  4042e0:	f240 8107 	bls.w	4044f2 <__udivmoddi4+0x2a2>
  4042e4:	3802      	subs	r0, #2
  4042e6:	443c      	add	r4, r7
  4042e8:	eba4 0409 	sub.w	r4, r4, r9
  4042ec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4042f0:	2100      	movs	r1, #0
  4042f2:	2e00      	cmp	r6, #0
  4042f4:	d061      	beq.n	4043ba <__udivmoddi4+0x16a>
  4042f6:	fa24 f40e 	lsr.w	r4, r4, lr
  4042fa:	2300      	movs	r3, #0
  4042fc:	6034      	str	r4, [r6, #0]
  4042fe:	6073      	str	r3, [r6, #4]
  404300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404304:	428b      	cmp	r3, r1
  404306:	d907      	bls.n	404318 <__udivmoddi4+0xc8>
  404308:	2e00      	cmp	r6, #0
  40430a:	d054      	beq.n	4043b6 <__udivmoddi4+0x166>
  40430c:	2100      	movs	r1, #0
  40430e:	e886 0021 	stmia.w	r6, {r0, r5}
  404312:	4608      	mov	r0, r1
  404314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404318:	fab3 f183 	clz	r1, r3
  40431c:	2900      	cmp	r1, #0
  40431e:	f040 808e 	bne.w	40443e <__udivmoddi4+0x1ee>
  404322:	42ab      	cmp	r3, r5
  404324:	d302      	bcc.n	40432c <__udivmoddi4+0xdc>
  404326:	4282      	cmp	r2, r0
  404328:	f200 80fa 	bhi.w	404520 <__udivmoddi4+0x2d0>
  40432c:	1a84      	subs	r4, r0, r2
  40432e:	eb65 0503 	sbc.w	r5, r5, r3
  404332:	2001      	movs	r0, #1
  404334:	46ac      	mov	ip, r5
  404336:	2e00      	cmp	r6, #0
  404338:	d03f      	beq.n	4043ba <__udivmoddi4+0x16a>
  40433a:	e886 1010 	stmia.w	r6, {r4, ip}
  40433e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404342:	b912      	cbnz	r2, 40434a <__udivmoddi4+0xfa>
  404344:	2701      	movs	r7, #1
  404346:	fbb7 f7f2 	udiv	r7, r7, r2
  40434a:	fab7 fe87 	clz	lr, r7
  40434e:	f1be 0f00 	cmp.w	lr, #0
  404352:	d134      	bne.n	4043be <__udivmoddi4+0x16e>
  404354:	1beb      	subs	r3, r5, r7
  404356:	0c3a      	lsrs	r2, r7, #16
  404358:	fa1f fc87 	uxth.w	ip, r7
  40435c:	2101      	movs	r1, #1
  40435e:	fbb3 f8f2 	udiv	r8, r3, r2
  404362:	0c25      	lsrs	r5, r4, #16
  404364:	fb02 3318 	mls	r3, r2, r8, r3
  404368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40436c:	fb0c f308 	mul.w	r3, ip, r8
  404370:	42ab      	cmp	r3, r5
  404372:	d907      	bls.n	404384 <__udivmoddi4+0x134>
  404374:	19ed      	adds	r5, r5, r7
  404376:	f108 30ff 	add.w	r0, r8, #4294967295
  40437a:	d202      	bcs.n	404382 <__udivmoddi4+0x132>
  40437c:	42ab      	cmp	r3, r5
  40437e:	f200 80d1 	bhi.w	404524 <__udivmoddi4+0x2d4>
  404382:	4680      	mov	r8, r0
  404384:	1aed      	subs	r5, r5, r3
  404386:	b2a3      	uxth	r3, r4
  404388:	fbb5 f0f2 	udiv	r0, r5, r2
  40438c:	fb02 5510 	mls	r5, r2, r0, r5
  404390:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404394:	fb0c fc00 	mul.w	ip, ip, r0
  404398:	45a4      	cmp	ip, r4
  40439a:	d907      	bls.n	4043ac <__udivmoddi4+0x15c>
  40439c:	19e4      	adds	r4, r4, r7
  40439e:	f100 33ff 	add.w	r3, r0, #4294967295
  4043a2:	d202      	bcs.n	4043aa <__udivmoddi4+0x15a>
  4043a4:	45a4      	cmp	ip, r4
  4043a6:	f200 80b8 	bhi.w	40451a <__udivmoddi4+0x2ca>
  4043aa:	4618      	mov	r0, r3
  4043ac:	eba4 040c 	sub.w	r4, r4, ip
  4043b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4043b4:	e79d      	b.n	4042f2 <__udivmoddi4+0xa2>
  4043b6:	4631      	mov	r1, r6
  4043b8:	4630      	mov	r0, r6
  4043ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043be:	f1ce 0420 	rsb	r4, lr, #32
  4043c2:	fa05 f30e 	lsl.w	r3, r5, lr
  4043c6:	fa07 f70e 	lsl.w	r7, r7, lr
  4043ca:	fa20 f804 	lsr.w	r8, r0, r4
  4043ce:	0c3a      	lsrs	r2, r7, #16
  4043d0:	fa25 f404 	lsr.w	r4, r5, r4
  4043d4:	ea48 0803 	orr.w	r8, r8, r3
  4043d8:	fbb4 f1f2 	udiv	r1, r4, r2
  4043dc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4043e0:	fb02 4411 	mls	r4, r2, r1, r4
  4043e4:	fa1f fc87 	uxth.w	ip, r7
  4043e8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4043ec:	fb01 f30c 	mul.w	r3, r1, ip
  4043f0:	42ab      	cmp	r3, r5
  4043f2:	fa00 f40e 	lsl.w	r4, r0, lr
  4043f6:	d909      	bls.n	40440c <__udivmoddi4+0x1bc>
  4043f8:	19ed      	adds	r5, r5, r7
  4043fa:	f101 30ff 	add.w	r0, r1, #4294967295
  4043fe:	f080 808a 	bcs.w	404516 <__udivmoddi4+0x2c6>
  404402:	42ab      	cmp	r3, r5
  404404:	f240 8087 	bls.w	404516 <__udivmoddi4+0x2c6>
  404408:	3902      	subs	r1, #2
  40440a:	443d      	add	r5, r7
  40440c:	1aeb      	subs	r3, r5, r3
  40440e:	fa1f f588 	uxth.w	r5, r8
  404412:	fbb3 f0f2 	udiv	r0, r3, r2
  404416:	fb02 3310 	mls	r3, r2, r0, r3
  40441a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40441e:	fb00 f30c 	mul.w	r3, r0, ip
  404422:	42ab      	cmp	r3, r5
  404424:	d907      	bls.n	404436 <__udivmoddi4+0x1e6>
  404426:	19ed      	adds	r5, r5, r7
  404428:	f100 38ff 	add.w	r8, r0, #4294967295
  40442c:	d26f      	bcs.n	40450e <__udivmoddi4+0x2be>
  40442e:	42ab      	cmp	r3, r5
  404430:	d96d      	bls.n	40450e <__udivmoddi4+0x2be>
  404432:	3802      	subs	r0, #2
  404434:	443d      	add	r5, r7
  404436:	1aeb      	subs	r3, r5, r3
  404438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40443c:	e78f      	b.n	40435e <__udivmoddi4+0x10e>
  40443e:	f1c1 0720 	rsb	r7, r1, #32
  404442:	fa22 f807 	lsr.w	r8, r2, r7
  404446:	408b      	lsls	r3, r1
  404448:	fa05 f401 	lsl.w	r4, r5, r1
  40444c:	ea48 0303 	orr.w	r3, r8, r3
  404450:	fa20 fe07 	lsr.w	lr, r0, r7
  404454:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404458:	40fd      	lsrs	r5, r7
  40445a:	ea4e 0e04 	orr.w	lr, lr, r4
  40445e:	fbb5 f9fc 	udiv	r9, r5, ip
  404462:	ea4f 441e 	mov.w	r4, lr, lsr #16
  404466:	fb0c 5519 	mls	r5, ip, r9, r5
  40446a:	fa1f f883 	uxth.w	r8, r3
  40446e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404472:	fb09 f408 	mul.w	r4, r9, r8
  404476:	42ac      	cmp	r4, r5
  404478:	fa02 f201 	lsl.w	r2, r2, r1
  40447c:	fa00 fa01 	lsl.w	sl, r0, r1
  404480:	d908      	bls.n	404494 <__udivmoddi4+0x244>
  404482:	18ed      	adds	r5, r5, r3
  404484:	f109 30ff 	add.w	r0, r9, #4294967295
  404488:	d243      	bcs.n	404512 <__udivmoddi4+0x2c2>
  40448a:	42ac      	cmp	r4, r5
  40448c:	d941      	bls.n	404512 <__udivmoddi4+0x2c2>
  40448e:	f1a9 0902 	sub.w	r9, r9, #2
  404492:	441d      	add	r5, r3
  404494:	1b2d      	subs	r5, r5, r4
  404496:	fa1f fe8e 	uxth.w	lr, lr
  40449a:	fbb5 f0fc 	udiv	r0, r5, ip
  40449e:	fb0c 5510 	mls	r5, ip, r0, r5
  4044a2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4044a6:	fb00 f808 	mul.w	r8, r0, r8
  4044aa:	45a0      	cmp	r8, r4
  4044ac:	d907      	bls.n	4044be <__udivmoddi4+0x26e>
  4044ae:	18e4      	adds	r4, r4, r3
  4044b0:	f100 35ff 	add.w	r5, r0, #4294967295
  4044b4:	d229      	bcs.n	40450a <__udivmoddi4+0x2ba>
  4044b6:	45a0      	cmp	r8, r4
  4044b8:	d927      	bls.n	40450a <__udivmoddi4+0x2ba>
  4044ba:	3802      	subs	r0, #2
  4044bc:	441c      	add	r4, r3
  4044be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4044c2:	eba4 0408 	sub.w	r4, r4, r8
  4044c6:	fba0 8902 	umull	r8, r9, r0, r2
  4044ca:	454c      	cmp	r4, r9
  4044cc:	46c6      	mov	lr, r8
  4044ce:	464d      	mov	r5, r9
  4044d0:	d315      	bcc.n	4044fe <__udivmoddi4+0x2ae>
  4044d2:	d012      	beq.n	4044fa <__udivmoddi4+0x2aa>
  4044d4:	b156      	cbz	r6, 4044ec <__udivmoddi4+0x29c>
  4044d6:	ebba 030e 	subs.w	r3, sl, lr
  4044da:	eb64 0405 	sbc.w	r4, r4, r5
  4044de:	fa04 f707 	lsl.w	r7, r4, r7
  4044e2:	40cb      	lsrs	r3, r1
  4044e4:	431f      	orrs	r7, r3
  4044e6:	40cc      	lsrs	r4, r1
  4044e8:	6037      	str	r7, [r6, #0]
  4044ea:	6074      	str	r4, [r6, #4]
  4044ec:	2100      	movs	r1, #0
  4044ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4044f2:	4618      	mov	r0, r3
  4044f4:	e6f8      	b.n	4042e8 <__udivmoddi4+0x98>
  4044f6:	4690      	mov	r8, r2
  4044f8:	e6e0      	b.n	4042bc <__udivmoddi4+0x6c>
  4044fa:	45c2      	cmp	sl, r8
  4044fc:	d2ea      	bcs.n	4044d4 <__udivmoddi4+0x284>
  4044fe:	ebb8 0e02 	subs.w	lr, r8, r2
  404502:	eb69 0503 	sbc.w	r5, r9, r3
  404506:	3801      	subs	r0, #1
  404508:	e7e4      	b.n	4044d4 <__udivmoddi4+0x284>
  40450a:	4628      	mov	r0, r5
  40450c:	e7d7      	b.n	4044be <__udivmoddi4+0x26e>
  40450e:	4640      	mov	r0, r8
  404510:	e791      	b.n	404436 <__udivmoddi4+0x1e6>
  404512:	4681      	mov	r9, r0
  404514:	e7be      	b.n	404494 <__udivmoddi4+0x244>
  404516:	4601      	mov	r1, r0
  404518:	e778      	b.n	40440c <__udivmoddi4+0x1bc>
  40451a:	3802      	subs	r0, #2
  40451c:	443c      	add	r4, r7
  40451e:	e745      	b.n	4043ac <__udivmoddi4+0x15c>
  404520:	4608      	mov	r0, r1
  404522:	e708      	b.n	404336 <__udivmoddi4+0xe6>
  404524:	f1a8 0802 	sub.w	r8, r8, #2
  404528:	443d      	add	r5, r7
  40452a:	e72b      	b.n	404384 <__udivmoddi4+0x134>

0040452c <__aeabi_idiv0>:
  40452c:	4770      	bx	lr
  40452e:	bf00      	nop

00404530 <__libc_init_array>:
  404530:	b570      	push	{r4, r5, r6, lr}
  404532:	4e0f      	ldr	r6, [pc, #60]	; (404570 <__libc_init_array+0x40>)
  404534:	4d0f      	ldr	r5, [pc, #60]	; (404574 <__libc_init_array+0x44>)
  404536:	1b76      	subs	r6, r6, r5
  404538:	10b6      	asrs	r6, r6, #2
  40453a:	bf18      	it	ne
  40453c:	2400      	movne	r4, #0
  40453e:	d005      	beq.n	40454c <__libc_init_array+0x1c>
  404540:	3401      	adds	r4, #1
  404542:	f855 3b04 	ldr.w	r3, [r5], #4
  404546:	4798      	blx	r3
  404548:	42a6      	cmp	r6, r4
  40454a:	d1f9      	bne.n	404540 <__libc_init_array+0x10>
  40454c:	4e0a      	ldr	r6, [pc, #40]	; (404578 <__libc_init_array+0x48>)
  40454e:	4d0b      	ldr	r5, [pc, #44]	; (40457c <__libc_init_array+0x4c>)
  404550:	1b76      	subs	r6, r6, r5
  404552:	f004 fda9 	bl	4090a8 <_init>
  404556:	10b6      	asrs	r6, r6, #2
  404558:	bf18      	it	ne
  40455a:	2400      	movne	r4, #0
  40455c:	d006      	beq.n	40456c <__libc_init_array+0x3c>
  40455e:	3401      	adds	r4, #1
  404560:	f855 3b04 	ldr.w	r3, [r5], #4
  404564:	4798      	blx	r3
  404566:	42a6      	cmp	r6, r4
  404568:	d1f9      	bne.n	40455e <__libc_init_array+0x2e>
  40456a:	bd70      	pop	{r4, r5, r6, pc}
  40456c:	bd70      	pop	{r4, r5, r6, pc}
  40456e:	bf00      	nop
  404570:	004090b4 	.word	0x004090b4
  404574:	004090b4 	.word	0x004090b4
  404578:	004090bc 	.word	0x004090bc
  40457c:	004090b4 	.word	0x004090b4

00404580 <memset>:
  404580:	b470      	push	{r4, r5, r6}
  404582:	0786      	lsls	r6, r0, #30
  404584:	d046      	beq.n	404614 <memset+0x94>
  404586:	1e54      	subs	r4, r2, #1
  404588:	2a00      	cmp	r2, #0
  40458a:	d041      	beq.n	404610 <memset+0x90>
  40458c:	b2ca      	uxtb	r2, r1
  40458e:	4603      	mov	r3, r0
  404590:	e002      	b.n	404598 <memset+0x18>
  404592:	f114 34ff 	adds.w	r4, r4, #4294967295
  404596:	d33b      	bcc.n	404610 <memset+0x90>
  404598:	f803 2b01 	strb.w	r2, [r3], #1
  40459c:	079d      	lsls	r5, r3, #30
  40459e:	d1f8      	bne.n	404592 <memset+0x12>
  4045a0:	2c03      	cmp	r4, #3
  4045a2:	d92e      	bls.n	404602 <memset+0x82>
  4045a4:	b2cd      	uxtb	r5, r1
  4045a6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4045aa:	2c0f      	cmp	r4, #15
  4045ac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4045b0:	d919      	bls.n	4045e6 <memset+0x66>
  4045b2:	f103 0210 	add.w	r2, r3, #16
  4045b6:	4626      	mov	r6, r4
  4045b8:	3e10      	subs	r6, #16
  4045ba:	2e0f      	cmp	r6, #15
  4045bc:	f842 5c10 	str.w	r5, [r2, #-16]
  4045c0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4045c4:	f842 5c08 	str.w	r5, [r2, #-8]
  4045c8:	f842 5c04 	str.w	r5, [r2, #-4]
  4045cc:	f102 0210 	add.w	r2, r2, #16
  4045d0:	d8f2      	bhi.n	4045b8 <memset+0x38>
  4045d2:	f1a4 0210 	sub.w	r2, r4, #16
  4045d6:	f022 020f 	bic.w	r2, r2, #15
  4045da:	f004 040f 	and.w	r4, r4, #15
  4045de:	3210      	adds	r2, #16
  4045e0:	2c03      	cmp	r4, #3
  4045e2:	4413      	add	r3, r2
  4045e4:	d90d      	bls.n	404602 <memset+0x82>
  4045e6:	461e      	mov	r6, r3
  4045e8:	4622      	mov	r2, r4
  4045ea:	3a04      	subs	r2, #4
  4045ec:	2a03      	cmp	r2, #3
  4045ee:	f846 5b04 	str.w	r5, [r6], #4
  4045f2:	d8fa      	bhi.n	4045ea <memset+0x6a>
  4045f4:	1f22      	subs	r2, r4, #4
  4045f6:	f022 0203 	bic.w	r2, r2, #3
  4045fa:	3204      	adds	r2, #4
  4045fc:	4413      	add	r3, r2
  4045fe:	f004 0403 	and.w	r4, r4, #3
  404602:	b12c      	cbz	r4, 404610 <memset+0x90>
  404604:	b2c9      	uxtb	r1, r1
  404606:	441c      	add	r4, r3
  404608:	f803 1b01 	strb.w	r1, [r3], #1
  40460c:	429c      	cmp	r4, r3
  40460e:	d1fb      	bne.n	404608 <memset+0x88>
  404610:	bc70      	pop	{r4, r5, r6}
  404612:	4770      	bx	lr
  404614:	4614      	mov	r4, r2
  404616:	4603      	mov	r3, r0
  404618:	e7c2      	b.n	4045a0 <memset+0x20>
  40461a:	bf00      	nop

0040461c <sprintf>:
  40461c:	b40e      	push	{r1, r2, r3}
  40461e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404620:	b09c      	sub	sp, #112	; 0x70
  404622:	ab21      	add	r3, sp, #132	; 0x84
  404624:	490f      	ldr	r1, [pc, #60]	; (404664 <sprintf+0x48>)
  404626:	f853 2b04 	ldr.w	r2, [r3], #4
  40462a:	9301      	str	r3, [sp, #4]
  40462c:	4605      	mov	r5, r0
  40462e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  404632:	6808      	ldr	r0, [r1, #0]
  404634:	9502      	str	r5, [sp, #8]
  404636:	f44f 7702 	mov.w	r7, #520	; 0x208
  40463a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40463e:	a902      	add	r1, sp, #8
  404640:	9506      	str	r5, [sp, #24]
  404642:	f8ad 7014 	strh.w	r7, [sp, #20]
  404646:	9404      	str	r4, [sp, #16]
  404648:	9407      	str	r4, [sp, #28]
  40464a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40464e:	f000 f80b 	bl	404668 <_svfprintf_r>
  404652:	9b02      	ldr	r3, [sp, #8]
  404654:	2200      	movs	r2, #0
  404656:	701a      	strb	r2, [r3, #0]
  404658:	b01c      	add	sp, #112	; 0x70
  40465a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40465e:	b003      	add	sp, #12
  404660:	4770      	bx	lr
  404662:	bf00      	nop
  404664:	20400024 	.word	0x20400024

00404668 <_svfprintf_r>:
  404668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40466c:	b0c3      	sub	sp, #268	; 0x10c
  40466e:	460c      	mov	r4, r1
  404670:	910b      	str	r1, [sp, #44]	; 0x2c
  404672:	4692      	mov	sl, r2
  404674:	930f      	str	r3, [sp, #60]	; 0x3c
  404676:	900c      	str	r0, [sp, #48]	; 0x30
  404678:	f002 fa0e 	bl	406a98 <_localeconv_r>
  40467c:	6803      	ldr	r3, [r0, #0]
  40467e:	931a      	str	r3, [sp, #104]	; 0x68
  404680:	4618      	mov	r0, r3
  404682:	f003 f8dd 	bl	407840 <strlen>
  404686:	89a3      	ldrh	r3, [r4, #12]
  404688:	9019      	str	r0, [sp, #100]	; 0x64
  40468a:	0619      	lsls	r1, r3, #24
  40468c:	d503      	bpl.n	404696 <_svfprintf_r+0x2e>
  40468e:	6923      	ldr	r3, [r4, #16]
  404690:	2b00      	cmp	r3, #0
  404692:	f001 8003 	beq.w	40569c <_svfprintf_r+0x1034>
  404696:	2300      	movs	r3, #0
  404698:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40469c:	9313      	str	r3, [sp, #76]	; 0x4c
  40469e:	9315      	str	r3, [sp, #84]	; 0x54
  4046a0:	9314      	str	r3, [sp, #80]	; 0x50
  4046a2:	9327      	str	r3, [sp, #156]	; 0x9c
  4046a4:	9326      	str	r3, [sp, #152]	; 0x98
  4046a6:	9318      	str	r3, [sp, #96]	; 0x60
  4046a8:	931b      	str	r3, [sp, #108]	; 0x6c
  4046aa:	9309      	str	r3, [sp, #36]	; 0x24
  4046ac:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4046b0:	46c8      	mov	r8, r9
  4046b2:	9316      	str	r3, [sp, #88]	; 0x58
  4046b4:	9317      	str	r3, [sp, #92]	; 0x5c
  4046b6:	f89a 3000 	ldrb.w	r3, [sl]
  4046ba:	4654      	mov	r4, sl
  4046bc:	b1e3      	cbz	r3, 4046f8 <_svfprintf_r+0x90>
  4046be:	2b25      	cmp	r3, #37	; 0x25
  4046c0:	d102      	bne.n	4046c8 <_svfprintf_r+0x60>
  4046c2:	e019      	b.n	4046f8 <_svfprintf_r+0x90>
  4046c4:	2b25      	cmp	r3, #37	; 0x25
  4046c6:	d003      	beq.n	4046d0 <_svfprintf_r+0x68>
  4046c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4046cc:	2b00      	cmp	r3, #0
  4046ce:	d1f9      	bne.n	4046c4 <_svfprintf_r+0x5c>
  4046d0:	eba4 050a 	sub.w	r5, r4, sl
  4046d4:	b185      	cbz	r5, 4046f8 <_svfprintf_r+0x90>
  4046d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046d8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4046da:	f8c8 a000 	str.w	sl, [r8]
  4046de:	3301      	adds	r3, #1
  4046e0:	442a      	add	r2, r5
  4046e2:	2b07      	cmp	r3, #7
  4046e4:	f8c8 5004 	str.w	r5, [r8, #4]
  4046e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4046ea:	9326      	str	r3, [sp, #152]	; 0x98
  4046ec:	dc7f      	bgt.n	4047ee <_svfprintf_r+0x186>
  4046ee:	f108 0808 	add.w	r8, r8, #8
  4046f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4046f4:	442b      	add	r3, r5
  4046f6:	9309      	str	r3, [sp, #36]	; 0x24
  4046f8:	7823      	ldrb	r3, [r4, #0]
  4046fa:	2b00      	cmp	r3, #0
  4046fc:	d07f      	beq.n	4047fe <_svfprintf_r+0x196>
  4046fe:	2300      	movs	r3, #0
  404700:	461a      	mov	r2, r3
  404702:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404706:	4619      	mov	r1, r3
  404708:	930d      	str	r3, [sp, #52]	; 0x34
  40470a:	469b      	mov	fp, r3
  40470c:	f04f 30ff 	mov.w	r0, #4294967295
  404710:	7863      	ldrb	r3, [r4, #1]
  404712:	900a      	str	r0, [sp, #40]	; 0x28
  404714:	f104 0a01 	add.w	sl, r4, #1
  404718:	f10a 0a01 	add.w	sl, sl, #1
  40471c:	f1a3 0020 	sub.w	r0, r3, #32
  404720:	2858      	cmp	r0, #88	; 0x58
  404722:	f200 83c1 	bhi.w	404ea8 <_svfprintf_r+0x840>
  404726:	e8df f010 	tbh	[pc, r0, lsl #1]
  40472a:	0238      	.short	0x0238
  40472c:	03bf03bf 	.word	0x03bf03bf
  404730:	03bf0240 	.word	0x03bf0240
  404734:	03bf03bf 	.word	0x03bf03bf
  404738:	03bf03bf 	.word	0x03bf03bf
  40473c:	024503bf 	.word	0x024503bf
  404740:	03bf0203 	.word	0x03bf0203
  404744:	026b005d 	.word	0x026b005d
  404748:	028603bf 	.word	0x028603bf
  40474c:	039d039d 	.word	0x039d039d
  404750:	039d039d 	.word	0x039d039d
  404754:	039d039d 	.word	0x039d039d
  404758:	039d039d 	.word	0x039d039d
  40475c:	03bf039d 	.word	0x03bf039d
  404760:	03bf03bf 	.word	0x03bf03bf
  404764:	03bf03bf 	.word	0x03bf03bf
  404768:	03bf03bf 	.word	0x03bf03bf
  40476c:	03bf03bf 	.word	0x03bf03bf
  404770:	033703bf 	.word	0x033703bf
  404774:	03bf0357 	.word	0x03bf0357
  404778:	03bf0357 	.word	0x03bf0357
  40477c:	03bf03bf 	.word	0x03bf03bf
  404780:	039803bf 	.word	0x039803bf
  404784:	03bf03bf 	.word	0x03bf03bf
  404788:	03bf03ad 	.word	0x03bf03ad
  40478c:	03bf03bf 	.word	0x03bf03bf
  404790:	03bf03bf 	.word	0x03bf03bf
  404794:	03bf0259 	.word	0x03bf0259
  404798:	031e03bf 	.word	0x031e03bf
  40479c:	03bf03bf 	.word	0x03bf03bf
  4047a0:	03bf03bf 	.word	0x03bf03bf
  4047a4:	03bf03bf 	.word	0x03bf03bf
  4047a8:	03bf03bf 	.word	0x03bf03bf
  4047ac:	03bf03bf 	.word	0x03bf03bf
  4047b0:	02db02c6 	.word	0x02db02c6
  4047b4:	03570357 	.word	0x03570357
  4047b8:	028b0357 	.word	0x028b0357
  4047bc:	03bf02db 	.word	0x03bf02db
  4047c0:	029003bf 	.word	0x029003bf
  4047c4:	029d03bf 	.word	0x029d03bf
  4047c8:	02b401cc 	.word	0x02b401cc
  4047cc:	03bf0208 	.word	0x03bf0208
  4047d0:	03bf01e1 	.word	0x03bf01e1
  4047d4:	03bf007e 	.word	0x03bf007e
  4047d8:	020d03bf 	.word	0x020d03bf
  4047dc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4047de:	930f      	str	r3, [sp, #60]	; 0x3c
  4047e0:	4240      	negs	r0, r0
  4047e2:	900d      	str	r0, [sp, #52]	; 0x34
  4047e4:	f04b 0b04 	orr.w	fp, fp, #4
  4047e8:	f89a 3000 	ldrb.w	r3, [sl]
  4047ec:	e794      	b.n	404718 <_svfprintf_r+0xb0>
  4047ee:	aa25      	add	r2, sp, #148	; 0x94
  4047f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4047f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4047f4:	f003 f892 	bl	40791c <__ssprint_r>
  4047f8:	b940      	cbnz	r0, 40480c <_svfprintf_r+0x1a4>
  4047fa:	46c8      	mov	r8, r9
  4047fc:	e779      	b.n	4046f2 <_svfprintf_r+0x8a>
  4047fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  404800:	b123      	cbz	r3, 40480c <_svfprintf_r+0x1a4>
  404802:	980c      	ldr	r0, [sp, #48]	; 0x30
  404804:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404806:	aa25      	add	r2, sp, #148	; 0x94
  404808:	f003 f888 	bl	40791c <__ssprint_r>
  40480c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40480e:	899b      	ldrh	r3, [r3, #12]
  404810:	f013 0f40 	tst.w	r3, #64	; 0x40
  404814:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404816:	bf18      	it	ne
  404818:	f04f 33ff 	movne.w	r3, #4294967295
  40481c:	9309      	str	r3, [sp, #36]	; 0x24
  40481e:	9809      	ldr	r0, [sp, #36]	; 0x24
  404820:	b043      	add	sp, #268	; 0x10c
  404822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404826:	f01b 0f20 	tst.w	fp, #32
  40482a:	9311      	str	r3, [sp, #68]	; 0x44
  40482c:	f040 81dd 	bne.w	404bea <_svfprintf_r+0x582>
  404830:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404832:	f01b 0f10 	tst.w	fp, #16
  404836:	4613      	mov	r3, r2
  404838:	f040 856e 	bne.w	405318 <_svfprintf_r+0xcb0>
  40483c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404840:	f000 856a 	beq.w	405318 <_svfprintf_r+0xcb0>
  404844:	8814      	ldrh	r4, [r2, #0]
  404846:	3204      	adds	r2, #4
  404848:	2500      	movs	r5, #0
  40484a:	2301      	movs	r3, #1
  40484c:	920f      	str	r2, [sp, #60]	; 0x3c
  40484e:	2700      	movs	r7, #0
  404850:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404854:	990a      	ldr	r1, [sp, #40]	; 0x28
  404856:	1c4a      	adds	r2, r1, #1
  404858:	f000 8265 	beq.w	404d26 <_svfprintf_r+0x6be>
  40485c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404860:	9207      	str	r2, [sp, #28]
  404862:	ea54 0205 	orrs.w	r2, r4, r5
  404866:	f040 8264 	bne.w	404d32 <_svfprintf_r+0x6ca>
  40486a:	2900      	cmp	r1, #0
  40486c:	f040 843c 	bne.w	4050e8 <_svfprintf_r+0xa80>
  404870:	2b00      	cmp	r3, #0
  404872:	f040 84d7 	bne.w	405224 <_svfprintf_r+0xbbc>
  404876:	f01b 0301 	ands.w	r3, fp, #1
  40487a:	930e      	str	r3, [sp, #56]	; 0x38
  40487c:	f000 8604 	beq.w	405488 <_svfprintf_r+0xe20>
  404880:	ae42      	add	r6, sp, #264	; 0x108
  404882:	2330      	movs	r3, #48	; 0x30
  404884:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40488a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40488c:	4293      	cmp	r3, r2
  40488e:	bfb8      	it	lt
  404890:	4613      	movlt	r3, r2
  404892:	9308      	str	r3, [sp, #32]
  404894:	2300      	movs	r3, #0
  404896:	9312      	str	r3, [sp, #72]	; 0x48
  404898:	b117      	cbz	r7, 4048a0 <_svfprintf_r+0x238>
  40489a:	9b08      	ldr	r3, [sp, #32]
  40489c:	3301      	adds	r3, #1
  40489e:	9308      	str	r3, [sp, #32]
  4048a0:	9b07      	ldr	r3, [sp, #28]
  4048a2:	f013 0302 	ands.w	r3, r3, #2
  4048a6:	9310      	str	r3, [sp, #64]	; 0x40
  4048a8:	d002      	beq.n	4048b0 <_svfprintf_r+0x248>
  4048aa:	9b08      	ldr	r3, [sp, #32]
  4048ac:	3302      	adds	r3, #2
  4048ae:	9308      	str	r3, [sp, #32]
  4048b0:	9b07      	ldr	r3, [sp, #28]
  4048b2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4048b6:	f040 830e 	bne.w	404ed6 <_svfprintf_r+0x86e>
  4048ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4048bc:	9a08      	ldr	r2, [sp, #32]
  4048be:	eba3 0b02 	sub.w	fp, r3, r2
  4048c2:	f1bb 0f00 	cmp.w	fp, #0
  4048c6:	f340 8306 	ble.w	404ed6 <_svfprintf_r+0x86e>
  4048ca:	f1bb 0f10 	cmp.w	fp, #16
  4048ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4048d2:	dd29      	ble.n	404928 <_svfprintf_r+0x2c0>
  4048d4:	4643      	mov	r3, r8
  4048d6:	4621      	mov	r1, r4
  4048d8:	46a8      	mov	r8, r5
  4048da:	2710      	movs	r7, #16
  4048dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4048e0:	e006      	b.n	4048f0 <_svfprintf_r+0x288>
  4048e2:	f1ab 0b10 	sub.w	fp, fp, #16
  4048e6:	f1bb 0f10 	cmp.w	fp, #16
  4048ea:	f103 0308 	add.w	r3, r3, #8
  4048ee:	dd18      	ble.n	404922 <_svfprintf_r+0x2ba>
  4048f0:	3201      	adds	r2, #1
  4048f2:	48b7      	ldr	r0, [pc, #732]	; (404bd0 <_svfprintf_r+0x568>)
  4048f4:	9226      	str	r2, [sp, #152]	; 0x98
  4048f6:	3110      	adds	r1, #16
  4048f8:	2a07      	cmp	r2, #7
  4048fa:	9127      	str	r1, [sp, #156]	; 0x9c
  4048fc:	e883 0081 	stmia.w	r3, {r0, r7}
  404900:	ddef      	ble.n	4048e2 <_svfprintf_r+0x27a>
  404902:	aa25      	add	r2, sp, #148	; 0x94
  404904:	4629      	mov	r1, r5
  404906:	4620      	mov	r0, r4
  404908:	f003 f808 	bl	40791c <__ssprint_r>
  40490c:	2800      	cmp	r0, #0
  40490e:	f47f af7d 	bne.w	40480c <_svfprintf_r+0x1a4>
  404912:	f1ab 0b10 	sub.w	fp, fp, #16
  404916:	f1bb 0f10 	cmp.w	fp, #16
  40491a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40491c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40491e:	464b      	mov	r3, r9
  404920:	dce6      	bgt.n	4048f0 <_svfprintf_r+0x288>
  404922:	4645      	mov	r5, r8
  404924:	460c      	mov	r4, r1
  404926:	4698      	mov	r8, r3
  404928:	3201      	adds	r2, #1
  40492a:	4ba9      	ldr	r3, [pc, #676]	; (404bd0 <_svfprintf_r+0x568>)
  40492c:	9226      	str	r2, [sp, #152]	; 0x98
  40492e:	445c      	add	r4, fp
  404930:	2a07      	cmp	r2, #7
  404932:	9427      	str	r4, [sp, #156]	; 0x9c
  404934:	e888 0808 	stmia.w	r8, {r3, fp}
  404938:	f300 8498 	bgt.w	40526c <_svfprintf_r+0xc04>
  40493c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404940:	f108 0808 	add.w	r8, r8, #8
  404944:	b177      	cbz	r7, 404964 <_svfprintf_r+0x2fc>
  404946:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404948:	3301      	adds	r3, #1
  40494a:	3401      	adds	r4, #1
  40494c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  404950:	2201      	movs	r2, #1
  404952:	2b07      	cmp	r3, #7
  404954:	9427      	str	r4, [sp, #156]	; 0x9c
  404956:	9326      	str	r3, [sp, #152]	; 0x98
  404958:	e888 0006 	stmia.w	r8, {r1, r2}
  40495c:	f300 83db 	bgt.w	405116 <_svfprintf_r+0xaae>
  404960:	f108 0808 	add.w	r8, r8, #8
  404964:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404966:	b16b      	cbz	r3, 404984 <_svfprintf_r+0x31c>
  404968:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40496a:	3301      	adds	r3, #1
  40496c:	3402      	adds	r4, #2
  40496e:	a91e      	add	r1, sp, #120	; 0x78
  404970:	2202      	movs	r2, #2
  404972:	2b07      	cmp	r3, #7
  404974:	9427      	str	r4, [sp, #156]	; 0x9c
  404976:	9326      	str	r3, [sp, #152]	; 0x98
  404978:	e888 0006 	stmia.w	r8, {r1, r2}
  40497c:	f300 83d6 	bgt.w	40512c <_svfprintf_r+0xac4>
  404980:	f108 0808 	add.w	r8, r8, #8
  404984:	2d80      	cmp	r5, #128	; 0x80
  404986:	f000 8315 	beq.w	404fb4 <_svfprintf_r+0x94c>
  40498a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40498c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40498e:	1a9f      	subs	r7, r3, r2
  404990:	2f00      	cmp	r7, #0
  404992:	dd36      	ble.n	404a02 <_svfprintf_r+0x39a>
  404994:	2f10      	cmp	r7, #16
  404996:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404998:	4d8e      	ldr	r5, [pc, #568]	; (404bd4 <_svfprintf_r+0x56c>)
  40499a:	dd27      	ble.n	4049ec <_svfprintf_r+0x384>
  40499c:	4642      	mov	r2, r8
  40499e:	4621      	mov	r1, r4
  4049a0:	46b0      	mov	r8, r6
  4049a2:	f04f 0b10 	mov.w	fp, #16
  4049a6:	462e      	mov	r6, r5
  4049a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4049aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4049ac:	e004      	b.n	4049b8 <_svfprintf_r+0x350>
  4049ae:	3f10      	subs	r7, #16
  4049b0:	2f10      	cmp	r7, #16
  4049b2:	f102 0208 	add.w	r2, r2, #8
  4049b6:	dd15      	ble.n	4049e4 <_svfprintf_r+0x37c>
  4049b8:	3301      	adds	r3, #1
  4049ba:	3110      	adds	r1, #16
  4049bc:	2b07      	cmp	r3, #7
  4049be:	9127      	str	r1, [sp, #156]	; 0x9c
  4049c0:	9326      	str	r3, [sp, #152]	; 0x98
  4049c2:	e882 0840 	stmia.w	r2, {r6, fp}
  4049c6:	ddf2      	ble.n	4049ae <_svfprintf_r+0x346>
  4049c8:	aa25      	add	r2, sp, #148	; 0x94
  4049ca:	4629      	mov	r1, r5
  4049cc:	4620      	mov	r0, r4
  4049ce:	f002 ffa5 	bl	40791c <__ssprint_r>
  4049d2:	2800      	cmp	r0, #0
  4049d4:	f47f af1a 	bne.w	40480c <_svfprintf_r+0x1a4>
  4049d8:	3f10      	subs	r7, #16
  4049da:	2f10      	cmp	r7, #16
  4049dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4049de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049e0:	464a      	mov	r2, r9
  4049e2:	dce9      	bgt.n	4049b8 <_svfprintf_r+0x350>
  4049e4:	4635      	mov	r5, r6
  4049e6:	460c      	mov	r4, r1
  4049e8:	4646      	mov	r6, r8
  4049ea:	4690      	mov	r8, r2
  4049ec:	3301      	adds	r3, #1
  4049ee:	443c      	add	r4, r7
  4049f0:	2b07      	cmp	r3, #7
  4049f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4049f4:	9326      	str	r3, [sp, #152]	; 0x98
  4049f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4049fa:	f300 8381 	bgt.w	405100 <_svfprintf_r+0xa98>
  4049fe:	f108 0808 	add.w	r8, r8, #8
  404a02:	9b07      	ldr	r3, [sp, #28]
  404a04:	05df      	lsls	r7, r3, #23
  404a06:	f100 8268 	bmi.w	404eda <_svfprintf_r+0x872>
  404a0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a0c:	990e      	ldr	r1, [sp, #56]	; 0x38
  404a0e:	f8c8 6000 	str.w	r6, [r8]
  404a12:	3301      	adds	r3, #1
  404a14:	440c      	add	r4, r1
  404a16:	2b07      	cmp	r3, #7
  404a18:	9427      	str	r4, [sp, #156]	; 0x9c
  404a1a:	f8c8 1004 	str.w	r1, [r8, #4]
  404a1e:	9326      	str	r3, [sp, #152]	; 0x98
  404a20:	f300 834d 	bgt.w	4050be <_svfprintf_r+0xa56>
  404a24:	f108 0808 	add.w	r8, r8, #8
  404a28:	9b07      	ldr	r3, [sp, #28]
  404a2a:	075b      	lsls	r3, r3, #29
  404a2c:	d53a      	bpl.n	404aa4 <_svfprintf_r+0x43c>
  404a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a30:	9a08      	ldr	r2, [sp, #32]
  404a32:	1a9d      	subs	r5, r3, r2
  404a34:	2d00      	cmp	r5, #0
  404a36:	dd35      	ble.n	404aa4 <_svfprintf_r+0x43c>
  404a38:	2d10      	cmp	r5, #16
  404a3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a3c:	dd20      	ble.n	404a80 <_svfprintf_r+0x418>
  404a3e:	2610      	movs	r6, #16
  404a40:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404a42:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  404a46:	e004      	b.n	404a52 <_svfprintf_r+0x3ea>
  404a48:	3d10      	subs	r5, #16
  404a4a:	2d10      	cmp	r5, #16
  404a4c:	f108 0808 	add.w	r8, r8, #8
  404a50:	dd16      	ble.n	404a80 <_svfprintf_r+0x418>
  404a52:	3301      	adds	r3, #1
  404a54:	4a5e      	ldr	r2, [pc, #376]	; (404bd0 <_svfprintf_r+0x568>)
  404a56:	9326      	str	r3, [sp, #152]	; 0x98
  404a58:	3410      	adds	r4, #16
  404a5a:	2b07      	cmp	r3, #7
  404a5c:	9427      	str	r4, [sp, #156]	; 0x9c
  404a5e:	e888 0044 	stmia.w	r8, {r2, r6}
  404a62:	ddf1      	ble.n	404a48 <_svfprintf_r+0x3e0>
  404a64:	aa25      	add	r2, sp, #148	; 0x94
  404a66:	4659      	mov	r1, fp
  404a68:	4638      	mov	r0, r7
  404a6a:	f002 ff57 	bl	40791c <__ssprint_r>
  404a6e:	2800      	cmp	r0, #0
  404a70:	f47f aecc 	bne.w	40480c <_svfprintf_r+0x1a4>
  404a74:	3d10      	subs	r5, #16
  404a76:	2d10      	cmp	r5, #16
  404a78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a7c:	46c8      	mov	r8, r9
  404a7e:	dce8      	bgt.n	404a52 <_svfprintf_r+0x3ea>
  404a80:	3301      	adds	r3, #1
  404a82:	4a53      	ldr	r2, [pc, #332]	; (404bd0 <_svfprintf_r+0x568>)
  404a84:	9326      	str	r3, [sp, #152]	; 0x98
  404a86:	442c      	add	r4, r5
  404a88:	2b07      	cmp	r3, #7
  404a8a:	9427      	str	r4, [sp, #156]	; 0x9c
  404a8c:	e888 0024 	stmia.w	r8, {r2, r5}
  404a90:	dd08      	ble.n	404aa4 <_svfprintf_r+0x43c>
  404a92:	aa25      	add	r2, sp, #148	; 0x94
  404a94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a96:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a98:	f002 ff40 	bl	40791c <__ssprint_r>
  404a9c:	2800      	cmp	r0, #0
  404a9e:	f47f aeb5 	bne.w	40480c <_svfprintf_r+0x1a4>
  404aa2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404aa6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404aa8:	9908      	ldr	r1, [sp, #32]
  404aaa:	428a      	cmp	r2, r1
  404aac:	bfac      	ite	ge
  404aae:	189b      	addge	r3, r3, r2
  404ab0:	185b      	addlt	r3, r3, r1
  404ab2:	9309      	str	r3, [sp, #36]	; 0x24
  404ab4:	2c00      	cmp	r4, #0
  404ab6:	f040 830d 	bne.w	4050d4 <_svfprintf_r+0xa6c>
  404aba:	2300      	movs	r3, #0
  404abc:	9326      	str	r3, [sp, #152]	; 0x98
  404abe:	46c8      	mov	r8, r9
  404ac0:	e5f9      	b.n	4046b6 <_svfprintf_r+0x4e>
  404ac2:	9311      	str	r3, [sp, #68]	; 0x44
  404ac4:	f01b 0320 	ands.w	r3, fp, #32
  404ac8:	f040 81e3 	bne.w	404e92 <_svfprintf_r+0x82a>
  404acc:	f01b 0210 	ands.w	r2, fp, #16
  404ad0:	f040 842e 	bne.w	405330 <_svfprintf_r+0xcc8>
  404ad4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404ad8:	f000 842a 	beq.w	405330 <_svfprintf_r+0xcc8>
  404adc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404ade:	4613      	mov	r3, r2
  404ae0:	460a      	mov	r2, r1
  404ae2:	3204      	adds	r2, #4
  404ae4:	880c      	ldrh	r4, [r1, #0]
  404ae6:	920f      	str	r2, [sp, #60]	; 0x3c
  404ae8:	2500      	movs	r5, #0
  404aea:	e6b0      	b.n	40484e <_svfprintf_r+0x1e6>
  404aec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404aee:	9311      	str	r3, [sp, #68]	; 0x44
  404af0:	6816      	ldr	r6, [r2, #0]
  404af2:	2400      	movs	r4, #0
  404af4:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404af8:	1d15      	adds	r5, r2, #4
  404afa:	2e00      	cmp	r6, #0
  404afc:	f000 86a7 	beq.w	40584e <_svfprintf_r+0x11e6>
  404b00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404b02:	1c53      	adds	r3, r2, #1
  404b04:	f000 8609 	beq.w	40571a <_svfprintf_r+0x10b2>
  404b08:	4621      	mov	r1, r4
  404b0a:	4630      	mov	r0, r6
  404b0c:	f002 fa88 	bl	407020 <memchr>
  404b10:	2800      	cmp	r0, #0
  404b12:	f000 86e1 	beq.w	4058d8 <_svfprintf_r+0x1270>
  404b16:	1b83      	subs	r3, r0, r6
  404b18:	930e      	str	r3, [sp, #56]	; 0x38
  404b1a:	940a      	str	r4, [sp, #40]	; 0x28
  404b1c:	950f      	str	r5, [sp, #60]	; 0x3c
  404b1e:	f8cd b01c 	str.w	fp, [sp, #28]
  404b22:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404b26:	9308      	str	r3, [sp, #32]
  404b28:	9412      	str	r4, [sp, #72]	; 0x48
  404b2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404b2e:	e6b3      	b.n	404898 <_svfprintf_r+0x230>
  404b30:	f89a 3000 	ldrb.w	r3, [sl]
  404b34:	2201      	movs	r2, #1
  404b36:	212b      	movs	r1, #43	; 0x2b
  404b38:	e5ee      	b.n	404718 <_svfprintf_r+0xb0>
  404b3a:	f04b 0b20 	orr.w	fp, fp, #32
  404b3e:	f89a 3000 	ldrb.w	r3, [sl]
  404b42:	e5e9      	b.n	404718 <_svfprintf_r+0xb0>
  404b44:	9311      	str	r3, [sp, #68]	; 0x44
  404b46:	2a00      	cmp	r2, #0
  404b48:	f040 8795 	bne.w	405a76 <_svfprintf_r+0x140e>
  404b4c:	4b22      	ldr	r3, [pc, #136]	; (404bd8 <_svfprintf_r+0x570>)
  404b4e:	9318      	str	r3, [sp, #96]	; 0x60
  404b50:	f01b 0f20 	tst.w	fp, #32
  404b54:	f040 8111 	bne.w	404d7a <_svfprintf_r+0x712>
  404b58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404b5a:	f01b 0f10 	tst.w	fp, #16
  404b5e:	4613      	mov	r3, r2
  404b60:	f040 83e1 	bne.w	405326 <_svfprintf_r+0xcbe>
  404b64:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404b68:	f000 83dd 	beq.w	405326 <_svfprintf_r+0xcbe>
  404b6c:	3304      	adds	r3, #4
  404b6e:	8814      	ldrh	r4, [r2, #0]
  404b70:	930f      	str	r3, [sp, #60]	; 0x3c
  404b72:	2500      	movs	r5, #0
  404b74:	f01b 0f01 	tst.w	fp, #1
  404b78:	f000 810c 	beq.w	404d94 <_svfprintf_r+0x72c>
  404b7c:	ea54 0305 	orrs.w	r3, r4, r5
  404b80:	f000 8108 	beq.w	404d94 <_svfprintf_r+0x72c>
  404b84:	2330      	movs	r3, #48	; 0x30
  404b86:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404b8a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404b8e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404b92:	f04b 0b02 	orr.w	fp, fp, #2
  404b96:	2302      	movs	r3, #2
  404b98:	e659      	b.n	40484e <_svfprintf_r+0x1e6>
  404b9a:	f89a 3000 	ldrb.w	r3, [sl]
  404b9e:	2900      	cmp	r1, #0
  404ba0:	f47f adba 	bne.w	404718 <_svfprintf_r+0xb0>
  404ba4:	2201      	movs	r2, #1
  404ba6:	2120      	movs	r1, #32
  404ba8:	e5b6      	b.n	404718 <_svfprintf_r+0xb0>
  404baa:	f04b 0b01 	orr.w	fp, fp, #1
  404bae:	f89a 3000 	ldrb.w	r3, [sl]
  404bb2:	e5b1      	b.n	404718 <_svfprintf_r+0xb0>
  404bb4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404bb6:	6823      	ldr	r3, [r4, #0]
  404bb8:	930d      	str	r3, [sp, #52]	; 0x34
  404bba:	4618      	mov	r0, r3
  404bbc:	2800      	cmp	r0, #0
  404bbe:	4623      	mov	r3, r4
  404bc0:	f103 0304 	add.w	r3, r3, #4
  404bc4:	f6ff ae0a 	blt.w	4047dc <_svfprintf_r+0x174>
  404bc8:	930f      	str	r3, [sp, #60]	; 0x3c
  404bca:	f89a 3000 	ldrb.w	r3, [sl]
  404bce:	e5a3      	b.n	404718 <_svfprintf_r+0xb0>
  404bd0:	00408e64 	.word	0x00408e64
  404bd4:	00408e74 	.word	0x00408e74
  404bd8:	00408e44 	.word	0x00408e44
  404bdc:	f04b 0b10 	orr.w	fp, fp, #16
  404be0:	f01b 0f20 	tst.w	fp, #32
  404be4:	9311      	str	r3, [sp, #68]	; 0x44
  404be6:	f43f ae23 	beq.w	404830 <_svfprintf_r+0x1c8>
  404bea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404bec:	3507      	adds	r5, #7
  404bee:	f025 0307 	bic.w	r3, r5, #7
  404bf2:	f103 0208 	add.w	r2, r3, #8
  404bf6:	e9d3 4500 	ldrd	r4, r5, [r3]
  404bfa:	920f      	str	r2, [sp, #60]	; 0x3c
  404bfc:	2301      	movs	r3, #1
  404bfe:	e626      	b.n	40484e <_svfprintf_r+0x1e6>
  404c00:	f89a 3000 	ldrb.w	r3, [sl]
  404c04:	2b2a      	cmp	r3, #42	; 0x2a
  404c06:	f10a 0401 	add.w	r4, sl, #1
  404c0a:	f000 8727 	beq.w	405a5c <_svfprintf_r+0x13f4>
  404c0e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404c12:	2809      	cmp	r0, #9
  404c14:	46a2      	mov	sl, r4
  404c16:	f200 86ad 	bhi.w	405974 <_svfprintf_r+0x130c>
  404c1a:	2300      	movs	r3, #0
  404c1c:	461c      	mov	r4, r3
  404c1e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404c22:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404c26:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404c2a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404c2e:	2809      	cmp	r0, #9
  404c30:	d9f5      	bls.n	404c1e <_svfprintf_r+0x5b6>
  404c32:	940a      	str	r4, [sp, #40]	; 0x28
  404c34:	e572      	b.n	40471c <_svfprintf_r+0xb4>
  404c36:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404c3a:	f89a 3000 	ldrb.w	r3, [sl]
  404c3e:	e56b      	b.n	404718 <_svfprintf_r+0xb0>
  404c40:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404c44:	f89a 3000 	ldrb.w	r3, [sl]
  404c48:	e566      	b.n	404718 <_svfprintf_r+0xb0>
  404c4a:	f89a 3000 	ldrb.w	r3, [sl]
  404c4e:	2b6c      	cmp	r3, #108	; 0x6c
  404c50:	bf03      	ittte	eq
  404c52:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  404c56:	f04b 0b20 	orreq.w	fp, fp, #32
  404c5a:	f10a 0a01 	addeq.w	sl, sl, #1
  404c5e:	f04b 0b10 	orrne.w	fp, fp, #16
  404c62:	e559      	b.n	404718 <_svfprintf_r+0xb0>
  404c64:	2a00      	cmp	r2, #0
  404c66:	f040 8711 	bne.w	405a8c <_svfprintf_r+0x1424>
  404c6a:	f01b 0f20 	tst.w	fp, #32
  404c6e:	f040 84f9 	bne.w	405664 <_svfprintf_r+0xffc>
  404c72:	f01b 0f10 	tst.w	fp, #16
  404c76:	f040 84ac 	bne.w	4055d2 <_svfprintf_r+0xf6a>
  404c7a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404c7e:	f000 84a8 	beq.w	4055d2 <_svfprintf_r+0xf6a>
  404c82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c84:	6813      	ldr	r3, [r2, #0]
  404c86:	3204      	adds	r2, #4
  404c88:	920f      	str	r2, [sp, #60]	; 0x3c
  404c8a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404c8e:	801a      	strh	r2, [r3, #0]
  404c90:	e511      	b.n	4046b6 <_svfprintf_r+0x4e>
  404c92:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404c94:	4bb3      	ldr	r3, [pc, #716]	; (404f64 <_svfprintf_r+0x8fc>)
  404c96:	680c      	ldr	r4, [r1, #0]
  404c98:	9318      	str	r3, [sp, #96]	; 0x60
  404c9a:	2230      	movs	r2, #48	; 0x30
  404c9c:	2378      	movs	r3, #120	; 0x78
  404c9e:	3104      	adds	r1, #4
  404ca0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404ca4:	9311      	str	r3, [sp, #68]	; 0x44
  404ca6:	f04b 0b02 	orr.w	fp, fp, #2
  404caa:	910f      	str	r1, [sp, #60]	; 0x3c
  404cac:	2500      	movs	r5, #0
  404cae:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  404cb2:	2302      	movs	r3, #2
  404cb4:	e5cb      	b.n	40484e <_svfprintf_r+0x1e6>
  404cb6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404cb8:	9311      	str	r3, [sp, #68]	; 0x44
  404cba:	680a      	ldr	r2, [r1, #0]
  404cbc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404cc0:	2300      	movs	r3, #0
  404cc2:	460a      	mov	r2, r1
  404cc4:	461f      	mov	r7, r3
  404cc6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404cca:	3204      	adds	r2, #4
  404ccc:	2301      	movs	r3, #1
  404cce:	9308      	str	r3, [sp, #32]
  404cd0:	f8cd b01c 	str.w	fp, [sp, #28]
  404cd4:	970a      	str	r7, [sp, #40]	; 0x28
  404cd6:	9712      	str	r7, [sp, #72]	; 0x48
  404cd8:	920f      	str	r2, [sp, #60]	; 0x3c
  404cda:	930e      	str	r3, [sp, #56]	; 0x38
  404cdc:	ae28      	add	r6, sp, #160	; 0xa0
  404cde:	e5df      	b.n	4048a0 <_svfprintf_r+0x238>
  404ce0:	9311      	str	r3, [sp, #68]	; 0x44
  404ce2:	2a00      	cmp	r2, #0
  404ce4:	f040 86ea 	bne.w	405abc <_svfprintf_r+0x1454>
  404ce8:	f01b 0f20 	tst.w	fp, #32
  404cec:	d15d      	bne.n	404daa <_svfprintf_r+0x742>
  404cee:	f01b 0f10 	tst.w	fp, #16
  404cf2:	f040 8308 	bne.w	405306 <_svfprintf_r+0xc9e>
  404cf6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404cfa:	f000 8304 	beq.w	405306 <_svfprintf_r+0xc9e>
  404cfe:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404d00:	f9b1 4000 	ldrsh.w	r4, [r1]
  404d04:	3104      	adds	r1, #4
  404d06:	17e5      	asrs	r5, r4, #31
  404d08:	4622      	mov	r2, r4
  404d0a:	462b      	mov	r3, r5
  404d0c:	910f      	str	r1, [sp, #60]	; 0x3c
  404d0e:	2a00      	cmp	r2, #0
  404d10:	f173 0300 	sbcs.w	r3, r3, #0
  404d14:	db58      	blt.n	404dc8 <_svfprintf_r+0x760>
  404d16:	990a      	ldr	r1, [sp, #40]	; 0x28
  404d18:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404d1c:	1c4a      	adds	r2, r1, #1
  404d1e:	f04f 0301 	mov.w	r3, #1
  404d22:	f47f ad9b 	bne.w	40485c <_svfprintf_r+0x1f4>
  404d26:	ea54 0205 	orrs.w	r2, r4, r5
  404d2a:	f000 81df 	beq.w	4050ec <_svfprintf_r+0xa84>
  404d2e:	f8cd b01c 	str.w	fp, [sp, #28]
  404d32:	2b01      	cmp	r3, #1
  404d34:	f000 827b 	beq.w	40522e <_svfprintf_r+0xbc6>
  404d38:	2b02      	cmp	r3, #2
  404d3a:	f040 8206 	bne.w	40514a <_svfprintf_r+0xae2>
  404d3e:	9818      	ldr	r0, [sp, #96]	; 0x60
  404d40:	464e      	mov	r6, r9
  404d42:	0923      	lsrs	r3, r4, #4
  404d44:	f004 010f 	and.w	r1, r4, #15
  404d48:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404d4c:	092a      	lsrs	r2, r5, #4
  404d4e:	461c      	mov	r4, r3
  404d50:	4615      	mov	r5, r2
  404d52:	5c43      	ldrb	r3, [r0, r1]
  404d54:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404d58:	ea54 0305 	orrs.w	r3, r4, r5
  404d5c:	d1f1      	bne.n	404d42 <_svfprintf_r+0x6da>
  404d5e:	eba9 0306 	sub.w	r3, r9, r6
  404d62:	930e      	str	r3, [sp, #56]	; 0x38
  404d64:	e590      	b.n	404888 <_svfprintf_r+0x220>
  404d66:	9311      	str	r3, [sp, #68]	; 0x44
  404d68:	2a00      	cmp	r2, #0
  404d6a:	f040 86a3 	bne.w	405ab4 <_svfprintf_r+0x144c>
  404d6e:	4b7e      	ldr	r3, [pc, #504]	; (404f68 <_svfprintf_r+0x900>)
  404d70:	9318      	str	r3, [sp, #96]	; 0x60
  404d72:	f01b 0f20 	tst.w	fp, #32
  404d76:	f43f aeef 	beq.w	404b58 <_svfprintf_r+0x4f0>
  404d7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404d7c:	3507      	adds	r5, #7
  404d7e:	f025 0307 	bic.w	r3, r5, #7
  404d82:	f103 0208 	add.w	r2, r3, #8
  404d86:	f01b 0f01 	tst.w	fp, #1
  404d8a:	920f      	str	r2, [sp, #60]	; 0x3c
  404d8c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404d90:	f47f aef4 	bne.w	404b7c <_svfprintf_r+0x514>
  404d94:	2302      	movs	r3, #2
  404d96:	e55a      	b.n	40484e <_svfprintf_r+0x1e6>
  404d98:	9311      	str	r3, [sp, #68]	; 0x44
  404d9a:	2a00      	cmp	r2, #0
  404d9c:	f040 8686 	bne.w	405aac <_svfprintf_r+0x1444>
  404da0:	f04b 0b10 	orr.w	fp, fp, #16
  404da4:	f01b 0f20 	tst.w	fp, #32
  404da8:	d0a1      	beq.n	404cee <_svfprintf_r+0x686>
  404daa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404dac:	3507      	adds	r5, #7
  404dae:	f025 0507 	bic.w	r5, r5, #7
  404db2:	e9d5 2300 	ldrd	r2, r3, [r5]
  404db6:	2a00      	cmp	r2, #0
  404db8:	f105 0108 	add.w	r1, r5, #8
  404dbc:	461d      	mov	r5, r3
  404dbe:	f173 0300 	sbcs.w	r3, r3, #0
  404dc2:	910f      	str	r1, [sp, #60]	; 0x3c
  404dc4:	4614      	mov	r4, r2
  404dc6:	daa6      	bge.n	404d16 <_svfprintf_r+0x6ae>
  404dc8:	272d      	movs	r7, #45	; 0x2d
  404dca:	4264      	negs	r4, r4
  404dcc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404dd0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404dd4:	2301      	movs	r3, #1
  404dd6:	e53d      	b.n	404854 <_svfprintf_r+0x1ec>
  404dd8:	9311      	str	r3, [sp, #68]	; 0x44
  404dda:	2a00      	cmp	r2, #0
  404ddc:	f040 8662 	bne.w	405aa4 <_svfprintf_r+0x143c>
  404de0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404de2:	3507      	adds	r5, #7
  404de4:	f025 0307 	bic.w	r3, r5, #7
  404de8:	f103 0208 	add.w	r2, r3, #8
  404dec:	920f      	str	r2, [sp, #60]	; 0x3c
  404dee:	681a      	ldr	r2, [r3, #0]
  404df0:	9215      	str	r2, [sp, #84]	; 0x54
  404df2:	685b      	ldr	r3, [r3, #4]
  404df4:	9314      	str	r3, [sp, #80]	; 0x50
  404df6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404df8:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404dfa:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404dfe:	4628      	mov	r0, r5
  404e00:	4621      	mov	r1, r4
  404e02:	f04f 32ff 	mov.w	r2, #4294967295
  404e06:	4b59      	ldr	r3, [pc, #356]	; (404f6c <_svfprintf_r+0x904>)
  404e08:	f003 fa84 	bl	408314 <__aeabi_dcmpun>
  404e0c:	2800      	cmp	r0, #0
  404e0e:	f040 834a 	bne.w	4054a6 <_svfprintf_r+0xe3e>
  404e12:	4628      	mov	r0, r5
  404e14:	4621      	mov	r1, r4
  404e16:	f04f 32ff 	mov.w	r2, #4294967295
  404e1a:	4b54      	ldr	r3, [pc, #336]	; (404f6c <_svfprintf_r+0x904>)
  404e1c:	f003 fa5c 	bl	4082d8 <__aeabi_dcmple>
  404e20:	2800      	cmp	r0, #0
  404e22:	f040 8340 	bne.w	4054a6 <_svfprintf_r+0xe3e>
  404e26:	a815      	add	r0, sp, #84	; 0x54
  404e28:	c80d      	ldmia	r0, {r0, r2, r3}
  404e2a:	9914      	ldr	r1, [sp, #80]	; 0x50
  404e2c:	f003 fa4a 	bl	4082c4 <__aeabi_dcmplt>
  404e30:	2800      	cmp	r0, #0
  404e32:	f040 8530 	bne.w	405896 <_svfprintf_r+0x122e>
  404e36:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404e3a:	4e4d      	ldr	r6, [pc, #308]	; (404f70 <_svfprintf_r+0x908>)
  404e3c:	4b4d      	ldr	r3, [pc, #308]	; (404f74 <_svfprintf_r+0x90c>)
  404e3e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404e42:	9007      	str	r0, [sp, #28]
  404e44:	9811      	ldr	r0, [sp, #68]	; 0x44
  404e46:	2203      	movs	r2, #3
  404e48:	2100      	movs	r1, #0
  404e4a:	9208      	str	r2, [sp, #32]
  404e4c:	910a      	str	r1, [sp, #40]	; 0x28
  404e4e:	2847      	cmp	r0, #71	; 0x47
  404e50:	bfd8      	it	le
  404e52:	461e      	movle	r6, r3
  404e54:	920e      	str	r2, [sp, #56]	; 0x38
  404e56:	9112      	str	r1, [sp, #72]	; 0x48
  404e58:	e51e      	b.n	404898 <_svfprintf_r+0x230>
  404e5a:	f04b 0b08 	orr.w	fp, fp, #8
  404e5e:	f89a 3000 	ldrb.w	r3, [sl]
  404e62:	e459      	b.n	404718 <_svfprintf_r+0xb0>
  404e64:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404e68:	2300      	movs	r3, #0
  404e6a:	461c      	mov	r4, r3
  404e6c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404e70:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404e74:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404e78:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404e7c:	2809      	cmp	r0, #9
  404e7e:	d9f5      	bls.n	404e6c <_svfprintf_r+0x804>
  404e80:	940d      	str	r4, [sp, #52]	; 0x34
  404e82:	e44b      	b.n	40471c <_svfprintf_r+0xb4>
  404e84:	f04b 0b10 	orr.w	fp, fp, #16
  404e88:	9311      	str	r3, [sp, #68]	; 0x44
  404e8a:	f01b 0320 	ands.w	r3, fp, #32
  404e8e:	f43f ae1d 	beq.w	404acc <_svfprintf_r+0x464>
  404e92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404e94:	3507      	adds	r5, #7
  404e96:	f025 0307 	bic.w	r3, r5, #7
  404e9a:	f103 0208 	add.w	r2, r3, #8
  404e9e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404ea2:	920f      	str	r2, [sp, #60]	; 0x3c
  404ea4:	2300      	movs	r3, #0
  404ea6:	e4d2      	b.n	40484e <_svfprintf_r+0x1e6>
  404ea8:	9311      	str	r3, [sp, #68]	; 0x44
  404eaa:	2a00      	cmp	r2, #0
  404eac:	f040 85e7 	bne.w	405a7e <_svfprintf_r+0x1416>
  404eb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404eb2:	2a00      	cmp	r2, #0
  404eb4:	f43f aca3 	beq.w	4047fe <_svfprintf_r+0x196>
  404eb8:	2300      	movs	r3, #0
  404eba:	2101      	movs	r1, #1
  404ebc:	461f      	mov	r7, r3
  404ebe:	9108      	str	r1, [sp, #32]
  404ec0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404ec4:	f8cd b01c 	str.w	fp, [sp, #28]
  404ec8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404ecc:	930a      	str	r3, [sp, #40]	; 0x28
  404ece:	9312      	str	r3, [sp, #72]	; 0x48
  404ed0:	910e      	str	r1, [sp, #56]	; 0x38
  404ed2:	ae28      	add	r6, sp, #160	; 0xa0
  404ed4:	e4e4      	b.n	4048a0 <_svfprintf_r+0x238>
  404ed6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ed8:	e534      	b.n	404944 <_svfprintf_r+0x2dc>
  404eda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404edc:	2b65      	cmp	r3, #101	; 0x65
  404ede:	f340 80a7 	ble.w	405030 <_svfprintf_r+0x9c8>
  404ee2:	a815      	add	r0, sp, #84	; 0x54
  404ee4:	c80d      	ldmia	r0, {r0, r2, r3}
  404ee6:	9914      	ldr	r1, [sp, #80]	; 0x50
  404ee8:	f003 f9e2 	bl	4082b0 <__aeabi_dcmpeq>
  404eec:	2800      	cmp	r0, #0
  404eee:	f000 8150 	beq.w	405192 <_svfprintf_r+0xb2a>
  404ef2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ef4:	4a20      	ldr	r2, [pc, #128]	; (404f78 <_svfprintf_r+0x910>)
  404ef6:	f8c8 2000 	str.w	r2, [r8]
  404efa:	3301      	adds	r3, #1
  404efc:	3401      	adds	r4, #1
  404efe:	2201      	movs	r2, #1
  404f00:	2b07      	cmp	r3, #7
  404f02:	9427      	str	r4, [sp, #156]	; 0x9c
  404f04:	9326      	str	r3, [sp, #152]	; 0x98
  404f06:	f8c8 2004 	str.w	r2, [r8, #4]
  404f0a:	f300 836a 	bgt.w	4055e2 <_svfprintf_r+0xf7a>
  404f0e:	f108 0808 	add.w	r8, r8, #8
  404f12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f14:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404f16:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f18:	4293      	cmp	r3, r2
  404f1a:	db03      	blt.n	404f24 <_svfprintf_r+0x8bc>
  404f1c:	9b07      	ldr	r3, [sp, #28]
  404f1e:	07dd      	lsls	r5, r3, #31
  404f20:	f57f ad82 	bpl.w	404a28 <_svfprintf_r+0x3c0>
  404f24:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f26:	9919      	ldr	r1, [sp, #100]	; 0x64
  404f28:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404f2a:	f8c8 2000 	str.w	r2, [r8]
  404f2e:	3301      	adds	r3, #1
  404f30:	440c      	add	r4, r1
  404f32:	2b07      	cmp	r3, #7
  404f34:	f8c8 1004 	str.w	r1, [r8, #4]
  404f38:	9427      	str	r4, [sp, #156]	; 0x9c
  404f3a:	9326      	str	r3, [sp, #152]	; 0x98
  404f3c:	f300 839e 	bgt.w	40567c <_svfprintf_r+0x1014>
  404f40:	f108 0808 	add.w	r8, r8, #8
  404f44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f46:	1e5e      	subs	r6, r3, #1
  404f48:	2e00      	cmp	r6, #0
  404f4a:	f77f ad6d 	ble.w	404a28 <_svfprintf_r+0x3c0>
  404f4e:	2e10      	cmp	r6, #16
  404f50:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f52:	4d0a      	ldr	r5, [pc, #40]	; (404f7c <_svfprintf_r+0x914>)
  404f54:	f340 81f5 	ble.w	405342 <_svfprintf_r+0xcda>
  404f58:	4622      	mov	r2, r4
  404f5a:	2710      	movs	r7, #16
  404f5c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404f60:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404f62:	e013      	b.n	404f8c <_svfprintf_r+0x924>
  404f64:	00408e44 	.word	0x00408e44
  404f68:	00408e30 	.word	0x00408e30
  404f6c:	7fefffff 	.word	0x7fefffff
  404f70:	00408e24 	.word	0x00408e24
  404f74:	00408e20 	.word	0x00408e20
  404f78:	00408e60 	.word	0x00408e60
  404f7c:	00408e74 	.word	0x00408e74
  404f80:	f108 0808 	add.w	r8, r8, #8
  404f84:	3e10      	subs	r6, #16
  404f86:	2e10      	cmp	r6, #16
  404f88:	f340 81da 	ble.w	405340 <_svfprintf_r+0xcd8>
  404f8c:	3301      	adds	r3, #1
  404f8e:	3210      	adds	r2, #16
  404f90:	2b07      	cmp	r3, #7
  404f92:	9227      	str	r2, [sp, #156]	; 0x9c
  404f94:	9326      	str	r3, [sp, #152]	; 0x98
  404f96:	e888 00a0 	stmia.w	r8, {r5, r7}
  404f9a:	ddf1      	ble.n	404f80 <_svfprintf_r+0x918>
  404f9c:	aa25      	add	r2, sp, #148	; 0x94
  404f9e:	4621      	mov	r1, r4
  404fa0:	4658      	mov	r0, fp
  404fa2:	f002 fcbb 	bl	40791c <__ssprint_r>
  404fa6:	2800      	cmp	r0, #0
  404fa8:	f47f ac30 	bne.w	40480c <_svfprintf_r+0x1a4>
  404fac:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404fae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fb0:	46c8      	mov	r8, r9
  404fb2:	e7e7      	b.n	404f84 <_svfprintf_r+0x91c>
  404fb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404fb6:	9a08      	ldr	r2, [sp, #32]
  404fb8:	1a9f      	subs	r7, r3, r2
  404fba:	2f00      	cmp	r7, #0
  404fbc:	f77f ace5 	ble.w	40498a <_svfprintf_r+0x322>
  404fc0:	2f10      	cmp	r7, #16
  404fc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fc4:	4db6      	ldr	r5, [pc, #728]	; (4052a0 <_svfprintf_r+0xc38>)
  404fc6:	dd27      	ble.n	405018 <_svfprintf_r+0x9b0>
  404fc8:	4642      	mov	r2, r8
  404fca:	4621      	mov	r1, r4
  404fcc:	46b0      	mov	r8, r6
  404fce:	f04f 0b10 	mov.w	fp, #16
  404fd2:	462e      	mov	r6, r5
  404fd4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404fd6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404fd8:	e004      	b.n	404fe4 <_svfprintf_r+0x97c>
  404fda:	3f10      	subs	r7, #16
  404fdc:	2f10      	cmp	r7, #16
  404fde:	f102 0208 	add.w	r2, r2, #8
  404fe2:	dd15      	ble.n	405010 <_svfprintf_r+0x9a8>
  404fe4:	3301      	adds	r3, #1
  404fe6:	3110      	adds	r1, #16
  404fe8:	2b07      	cmp	r3, #7
  404fea:	9127      	str	r1, [sp, #156]	; 0x9c
  404fec:	9326      	str	r3, [sp, #152]	; 0x98
  404fee:	e882 0840 	stmia.w	r2, {r6, fp}
  404ff2:	ddf2      	ble.n	404fda <_svfprintf_r+0x972>
  404ff4:	aa25      	add	r2, sp, #148	; 0x94
  404ff6:	4629      	mov	r1, r5
  404ff8:	4620      	mov	r0, r4
  404ffa:	f002 fc8f 	bl	40791c <__ssprint_r>
  404ffe:	2800      	cmp	r0, #0
  405000:	f47f ac04 	bne.w	40480c <_svfprintf_r+0x1a4>
  405004:	3f10      	subs	r7, #16
  405006:	2f10      	cmp	r7, #16
  405008:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40500a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40500c:	464a      	mov	r2, r9
  40500e:	dce9      	bgt.n	404fe4 <_svfprintf_r+0x97c>
  405010:	4635      	mov	r5, r6
  405012:	460c      	mov	r4, r1
  405014:	4646      	mov	r6, r8
  405016:	4690      	mov	r8, r2
  405018:	3301      	adds	r3, #1
  40501a:	443c      	add	r4, r7
  40501c:	2b07      	cmp	r3, #7
  40501e:	9427      	str	r4, [sp, #156]	; 0x9c
  405020:	9326      	str	r3, [sp, #152]	; 0x98
  405022:	e888 00a0 	stmia.w	r8, {r5, r7}
  405026:	f300 8232 	bgt.w	40548e <_svfprintf_r+0xe26>
  40502a:	f108 0808 	add.w	r8, r8, #8
  40502e:	e4ac      	b.n	40498a <_svfprintf_r+0x322>
  405030:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405032:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405034:	2b01      	cmp	r3, #1
  405036:	f340 81fe 	ble.w	405436 <_svfprintf_r+0xdce>
  40503a:	3701      	adds	r7, #1
  40503c:	3401      	adds	r4, #1
  40503e:	2301      	movs	r3, #1
  405040:	2f07      	cmp	r7, #7
  405042:	9427      	str	r4, [sp, #156]	; 0x9c
  405044:	9726      	str	r7, [sp, #152]	; 0x98
  405046:	f8c8 6000 	str.w	r6, [r8]
  40504a:	f8c8 3004 	str.w	r3, [r8, #4]
  40504e:	f300 8203 	bgt.w	405458 <_svfprintf_r+0xdf0>
  405052:	f108 0808 	add.w	r8, r8, #8
  405056:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405058:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40505a:	f8c8 3000 	str.w	r3, [r8]
  40505e:	3701      	adds	r7, #1
  405060:	4414      	add	r4, r2
  405062:	2f07      	cmp	r7, #7
  405064:	9427      	str	r4, [sp, #156]	; 0x9c
  405066:	9726      	str	r7, [sp, #152]	; 0x98
  405068:	f8c8 2004 	str.w	r2, [r8, #4]
  40506c:	f300 8200 	bgt.w	405470 <_svfprintf_r+0xe08>
  405070:	f108 0808 	add.w	r8, r8, #8
  405074:	a815      	add	r0, sp, #84	; 0x54
  405076:	c80d      	ldmia	r0, {r0, r2, r3}
  405078:	9914      	ldr	r1, [sp, #80]	; 0x50
  40507a:	f003 f919 	bl	4082b0 <__aeabi_dcmpeq>
  40507e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405080:	2800      	cmp	r0, #0
  405082:	f040 8101 	bne.w	405288 <_svfprintf_r+0xc20>
  405086:	3b01      	subs	r3, #1
  405088:	3701      	adds	r7, #1
  40508a:	3601      	adds	r6, #1
  40508c:	441c      	add	r4, r3
  40508e:	2f07      	cmp	r7, #7
  405090:	9726      	str	r7, [sp, #152]	; 0x98
  405092:	9427      	str	r4, [sp, #156]	; 0x9c
  405094:	f8c8 6000 	str.w	r6, [r8]
  405098:	f8c8 3004 	str.w	r3, [r8, #4]
  40509c:	f300 8127 	bgt.w	4052ee <_svfprintf_r+0xc86>
  4050a0:	f108 0808 	add.w	r8, r8, #8
  4050a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4050a6:	f8c8 2004 	str.w	r2, [r8, #4]
  4050aa:	3701      	adds	r7, #1
  4050ac:	4414      	add	r4, r2
  4050ae:	ab21      	add	r3, sp, #132	; 0x84
  4050b0:	2f07      	cmp	r7, #7
  4050b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4050b4:	9726      	str	r7, [sp, #152]	; 0x98
  4050b6:	f8c8 3000 	str.w	r3, [r8]
  4050ba:	f77f acb3 	ble.w	404a24 <_svfprintf_r+0x3bc>
  4050be:	aa25      	add	r2, sp, #148	; 0x94
  4050c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050c4:	f002 fc2a 	bl	40791c <__ssprint_r>
  4050c8:	2800      	cmp	r0, #0
  4050ca:	f47f ab9f 	bne.w	40480c <_svfprintf_r+0x1a4>
  4050ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4050d0:	46c8      	mov	r8, r9
  4050d2:	e4a9      	b.n	404a28 <_svfprintf_r+0x3c0>
  4050d4:	aa25      	add	r2, sp, #148	; 0x94
  4050d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050da:	f002 fc1f 	bl	40791c <__ssprint_r>
  4050de:	2800      	cmp	r0, #0
  4050e0:	f43f aceb 	beq.w	404aba <_svfprintf_r+0x452>
  4050e4:	f7ff bb92 	b.w	40480c <_svfprintf_r+0x1a4>
  4050e8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4050ec:	2b01      	cmp	r3, #1
  4050ee:	f000 8134 	beq.w	40535a <_svfprintf_r+0xcf2>
  4050f2:	2b02      	cmp	r3, #2
  4050f4:	d125      	bne.n	405142 <_svfprintf_r+0xada>
  4050f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4050fa:	2400      	movs	r4, #0
  4050fc:	2500      	movs	r5, #0
  4050fe:	e61e      	b.n	404d3e <_svfprintf_r+0x6d6>
  405100:	aa25      	add	r2, sp, #148	; 0x94
  405102:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405104:	980c      	ldr	r0, [sp, #48]	; 0x30
  405106:	f002 fc09 	bl	40791c <__ssprint_r>
  40510a:	2800      	cmp	r0, #0
  40510c:	f47f ab7e 	bne.w	40480c <_svfprintf_r+0x1a4>
  405110:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405112:	46c8      	mov	r8, r9
  405114:	e475      	b.n	404a02 <_svfprintf_r+0x39a>
  405116:	aa25      	add	r2, sp, #148	; 0x94
  405118:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40511a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40511c:	f002 fbfe 	bl	40791c <__ssprint_r>
  405120:	2800      	cmp	r0, #0
  405122:	f47f ab73 	bne.w	40480c <_svfprintf_r+0x1a4>
  405126:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405128:	46c8      	mov	r8, r9
  40512a:	e41b      	b.n	404964 <_svfprintf_r+0x2fc>
  40512c:	aa25      	add	r2, sp, #148	; 0x94
  40512e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405130:	980c      	ldr	r0, [sp, #48]	; 0x30
  405132:	f002 fbf3 	bl	40791c <__ssprint_r>
  405136:	2800      	cmp	r0, #0
  405138:	f47f ab68 	bne.w	40480c <_svfprintf_r+0x1a4>
  40513c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40513e:	46c8      	mov	r8, r9
  405140:	e420      	b.n	404984 <_svfprintf_r+0x31c>
  405142:	f8cd b01c 	str.w	fp, [sp, #28]
  405146:	2400      	movs	r4, #0
  405148:	2500      	movs	r5, #0
  40514a:	4649      	mov	r1, r9
  40514c:	e000      	b.n	405150 <_svfprintf_r+0xae8>
  40514e:	4631      	mov	r1, r6
  405150:	08e2      	lsrs	r2, r4, #3
  405152:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405156:	08e8      	lsrs	r0, r5, #3
  405158:	f004 0307 	and.w	r3, r4, #7
  40515c:	4605      	mov	r5, r0
  40515e:	4614      	mov	r4, r2
  405160:	3330      	adds	r3, #48	; 0x30
  405162:	ea54 0205 	orrs.w	r2, r4, r5
  405166:	f801 3c01 	strb.w	r3, [r1, #-1]
  40516a:	f101 36ff 	add.w	r6, r1, #4294967295
  40516e:	d1ee      	bne.n	40514e <_svfprintf_r+0xae6>
  405170:	9a07      	ldr	r2, [sp, #28]
  405172:	07d2      	lsls	r2, r2, #31
  405174:	f57f adf3 	bpl.w	404d5e <_svfprintf_r+0x6f6>
  405178:	2b30      	cmp	r3, #48	; 0x30
  40517a:	f43f adf0 	beq.w	404d5e <_svfprintf_r+0x6f6>
  40517e:	3902      	subs	r1, #2
  405180:	2330      	movs	r3, #48	; 0x30
  405182:	f806 3c01 	strb.w	r3, [r6, #-1]
  405186:	eba9 0301 	sub.w	r3, r9, r1
  40518a:	930e      	str	r3, [sp, #56]	; 0x38
  40518c:	460e      	mov	r6, r1
  40518e:	f7ff bb7b 	b.w	404888 <_svfprintf_r+0x220>
  405192:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405194:	2900      	cmp	r1, #0
  405196:	f340 822e 	ble.w	4055f6 <_svfprintf_r+0xf8e>
  40519a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40519c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40519e:	4293      	cmp	r3, r2
  4051a0:	bfa8      	it	ge
  4051a2:	4613      	movge	r3, r2
  4051a4:	2b00      	cmp	r3, #0
  4051a6:	461f      	mov	r7, r3
  4051a8:	dd0d      	ble.n	4051c6 <_svfprintf_r+0xb5e>
  4051aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4051ac:	f8c8 6000 	str.w	r6, [r8]
  4051b0:	3301      	adds	r3, #1
  4051b2:	443c      	add	r4, r7
  4051b4:	2b07      	cmp	r3, #7
  4051b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4051b8:	f8c8 7004 	str.w	r7, [r8, #4]
  4051bc:	9326      	str	r3, [sp, #152]	; 0x98
  4051be:	f300 831f 	bgt.w	405800 <_svfprintf_r+0x1198>
  4051c2:	f108 0808 	add.w	r8, r8, #8
  4051c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051c8:	2f00      	cmp	r7, #0
  4051ca:	bfa8      	it	ge
  4051cc:	1bdb      	subge	r3, r3, r7
  4051ce:	2b00      	cmp	r3, #0
  4051d0:	461f      	mov	r7, r3
  4051d2:	f340 80d6 	ble.w	405382 <_svfprintf_r+0xd1a>
  4051d6:	2f10      	cmp	r7, #16
  4051d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4051da:	4d31      	ldr	r5, [pc, #196]	; (4052a0 <_svfprintf_r+0xc38>)
  4051dc:	f340 81ed 	ble.w	4055ba <_svfprintf_r+0xf52>
  4051e0:	4642      	mov	r2, r8
  4051e2:	4621      	mov	r1, r4
  4051e4:	46b0      	mov	r8, r6
  4051e6:	f04f 0b10 	mov.w	fp, #16
  4051ea:	462e      	mov	r6, r5
  4051ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4051ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4051f0:	e004      	b.n	4051fc <_svfprintf_r+0xb94>
  4051f2:	3208      	adds	r2, #8
  4051f4:	3f10      	subs	r7, #16
  4051f6:	2f10      	cmp	r7, #16
  4051f8:	f340 81db 	ble.w	4055b2 <_svfprintf_r+0xf4a>
  4051fc:	3301      	adds	r3, #1
  4051fe:	3110      	adds	r1, #16
  405200:	2b07      	cmp	r3, #7
  405202:	9127      	str	r1, [sp, #156]	; 0x9c
  405204:	9326      	str	r3, [sp, #152]	; 0x98
  405206:	e882 0840 	stmia.w	r2, {r6, fp}
  40520a:	ddf2      	ble.n	4051f2 <_svfprintf_r+0xb8a>
  40520c:	aa25      	add	r2, sp, #148	; 0x94
  40520e:	4629      	mov	r1, r5
  405210:	4620      	mov	r0, r4
  405212:	f002 fb83 	bl	40791c <__ssprint_r>
  405216:	2800      	cmp	r0, #0
  405218:	f47f aaf8 	bne.w	40480c <_svfprintf_r+0x1a4>
  40521c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40521e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405220:	464a      	mov	r2, r9
  405222:	e7e7      	b.n	4051f4 <_svfprintf_r+0xb8c>
  405224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405226:	930e      	str	r3, [sp, #56]	; 0x38
  405228:	464e      	mov	r6, r9
  40522a:	f7ff bb2d 	b.w	404888 <_svfprintf_r+0x220>
  40522e:	2d00      	cmp	r5, #0
  405230:	bf08      	it	eq
  405232:	2c0a      	cmpeq	r4, #10
  405234:	f0c0 808f 	bcc.w	405356 <_svfprintf_r+0xcee>
  405238:	464e      	mov	r6, r9
  40523a:	4620      	mov	r0, r4
  40523c:	4629      	mov	r1, r5
  40523e:	220a      	movs	r2, #10
  405240:	2300      	movs	r3, #0
  405242:	f7fe ffed 	bl	404220 <__aeabi_uldivmod>
  405246:	3230      	adds	r2, #48	; 0x30
  405248:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40524c:	4620      	mov	r0, r4
  40524e:	4629      	mov	r1, r5
  405250:	2300      	movs	r3, #0
  405252:	220a      	movs	r2, #10
  405254:	f7fe ffe4 	bl	404220 <__aeabi_uldivmod>
  405258:	4604      	mov	r4, r0
  40525a:	460d      	mov	r5, r1
  40525c:	ea54 0305 	orrs.w	r3, r4, r5
  405260:	d1eb      	bne.n	40523a <_svfprintf_r+0xbd2>
  405262:	eba9 0306 	sub.w	r3, r9, r6
  405266:	930e      	str	r3, [sp, #56]	; 0x38
  405268:	f7ff bb0e 	b.w	404888 <_svfprintf_r+0x220>
  40526c:	aa25      	add	r2, sp, #148	; 0x94
  40526e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405270:	980c      	ldr	r0, [sp, #48]	; 0x30
  405272:	f002 fb53 	bl	40791c <__ssprint_r>
  405276:	2800      	cmp	r0, #0
  405278:	f47f aac8 	bne.w	40480c <_svfprintf_r+0x1a4>
  40527c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405280:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405282:	46c8      	mov	r8, r9
  405284:	f7ff bb5e 	b.w	404944 <_svfprintf_r+0x2dc>
  405288:	1e5e      	subs	r6, r3, #1
  40528a:	2e00      	cmp	r6, #0
  40528c:	f77f af0a 	ble.w	4050a4 <_svfprintf_r+0xa3c>
  405290:	2e10      	cmp	r6, #16
  405292:	4d03      	ldr	r5, [pc, #12]	; (4052a0 <_svfprintf_r+0xc38>)
  405294:	dd22      	ble.n	4052dc <_svfprintf_r+0xc74>
  405296:	4622      	mov	r2, r4
  405298:	f04f 0b10 	mov.w	fp, #16
  40529c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40529e:	e006      	b.n	4052ae <_svfprintf_r+0xc46>
  4052a0:	00408e74 	.word	0x00408e74
  4052a4:	3e10      	subs	r6, #16
  4052a6:	2e10      	cmp	r6, #16
  4052a8:	f108 0808 	add.w	r8, r8, #8
  4052ac:	dd15      	ble.n	4052da <_svfprintf_r+0xc72>
  4052ae:	3701      	adds	r7, #1
  4052b0:	3210      	adds	r2, #16
  4052b2:	2f07      	cmp	r7, #7
  4052b4:	9227      	str	r2, [sp, #156]	; 0x9c
  4052b6:	9726      	str	r7, [sp, #152]	; 0x98
  4052b8:	e888 0820 	stmia.w	r8, {r5, fp}
  4052bc:	ddf2      	ble.n	4052a4 <_svfprintf_r+0xc3c>
  4052be:	aa25      	add	r2, sp, #148	; 0x94
  4052c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052c2:	4620      	mov	r0, r4
  4052c4:	f002 fb2a 	bl	40791c <__ssprint_r>
  4052c8:	2800      	cmp	r0, #0
  4052ca:	f47f aa9f 	bne.w	40480c <_svfprintf_r+0x1a4>
  4052ce:	3e10      	subs	r6, #16
  4052d0:	2e10      	cmp	r6, #16
  4052d2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4052d4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4052d6:	46c8      	mov	r8, r9
  4052d8:	dce9      	bgt.n	4052ae <_svfprintf_r+0xc46>
  4052da:	4614      	mov	r4, r2
  4052dc:	3701      	adds	r7, #1
  4052de:	4434      	add	r4, r6
  4052e0:	2f07      	cmp	r7, #7
  4052e2:	9427      	str	r4, [sp, #156]	; 0x9c
  4052e4:	9726      	str	r7, [sp, #152]	; 0x98
  4052e6:	e888 0060 	stmia.w	r8, {r5, r6}
  4052ea:	f77f aed9 	ble.w	4050a0 <_svfprintf_r+0xa38>
  4052ee:	aa25      	add	r2, sp, #148	; 0x94
  4052f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4052f4:	f002 fb12 	bl	40791c <__ssprint_r>
  4052f8:	2800      	cmp	r0, #0
  4052fa:	f47f aa87 	bne.w	40480c <_svfprintf_r+0x1a4>
  4052fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405300:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405302:	46c8      	mov	r8, r9
  405304:	e6ce      	b.n	4050a4 <_svfprintf_r+0xa3c>
  405306:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405308:	6814      	ldr	r4, [r2, #0]
  40530a:	4613      	mov	r3, r2
  40530c:	3304      	adds	r3, #4
  40530e:	17e5      	asrs	r5, r4, #31
  405310:	930f      	str	r3, [sp, #60]	; 0x3c
  405312:	4622      	mov	r2, r4
  405314:	462b      	mov	r3, r5
  405316:	e4fa      	b.n	404d0e <_svfprintf_r+0x6a6>
  405318:	3204      	adds	r2, #4
  40531a:	681c      	ldr	r4, [r3, #0]
  40531c:	920f      	str	r2, [sp, #60]	; 0x3c
  40531e:	2301      	movs	r3, #1
  405320:	2500      	movs	r5, #0
  405322:	f7ff ba94 	b.w	40484e <_svfprintf_r+0x1e6>
  405326:	681c      	ldr	r4, [r3, #0]
  405328:	3304      	adds	r3, #4
  40532a:	930f      	str	r3, [sp, #60]	; 0x3c
  40532c:	2500      	movs	r5, #0
  40532e:	e421      	b.n	404b74 <_svfprintf_r+0x50c>
  405330:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405332:	460a      	mov	r2, r1
  405334:	3204      	adds	r2, #4
  405336:	680c      	ldr	r4, [r1, #0]
  405338:	920f      	str	r2, [sp, #60]	; 0x3c
  40533a:	2500      	movs	r5, #0
  40533c:	f7ff ba87 	b.w	40484e <_svfprintf_r+0x1e6>
  405340:	4614      	mov	r4, r2
  405342:	3301      	adds	r3, #1
  405344:	4434      	add	r4, r6
  405346:	2b07      	cmp	r3, #7
  405348:	9427      	str	r4, [sp, #156]	; 0x9c
  40534a:	9326      	str	r3, [sp, #152]	; 0x98
  40534c:	e888 0060 	stmia.w	r8, {r5, r6}
  405350:	f77f ab68 	ble.w	404a24 <_svfprintf_r+0x3bc>
  405354:	e6b3      	b.n	4050be <_svfprintf_r+0xa56>
  405356:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40535a:	f8cd b01c 	str.w	fp, [sp, #28]
  40535e:	ae42      	add	r6, sp, #264	; 0x108
  405360:	3430      	adds	r4, #48	; 0x30
  405362:	2301      	movs	r3, #1
  405364:	f806 4d41 	strb.w	r4, [r6, #-65]!
  405368:	930e      	str	r3, [sp, #56]	; 0x38
  40536a:	f7ff ba8d 	b.w	404888 <_svfprintf_r+0x220>
  40536e:	aa25      	add	r2, sp, #148	; 0x94
  405370:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405372:	980c      	ldr	r0, [sp, #48]	; 0x30
  405374:	f002 fad2 	bl	40791c <__ssprint_r>
  405378:	2800      	cmp	r0, #0
  40537a:	f47f aa47 	bne.w	40480c <_svfprintf_r+0x1a4>
  40537e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405380:	46c8      	mov	r8, r9
  405382:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405384:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405386:	429a      	cmp	r2, r3
  405388:	db44      	blt.n	405414 <_svfprintf_r+0xdac>
  40538a:	9b07      	ldr	r3, [sp, #28]
  40538c:	07d9      	lsls	r1, r3, #31
  40538e:	d441      	bmi.n	405414 <_svfprintf_r+0xdac>
  405390:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405392:	9812      	ldr	r0, [sp, #72]	; 0x48
  405394:	1a9a      	subs	r2, r3, r2
  405396:	1a1d      	subs	r5, r3, r0
  405398:	4295      	cmp	r5, r2
  40539a:	bfa8      	it	ge
  40539c:	4615      	movge	r5, r2
  40539e:	2d00      	cmp	r5, #0
  4053a0:	dd0e      	ble.n	4053c0 <_svfprintf_r+0xd58>
  4053a2:	9926      	ldr	r1, [sp, #152]	; 0x98
  4053a4:	f8c8 5004 	str.w	r5, [r8, #4]
  4053a8:	3101      	adds	r1, #1
  4053aa:	4406      	add	r6, r0
  4053ac:	442c      	add	r4, r5
  4053ae:	2907      	cmp	r1, #7
  4053b0:	f8c8 6000 	str.w	r6, [r8]
  4053b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4053b6:	9126      	str	r1, [sp, #152]	; 0x98
  4053b8:	f300 823b 	bgt.w	405832 <_svfprintf_r+0x11ca>
  4053bc:	f108 0808 	add.w	r8, r8, #8
  4053c0:	2d00      	cmp	r5, #0
  4053c2:	bfac      	ite	ge
  4053c4:	1b56      	subge	r6, r2, r5
  4053c6:	4616      	movlt	r6, r2
  4053c8:	2e00      	cmp	r6, #0
  4053ca:	f77f ab2d 	ble.w	404a28 <_svfprintf_r+0x3c0>
  4053ce:	2e10      	cmp	r6, #16
  4053d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4053d2:	4db0      	ldr	r5, [pc, #704]	; (405694 <_svfprintf_r+0x102c>)
  4053d4:	ddb5      	ble.n	405342 <_svfprintf_r+0xcda>
  4053d6:	4622      	mov	r2, r4
  4053d8:	2710      	movs	r7, #16
  4053da:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4053de:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4053e0:	e004      	b.n	4053ec <_svfprintf_r+0xd84>
  4053e2:	f108 0808 	add.w	r8, r8, #8
  4053e6:	3e10      	subs	r6, #16
  4053e8:	2e10      	cmp	r6, #16
  4053ea:	dda9      	ble.n	405340 <_svfprintf_r+0xcd8>
  4053ec:	3301      	adds	r3, #1
  4053ee:	3210      	adds	r2, #16
  4053f0:	2b07      	cmp	r3, #7
  4053f2:	9227      	str	r2, [sp, #156]	; 0x9c
  4053f4:	9326      	str	r3, [sp, #152]	; 0x98
  4053f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4053fa:	ddf2      	ble.n	4053e2 <_svfprintf_r+0xd7a>
  4053fc:	aa25      	add	r2, sp, #148	; 0x94
  4053fe:	4621      	mov	r1, r4
  405400:	4658      	mov	r0, fp
  405402:	f002 fa8b 	bl	40791c <__ssprint_r>
  405406:	2800      	cmp	r0, #0
  405408:	f47f aa00 	bne.w	40480c <_svfprintf_r+0x1a4>
  40540c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40540e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405410:	46c8      	mov	r8, r9
  405412:	e7e8      	b.n	4053e6 <_svfprintf_r+0xd7e>
  405414:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405416:	9819      	ldr	r0, [sp, #100]	; 0x64
  405418:	991a      	ldr	r1, [sp, #104]	; 0x68
  40541a:	f8c8 1000 	str.w	r1, [r8]
  40541e:	3301      	adds	r3, #1
  405420:	4404      	add	r4, r0
  405422:	2b07      	cmp	r3, #7
  405424:	9427      	str	r4, [sp, #156]	; 0x9c
  405426:	f8c8 0004 	str.w	r0, [r8, #4]
  40542a:	9326      	str	r3, [sp, #152]	; 0x98
  40542c:	f300 81f5 	bgt.w	40581a <_svfprintf_r+0x11b2>
  405430:	f108 0808 	add.w	r8, r8, #8
  405434:	e7ac      	b.n	405390 <_svfprintf_r+0xd28>
  405436:	9b07      	ldr	r3, [sp, #28]
  405438:	07da      	lsls	r2, r3, #31
  40543a:	f53f adfe 	bmi.w	40503a <_svfprintf_r+0x9d2>
  40543e:	3701      	adds	r7, #1
  405440:	3401      	adds	r4, #1
  405442:	2301      	movs	r3, #1
  405444:	2f07      	cmp	r7, #7
  405446:	9427      	str	r4, [sp, #156]	; 0x9c
  405448:	9726      	str	r7, [sp, #152]	; 0x98
  40544a:	f8c8 6000 	str.w	r6, [r8]
  40544e:	f8c8 3004 	str.w	r3, [r8, #4]
  405452:	f77f ae25 	ble.w	4050a0 <_svfprintf_r+0xa38>
  405456:	e74a      	b.n	4052ee <_svfprintf_r+0xc86>
  405458:	aa25      	add	r2, sp, #148	; 0x94
  40545a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40545c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40545e:	f002 fa5d 	bl	40791c <__ssprint_r>
  405462:	2800      	cmp	r0, #0
  405464:	f47f a9d2 	bne.w	40480c <_svfprintf_r+0x1a4>
  405468:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40546a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40546c:	46c8      	mov	r8, r9
  40546e:	e5f2      	b.n	405056 <_svfprintf_r+0x9ee>
  405470:	aa25      	add	r2, sp, #148	; 0x94
  405472:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405474:	980c      	ldr	r0, [sp, #48]	; 0x30
  405476:	f002 fa51 	bl	40791c <__ssprint_r>
  40547a:	2800      	cmp	r0, #0
  40547c:	f47f a9c6 	bne.w	40480c <_svfprintf_r+0x1a4>
  405480:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405482:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405484:	46c8      	mov	r8, r9
  405486:	e5f5      	b.n	405074 <_svfprintf_r+0xa0c>
  405488:	464e      	mov	r6, r9
  40548a:	f7ff b9fd 	b.w	404888 <_svfprintf_r+0x220>
  40548e:	aa25      	add	r2, sp, #148	; 0x94
  405490:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405492:	980c      	ldr	r0, [sp, #48]	; 0x30
  405494:	f002 fa42 	bl	40791c <__ssprint_r>
  405498:	2800      	cmp	r0, #0
  40549a:	f47f a9b7 	bne.w	40480c <_svfprintf_r+0x1a4>
  40549e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4054a0:	46c8      	mov	r8, r9
  4054a2:	f7ff ba72 	b.w	40498a <_svfprintf_r+0x322>
  4054a6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4054a8:	4622      	mov	r2, r4
  4054aa:	4620      	mov	r0, r4
  4054ac:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4054ae:	4623      	mov	r3, r4
  4054b0:	4621      	mov	r1, r4
  4054b2:	f002 ff2f 	bl	408314 <__aeabi_dcmpun>
  4054b6:	2800      	cmp	r0, #0
  4054b8:	f040 8286 	bne.w	4059c8 <_svfprintf_r+0x1360>
  4054bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054be:	3301      	adds	r3, #1
  4054c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4054c2:	f023 0320 	bic.w	r3, r3, #32
  4054c6:	930e      	str	r3, [sp, #56]	; 0x38
  4054c8:	f000 81e2 	beq.w	405890 <_svfprintf_r+0x1228>
  4054cc:	2b47      	cmp	r3, #71	; 0x47
  4054ce:	f000 811e 	beq.w	40570e <_svfprintf_r+0x10a6>
  4054d2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4054d6:	9307      	str	r3, [sp, #28]
  4054d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4054da:	1e1f      	subs	r7, r3, #0
  4054dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4054de:	9308      	str	r3, [sp, #32]
  4054e0:	bfbb      	ittet	lt
  4054e2:	463b      	movlt	r3, r7
  4054e4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4054e8:	2300      	movge	r3, #0
  4054ea:	232d      	movlt	r3, #45	; 0x2d
  4054ec:	9310      	str	r3, [sp, #64]	; 0x40
  4054ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4054f0:	2b66      	cmp	r3, #102	; 0x66
  4054f2:	f000 81bb 	beq.w	40586c <_svfprintf_r+0x1204>
  4054f6:	2b46      	cmp	r3, #70	; 0x46
  4054f8:	f000 80df 	beq.w	4056ba <_svfprintf_r+0x1052>
  4054fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4054fe:	9a08      	ldr	r2, [sp, #32]
  405500:	2b45      	cmp	r3, #69	; 0x45
  405502:	bf0c      	ite	eq
  405504:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  405506:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  405508:	a823      	add	r0, sp, #140	; 0x8c
  40550a:	a920      	add	r1, sp, #128	; 0x80
  40550c:	bf08      	it	eq
  40550e:	1c5d      	addeq	r5, r3, #1
  405510:	9004      	str	r0, [sp, #16]
  405512:	9103      	str	r1, [sp, #12]
  405514:	a81f      	add	r0, sp, #124	; 0x7c
  405516:	2102      	movs	r1, #2
  405518:	463b      	mov	r3, r7
  40551a:	9002      	str	r0, [sp, #8]
  40551c:	9501      	str	r5, [sp, #4]
  40551e:	9100      	str	r1, [sp, #0]
  405520:	980c      	ldr	r0, [sp, #48]	; 0x30
  405522:	f000 fb75 	bl	405c10 <_dtoa_r>
  405526:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405528:	2b67      	cmp	r3, #103	; 0x67
  40552a:	4606      	mov	r6, r0
  40552c:	f040 81e0 	bne.w	4058f0 <_svfprintf_r+0x1288>
  405530:	f01b 0f01 	tst.w	fp, #1
  405534:	f000 8246 	beq.w	4059c4 <_svfprintf_r+0x135c>
  405538:	1974      	adds	r4, r6, r5
  40553a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40553c:	9808      	ldr	r0, [sp, #32]
  40553e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405540:	4639      	mov	r1, r7
  405542:	f002 feb5 	bl	4082b0 <__aeabi_dcmpeq>
  405546:	2800      	cmp	r0, #0
  405548:	f040 8165 	bne.w	405816 <_svfprintf_r+0x11ae>
  40554c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40554e:	42a3      	cmp	r3, r4
  405550:	d206      	bcs.n	405560 <_svfprintf_r+0xef8>
  405552:	2130      	movs	r1, #48	; 0x30
  405554:	1c5a      	adds	r2, r3, #1
  405556:	9223      	str	r2, [sp, #140]	; 0x8c
  405558:	7019      	strb	r1, [r3, #0]
  40555a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40555c:	429c      	cmp	r4, r3
  40555e:	d8f9      	bhi.n	405554 <_svfprintf_r+0xeec>
  405560:	1b9b      	subs	r3, r3, r6
  405562:	9313      	str	r3, [sp, #76]	; 0x4c
  405564:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405566:	2b47      	cmp	r3, #71	; 0x47
  405568:	f000 80e9 	beq.w	40573e <_svfprintf_r+0x10d6>
  40556c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40556e:	2b65      	cmp	r3, #101	; 0x65
  405570:	f340 81cd 	ble.w	40590e <_svfprintf_r+0x12a6>
  405574:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405576:	2b66      	cmp	r3, #102	; 0x66
  405578:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40557a:	9312      	str	r3, [sp, #72]	; 0x48
  40557c:	f000 819e 	beq.w	4058bc <_svfprintf_r+0x1254>
  405580:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405582:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405584:	4619      	mov	r1, r3
  405586:	4291      	cmp	r1, r2
  405588:	f300 818a 	bgt.w	4058a0 <_svfprintf_r+0x1238>
  40558c:	f01b 0f01 	tst.w	fp, #1
  405590:	f040 8213 	bne.w	4059ba <_svfprintf_r+0x1352>
  405594:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405598:	9308      	str	r3, [sp, #32]
  40559a:	2367      	movs	r3, #103	; 0x67
  40559c:	920e      	str	r2, [sp, #56]	; 0x38
  40559e:	9311      	str	r3, [sp, #68]	; 0x44
  4055a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4055a2:	2b00      	cmp	r3, #0
  4055a4:	f040 80c4 	bne.w	405730 <_svfprintf_r+0x10c8>
  4055a8:	930a      	str	r3, [sp, #40]	; 0x28
  4055aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4055ae:	f7ff b973 	b.w	404898 <_svfprintf_r+0x230>
  4055b2:	4635      	mov	r5, r6
  4055b4:	460c      	mov	r4, r1
  4055b6:	4646      	mov	r6, r8
  4055b8:	4690      	mov	r8, r2
  4055ba:	3301      	adds	r3, #1
  4055bc:	443c      	add	r4, r7
  4055be:	2b07      	cmp	r3, #7
  4055c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4055c2:	9326      	str	r3, [sp, #152]	; 0x98
  4055c4:	e888 00a0 	stmia.w	r8, {r5, r7}
  4055c8:	f73f aed1 	bgt.w	40536e <_svfprintf_r+0xd06>
  4055cc:	f108 0808 	add.w	r8, r8, #8
  4055d0:	e6d7      	b.n	405382 <_svfprintf_r+0xd1a>
  4055d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4055d4:	6813      	ldr	r3, [r2, #0]
  4055d6:	3204      	adds	r2, #4
  4055d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4055da:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4055dc:	601a      	str	r2, [r3, #0]
  4055de:	f7ff b86a 	b.w	4046b6 <_svfprintf_r+0x4e>
  4055e2:	aa25      	add	r2, sp, #148	; 0x94
  4055e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055e8:	f002 f998 	bl	40791c <__ssprint_r>
  4055ec:	2800      	cmp	r0, #0
  4055ee:	f47f a90d 	bne.w	40480c <_svfprintf_r+0x1a4>
  4055f2:	46c8      	mov	r8, r9
  4055f4:	e48d      	b.n	404f12 <_svfprintf_r+0x8aa>
  4055f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4055f8:	4a27      	ldr	r2, [pc, #156]	; (405698 <_svfprintf_r+0x1030>)
  4055fa:	f8c8 2000 	str.w	r2, [r8]
  4055fe:	3301      	adds	r3, #1
  405600:	3401      	adds	r4, #1
  405602:	2201      	movs	r2, #1
  405604:	2b07      	cmp	r3, #7
  405606:	9427      	str	r4, [sp, #156]	; 0x9c
  405608:	9326      	str	r3, [sp, #152]	; 0x98
  40560a:	f8c8 2004 	str.w	r2, [r8, #4]
  40560e:	dc72      	bgt.n	4056f6 <_svfprintf_r+0x108e>
  405610:	f108 0808 	add.w	r8, r8, #8
  405614:	b929      	cbnz	r1, 405622 <_svfprintf_r+0xfba>
  405616:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405618:	b91b      	cbnz	r3, 405622 <_svfprintf_r+0xfba>
  40561a:	9b07      	ldr	r3, [sp, #28]
  40561c:	07d8      	lsls	r0, r3, #31
  40561e:	f57f aa03 	bpl.w	404a28 <_svfprintf_r+0x3c0>
  405622:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405624:	9819      	ldr	r0, [sp, #100]	; 0x64
  405626:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405628:	f8c8 2000 	str.w	r2, [r8]
  40562c:	3301      	adds	r3, #1
  40562e:	4602      	mov	r2, r0
  405630:	4422      	add	r2, r4
  405632:	2b07      	cmp	r3, #7
  405634:	9227      	str	r2, [sp, #156]	; 0x9c
  405636:	f8c8 0004 	str.w	r0, [r8, #4]
  40563a:	9326      	str	r3, [sp, #152]	; 0x98
  40563c:	f300 818d 	bgt.w	40595a <_svfprintf_r+0x12f2>
  405640:	f108 0808 	add.w	r8, r8, #8
  405644:	2900      	cmp	r1, #0
  405646:	f2c0 8165 	blt.w	405914 <_svfprintf_r+0x12ac>
  40564a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40564c:	f8c8 6000 	str.w	r6, [r8]
  405650:	3301      	adds	r3, #1
  405652:	188c      	adds	r4, r1, r2
  405654:	2b07      	cmp	r3, #7
  405656:	9427      	str	r4, [sp, #156]	; 0x9c
  405658:	9326      	str	r3, [sp, #152]	; 0x98
  40565a:	f8c8 1004 	str.w	r1, [r8, #4]
  40565e:	f77f a9e1 	ble.w	404a24 <_svfprintf_r+0x3bc>
  405662:	e52c      	b.n	4050be <_svfprintf_r+0xa56>
  405664:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405666:	9909      	ldr	r1, [sp, #36]	; 0x24
  405668:	6813      	ldr	r3, [r2, #0]
  40566a:	17cd      	asrs	r5, r1, #31
  40566c:	4608      	mov	r0, r1
  40566e:	3204      	adds	r2, #4
  405670:	4629      	mov	r1, r5
  405672:	920f      	str	r2, [sp, #60]	; 0x3c
  405674:	e9c3 0100 	strd	r0, r1, [r3]
  405678:	f7ff b81d 	b.w	4046b6 <_svfprintf_r+0x4e>
  40567c:	aa25      	add	r2, sp, #148	; 0x94
  40567e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405680:	980c      	ldr	r0, [sp, #48]	; 0x30
  405682:	f002 f94b 	bl	40791c <__ssprint_r>
  405686:	2800      	cmp	r0, #0
  405688:	f47f a8c0 	bne.w	40480c <_svfprintf_r+0x1a4>
  40568c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40568e:	46c8      	mov	r8, r9
  405690:	e458      	b.n	404f44 <_svfprintf_r+0x8dc>
  405692:	bf00      	nop
  405694:	00408e74 	.word	0x00408e74
  405698:	00408e60 	.word	0x00408e60
  40569c:	2140      	movs	r1, #64	; 0x40
  40569e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4056a0:	f001 fa0c 	bl	406abc <_malloc_r>
  4056a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4056a6:	6010      	str	r0, [r2, #0]
  4056a8:	6110      	str	r0, [r2, #16]
  4056aa:	2800      	cmp	r0, #0
  4056ac:	f000 81f2 	beq.w	405a94 <_svfprintf_r+0x142c>
  4056b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4056b2:	2340      	movs	r3, #64	; 0x40
  4056b4:	6153      	str	r3, [r2, #20]
  4056b6:	f7fe bfee 	b.w	404696 <_svfprintf_r+0x2e>
  4056ba:	a823      	add	r0, sp, #140	; 0x8c
  4056bc:	a920      	add	r1, sp, #128	; 0x80
  4056be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4056c0:	9004      	str	r0, [sp, #16]
  4056c2:	9103      	str	r1, [sp, #12]
  4056c4:	a81f      	add	r0, sp, #124	; 0x7c
  4056c6:	2103      	movs	r1, #3
  4056c8:	9002      	str	r0, [sp, #8]
  4056ca:	9a08      	ldr	r2, [sp, #32]
  4056cc:	9401      	str	r4, [sp, #4]
  4056ce:	463b      	mov	r3, r7
  4056d0:	9100      	str	r1, [sp, #0]
  4056d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4056d4:	f000 fa9c 	bl	405c10 <_dtoa_r>
  4056d8:	4625      	mov	r5, r4
  4056da:	4606      	mov	r6, r0
  4056dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056de:	2b46      	cmp	r3, #70	; 0x46
  4056e0:	eb06 0405 	add.w	r4, r6, r5
  4056e4:	f47f af29 	bne.w	40553a <_svfprintf_r+0xed2>
  4056e8:	7833      	ldrb	r3, [r6, #0]
  4056ea:	2b30      	cmp	r3, #48	; 0x30
  4056ec:	f000 8178 	beq.w	4059e0 <_svfprintf_r+0x1378>
  4056f0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4056f2:	442c      	add	r4, r5
  4056f4:	e721      	b.n	40553a <_svfprintf_r+0xed2>
  4056f6:	aa25      	add	r2, sp, #148	; 0x94
  4056f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4056fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4056fc:	f002 f90e 	bl	40791c <__ssprint_r>
  405700:	2800      	cmp	r0, #0
  405702:	f47f a883 	bne.w	40480c <_svfprintf_r+0x1a4>
  405706:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405708:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40570a:	46c8      	mov	r8, r9
  40570c:	e782      	b.n	405614 <_svfprintf_r+0xfac>
  40570e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405710:	2b00      	cmp	r3, #0
  405712:	bf08      	it	eq
  405714:	2301      	moveq	r3, #1
  405716:	930a      	str	r3, [sp, #40]	; 0x28
  405718:	e6db      	b.n	4054d2 <_svfprintf_r+0xe6a>
  40571a:	4630      	mov	r0, r6
  40571c:	940a      	str	r4, [sp, #40]	; 0x28
  40571e:	f002 f88f 	bl	407840 <strlen>
  405722:	950f      	str	r5, [sp, #60]	; 0x3c
  405724:	900e      	str	r0, [sp, #56]	; 0x38
  405726:	f8cd b01c 	str.w	fp, [sp, #28]
  40572a:	4603      	mov	r3, r0
  40572c:	f7ff b9f9 	b.w	404b22 <_svfprintf_r+0x4ba>
  405730:	272d      	movs	r7, #45	; 0x2d
  405732:	2300      	movs	r3, #0
  405734:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405738:	930a      	str	r3, [sp, #40]	; 0x28
  40573a:	f7ff b8ae 	b.w	40489a <_svfprintf_r+0x232>
  40573e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405740:	9312      	str	r3, [sp, #72]	; 0x48
  405742:	461a      	mov	r2, r3
  405744:	3303      	adds	r3, #3
  405746:	db04      	blt.n	405752 <_svfprintf_r+0x10ea>
  405748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40574a:	4619      	mov	r1, r3
  40574c:	4291      	cmp	r1, r2
  40574e:	f6bf af17 	bge.w	405580 <_svfprintf_r+0xf18>
  405752:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405754:	3b02      	subs	r3, #2
  405756:	9311      	str	r3, [sp, #68]	; 0x44
  405758:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40575c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  405760:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405762:	3b01      	subs	r3, #1
  405764:	2b00      	cmp	r3, #0
  405766:	931f      	str	r3, [sp, #124]	; 0x7c
  405768:	bfbd      	ittte	lt
  40576a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40576c:	f1c3 0301 	rsblt	r3, r3, #1
  405770:	222d      	movlt	r2, #45	; 0x2d
  405772:	222b      	movge	r2, #43	; 0x2b
  405774:	2b09      	cmp	r3, #9
  405776:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40577a:	f340 8116 	ble.w	4059aa <_svfprintf_r+0x1342>
  40577e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  405782:	4620      	mov	r0, r4
  405784:	4dab      	ldr	r5, [pc, #684]	; (405a34 <_svfprintf_r+0x13cc>)
  405786:	e000      	b.n	40578a <_svfprintf_r+0x1122>
  405788:	4610      	mov	r0, r2
  40578a:	fb85 1203 	smull	r1, r2, r5, r3
  40578e:	17d9      	asrs	r1, r3, #31
  405790:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  405794:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405798:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40579c:	3230      	adds	r2, #48	; 0x30
  40579e:	2909      	cmp	r1, #9
  4057a0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4057a4:	460b      	mov	r3, r1
  4057a6:	f100 32ff 	add.w	r2, r0, #4294967295
  4057aa:	dced      	bgt.n	405788 <_svfprintf_r+0x1120>
  4057ac:	3330      	adds	r3, #48	; 0x30
  4057ae:	3802      	subs	r0, #2
  4057b0:	b2d9      	uxtb	r1, r3
  4057b2:	4284      	cmp	r4, r0
  4057b4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4057b8:	f240 8165 	bls.w	405a86 <_svfprintf_r+0x141e>
  4057bc:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4057c0:	4613      	mov	r3, r2
  4057c2:	e001      	b.n	4057c8 <_svfprintf_r+0x1160>
  4057c4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4057c8:	f800 1b01 	strb.w	r1, [r0], #1
  4057cc:	42a3      	cmp	r3, r4
  4057ce:	d1f9      	bne.n	4057c4 <_svfprintf_r+0x115c>
  4057d0:	3301      	adds	r3, #1
  4057d2:	1a9b      	subs	r3, r3, r2
  4057d4:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4057d8:	4413      	add	r3, r2
  4057da:	aa21      	add	r2, sp, #132	; 0x84
  4057dc:	1a9b      	subs	r3, r3, r2
  4057de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4057e0:	931b      	str	r3, [sp, #108]	; 0x6c
  4057e2:	2a01      	cmp	r2, #1
  4057e4:	4413      	add	r3, r2
  4057e6:	930e      	str	r3, [sp, #56]	; 0x38
  4057e8:	f340 8119 	ble.w	405a1e <_svfprintf_r+0x13b6>
  4057ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4057f0:	4413      	add	r3, r2
  4057f2:	930e      	str	r3, [sp, #56]	; 0x38
  4057f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4057f8:	9308      	str	r3, [sp, #32]
  4057fa:	2300      	movs	r3, #0
  4057fc:	9312      	str	r3, [sp, #72]	; 0x48
  4057fe:	e6cf      	b.n	4055a0 <_svfprintf_r+0xf38>
  405800:	aa25      	add	r2, sp, #148	; 0x94
  405802:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405804:	980c      	ldr	r0, [sp, #48]	; 0x30
  405806:	f002 f889 	bl	40791c <__ssprint_r>
  40580a:	2800      	cmp	r0, #0
  40580c:	f47e affe 	bne.w	40480c <_svfprintf_r+0x1a4>
  405810:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405812:	46c8      	mov	r8, r9
  405814:	e4d7      	b.n	4051c6 <_svfprintf_r+0xb5e>
  405816:	4623      	mov	r3, r4
  405818:	e6a2      	b.n	405560 <_svfprintf_r+0xef8>
  40581a:	aa25      	add	r2, sp, #148	; 0x94
  40581c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40581e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405820:	f002 f87c 	bl	40791c <__ssprint_r>
  405824:	2800      	cmp	r0, #0
  405826:	f47e aff1 	bne.w	40480c <_svfprintf_r+0x1a4>
  40582a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40582c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40582e:	46c8      	mov	r8, r9
  405830:	e5ae      	b.n	405390 <_svfprintf_r+0xd28>
  405832:	aa25      	add	r2, sp, #148	; 0x94
  405834:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405836:	980c      	ldr	r0, [sp, #48]	; 0x30
  405838:	f002 f870 	bl	40791c <__ssprint_r>
  40583c:	2800      	cmp	r0, #0
  40583e:	f47e afe5 	bne.w	40480c <_svfprintf_r+0x1a4>
  405842:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405844:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405846:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405848:	1a9a      	subs	r2, r3, r2
  40584a:	46c8      	mov	r8, r9
  40584c:	e5b8      	b.n	4053c0 <_svfprintf_r+0xd58>
  40584e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405850:	9612      	str	r6, [sp, #72]	; 0x48
  405852:	2b06      	cmp	r3, #6
  405854:	bf28      	it	cs
  405856:	2306      	movcs	r3, #6
  405858:	960a      	str	r6, [sp, #40]	; 0x28
  40585a:	4637      	mov	r7, r6
  40585c:	9308      	str	r3, [sp, #32]
  40585e:	950f      	str	r5, [sp, #60]	; 0x3c
  405860:	f8cd b01c 	str.w	fp, [sp, #28]
  405864:	930e      	str	r3, [sp, #56]	; 0x38
  405866:	4e74      	ldr	r6, [pc, #464]	; (405a38 <_svfprintf_r+0x13d0>)
  405868:	f7ff b816 	b.w	404898 <_svfprintf_r+0x230>
  40586c:	a823      	add	r0, sp, #140	; 0x8c
  40586e:	a920      	add	r1, sp, #128	; 0x80
  405870:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405872:	9004      	str	r0, [sp, #16]
  405874:	9103      	str	r1, [sp, #12]
  405876:	a81f      	add	r0, sp, #124	; 0x7c
  405878:	2103      	movs	r1, #3
  40587a:	9002      	str	r0, [sp, #8]
  40587c:	9a08      	ldr	r2, [sp, #32]
  40587e:	9501      	str	r5, [sp, #4]
  405880:	463b      	mov	r3, r7
  405882:	9100      	str	r1, [sp, #0]
  405884:	980c      	ldr	r0, [sp, #48]	; 0x30
  405886:	f000 f9c3 	bl	405c10 <_dtoa_r>
  40588a:	4606      	mov	r6, r0
  40588c:	1944      	adds	r4, r0, r5
  40588e:	e72b      	b.n	4056e8 <_svfprintf_r+0x1080>
  405890:	2306      	movs	r3, #6
  405892:	930a      	str	r3, [sp, #40]	; 0x28
  405894:	e61d      	b.n	4054d2 <_svfprintf_r+0xe6a>
  405896:	272d      	movs	r7, #45	; 0x2d
  405898:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40589c:	f7ff bacd 	b.w	404e3a <_svfprintf_r+0x7d2>
  4058a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4058a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4058a4:	4413      	add	r3, r2
  4058a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4058a8:	930e      	str	r3, [sp, #56]	; 0x38
  4058aa:	2a00      	cmp	r2, #0
  4058ac:	f340 80b0 	ble.w	405a10 <_svfprintf_r+0x13a8>
  4058b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4058b4:	9308      	str	r3, [sp, #32]
  4058b6:	2367      	movs	r3, #103	; 0x67
  4058b8:	9311      	str	r3, [sp, #68]	; 0x44
  4058ba:	e671      	b.n	4055a0 <_svfprintf_r+0xf38>
  4058bc:	2b00      	cmp	r3, #0
  4058be:	f340 80c3 	ble.w	405a48 <_svfprintf_r+0x13e0>
  4058c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4058c4:	2a00      	cmp	r2, #0
  4058c6:	f040 8099 	bne.w	4059fc <_svfprintf_r+0x1394>
  4058ca:	f01b 0f01 	tst.w	fp, #1
  4058ce:	f040 8095 	bne.w	4059fc <_svfprintf_r+0x1394>
  4058d2:	9308      	str	r3, [sp, #32]
  4058d4:	930e      	str	r3, [sp, #56]	; 0x38
  4058d6:	e663      	b.n	4055a0 <_svfprintf_r+0xf38>
  4058d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058da:	9308      	str	r3, [sp, #32]
  4058dc:	930e      	str	r3, [sp, #56]	; 0x38
  4058de:	900a      	str	r0, [sp, #40]	; 0x28
  4058e0:	950f      	str	r5, [sp, #60]	; 0x3c
  4058e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4058e6:	9012      	str	r0, [sp, #72]	; 0x48
  4058e8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4058ec:	f7fe bfd4 	b.w	404898 <_svfprintf_r+0x230>
  4058f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4058f2:	2b47      	cmp	r3, #71	; 0x47
  4058f4:	f47f ae20 	bne.w	405538 <_svfprintf_r+0xed0>
  4058f8:	f01b 0f01 	tst.w	fp, #1
  4058fc:	f47f aeee 	bne.w	4056dc <_svfprintf_r+0x1074>
  405900:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405902:	1b9b      	subs	r3, r3, r6
  405904:	9313      	str	r3, [sp, #76]	; 0x4c
  405906:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405908:	2b47      	cmp	r3, #71	; 0x47
  40590a:	f43f af18 	beq.w	40573e <_svfprintf_r+0x10d6>
  40590e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405910:	9312      	str	r3, [sp, #72]	; 0x48
  405912:	e721      	b.n	405758 <_svfprintf_r+0x10f0>
  405914:	424f      	negs	r7, r1
  405916:	3110      	adds	r1, #16
  405918:	4d48      	ldr	r5, [pc, #288]	; (405a3c <_svfprintf_r+0x13d4>)
  40591a:	da2f      	bge.n	40597c <_svfprintf_r+0x1314>
  40591c:	2410      	movs	r4, #16
  40591e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405922:	e004      	b.n	40592e <_svfprintf_r+0x12c6>
  405924:	f108 0808 	add.w	r8, r8, #8
  405928:	3f10      	subs	r7, #16
  40592a:	2f10      	cmp	r7, #16
  40592c:	dd26      	ble.n	40597c <_svfprintf_r+0x1314>
  40592e:	3301      	adds	r3, #1
  405930:	3210      	adds	r2, #16
  405932:	2b07      	cmp	r3, #7
  405934:	9227      	str	r2, [sp, #156]	; 0x9c
  405936:	9326      	str	r3, [sp, #152]	; 0x98
  405938:	f8c8 5000 	str.w	r5, [r8]
  40593c:	f8c8 4004 	str.w	r4, [r8, #4]
  405940:	ddf0      	ble.n	405924 <_svfprintf_r+0x12bc>
  405942:	aa25      	add	r2, sp, #148	; 0x94
  405944:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405946:	4658      	mov	r0, fp
  405948:	f001 ffe8 	bl	40791c <__ssprint_r>
  40594c:	2800      	cmp	r0, #0
  40594e:	f47e af5d 	bne.w	40480c <_svfprintf_r+0x1a4>
  405952:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405954:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405956:	46c8      	mov	r8, r9
  405958:	e7e6      	b.n	405928 <_svfprintf_r+0x12c0>
  40595a:	aa25      	add	r2, sp, #148	; 0x94
  40595c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40595e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405960:	f001 ffdc 	bl	40791c <__ssprint_r>
  405964:	2800      	cmp	r0, #0
  405966:	f47e af51 	bne.w	40480c <_svfprintf_r+0x1a4>
  40596a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40596c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40596e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405970:	46c8      	mov	r8, r9
  405972:	e667      	b.n	405644 <_svfprintf_r+0xfdc>
  405974:	2000      	movs	r0, #0
  405976:	900a      	str	r0, [sp, #40]	; 0x28
  405978:	f7fe bed0 	b.w	40471c <_svfprintf_r+0xb4>
  40597c:	3301      	adds	r3, #1
  40597e:	443a      	add	r2, r7
  405980:	2b07      	cmp	r3, #7
  405982:	e888 00a0 	stmia.w	r8, {r5, r7}
  405986:	9227      	str	r2, [sp, #156]	; 0x9c
  405988:	9326      	str	r3, [sp, #152]	; 0x98
  40598a:	f108 0808 	add.w	r8, r8, #8
  40598e:	f77f ae5c 	ble.w	40564a <_svfprintf_r+0xfe2>
  405992:	aa25      	add	r2, sp, #148	; 0x94
  405994:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405996:	980c      	ldr	r0, [sp, #48]	; 0x30
  405998:	f001 ffc0 	bl	40791c <__ssprint_r>
  40599c:	2800      	cmp	r0, #0
  40599e:	f47e af35 	bne.w	40480c <_svfprintf_r+0x1a4>
  4059a2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4059a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4059a6:	46c8      	mov	r8, r9
  4059a8:	e64f      	b.n	40564a <_svfprintf_r+0xfe2>
  4059aa:	3330      	adds	r3, #48	; 0x30
  4059ac:	2230      	movs	r2, #48	; 0x30
  4059ae:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4059b2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4059b6:	ab22      	add	r3, sp, #136	; 0x88
  4059b8:	e70f      	b.n	4057da <_svfprintf_r+0x1172>
  4059ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4059be:	4413      	add	r3, r2
  4059c0:	930e      	str	r3, [sp, #56]	; 0x38
  4059c2:	e775      	b.n	4058b0 <_svfprintf_r+0x1248>
  4059c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4059c6:	e5cb      	b.n	405560 <_svfprintf_r+0xef8>
  4059c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4059ca:	4e1d      	ldr	r6, [pc, #116]	; (405a40 <_svfprintf_r+0x13d8>)
  4059cc:	2b00      	cmp	r3, #0
  4059ce:	bfb6      	itet	lt
  4059d0:	272d      	movlt	r7, #45	; 0x2d
  4059d2:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4059d6:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4059da:	4b1a      	ldr	r3, [pc, #104]	; (405a44 <_svfprintf_r+0x13dc>)
  4059dc:	f7ff ba2f 	b.w	404e3e <_svfprintf_r+0x7d6>
  4059e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4059e2:	9808      	ldr	r0, [sp, #32]
  4059e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4059e6:	4639      	mov	r1, r7
  4059e8:	f002 fc62 	bl	4082b0 <__aeabi_dcmpeq>
  4059ec:	2800      	cmp	r0, #0
  4059ee:	f47f ae7f 	bne.w	4056f0 <_svfprintf_r+0x1088>
  4059f2:	f1c5 0501 	rsb	r5, r5, #1
  4059f6:	951f      	str	r5, [sp, #124]	; 0x7c
  4059f8:	442c      	add	r4, r5
  4059fa:	e59e      	b.n	40553a <_svfprintf_r+0xed2>
  4059fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405a00:	4413      	add	r3, r2
  405a02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405a04:	441a      	add	r2, r3
  405a06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405a0a:	920e      	str	r2, [sp, #56]	; 0x38
  405a0c:	9308      	str	r3, [sp, #32]
  405a0e:	e5c7      	b.n	4055a0 <_svfprintf_r+0xf38>
  405a10:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405a14:	f1c3 0301 	rsb	r3, r3, #1
  405a18:	441a      	add	r2, r3
  405a1a:	4613      	mov	r3, r2
  405a1c:	e7d0      	b.n	4059c0 <_svfprintf_r+0x1358>
  405a1e:	f01b 0301 	ands.w	r3, fp, #1
  405a22:	9312      	str	r3, [sp, #72]	; 0x48
  405a24:	f47f aee2 	bne.w	4057ec <_svfprintf_r+0x1184>
  405a28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405a2e:	9308      	str	r3, [sp, #32]
  405a30:	e5b6      	b.n	4055a0 <_svfprintf_r+0xf38>
  405a32:	bf00      	nop
  405a34:	66666667 	.word	0x66666667
  405a38:	00408e58 	.word	0x00408e58
  405a3c:	00408e74 	.word	0x00408e74
  405a40:	00408e2c 	.word	0x00408e2c
  405a44:	00408e28 	.word	0x00408e28
  405a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a4a:	b913      	cbnz	r3, 405a52 <_svfprintf_r+0x13ea>
  405a4c:	f01b 0f01 	tst.w	fp, #1
  405a50:	d002      	beq.n	405a58 <_svfprintf_r+0x13f0>
  405a52:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405a54:	3301      	adds	r3, #1
  405a56:	e7d4      	b.n	405a02 <_svfprintf_r+0x139a>
  405a58:	2301      	movs	r3, #1
  405a5a:	e73a      	b.n	4058d2 <_svfprintf_r+0x126a>
  405a5c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405a5e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405a62:	6828      	ldr	r0, [r5, #0]
  405a64:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405a68:	900a      	str	r0, [sp, #40]	; 0x28
  405a6a:	4628      	mov	r0, r5
  405a6c:	3004      	adds	r0, #4
  405a6e:	46a2      	mov	sl, r4
  405a70:	900f      	str	r0, [sp, #60]	; 0x3c
  405a72:	f7fe be51 	b.w	404718 <_svfprintf_r+0xb0>
  405a76:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405a7a:	f7ff b867 	b.w	404b4c <_svfprintf_r+0x4e4>
  405a7e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405a82:	f7ff ba15 	b.w	404eb0 <_svfprintf_r+0x848>
  405a86:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405a8a:	e6a6      	b.n	4057da <_svfprintf_r+0x1172>
  405a8c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405a90:	f7ff b8eb 	b.w	404c6a <_svfprintf_r+0x602>
  405a94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405a96:	230c      	movs	r3, #12
  405a98:	6013      	str	r3, [r2, #0]
  405a9a:	f04f 33ff 	mov.w	r3, #4294967295
  405a9e:	9309      	str	r3, [sp, #36]	; 0x24
  405aa0:	f7fe bebd 	b.w	40481e <_svfprintf_r+0x1b6>
  405aa4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405aa8:	f7ff b99a 	b.w	404de0 <_svfprintf_r+0x778>
  405aac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405ab0:	f7ff b976 	b.w	404da0 <_svfprintf_r+0x738>
  405ab4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405ab8:	f7ff b959 	b.w	404d6e <_svfprintf_r+0x706>
  405abc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405ac0:	f7ff b912 	b.w	404ce8 <_svfprintf_r+0x680>

00405ac4 <register_fini>:
  405ac4:	4b02      	ldr	r3, [pc, #8]	; (405ad0 <register_fini+0xc>)
  405ac6:	b113      	cbz	r3, 405ace <register_fini+0xa>
  405ac8:	4802      	ldr	r0, [pc, #8]	; (405ad4 <register_fini+0x10>)
  405aca:	f000 b805 	b.w	405ad8 <atexit>
  405ace:	4770      	bx	lr
  405ad0:	00000000 	.word	0x00000000
  405ad4:	00406a65 	.word	0x00406a65

00405ad8 <atexit>:
  405ad8:	2300      	movs	r3, #0
  405ada:	4601      	mov	r1, r0
  405adc:	461a      	mov	r2, r3
  405ade:	4618      	mov	r0, r3
  405ae0:	f001 bf9a 	b.w	407a18 <__register_exitproc>

00405ae4 <quorem>:
  405ae4:	6902      	ldr	r2, [r0, #16]
  405ae6:	690b      	ldr	r3, [r1, #16]
  405ae8:	4293      	cmp	r3, r2
  405aea:	f300 808d 	bgt.w	405c08 <quorem+0x124>
  405aee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405af2:	f103 38ff 	add.w	r8, r3, #4294967295
  405af6:	f101 0714 	add.w	r7, r1, #20
  405afa:	f100 0b14 	add.w	fp, r0, #20
  405afe:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405b02:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405b06:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405b0a:	b083      	sub	sp, #12
  405b0c:	3201      	adds	r2, #1
  405b0e:	fbb3 f9f2 	udiv	r9, r3, r2
  405b12:	eb0b 0304 	add.w	r3, fp, r4
  405b16:	9400      	str	r4, [sp, #0]
  405b18:	eb07 0a04 	add.w	sl, r7, r4
  405b1c:	9301      	str	r3, [sp, #4]
  405b1e:	f1b9 0f00 	cmp.w	r9, #0
  405b22:	d039      	beq.n	405b98 <quorem+0xb4>
  405b24:	2500      	movs	r5, #0
  405b26:	462e      	mov	r6, r5
  405b28:	46bc      	mov	ip, r7
  405b2a:	46de      	mov	lr, fp
  405b2c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405b30:	f8de 3000 	ldr.w	r3, [lr]
  405b34:	b2a2      	uxth	r2, r4
  405b36:	fb09 5502 	mla	r5, r9, r2, r5
  405b3a:	0c22      	lsrs	r2, r4, #16
  405b3c:	0c2c      	lsrs	r4, r5, #16
  405b3e:	fb09 4202 	mla	r2, r9, r2, r4
  405b42:	b2ad      	uxth	r5, r5
  405b44:	1b75      	subs	r5, r6, r5
  405b46:	b296      	uxth	r6, r2
  405b48:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405b4c:	fa15 f383 	uxtah	r3, r5, r3
  405b50:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405b54:	b29b      	uxth	r3, r3
  405b56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405b5a:	45e2      	cmp	sl, ip
  405b5c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405b60:	f84e 3b04 	str.w	r3, [lr], #4
  405b64:	ea4f 4626 	mov.w	r6, r6, asr #16
  405b68:	d2e0      	bcs.n	405b2c <quorem+0x48>
  405b6a:	9b00      	ldr	r3, [sp, #0]
  405b6c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405b70:	b993      	cbnz	r3, 405b98 <quorem+0xb4>
  405b72:	9c01      	ldr	r4, [sp, #4]
  405b74:	1f23      	subs	r3, r4, #4
  405b76:	459b      	cmp	fp, r3
  405b78:	d20c      	bcs.n	405b94 <quorem+0xb0>
  405b7a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405b7e:	b94b      	cbnz	r3, 405b94 <quorem+0xb0>
  405b80:	f1a4 0308 	sub.w	r3, r4, #8
  405b84:	e002      	b.n	405b8c <quorem+0xa8>
  405b86:	681a      	ldr	r2, [r3, #0]
  405b88:	3b04      	subs	r3, #4
  405b8a:	b91a      	cbnz	r2, 405b94 <quorem+0xb0>
  405b8c:	459b      	cmp	fp, r3
  405b8e:	f108 38ff 	add.w	r8, r8, #4294967295
  405b92:	d3f8      	bcc.n	405b86 <quorem+0xa2>
  405b94:	f8c0 8010 	str.w	r8, [r0, #16]
  405b98:	4604      	mov	r4, r0
  405b9a:	f001 fd35 	bl	407608 <__mcmp>
  405b9e:	2800      	cmp	r0, #0
  405ba0:	db2e      	blt.n	405c00 <quorem+0x11c>
  405ba2:	f109 0901 	add.w	r9, r9, #1
  405ba6:	465d      	mov	r5, fp
  405ba8:	2300      	movs	r3, #0
  405baa:	f857 1b04 	ldr.w	r1, [r7], #4
  405bae:	6828      	ldr	r0, [r5, #0]
  405bb0:	b28a      	uxth	r2, r1
  405bb2:	1a9a      	subs	r2, r3, r2
  405bb4:	0c0b      	lsrs	r3, r1, #16
  405bb6:	fa12 f280 	uxtah	r2, r2, r0
  405bba:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405bbe:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405bc2:	b292      	uxth	r2, r2
  405bc4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405bc8:	45ba      	cmp	sl, r7
  405bca:	f845 2b04 	str.w	r2, [r5], #4
  405bce:	ea4f 4323 	mov.w	r3, r3, asr #16
  405bd2:	d2ea      	bcs.n	405baa <quorem+0xc6>
  405bd4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405bd8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405bdc:	b982      	cbnz	r2, 405c00 <quorem+0x11c>
  405bde:	1f1a      	subs	r2, r3, #4
  405be0:	4593      	cmp	fp, r2
  405be2:	d20b      	bcs.n	405bfc <quorem+0x118>
  405be4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405be8:	b942      	cbnz	r2, 405bfc <quorem+0x118>
  405bea:	3b08      	subs	r3, #8
  405bec:	e002      	b.n	405bf4 <quorem+0x110>
  405bee:	681a      	ldr	r2, [r3, #0]
  405bf0:	3b04      	subs	r3, #4
  405bf2:	b91a      	cbnz	r2, 405bfc <quorem+0x118>
  405bf4:	459b      	cmp	fp, r3
  405bf6:	f108 38ff 	add.w	r8, r8, #4294967295
  405bfa:	d3f8      	bcc.n	405bee <quorem+0x10a>
  405bfc:	f8c4 8010 	str.w	r8, [r4, #16]
  405c00:	4648      	mov	r0, r9
  405c02:	b003      	add	sp, #12
  405c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c08:	2000      	movs	r0, #0
  405c0a:	4770      	bx	lr
  405c0c:	0000      	movs	r0, r0
	...

00405c10 <_dtoa_r>:
  405c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c14:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405c16:	b09b      	sub	sp, #108	; 0x6c
  405c18:	4604      	mov	r4, r0
  405c1a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405c1c:	4692      	mov	sl, r2
  405c1e:	469b      	mov	fp, r3
  405c20:	b141      	cbz	r1, 405c34 <_dtoa_r+0x24>
  405c22:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405c24:	604a      	str	r2, [r1, #4]
  405c26:	2301      	movs	r3, #1
  405c28:	4093      	lsls	r3, r2
  405c2a:	608b      	str	r3, [r1, #8]
  405c2c:	f001 fb14 	bl	407258 <_Bfree>
  405c30:	2300      	movs	r3, #0
  405c32:	6423      	str	r3, [r4, #64]	; 0x40
  405c34:	f1bb 0f00 	cmp.w	fp, #0
  405c38:	465d      	mov	r5, fp
  405c3a:	db35      	blt.n	405ca8 <_dtoa_r+0x98>
  405c3c:	2300      	movs	r3, #0
  405c3e:	6033      	str	r3, [r6, #0]
  405c40:	4b9d      	ldr	r3, [pc, #628]	; (405eb8 <_dtoa_r+0x2a8>)
  405c42:	43ab      	bics	r3, r5
  405c44:	d015      	beq.n	405c72 <_dtoa_r+0x62>
  405c46:	4650      	mov	r0, sl
  405c48:	4659      	mov	r1, fp
  405c4a:	2200      	movs	r2, #0
  405c4c:	2300      	movs	r3, #0
  405c4e:	f002 fb2f 	bl	4082b0 <__aeabi_dcmpeq>
  405c52:	4680      	mov	r8, r0
  405c54:	2800      	cmp	r0, #0
  405c56:	d02d      	beq.n	405cb4 <_dtoa_r+0xa4>
  405c58:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405c5a:	2301      	movs	r3, #1
  405c5c:	6013      	str	r3, [r2, #0]
  405c5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405c60:	2b00      	cmp	r3, #0
  405c62:	f000 80bd 	beq.w	405de0 <_dtoa_r+0x1d0>
  405c66:	4895      	ldr	r0, [pc, #596]	; (405ebc <_dtoa_r+0x2ac>)
  405c68:	6018      	str	r0, [r3, #0]
  405c6a:	3801      	subs	r0, #1
  405c6c:	b01b      	add	sp, #108	; 0x6c
  405c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c72:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405c74:	f242 730f 	movw	r3, #9999	; 0x270f
  405c78:	6013      	str	r3, [r2, #0]
  405c7a:	f1ba 0f00 	cmp.w	sl, #0
  405c7e:	d10d      	bne.n	405c9c <_dtoa_r+0x8c>
  405c80:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405c84:	b955      	cbnz	r5, 405c9c <_dtoa_r+0x8c>
  405c86:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405c88:	488d      	ldr	r0, [pc, #564]	; (405ec0 <_dtoa_r+0x2b0>)
  405c8a:	2b00      	cmp	r3, #0
  405c8c:	d0ee      	beq.n	405c6c <_dtoa_r+0x5c>
  405c8e:	f100 0308 	add.w	r3, r0, #8
  405c92:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405c94:	6013      	str	r3, [r2, #0]
  405c96:	b01b      	add	sp, #108	; 0x6c
  405c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405c9e:	4889      	ldr	r0, [pc, #548]	; (405ec4 <_dtoa_r+0x2b4>)
  405ca0:	2b00      	cmp	r3, #0
  405ca2:	d0e3      	beq.n	405c6c <_dtoa_r+0x5c>
  405ca4:	1cc3      	adds	r3, r0, #3
  405ca6:	e7f4      	b.n	405c92 <_dtoa_r+0x82>
  405ca8:	2301      	movs	r3, #1
  405caa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405cae:	6033      	str	r3, [r6, #0]
  405cb0:	46ab      	mov	fp, r5
  405cb2:	e7c5      	b.n	405c40 <_dtoa_r+0x30>
  405cb4:	aa18      	add	r2, sp, #96	; 0x60
  405cb6:	ab19      	add	r3, sp, #100	; 0x64
  405cb8:	9201      	str	r2, [sp, #4]
  405cba:	9300      	str	r3, [sp, #0]
  405cbc:	4652      	mov	r2, sl
  405cbe:	465b      	mov	r3, fp
  405cc0:	4620      	mov	r0, r4
  405cc2:	f001 fd41 	bl	407748 <__d2b>
  405cc6:	0d2b      	lsrs	r3, r5, #20
  405cc8:	4681      	mov	r9, r0
  405cca:	d071      	beq.n	405db0 <_dtoa_r+0x1a0>
  405ccc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405cd0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405cd4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405cd6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405cda:	4650      	mov	r0, sl
  405cdc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405ce0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405ce4:	2200      	movs	r2, #0
  405ce6:	4b78      	ldr	r3, [pc, #480]	; (405ec8 <_dtoa_r+0x2b8>)
  405ce8:	f7fd fe84 	bl	4039f4 <__aeabi_dsub>
  405cec:	a36c      	add	r3, pc, #432	; (adr r3, 405ea0 <_dtoa_r+0x290>)
  405cee:	e9d3 2300 	ldrd	r2, r3, [r3]
  405cf2:	f7fe f833 	bl	403d5c <__aeabi_dmul>
  405cf6:	a36c      	add	r3, pc, #432	; (adr r3, 405ea8 <_dtoa_r+0x298>)
  405cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
  405cfc:	f7fd fe7c 	bl	4039f8 <__adddf3>
  405d00:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405d04:	4630      	mov	r0, r6
  405d06:	f7fd ffc3 	bl	403c90 <__aeabi_i2d>
  405d0a:	a369      	add	r3, pc, #420	; (adr r3, 405eb0 <_dtoa_r+0x2a0>)
  405d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405d10:	f7fe f824 	bl	403d5c <__aeabi_dmul>
  405d14:	4602      	mov	r2, r0
  405d16:	460b      	mov	r3, r1
  405d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405d1c:	f7fd fe6c 	bl	4039f8 <__adddf3>
  405d20:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405d24:	f002 fb0c 	bl	408340 <__aeabi_d2iz>
  405d28:	2200      	movs	r2, #0
  405d2a:	9002      	str	r0, [sp, #8]
  405d2c:	2300      	movs	r3, #0
  405d2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405d32:	f002 fac7 	bl	4082c4 <__aeabi_dcmplt>
  405d36:	2800      	cmp	r0, #0
  405d38:	f040 8173 	bne.w	406022 <_dtoa_r+0x412>
  405d3c:	9d02      	ldr	r5, [sp, #8]
  405d3e:	2d16      	cmp	r5, #22
  405d40:	f200 815d 	bhi.w	405ffe <_dtoa_r+0x3ee>
  405d44:	4b61      	ldr	r3, [pc, #388]	; (405ecc <_dtoa_r+0x2bc>)
  405d46:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405d4a:	e9d3 0100 	ldrd	r0, r1, [r3]
  405d4e:	4652      	mov	r2, sl
  405d50:	465b      	mov	r3, fp
  405d52:	f002 fad5 	bl	408300 <__aeabi_dcmpgt>
  405d56:	2800      	cmp	r0, #0
  405d58:	f000 81c5 	beq.w	4060e6 <_dtoa_r+0x4d6>
  405d5c:	1e6b      	subs	r3, r5, #1
  405d5e:	9302      	str	r3, [sp, #8]
  405d60:	2300      	movs	r3, #0
  405d62:	930e      	str	r3, [sp, #56]	; 0x38
  405d64:	1bbf      	subs	r7, r7, r6
  405d66:	1e7b      	subs	r3, r7, #1
  405d68:	9306      	str	r3, [sp, #24]
  405d6a:	f100 8154 	bmi.w	406016 <_dtoa_r+0x406>
  405d6e:	2300      	movs	r3, #0
  405d70:	9308      	str	r3, [sp, #32]
  405d72:	9b02      	ldr	r3, [sp, #8]
  405d74:	2b00      	cmp	r3, #0
  405d76:	f2c0 8145 	blt.w	406004 <_dtoa_r+0x3f4>
  405d7a:	9a06      	ldr	r2, [sp, #24]
  405d7c:	930d      	str	r3, [sp, #52]	; 0x34
  405d7e:	4611      	mov	r1, r2
  405d80:	4419      	add	r1, r3
  405d82:	2300      	movs	r3, #0
  405d84:	9106      	str	r1, [sp, #24]
  405d86:	930c      	str	r3, [sp, #48]	; 0x30
  405d88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405d8a:	2b09      	cmp	r3, #9
  405d8c:	d82a      	bhi.n	405de4 <_dtoa_r+0x1d4>
  405d8e:	2b05      	cmp	r3, #5
  405d90:	f340 865b 	ble.w	406a4a <_dtoa_r+0xe3a>
  405d94:	3b04      	subs	r3, #4
  405d96:	9324      	str	r3, [sp, #144]	; 0x90
  405d98:	2500      	movs	r5, #0
  405d9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405d9c:	3b02      	subs	r3, #2
  405d9e:	2b03      	cmp	r3, #3
  405da0:	f200 8642 	bhi.w	406a28 <_dtoa_r+0xe18>
  405da4:	e8df f013 	tbh	[pc, r3, lsl #1]
  405da8:	02c903d4 	.word	0x02c903d4
  405dac:	046103df 	.word	0x046103df
  405db0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405db2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405db4:	443e      	add	r6, r7
  405db6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405dba:	2b20      	cmp	r3, #32
  405dbc:	f340 818e 	ble.w	4060dc <_dtoa_r+0x4cc>
  405dc0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405dc4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405dc8:	409d      	lsls	r5, r3
  405dca:	fa2a f000 	lsr.w	r0, sl, r0
  405dce:	4328      	orrs	r0, r5
  405dd0:	f7fd ff4e 	bl	403c70 <__aeabi_ui2d>
  405dd4:	2301      	movs	r3, #1
  405dd6:	3e01      	subs	r6, #1
  405dd8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405ddc:	9314      	str	r3, [sp, #80]	; 0x50
  405dde:	e781      	b.n	405ce4 <_dtoa_r+0xd4>
  405de0:	483b      	ldr	r0, [pc, #236]	; (405ed0 <_dtoa_r+0x2c0>)
  405de2:	e743      	b.n	405c6c <_dtoa_r+0x5c>
  405de4:	2100      	movs	r1, #0
  405de6:	6461      	str	r1, [r4, #68]	; 0x44
  405de8:	4620      	mov	r0, r4
  405dea:	9125      	str	r1, [sp, #148]	; 0x94
  405dec:	f001 fa0e 	bl	40720c <_Balloc>
  405df0:	f04f 33ff 	mov.w	r3, #4294967295
  405df4:	930a      	str	r3, [sp, #40]	; 0x28
  405df6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405df8:	930f      	str	r3, [sp, #60]	; 0x3c
  405dfa:	2301      	movs	r3, #1
  405dfc:	9004      	str	r0, [sp, #16]
  405dfe:	6420      	str	r0, [r4, #64]	; 0x40
  405e00:	9224      	str	r2, [sp, #144]	; 0x90
  405e02:	930b      	str	r3, [sp, #44]	; 0x2c
  405e04:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405e06:	2b00      	cmp	r3, #0
  405e08:	f2c0 80d9 	blt.w	405fbe <_dtoa_r+0x3ae>
  405e0c:	9a02      	ldr	r2, [sp, #8]
  405e0e:	2a0e      	cmp	r2, #14
  405e10:	f300 80d5 	bgt.w	405fbe <_dtoa_r+0x3ae>
  405e14:	4b2d      	ldr	r3, [pc, #180]	; (405ecc <_dtoa_r+0x2bc>)
  405e16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e1e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405e22:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405e24:	2b00      	cmp	r3, #0
  405e26:	f2c0 83ba 	blt.w	40659e <_dtoa_r+0x98e>
  405e2a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405e2e:	4650      	mov	r0, sl
  405e30:	462a      	mov	r2, r5
  405e32:	4633      	mov	r3, r6
  405e34:	4659      	mov	r1, fp
  405e36:	f7fe f8bb 	bl	403fb0 <__aeabi_ddiv>
  405e3a:	f002 fa81 	bl	408340 <__aeabi_d2iz>
  405e3e:	4680      	mov	r8, r0
  405e40:	f7fd ff26 	bl	403c90 <__aeabi_i2d>
  405e44:	462a      	mov	r2, r5
  405e46:	4633      	mov	r3, r6
  405e48:	f7fd ff88 	bl	403d5c <__aeabi_dmul>
  405e4c:	460b      	mov	r3, r1
  405e4e:	4602      	mov	r2, r0
  405e50:	4659      	mov	r1, fp
  405e52:	4650      	mov	r0, sl
  405e54:	f7fd fdce 	bl	4039f4 <__aeabi_dsub>
  405e58:	9d04      	ldr	r5, [sp, #16]
  405e5a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405e5e:	702b      	strb	r3, [r5, #0]
  405e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e62:	2b01      	cmp	r3, #1
  405e64:	4606      	mov	r6, r0
  405e66:	460f      	mov	r7, r1
  405e68:	f105 0501 	add.w	r5, r5, #1
  405e6c:	d068      	beq.n	405f40 <_dtoa_r+0x330>
  405e6e:	2200      	movs	r2, #0
  405e70:	4b18      	ldr	r3, [pc, #96]	; (405ed4 <_dtoa_r+0x2c4>)
  405e72:	f7fd ff73 	bl	403d5c <__aeabi_dmul>
  405e76:	2200      	movs	r2, #0
  405e78:	2300      	movs	r3, #0
  405e7a:	4606      	mov	r6, r0
  405e7c:	460f      	mov	r7, r1
  405e7e:	f002 fa17 	bl	4082b0 <__aeabi_dcmpeq>
  405e82:	2800      	cmp	r0, #0
  405e84:	f040 8088 	bne.w	405f98 <_dtoa_r+0x388>
  405e88:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405e8c:	f04f 0a00 	mov.w	sl, #0
  405e90:	f8df b040 	ldr.w	fp, [pc, #64]	; 405ed4 <_dtoa_r+0x2c4>
  405e94:	940c      	str	r4, [sp, #48]	; 0x30
  405e96:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405e9a:	e028      	b.n	405eee <_dtoa_r+0x2de>
  405e9c:	f3af 8000 	nop.w
  405ea0:	636f4361 	.word	0x636f4361
  405ea4:	3fd287a7 	.word	0x3fd287a7
  405ea8:	8b60c8b3 	.word	0x8b60c8b3
  405eac:	3fc68a28 	.word	0x3fc68a28
  405eb0:	509f79fb 	.word	0x509f79fb
  405eb4:	3fd34413 	.word	0x3fd34413
  405eb8:	7ff00000 	.word	0x7ff00000
  405ebc:	00408e61 	.word	0x00408e61
  405ec0:	00408e84 	.word	0x00408e84
  405ec4:	00408e90 	.word	0x00408e90
  405ec8:	3ff80000 	.word	0x3ff80000
  405ecc:	00408ec0 	.word	0x00408ec0
  405ed0:	00408e60 	.word	0x00408e60
  405ed4:	40240000 	.word	0x40240000
  405ed8:	f7fd ff40 	bl	403d5c <__aeabi_dmul>
  405edc:	2200      	movs	r2, #0
  405ede:	2300      	movs	r3, #0
  405ee0:	4606      	mov	r6, r0
  405ee2:	460f      	mov	r7, r1
  405ee4:	f002 f9e4 	bl	4082b0 <__aeabi_dcmpeq>
  405ee8:	2800      	cmp	r0, #0
  405eea:	f040 83c1 	bne.w	406670 <_dtoa_r+0xa60>
  405eee:	4642      	mov	r2, r8
  405ef0:	464b      	mov	r3, r9
  405ef2:	4630      	mov	r0, r6
  405ef4:	4639      	mov	r1, r7
  405ef6:	f7fe f85b 	bl	403fb0 <__aeabi_ddiv>
  405efa:	f002 fa21 	bl	408340 <__aeabi_d2iz>
  405efe:	4604      	mov	r4, r0
  405f00:	f7fd fec6 	bl	403c90 <__aeabi_i2d>
  405f04:	4642      	mov	r2, r8
  405f06:	464b      	mov	r3, r9
  405f08:	f7fd ff28 	bl	403d5c <__aeabi_dmul>
  405f0c:	4602      	mov	r2, r0
  405f0e:	460b      	mov	r3, r1
  405f10:	4630      	mov	r0, r6
  405f12:	4639      	mov	r1, r7
  405f14:	f7fd fd6e 	bl	4039f4 <__aeabi_dsub>
  405f18:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405f1c:	9e04      	ldr	r6, [sp, #16]
  405f1e:	f805 eb01 	strb.w	lr, [r5], #1
  405f22:	eba5 0e06 	sub.w	lr, r5, r6
  405f26:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405f28:	45b6      	cmp	lr, r6
  405f2a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405f2e:	4652      	mov	r2, sl
  405f30:	465b      	mov	r3, fp
  405f32:	d1d1      	bne.n	405ed8 <_dtoa_r+0x2c8>
  405f34:	46a0      	mov	r8, r4
  405f36:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405f3a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405f3c:	4606      	mov	r6, r0
  405f3e:	460f      	mov	r7, r1
  405f40:	4632      	mov	r2, r6
  405f42:	463b      	mov	r3, r7
  405f44:	4630      	mov	r0, r6
  405f46:	4639      	mov	r1, r7
  405f48:	f7fd fd56 	bl	4039f8 <__adddf3>
  405f4c:	4606      	mov	r6, r0
  405f4e:	460f      	mov	r7, r1
  405f50:	4602      	mov	r2, r0
  405f52:	460b      	mov	r3, r1
  405f54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405f58:	f002 f9b4 	bl	4082c4 <__aeabi_dcmplt>
  405f5c:	b948      	cbnz	r0, 405f72 <_dtoa_r+0x362>
  405f5e:	4632      	mov	r2, r6
  405f60:	463b      	mov	r3, r7
  405f62:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405f66:	f002 f9a3 	bl	4082b0 <__aeabi_dcmpeq>
  405f6a:	b1a8      	cbz	r0, 405f98 <_dtoa_r+0x388>
  405f6c:	f018 0f01 	tst.w	r8, #1
  405f70:	d012      	beq.n	405f98 <_dtoa_r+0x388>
  405f72:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f76:	9a04      	ldr	r2, [sp, #16]
  405f78:	1e6b      	subs	r3, r5, #1
  405f7a:	e004      	b.n	405f86 <_dtoa_r+0x376>
  405f7c:	429a      	cmp	r2, r3
  405f7e:	f000 8401 	beq.w	406784 <_dtoa_r+0xb74>
  405f82:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405f86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405f8a:	f103 0501 	add.w	r5, r3, #1
  405f8e:	d0f5      	beq.n	405f7c <_dtoa_r+0x36c>
  405f90:	f108 0801 	add.w	r8, r8, #1
  405f94:	f883 8000 	strb.w	r8, [r3]
  405f98:	4649      	mov	r1, r9
  405f9a:	4620      	mov	r0, r4
  405f9c:	f001 f95c 	bl	407258 <_Bfree>
  405fa0:	2200      	movs	r2, #0
  405fa2:	9b02      	ldr	r3, [sp, #8]
  405fa4:	702a      	strb	r2, [r5, #0]
  405fa6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405fa8:	3301      	adds	r3, #1
  405faa:	6013      	str	r3, [r2, #0]
  405fac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405fae:	2b00      	cmp	r3, #0
  405fb0:	f000 839e 	beq.w	4066f0 <_dtoa_r+0xae0>
  405fb4:	9804      	ldr	r0, [sp, #16]
  405fb6:	601d      	str	r5, [r3, #0]
  405fb8:	b01b      	add	sp, #108	; 0x6c
  405fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fbe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405fc0:	2a00      	cmp	r2, #0
  405fc2:	d03e      	beq.n	406042 <_dtoa_r+0x432>
  405fc4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405fc6:	2a01      	cmp	r2, #1
  405fc8:	f340 8311 	ble.w	4065ee <_dtoa_r+0x9de>
  405fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405fd0:	1e5f      	subs	r7, r3, #1
  405fd2:	42ba      	cmp	r2, r7
  405fd4:	f2c0 838f 	blt.w	4066f6 <_dtoa_r+0xae6>
  405fd8:	1bd7      	subs	r7, r2, r7
  405fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fdc:	2b00      	cmp	r3, #0
  405fde:	f2c0 848b 	blt.w	4068f8 <_dtoa_r+0xce8>
  405fe2:	9d08      	ldr	r5, [sp, #32]
  405fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405fe6:	9a08      	ldr	r2, [sp, #32]
  405fe8:	441a      	add	r2, r3
  405fea:	9208      	str	r2, [sp, #32]
  405fec:	9a06      	ldr	r2, [sp, #24]
  405fee:	2101      	movs	r1, #1
  405ff0:	441a      	add	r2, r3
  405ff2:	4620      	mov	r0, r4
  405ff4:	9206      	str	r2, [sp, #24]
  405ff6:	f001 f9c9 	bl	40738c <__i2b>
  405ffa:	4606      	mov	r6, r0
  405ffc:	e024      	b.n	406048 <_dtoa_r+0x438>
  405ffe:	2301      	movs	r3, #1
  406000:	930e      	str	r3, [sp, #56]	; 0x38
  406002:	e6af      	b.n	405d64 <_dtoa_r+0x154>
  406004:	9a08      	ldr	r2, [sp, #32]
  406006:	9b02      	ldr	r3, [sp, #8]
  406008:	1ad2      	subs	r2, r2, r3
  40600a:	425b      	negs	r3, r3
  40600c:	930c      	str	r3, [sp, #48]	; 0x30
  40600e:	2300      	movs	r3, #0
  406010:	9208      	str	r2, [sp, #32]
  406012:	930d      	str	r3, [sp, #52]	; 0x34
  406014:	e6b8      	b.n	405d88 <_dtoa_r+0x178>
  406016:	f1c7 0301 	rsb	r3, r7, #1
  40601a:	9308      	str	r3, [sp, #32]
  40601c:	2300      	movs	r3, #0
  40601e:	9306      	str	r3, [sp, #24]
  406020:	e6a7      	b.n	405d72 <_dtoa_r+0x162>
  406022:	9d02      	ldr	r5, [sp, #8]
  406024:	4628      	mov	r0, r5
  406026:	f7fd fe33 	bl	403c90 <__aeabi_i2d>
  40602a:	4602      	mov	r2, r0
  40602c:	460b      	mov	r3, r1
  40602e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406032:	f002 f93d 	bl	4082b0 <__aeabi_dcmpeq>
  406036:	2800      	cmp	r0, #0
  406038:	f47f ae80 	bne.w	405d3c <_dtoa_r+0x12c>
  40603c:	1e6b      	subs	r3, r5, #1
  40603e:	9302      	str	r3, [sp, #8]
  406040:	e67c      	b.n	405d3c <_dtoa_r+0x12c>
  406042:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406044:	9d08      	ldr	r5, [sp, #32]
  406046:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406048:	2d00      	cmp	r5, #0
  40604a:	dd0c      	ble.n	406066 <_dtoa_r+0x456>
  40604c:	9906      	ldr	r1, [sp, #24]
  40604e:	2900      	cmp	r1, #0
  406050:	460b      	mov	r3, r1
  406052:	dd08      	ble.n	406066 <_dtoa_r+0x456>
  406054:	42a9      	cmp	r1, r5
  406056:	9a08      	ldr	r2, [sp, #32]
  406058:	bfa8      	it	ge
  40605a:	462b      	movge	r3, r5
  40605c:	1ad2      	subs	r2, r2, r3
  40605e:	1aed      	subs	r5, r5, r3
  406060:	1acb      	subs	r3, r1, r3
  406062:	9208      	str	r2, [sp, #32]
  406064:	9306      	str	r3, [sp, #24]
  406066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406068:	b1d3      	cbz	r3, 4060a0 <_dtoa_r+0x490>
  40606a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40606c:	2b00      	cmp	r3, #0
  40606e:	f000 82b7 	beq.w	4065e0 <_dtoa_r+0x9d0>
  406072:	2f00      	cmp	r7, #0
  406074:	dd10      	ble.n	406098 <_dtoa_r+0x488>
  406076:	4631      	mov	r1, r6
  406078:	463a      	mov	r2, r7
  40607a:	4620      	mov	r0, r4
  40607c:	f001 fa22 	bl	4074c4 <__pow5mult>
  406080:	464a      	mov	r2, r9
  406082:	4601      	mov	r1, r0
  406084:	4606      	mov	r6, r0
  406086:	4620      	mov	r0, r4
  406088:	f001 f98a 	bl	4073a0 <__multiply>
  40608c:	4649      	mov	r1, r9
  40608e:	4680      	mov	r8, r0
  406090:	4620      	mov	r0, r4
  406092:	f001 f8e1 	bl	407258 <_Bfree>
  406096:	46c1      	mov	r9, r8
  406098:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40609a:	1bda      	subs	r2, r3, r7
  40609c:	f040 82a1 	bne.w	4065e2 <_dtoa_r+0x9d2>
  4060a0:	2101      	movs	r1, #1
  4060a2:	4620      	mov	r0, r4
  4060a4:	f001 f972 	bl	40738c <__i2b>
  4060a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4060aa:	2b00      	cmp	r3, #0
  4060ac:	4680      	mov	r8, r0
  4060ae:	dd1c      	ble.n	4060ea <_dtoa_r+0x4da>
  4060b0:	4601      	mov	r1, r0
  4060b2:	461a      	mov	r2, r3
  4060b4:	4620      	mov	r0, r4
  4060b6:	f001 fa05 	bl	4074c4 <__pow5mult>
  4060ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4060bc:	2b01      	cmp	r3, #1
  4060be:	4680      	mov	r8, r0
  4060c0:	f340 8254 	ble.w	40656c <_dtoa_r+0x95c>
  4060c4:	2300      	movs	r3, #0
  4060c6:	930c      	str	r3, [sp, #48]	; 0x30
  4060c8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4060cc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4060d0:	6918      	ldr	r0, [r3, #16]
  4060d2:	f001 f90b 	bl	4072ec <__hi0bits>
  4060d6:	f1c0 0020 	rsb	r0, r0, #32
  4060da:	e010      	b.n	4060fe <_dtoa_r+0x4ee>
  4060dc:	f1c3 0520 	rsb	r5, r3, #32
  4060e0:	fa0a f005 	lsl.w	r0, sl, r5
  4060e4:	e674      	b.n	405dd0 <_dtoa_r+0x1c0>
  4060e6:	900e      	str	r0, [sp, #56]	; 0x38
  4060e8:	e63c      	b.n	405d64 <_dtoa_r+0x154>
  4060ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4060ec:	2b01      	cmp	r3, #1
  4060ee:	f340 8287 	ble.w	406600 <_dtoa_r+0x9f0>
  4060f2:	2300      	movs	r3, #0
  4060f4:	930c      	str	r3, [sp, #48]	; 0x30
  4060f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4060f8:	2001      	movs	r0, #1
  4060fa:	2b00      	cmp	r3, #0
  4060fc:	d1e4      	bne.n	4060c8 <_dtoa_r+0x4b8>
  4060fe:	9a06      	ldr	r2, [sp, #24]
  406100:	4410      	add	r0, r2
  406102:	f010 001f 	ands.w	r0, r0, #31
  406106:	f000 80a1 	beq.w	40624c <_dtoa_r+0x63c>
  40610a:	f1c0 0320 	rsb	r3, r0, #32
  40610e:	2b04      	cmp	r3, #4
  406110:	f340 849e 	ble.w	406a50 <_dtoa_r+0xe40>
  406114:	9b08      	ldr	r3, [sp, #32]
  406116:	f1c0 001c 	rsb	r0, r0, #28
  40611a:	4403      	add	r3, r0
  40611c:	9308      	str	r3, [sp, #32]
  40611e:	4613      	mov	r3, r2
  406120:	4403      	add	r3, r0
  406122:	4405      	add	r5, r0
  406124:	9306      	str	r3, [sp, #24]
  406126:	9b08      	ldr	r3, [sp, #32]
  406128:	2b00      	cmp	r3, #0
  40612a:	dd05      	ble.n	406138 <_dtoa_r+0x528>
  40612c:	4649      	mov	r1, r9
  40612e:	461a      	mov	r2, r3
  406130:	4620      	mov	r0, r4
  406132:	f001 fa17 	bl	407564 <__lshift>
  406136:	4681      	mov	r9, r0
  406138:	9b06      	ldr	r3, [sp, #24]
  40613a:	2b00      	cmp	r3, #0
  40613c:	dd05      	ble.n	40614a <_dtoa_r+0x53a>
  40613e:	4641      	mov	r1, r8
  406140:	461a      	mov	r2, r3
  406142:	4620      	mov	r0, r4
  406144:	f001 fa0e 	bl	407564 <__lshift>
  406148:	4680      	mov	r8, r0
  40614a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40614c:	2b00      	cmp	r3, #0
  40614e:	f040 8086 	bne.w	40625e <_dtoa_r+0x64e>
  406152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406154:	2b00      	cmp	r3, #0
  406156:	f340 8266 	ble.w	406626 <_dtoa_r+0xa16>
  40615a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40615c:	2b00      	cmp	r3, #0
  40615e:	f000 8098 	beq.w	406292 <_dtoa_r+0x682>
  406162:	2d00      	cmp	r5, #0
  406164:	dd05      	ble.n	406172 <_dtoa_r+0x562>
  406166:	4631      	mov	r1, r6
  406168:	462a      	mov	r2, r5
  40616a:	4620      	mov	r0, r4
  40616c:	f001 f9fa 	bl	407564 <__lshift>
  406170:	4606      	mov	r6, r0
  406172:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406174:	2b00      	cmp	r3, #0
  406176:	f040 8337 	bne.w	4067e8 <_dtoa_r+0xbd8>
  40617a:	9606      	str	r6, [sp, #24]
  40617c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40617e:	9a04      	ldr	r2, [sp, #16]
  406180:	f8dd b018 	ldr.w	fp, [sp, #24]
  406184:	3b01      	subs	r3, #1
  406186:	18d3      	adds	r3, r2, r3
  406188:	930b      	str	r3, [sp, #44]	; 0x2c
  40618a:	f00a 0301 	and.w	r3, sl, #1
  40618e:	930c      	str	r3, [sp, #48]	; 0x30
  406190:	4617      	mov	r7, r2
  406192:	46c2      	mov	sl, r8
  406194:	4651      	mov	r1, sl
  406196:	4648      	mov	r0, r9
  406198:	f7ff fca4 	bl	405ae4 <quorem>
  40619c:	4631      	mov	r1, r6
  40619e:	4605      	mov	r5, r0
  4061a0:	4648      	mov	r0, r9
  4061a2:	f001 fa31 	bl	407608 <__mcmp>
  4061a6:	465a      	mov	r2, fp
  4061a8:	900a      	str	r0, [sp, #40]	; 0x28
  4061aa:	4651      	mov	r1, sl
  4061ac:	4620      	mov	r0, r4
  4061ae:	f001 fa47 	bl	407640 <__mdiff>
  4061b2:	68c2      	ldr	r2, [r0, #12]
  4061b4:	4680      	mov	r8, r0
  4061b6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4061ba:	2a00      	cmp	r2, #0
  4061bc:	f040 822b 	bne.w	406616 <_dtoa_r+0xa06>
  4061c0:	4601      	mov	r1, r0
  4061c2:	4648      	mov	r0, r9
  4061c4:	9308      	str	r3, [sp, #32]
  4061c6:	f001 fa1f 	bl	407608 <__mcmp>
  4061ca:	4641      	mov	r1, r8
  4061cc:	9006      	str	r0, [sp, #24]
  4061ce:	4620      	mov	r0, r4
  4061d0:	f001 f842 	bl	407258 <_Bfree>
  4061d4:	9a06      	ldr	r2, [sp, #24]
  4061d6:	9b08      	ldr	r3, [sp, #32]
  4061d8:	b932      	cbnz	r2, 4061e8 <_dtoa_r+0x5d8>
  4061da:	9924      	ldr	r1, [sp, #144]	; 0x90
  4061dc:	b921      	cbnz	r1, 4061e8 <_dtoa_r+0x5d8>
  4061de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4061e0:	2a00      	cmp	r2, #0
  4061e2:	f000 83ef 	beq.w	4069c4 <_dtoa_r+0xdb4>
  4061e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4061e8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4061ea:	2900      	cmp	r1, #0
  4061ec:	f2c0 829f 	blt.w	40672e <_dtoa_r+0xb1e>
  4061f0:	d105      	bne.n	4061fe <_dtoa_r+0x5ee>
  4061f2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4061f4:	b919      	cbnz	r1, 4061fe <_dtoa_r+0x5ee>
  4061f6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4061f8:	2900      	cmp	r1, #0
  4061fa:	f000 8298 	beq.w	40672e <_dtoa_r+0xb1e>
  4061fe:	2a00      	cmp	r2, #0
  406200:	f300 8306 	bgt.w	406810 <_dtoa_r+0xc00>
  406204:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406206:	703b      	strb	r3, [r7, #0]
  406208:	f107 0801 	add.w	r8, r7, #1
  40620c:	4297      	cmp	r7, r2
  40620e:	4645      	mov	r5, r8
  406210:	f000 830c 	beq.w	40682c <_dtoa_r+0xc1c>
  406214:	4649      	mov	r1, r9
  406216:	2300      	movs	r3, #0
  406218:	220a      	movs	r2, #10
  40621a:	4620      	mov	r0, r4
  40621c:	f001 f826 	bl	40726c <__multadd>
  406220:	455e      	cmp	r6, fp
  406222:	4681      	mov	r9, r0
  406224:	4631      	mov	r1, r6
  406226:	f04f 0300 	mov.w	r3, #0
  40622a:	f04f 020a 	mov.w	r2, #10
  40622e:	4620      	mov	r0, r4
  406230:	f000 81eb 	beq.w	40660a <_dtoa_r+0x9fa>
  406234:	f001 f81a 	bl	40726c <__multadd>
  406238:	4659      	mov	r1, fp
  40623a:	4606      	mov	r6, r0
  40623c:	2300      	movs	r3, #0
  40623e:	220a      	movs	r2, #10
  406240:	4620      	mov	r0, r4
  406242:	f001 f813 	bl	40726c <__multadd>
  406246:	4647      	mov	r7, r8
  406248:	4683      	mov	fp, r0
  40624a:	e7a3      	b.n	406194 <_dtoa_r+0x584>
  40624c:	201c      	movs	r0, #28
  40624e:	9b08      	ldr	r3, [sp, #32]
  406250:	4403      	add	r3, r0
  406252:	9308      	str	r3, [sp, #32]
  406254:	9b06      	ldr	r3, [sp, #24]
  406256:	4403      	add	r3, r0
  406258:	4405      	add	r5, r0
  40625a:	9306      	str	r3, [sp, #24]
  40625c:	e763      	b.n	406126 <_dtoa_r+0x516>
  40625e:	4641      	mov	r1, r8
  406260:	4648      	mov	r0, r9
  406262:	f001 f9d1 	bl	407608 <__mcmp>
  406266:	2800      	cmp	r0, #0
  406268:	f6bf af73 	bge.w	406152 <_dtoa_r+0x542>
  40626c:	9f02      	ldr	r7, [sp, #8]
  40626e:	4649      	mov	r1, r9
  406270:	2300      	movs	r3, #0
  406272:	220a      	movs	r2, #10
  406274:	4620      	mov	r0, r4
  406276:	3f01      	subs	r7, #1
  406278:	9702      	str	r7, [sp, #8]
  40627a:	f000 fff7 	bl	40726c <__multadd>
  40627e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406280:	4681      	mov	r9, r0
  406282:	2b00      	cmp	r3, #0
  406284:	f040 83b6 	bne.w	4069f4 <_dtoa_r+0xde4>
  406288:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40628a:	2b00      	cmp	r3, #0
  40628c:	f340 83bf 	ble.w	406a0e <_dtoa_r+0xdfe>
  406290:	930a      	str	r3, [sp, #40]	; 0x28
  406292:	f8dd b010 	ldr.w	fp, [sp, #16]
  406296:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406298:	465d      	mov	r5, fp
  40629a:	e002      	b.n	4062a2 <_dtoa_r+0x692>
  40629c:	f000 ffe6 	bl	40726c <__multadd>
  4062a0:	4681      	mov	r9, r0
  4062a2:	4641      	mov	r1, r8
  4062a4:	4648      	mov	r0, r9
  4062a6:	f7ff fc1d 	bl	405ae4 <quorem>
  4062aa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4062ae:	f805 ab01 	strb.w	sl, [r5], #1
  4062b2:	eba5 030b 	sub.w	r3, r5, fp
  4062b6:	42bb      	cmp	r3, r7
  4062b8:	f04f 020a 	mov.w	r2, #10
  4062bc:	f04f 0300 	mov.w	r3, #0
  4062c0:	4649      	mov	r1, r9
  4062c2:	4620      	mov	r0, r4
  4062c4:	dbea      	blt.n	40629c <_dtoa_r+0x68c>
  4062c6:	9b04      	ldr	r3, [sp, #16]
  4062c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4062ca:	2a01      	cmp	r2, #1
  4062cc:	bfac      	ite	ge
  4062ce:	189b      	addge	r3, r3, r2
  4062d0:	3301      	addlt	r3, #1
  4062d2:	461d      	mov	r5, r3
  4062d4:	f04f 0b00 	mov.w	fp, #0
  4062d8:	4649      	mov	r1, r9
  4062da:	2201      	movs	r2, #1
  4062dc:	4620      	mov	r0, r4
  4062de:	f001 f941 	bl	407564 <__lshift>
  4062e2:	4641      	mov	r1, r8
  4062e4:	4681      	mov	r9, r0
  4062e6:	f001 f98f 	bl	407608 <__mcmp>
  4062ea:	2800      	cmp	r0, #0
  4062ec:	f340 823d 	ble.w	40676a <_dtoa_r+0xb5a>
  4062f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4062f4:	9904      	ldr	r1, [sp, #16]
  4062f6:	1e6b      	subs	r3, r5, #1
  4062f8:	e004      	b.n	406304 <_dtoa_r+0x6f4>
  4062fa:	428b      	cmp	r3, r1
  4062fc:	f000 81ae 	beq.w	40665c <_dtoa_r+0xa4c>
  406300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406304:	2a39      	cmp	r2, #57	; 0x39
  406306:	f103 0501 	add.w	r5, r3, #1
  40630a:	d0f6      	beq.n	4062fa <_dtoa_r+0x6ea>
  40630c:	3201      	adds	r2, #1
  40630e:	701a      	strb	r2, [r3, #0]
  406310:	4641      	mov	r1, r8
  406312:	4620      	mov	r0, r4
  406314:	f000 ffa0 	bl	407258 <_Bfree>
  406318:	2e00      	cmp	r6, #0
  40631a:	f43f ae3d 	beq.w	405f98 <_dtoa_r+0x388>
  40631e:	f1bb 0f00 	cmp.w	fp, #0
  406322:	d005      	beq.n	406330 <_dtoa_r+0x720>
  406324:	45b3      	cmp	fp, r6
  406326:	d003      	beq.n	406330 <_dtoa_r+0x720>
  406328:	4659      	mov	r1, fp
  40632a:	4620      	mov	r0, r4
  40632c:	f000 ff94 	bl	407258 <_Bfree>
  406330:	4631      	mov	r1, r6
  406332:	4620      	mov	r0, r4
  406334:	f000 ff90 	bl	407258 <_Bfree>
  406338:	e62e      	b.n	405f98 <_dtoa_r+0x388>
  40633a:	2300      	movs	r3, #0
  40633c:	930b      	str	r3, [sp, #44]	; 0x2c
  40633e:	9b02      	ldr	r3, [sp, #8]
  406340:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406342:	4413      	add	r3, r2
  406344:	930f      	str	r3, [sp, #60]	; 0x3c
  406346:	3301      	adds	r3, #1
  406348:	2b01      	cmp	r3, #1
  40634a:	461f      	mov	r7, r3
  40634c:	461e      	mov	r6, r3
  40634e:	930a      	str	r3, [sp, #40]	; 0x28
  406350:	bfb8      	it	lt
  406352:	2701      	movlt	r7, #1
  406354:	2100      	movs	r1, #0
  406356:	2f17      	cmp	r7, #23
  406358:	6461      	str	r1, [r4, #68]	; 0x44
  40635a:	d90a      	bls.n	406372 <_dtoa_r+0x762>
  40635c:	2201      	movs	r2, #1
  40635e:	2304      	movs	r3, #4
  406360:	005b      	lsls	r3, r3, #1
  406362:	f103 0014 	add.w	r0, r3, #20
  406366:	4287      	cmp	r7, r0
  406368:	4611      	mov	r1, r2
  40636a:	f102 0201 	add.w	r2, r2, #1
  40636e:	d2f7      	bcs.n	406360 <_dtoa_r+0x750>
  406370:	6461      	str	r1, [r4, #68]	; 0x44
  406372:	4620      	mov	r0, r4
  406374:	f000 ff4a 	bl	40720c <_Balloc>
  406378:	2e0e      	cmp	r6, #14
  40637a:	9004      	str	r0, [sp, #16]
  40637c:	6420      	str	r0, [r4, #64]	; 0x40
  40637e:	f63f ad41 	bhi.w	405e04 <_dtoa_r+0x1f4>
  406382:	2d00      	cmp	r5, #0
  406384:	f43f ad3e 	beq.w	405e04 <_dtoa_r+0x1f4>
  406388:	9902      	ldr	r1, [sp, #8]
  40638a:	2900      	cmp	r1, #0
  40638c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  406390:	f340 8202 	ble.w	406798 <_dtoa_r+0xb88>
  406394:	4bb8      	ldr	r3, [pc, #736]	; (406678 <_dtoa_r+0xa68>)
  406396:	f001 020f 	and.w	r2, r1, #15
  40639a:	110d      	asrs	r5, r1, #4
  40639c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4063a0:	06e9      	lsls	r1, r5, #27
  4063a2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4063a6:	f140 81ae 	bpl.w	406706 <_dtoa_r+0xaf6>
  4063aa:	4bb4      	ldr	r3, [pc, #720]	; (40667c <_dtoa_r+0xa6c>)
  4063ac:	4650      	mov	r0, sl
  4063ae:	4659      	mov	r1, fp
  4063b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4063b4:	f7fd fdfc 	bl	403fb0 <__aeabi_ddiv>
  4063b8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4063bc:	f005 050f 	and.w	r5, r5, #15
  4063c0:	f04f 0a03 	mov.w	sl, #3
  4063c4:	b18d      	cbz	r5, 4063ea <_dtoa_r+0x7da>
  4063c6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40667c <_dtoa_r+0xa6c>
  4063ca:	07ea      	lsls	r2, r5, #31
  4063cc:	d509      	bpl.n	4063e2 <_dtoa_r+0x7d2>
  4063ce:	4630      	mov	r0, r6
  4063d0:	4639      	mov	r1, r7
  4063d2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4063d6:	f7fd fcc1 	bl	403d5c <__aeabi_dmul>
  4063da:	f10a 0a01 	add.w	sl, sl, #1
  4063de:	4606      	mov	r6, r0
  4063e0:	460f      	mov	r7, r1
  4063e2:	106d      	asrs	r5, r5, #1
  4063e4:	f108 0808 	add.w	r8, r8, #8
  4063e8:	d1ef      	bne.n	4063ca <_dtoa_r+0x7ba>
  4063ea:	463b      	mov	r3, r7
  4063ec:	4632      	mov	r2, r6
  4063ee:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4063f2:	f7fd fddd 	bl	403fb0 <__aeabi_ddiv>
  4063f6:	4607      	mov	r7, r0
  4063f8:	4688      	mov	r8, r1
  4063fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4063fc:	b143      	cbz	r3, 406410 <_dtoa_r+0x800>
  4063fe:	2200      	movs	r2, #0
  406400:	4b9f      	ldr	r3, [pc, #636]	; (406680 <_dtoa_r+0xa70>)
  406402:	4638      	mov	r0, r7
  406404:	4641      	mov	r1, r8
  406406:	f001 ff5d 	bl	4082c4 <__aeabi_dcmplt>
  40640a:	2800      	cmp	r0, #0
  40640c:	f040 8286 	bne.w	40691c <_dtoa_r+0xd0c>
  406410:	4650      	mov	r0, sl
  406412:	f7fd fc3d 	bl	403c90 <__aeabi_i2d>
  406416:	463a      	mov	r2, r7
  406418:	4643      	mov	r3, r8
  40641a:	f7fd fc9f 	bl	403d5c <__aeabi_dmul>
  40641e:	4b99      	ldr	r3, [pc, #612]	; (406684 <_dtoa_r+0xa74>)
  406420:	2200      	movs	r2, #0
  406422:	f7fd fae9 	bl	4039f8 <__adddf3>
  406426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406428:	4605      	mov	r5, r0
  40642a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40642e:	2b00      	cmp	r3, #0
  406430:	f000 813e 	beq.w	4066b0 <_dtoa_r+0xaa0>
  406434:	9b02      	ldr	r3, [sp, #8]
  406436:	9315      	str	r3, [sp, #84]	; 0x54
  406438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40643a:	9312      	str	r3, [sp, #72]	; 0x48
  40643c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40643e:	2b00      	cmp	r3, #0
  406440:	f000 81fa 	beq.w	406838 <_dtoa_r+0xc28>
  406444:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406446:	4b8c      	ldr	r3, [pc, #560]	; (406678 <_dtoa_r+0xa68>)
  406448:	498f      	ldr	r1, [pc, #572]	; (406688 <_dtoa_r+0xa78>)
  40644a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40644e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406452:	2000      	movs	r0, #0
  406454:	f7fd fdac 	bl	403fb0 <__aeabi_ddiv>
  406458:	462a      	mov	r2, r5
  40645a:	4633      	mov	r3, r6
  40645c:	f7fd faca 	bl	4039f4 <__aeabi_dsub>
  406460:	4682      	mov	sl, r0
  406462:	468b      	mov	fp, r1
  406464:	4638      	mov	r0, r7
  406466:	4641      	mov	r1, r8
  406468:	f001 ff6a 	bl	408340 <__aeabi_d2iz>
  40646c:	4605      	mov	r5, r0
  40646e:	f7fd fc0f 	bl	403c90 <__aeabi_i2d>
  406472:	4602      	mov	r2, r0
  406474:	460b      	mov	r3, r1
  406476:	4638      	mov	r0, r7
  406478:	4641      	mov	r1, r8
  40647a:	f7fd fabb 	bl	4039f4 <__aeabi_dsub>
  40647e:	3530      	adds	r5, #48	; 0x30
  406480:	fa5f f885 	uxtb.w	r8, r5
  406484:	9d04      	ldr	r5, [sp, #16]
  406486:	4606      	mov	r6, r0
  406488:	460f      	mov	r7, r1
  40648a:	f885 8000 	strb.w	r8, [r5]
  40648e:	4602      	mov	r2, r0
  406490:	460b      	mov	r3, r1
  406492:	4650      	mov	r0, sl
  406494:	4659      	mov	r1, fp
  406496:	3501      	adds	r5, #1
  406498:	f001 ff32 	bl	408300 <__aeabi_dcmpgt>
  40649c:	2800      	cmp	r0, #0
  40649e:	d154      	bne.n	40654a <_dtoa_r+0x93a>
  4064a0:	4632      	mov	r2, r6
  4064a2:	463b      	mov	r3, r7
  4064a4:	2000      	movs	r0, #0
  4064a6:	4976      	ldr	r1, [pc, #472]	; (406680 <_dtoa_r+0xa70>)
  4064a8:	f7fd faa4 	bl	4039f4 <__aeabi_dsub>
  4064ac:	4602      	mov	r2, r0
  4064ae:	460b      	mov	r3, r1
  4064b0:	4650      	mov	r0, sl
  4064b2:	4659      	mov	r1, fp
  4064b4:	f001 ff24 	bl	408300 <__aeabi_dcmpgt>
  4064b8:	2800      	cmp	r0, #0
  4064ba:	f040 8270 	bne.w	40699e <_dtoa_r+0xd8e>
  4064be:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4064c0:	2a01      	cmp	r2, #1
  4064c2:	f000 8111 	beq.w	4066e8 <_dtoa_r+0xad8>
  4064c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4064c8:	9a04      	ldr	r2, [sp, #16]
  4064ca:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4064ce:	4413      	add	r3, r2
  4064d0:	4699      	mov	r9, r3
  4064d2:	e00d      	b.n	4064f0 <_dtoa_r+0x8e0>
  4064d4:	2000      	movs	r0, #0
  4064d6:	496a      	ldr	r1, [pc, #424]	; (406680 <_dtoa_r+0xa70>)
  4064d8:	f7fd fa8c 	bl	4039f4 <__aeabi_dsub>
  4064dc:	4652      	mov	r2, sl
  4064de:	465b      	mov	r3, fp
  4064e0:	f001 fef0 	bl	4082c4 <__aeabi_dcmplt>
  4064e4:	2800      	cmp	r0, #0
  4064e6:	f040 8258 	bne.w	40699a <_dtoa_r+0xd8a>
  4064ea:	454d      	cmp	r5, r9
  4064ec:	f000 80fa 	beq.w	4066e4 <_dtoa_r+0xad4>
  4064f0:	4650      	mov	r0, sl
  4064f2:	4659      	mov	r1, fp
  4064f4:	2200      	movs	r2, #0
  4064f6:	4b65      	ldr	r3, [pc, #404]	; (40668c <_dtoa_r+0xa7c>)
  4064f8:	f7fd fc30 	bl	403d5c <__aeabi_dmul>
  4064fc:	2200      	movs	r2, #0
  4064fe:	4b63      	ldr	r3, [pc, #396]	; (40668c <_dtoa_r+0xa7c>)
  406500:	4682      	mov	sl, r0
  406502:	468b      	mov	fp, r1
  406504:	4630      	mov	r0, r6
  406506:	4639      	mov	r1, r7
  406508:	f7fd fc28 	bl	403d5c <__aeabi_dmul>
  40650c:	460f      	mov	r7, r1
  40650e:	4606      	mov	r6, r0
  406510:	f001 ff16 	bl	408340 <__aeabi_d2iz>
  406514:	4680      	mov	r8, r0
  406516:	f7fd fbbb 	bl	403c90 <__aeabi_i2d>
  40651a:	4602      	mov	r2, r0
  40651c:	460b      	mov	r3, r1
  40651e:	4630      	mov	r0, r6
  406520:	4639      	mov	r1, r7
  406522:	f7fd fa67 	bl	4039f4 <__aeabi_dsub>
  406526:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40652a:	fa5f f888 	uxtb.w	r8, r8
  40652e:	4652      	mov	r2, sl
  406530:	465b      	mov	r3, fp
  406532:	f805 8b01 	strb.w	r8, [r5], #1
  406536:	4606      	mov	r6, r0
  406538:	460f      	mov	r7, r1
  40653a:	f001 fec3 	bl	4082c4 <__aeabi_dcmplt>
  40653e:	4632      	mov	r2, r6
  406540:	463b      	mov	r3, r7
  406542:	2800      	cmp	r0, #0
  406544:	d0c6      	beq.n	4064d4 <_dtoa_r+0x8c4>
  406546:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40654a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40654c:	9302      	str	r3, [sp, #8]
  40654e:	e523      	b.n	405f98 <_dtoa_r+0x388>
  406550:	2300      	movs	r3, #0
  406552:	930b      	str	r3, [sp, #44]	; 0x2c
  406554:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406556:	2b00      	cmp	r3, #0
  406558:	f340 80dc 	ble.w	406714 <_dtoa_r+0xb04>
  40655c:	461f      	mov	r7, r3
  40655e:	461e      	mov	r6, r3
  406560:	930f      	str	r3, [sp, #60]	; 0x3c
  406562:	930a      	str	r3, [sp, #40]	; 0x28
  406564:	e6f6      	b.n	406354 <_dtoa_r+0x744>
  406566:	2301      	movs	r3, #1
  406568:	930b      	str	r3, [sp, #44]	; 0x2c
  40656a:	e7f3      	b.n	406554 <_dtoa_r+0x944>
  40656c:	f1ba 0f00 	cmp.w	sl, #0
  406570:	f47f ada8 	bne.w	4060c4 <_dtoa_r+0x4b4>
  406574:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406578:	2b00      	cmp	r3, #0
  40657a:	f47f adba 	bne.w	4060f2 <_dtoa_r+0x4e2>
  40657e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406582:	0d3f      	lsrs	r7, r7, #20
  406584:	053f      	lsls	r7, r7, #20
  406586:	2f00      	cmp	r7, #0
  406588:	f000 820d 	beq.w	4069a6 <_dtoa_r+0xd96>
  40658c:	9b08      	ldr	r3, [sp, #32]
  40658e:	3301      	adds	r3, #1
  406590:	9308      	str	r3, [sp, #32]
  406592:	9b06      	ldr	r3, [sp, #24]
  406594:	3301      	adds	r3, #1
  406596:	9306      	str	r3, [sp, #24]
  406598:	2301      	movs	r3, #1
  40659a:	930c      	str	r3, [sp, #48]	; 0x30
  40659c:	e5ab      	b.n	4060f6 <_dtoa_r+0x4e6>
  40659e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4065a0:	2b00      	cmp	r3, #0
  4065a2:	f73f ac42 	bgt.w	405e2a <_dtoa_r+0x21a>
  4065a6:	f040 8221 	bne.w	4069ec <_dtoa_r+0xddc>
  4065aa:	2200      	movs	r2, #0
  4065ac:	4b38      	ldr	r3, [pc, #224]	; (406690 <_dtoa_r+0xa80>)
  4065ae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4065b2:	f7fd fbd3 	bl	403d5c <__aeabi_dmul>
  4065b6:	4652      	mov	r2, sl
  4065b8:	465b      	mov	r3, fp
  4065ba:	f001 fe97 	bl	4082ec <__aeabi_dcmpge>
  4065be:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4065c2:	4646      	mov	r6, r8
  4065c4:	2800      	cmp	r0, #0
  4065c6:	d041      	beq.n	40664c <_dtoa_r+0xa3c>
  4065c8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4065ca:	9d04      	ldr	r5, [sp, #16]
  4065cc:	43db      	mvns	r3, r3
  4065ce:	9302      	str	r3, [sp, #8]
  4065d0:	4641      	mov	r1, r8
  4065d2:	4620      	mov	r0, r4
  4065d4:	f000 fe40 	bl	407258 <_Bfree>
  4065d8:	2e00      	cmp	r6, #0
  4065da:	f43f acdd 	beq.w	405f98 <_dtoa_r+0x388>
  4065de:	e6a7      	b.n	406330 <_dtoa_r+0x720>
  4065e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4065e2:	4649      	mov	r1, r9
  4065e4:	4620      	mov	r0, r4
  4065e6:	f000 ff6d 	bl	4074c4 <__pow5mult>
  4065ea:	4681      	mov	r9, r0
  4065ec:	e558      	b.n	4060a0 <_dtoa_r+0x490>
  4065ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4065f0:	2a00      	cmp	r2, #0
  4065f2:	f000 8187 	beq.w	406904 <_dtoa_r+0xcf4>
  4065f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4065fa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4065fc:	9d08      	ldr	r5, [sp, #32]
  4065fe:	e4f2      	b.n	405fe6 <_dtoa_r+0x3d6>
  406600:	f1ba 0f00 	cmp.w	sl, #0
  406604:	f47f ad75 	bne.w	4060f2 <_dtoa_r+0x4e2>
  406608:	e7b4      	b.n	406574 <_dtoa_r+0x964>
  40660a:	f000 fe2f 	bl	40726c <__multadd>
  40660e:	4647      	mov	r7, r8
  406610:	4606      	mov	r6, r0
  406612:	4683      	mov	fp, r0
  406614:	e5be      	b.n	406194 <_dtoa_r+0x584>
  406616:	4601      	mov	r1, r0
  406618:	4620      	mov	r0, r4
  40661a:	9306      	str	r3, [sp, #24]
  40661c:	f000 fe1c 	bl	407258 <_Bfree>
  406620:	2201      	movs	r2, #1
  406622:	9b06      	ldr	r3, [sp, #24]
  406624:	e5e0      	b.n	4061e8 <_dtoa_r+0x5d8>
  406626:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406628:	2b02      	cmp	r3, #2
  40662a:	f77f ad96 	ble.w	40615a <_dtoa_r+0x54a>
  40662e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406630:	2b00      	cmp	r3, #0
  406632:	d1c9      	bne.n	4065c8 <_dtoa_r+0x9b8>
  406634:	4641      	mov	r1, r8
  406636:	2205      	movs	r2, #5
  406638:	4620      	mov	r0, r4
  40663a:	f000 fe17 	bl	40726c <__multadd>
  40663e:	4601      	mov	r1, r0
  406640:	4680      	mov	r8, r0
  406642:	4648      	mov	r0, r9
  406644:	f000 ffe0 	bl	407608 <__mcmp>
  406648:	2800      	cmp	r0, #0
  40664a:	ddbd      	ble.n	4065c8 <_dtoa_r+0x9b8>
  40664c:	9a02      	ldr	r2, [sp, #8]
  40664e:	9904      	ldr	r1, [sp, #16]
  406650:	2331      	movs	r3, #49	; 0x31
  406652:	3201      	adds	r2, #1
  406654:	9202      	str	r2, [sp, #8]
  406656:	700b      	strb	r3, [r1, #0]
  406658:	1c4d      	adds	r5, r1, #1
  40665a:	e7b9      	b.n	4065d0 <_dtoa_r+0x9c0>
  40665c:	9a02      	ldr	r2, [sp, #8]
  40665e:	3201      	adds	r2, #1
  406660:	9202      	str	r2, [sp, #8]
  406662:	9a04      	ldr	r2, [sp, #16]
  406664:	2331      	movs	r3, #49	; 0x31
  406666:	7013      	strb	r3, [r2, #0]
  406668:	e652      	b.n	406310 <_dtoa_r+0x700>
  40666a:	2301      	movs	r3, #1
  40666c:	930b      	str	r3, [sp, #44]	; 0x2c
  40666e:	e666      	b.n	40633e <_dtoa_r+0x72e>
  406670:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406674:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406676:	e48f      	b.n	405f98 <_dtoa_r+0x388>
  406678:	00408ec0 	.word	0x00408ec0
  40667c:	00408e98 	.word	0x00408e98
  406680:	3ff00000 	.word	0x3ff00000
  406684:	401c0000 	.word	0x401c0000
  406688:	3fe00000 	.word	0x3fe00000
  40668c:	40240000 	.word	0x40240000
  406690:	40140000 	.word	0x40140000
  406694:	4650      	mov	r0, sl
  406696:	f7fd fafb 	bl	403c90 <__aeabi_i2d>
  40669a:	463a      	mov	r2, r7
  40669c:	4643      	mov	r3, r8
  40669e:	f7fd fb5d 	bl	403d5c <__aeabi_dmul>
  4066a2:	2200      	movs	r2, #0
  4066a4:	4bc1      	ldr	r3, [pc, #772]	; (4069ac <_dtoa_r+0xd9c>)
  4066a6:	f7fd f9a7 	bl	4039f8 <__adddf3>
  4066aa:	4605      	mov	r5, r0
  4066ac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4066b0:	4641      	mov	r1, r8
  4066b2:	2200      	movs	r2, #0
  4066b4:	4bbe      	ldr	r3, [pc, #760]	; (4069b0 <_dtoa_r+0xda0>)
  4066b6:	4638      	mov	r0, r7
  4066b8:	f7fd f99c 	bl	4039f4 <__aeabi_dsub>
  4066bc:	462a      	mov	r2, r5
  4066be:	4633      	mov	r3, r6
  4066c0:	4682      	mov	sl, r0
  4066c2:	468b      	mov	fp, r1
  4066c4:	f001 fe1c 	bl	408300 <__aeabi_dcmpgt>
  4066c8:	4680      	mov	r8, r0
  4066ca:	2800      	cmp	r0, #0
  4066cc:	f040 8110 	bne.w	4068f0 <_dtoa_r+0xce0>
  4066d0:	462a      	mov	r2, r5
  4066d2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4066d6:	4650      	mov	r0, sl
  4066d8:	4659      	mov	r1, fp
  4066da:	f001 fdf3 	bl	4082c4 <__aeabi_dcmplt>
  4066de:	b118      	cbz	r0, 4066e8 <_dtoa_r+0xad8>
  4066e0:	4646      	mov	r6, r8
  4066e2:	e771      	b.n	4065c8 <_dtoa_r+0x9b8>
  4066e4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4066e8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4066ec:	f7ff bb8a 	b.w	405e04 <_dtoa_r+0x1f4>
  4066f0:	9804      	ldr	r0, [sp, #16]
  4066f2:	f7ff babb 	b.w	405c6c <_dtoa_r+0x5c>
  4066f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4066f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4066fa:	970c      	str	r7, [sp, #48]	; 0x30
  4066fc:	1afb      	subs	r3, r7, r3
  4066fe:	441a      	add	r2, r3
  406700:	920d      	str	r2, [sp, #52]	; 0x34
  406702:	2700      	movs	r7, #0
  406704:	e469      	b.n	405fda <_dtoa_r+0x3ca>
  406706:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40670a:	f04f 0a02 	mov.w	sl, #2
  40670e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406712:	e657      	b.n	4063c4 <_dtoa_r+0x7b4>
  406714:	2100      	movs	r1, #0
  406716:	2301      	movs	r3, #1
  406718:	6461      	str	r1, [r4, #68]	; 0x44
  40671a:	4620      	mov	r0, r4
  40671c:	9325      	str	r3, [sp, #148]	; 0x94
  40671e:	f000 fd75 	bl	40720c <_Balloc>
  406722:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406724:	9004      	str	r0, [sp, #16]
  406726:	6420      	str	r0, [r4, #64]	; 0x40
  406728:	930a      	str	r3, [sp, #40]	; 0x28
  40672a:	930f      	str	r3, [sp, #60]	; 0x3c
  40672c:	e629      	b.n	406382 <_dtoa_r+0x772>
  40672e:	2a00      	cmp	r2, #0
  406730:	46d0      	mov	r8, sl
  406732:	f8cd b018 	str.w	fp, [sp, #24]
  406736:	469a      	mov	sl, r3
  406738:	dd11      	ble.n	40675e <_dtoa_r+0xb4e>
  40673a:	4649      	mov	r1, r9
  40673c:	2201      	movs	r2, #1
  40673e:	4620      	mov	r0, r4
  406740:	f000 ff10 	bl	407564 <__lshift>
  406744:	4641      	mov	r1, r8
  406746:	4681      	mov	r9, r0
  406748:	f000 ff5e 	bl	407608 <__mcmp>
  40674c:	2800      	cmp	r0, #0
  40674e:	f340 8146 	ble.w	4069de <_dtoa_r+0xdce>
  406752:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406756:	f000 8106 	beq.w	406966 <_dtoa_r+0xd56>
  40675a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40675e:	46b3      	mov	fp, r6
  406760:	f887 a000 	strb.w	sl, [r7]
  406764:	1c7d      	adds	r5, r7, #1
  406766:	9e06      	ldr	r6, [sp, #24]
  406768:	e5d2      	b.n	406310 <_dtoa_r+0x700>
  40676a:	d104      	bne.n	406776 <_dtoa_r+0xb66>
  40676c:	f01a 0f01 	tst.w	sl, #1
  406770:	d001      	beq.n	406776 <_dtoa_r+0xb66>
  406772:	e5bd      	b.n	4062f0 <_dtoa_r+0x6e0>
  406774:	4615      	mov	r5, r2
  406776:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40677a:	2b30      	cmp	r3, #48	; 0x30
  40677c:	f105 32ff 	add.w	r2, r5, #4294967295
  406780:	d0f8      	beq.n	406774 <_dtoa_r+0xb64>
  406782:	e5c5      	b.n	406310 <_dtoa_r+0x700>
  406784:	9904      	ldr	r1, [sp, #16]
  406786:	2230      	movs	r2, #48	; 0x30
  406788:	700a      	strb	r2, [r1, #0]
  40678a:	9a02      	ldr	r2, [sp, #8]
  40678c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406790:	3201      	adds	r2, #1
  406792:	9202      	str	r2, [sp, #8]
  406794:	f7ff bbfc 	b.w	405f90 <_dtoa_r+0x380>
  406798:	f000 80bb 	beq.w	406912 <_dtoa_r+0xd02>
  40679c:	9b02      	ldr	r3, [sp, #8]
  40679e:	425d      	negs	r5, r3
  4067a0:	4b84      	ldr	r3, [pc, #528]	; (4069b4 <_dtoa_r+0xda4>)
  4067a2:	f005 020f 	and.w	r2, r5, #15
  4067a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4067aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4067b2:	f7fd fad3 	bl	403d5c <__aeabi_dmul>
  4067b6:	112d      	asrs	r5, r5, #4
  4067b8:	4607      	mov	r7, r0
  4067ba:	4688      	mov	r8, r1
  4067bc:	f000 812c 	beq.w	406a18 <_dtoa_r+0xe08>
  4067c0:	4e7d      	ldr	r6, [pc, #500]	; (4069b8 <_dtoa_r+0xda8>)
  4067c2:	f04f 0a02 	mov.w	sl, #2
  4067c6:	07eb      	lsls	r3, r5, #31
  4067c8:	d509      	bpl.n	4067de <_dtoa_r+0xbce>
  4067ca:	4638      	mov	r0, r7
  4067cc:	4641      	mov	r1, r8
  4067ce:	e9d6 2300 	ldrd	r2, r3, [r6]
  4067d2:	f7fd fac3 	bl	403d5c <__aeabi_dmul>
  4067d6:	f10a 0a01 	add.w	sl, sl, #1
  4067da:	4607      	mov	r7, r0
  4067dc:	4688      	mov	r8, r1
  4067de:	106d      	asrs	r5, r5, #1
  4067e0:	f106 0608 	add.w	r6, r6, #8
  4067e4:	d1ef      	bne.n	4067c6 <_dtoa_r+0xbb6>
  4067e6:	e608      	b.n	4063fa <_dtoa_r+0x7ea>
  4067e8:	6871      	ldr	r1, [r6, #4]
  4067ea:	4620      	mov	r0, r4
  4067ec:	f000 fd0e 	bl	40720c <_Balloc>
  4067f0:	6933      	ldr	r3, [r6, #16]
  4067f2:	3302      	adds	r3, #2
  4067f4:	009a      	lsls	r2, r3, #2
  4067f6:	4605      	mov	r5, r0
  4067f8:	f106 010c 	add.w	r1, r6, #12
  4067fc:	300c      	adds	r0, #12
  4067fe:	f000 fc5f 	bl	4070c0 <memcpy>
  406802:	4629      	mov	r1, r5
  406804:	2201      	movs	r2, #1
  406806:	4620      	mov	r0, r4
  406808:	f000 feac 	bl	407564 <__lshift>
  40680c:	9006      	str	r0, [sp, #24]
  40680e:	e4b5      	b.n	40617c <_dtoa_r+0x56c>
  406810:	2b39      	cmp	r3, #57	; 0x39
  406812:	f8cd b018 	str.w	fp, [sp, #24]
  406816:	46d0      	mov	r8, sl
  406818:	f000 80a5 	beq.w	406966 <_dtoa_r+0xd56>
  40681c:	f103 0a01 	add.w	sl, r3, #1
  406820:	46b3      	mov	fp, r6
  406822:	f887 a000 	strb.w	sl, [r7]
  406826:	1c7d      	adds	r5, r7, #1
  406828:	9e06      	ldr	r6, [sp, #24]
  40682a:	e571      	b.n	406310 <_dtoa_r+0x700>
  40682c:	465a      	mov	r2, fp
  40682e:	46d0      	mov	r8, sl
  406830:	46b3      	mov	fp, r6
  406832:	469a      	mov	sl, r3
  406834:	4616      	mov	r6, r2
  406836:	e54f      	b.n	4062d8 <_dtoa_r+0x6c8>
  406838:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40683a:	495e      	ldr	r1, [pc, #376]	; (4069b4 <_dtoa_r+0xda4>)
  40683c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406840:	462a      	mov	r2, r5
  406842:	4633      	mov	r3, r6
  406844:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406848:	f7fd fa88 	bl	403d5c <__aeabi_dmul>
  40684c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406850:	4638      	mov	r0, r7
  406852:	4641      	mov	r1, r8
  406854:	f001 fd74 	bl	408340 <__aeabi_d2iz>
  406858:	4605      	mov	r5, r0
  40685a:	f7fd fa19 	bl	403c90 <__aeabi_i2d>
  40685e:	460b      	mov	r3, r1
  406860:	4602      	mov	r2, r0
  406862:	4641      	mov	r1, r8
  406864:	4638      	mov	r0, r7
  406866:	f7fd f8c5 	bl	4039f4 <__aeabi_dsub>
  40686a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40686c:	460f      	mov	r7, r1
  40686e:	9904      	ldr	r1, [sp, #16]
  406870:	3530      	adds	r5, #48	; 0x30
  406872:	2b01      	cmp	r3, #1
  406874:	700d      	strb	r5, [r1, #0]
  406876:	4606      	mov	r6, r0
  406878:	f101 0501 	add.w	r5, r1, #1
  40687c:	d026      	beq.n	4068cc <_dtoa_r+0xcbc>
  40687e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406880:	9a04      	ldr	r2, [sp, #16]
  406882:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4069c0 <_dtoa_r+0xdb0>
  406886:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40688a:	4413      	add	r3, r2
  40688c:	f04f 0a00 	mov.w	sl, #0
  406890:	4699      	mov	r9, r3
  406892:	4652      	mov	r2, sl
  406894:	465b      	mov	r3, fp
  406896:	4630      	mov	r0, r6
  406898:	4639      	mov	r1, r7
  40689a:	f7fd fa5f 	bl	403d5c <__aeabi_dmul>
  40689e:	460f      	mov	r7, r1
  4068a0:	4606      	mov	r6, r0
  4068a2:	f001 fd4d 	bl	408340 <__aeabi_d2iz>
  4068a6:	4680      	mov	r8, r0
  4068a8:	f7fd f9f2 	bl	403c90 <__aeabi_i2d>
  4068ac:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4068b0:	4602      	mov	r2, r0
  4068b2:	460b      	mov	r3, r1
  4068b4:	4630      	mov	r0, r6
  4068b6:	4639      	mov	r1, r7
  4068b8:	f7fd f89c 	bl	4039f4 <__aeabi_dsub>
  4068bc:	f805 8b01 	strb.w	r8, [r5], #1
  4068c0:	454d      	cmp	r5, r9
  4068c2:	4606      	mov	r6, r0
  4068c4:	460f      	mov	r7, r1
  4068c6:	d1e4      	bne.n	406892 <_dtoa_r+0xc82>
  4068c8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4068cc:	4b3b      	ldr	r3, [pc, #236]	; (4069bc <_dtoa_r+0xdac>)
  4068ce:	2200      	movs	r2, #0
  4068d0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4068d4:	f7fd f890 	bl	4039f8 <__adddf3>
  4068d8:	4632      	mov	r2, r6
  4068da:	463b      	mov	r3, r7
  4068dc:	f001 fcf2 	bl	4082c4 <__aeabi_dcmplt>
  4068e0:	2800      	cmp	r0, #0
  4068e2:	d046      	beq.n	406972 <_dtoa_r+0xd62>
  4068e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4068e6:	9302      	str	r3, [sp, #8]
  4068e8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4068ec:	f7ff bb43 	b.w	405f76 <_dtoa_r+0x366>
  4068f0:	f04f 0800 	mov.w	r8, #0
  4068f4:	4646      	mov	r6, r8
  4068f6:	e6a9      	b.n	40664c <_dtoa_r+0xa3c>
  4068f8:	9b08      	ldr	r3, [sp, #32]
  4068fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4068fc:	1a9d      	subs	r5, r3, r2
  4068fe:	2300      	movs	r3, #0
  406900:	f7ff bb71 	b.w	405fe6 <_dtoa_r+0x3d6>
  406904:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406906:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406908:	9d08      	ldr	r5, [sp, #32]
  40690a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40690e:	f7ff bb6a 	b.w	405fe6 <_dtoa_r+0x3d6>
  406912:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406916:	f04f 0a02 	mov.w	sl, #2
  40691a:	e56e      	b.n	4063fa <_dtoa_r+0x7ea>
  40691c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40691e:	2b00      	cmp	r3, #0
  406920:	f43f aeb8 	beq.w	406694 <_dtoa_r+0xa84>
  406924:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406926:	2b00      	cmp	r3, #0
  406928:	f77f aede 	ble.w	4066e8 <_dtoa_r+0xad8>
  40692c:	2200      	movs	r2, #0
  40692e:	4b24      	ldr	r3, [pc, #144]	; (4069c0 <_dtoa_r+0xdb0>)
  406930:	4638      	mov	r0, r7
  406932:	4641      	mov	r1, r8
  406934:	f7fd fa12 	bl	403d5c <__aeabi_dmul>
  406938:	4607      	mov	r7, r0
  40693a:	4688      	mov	r8, r1
  40693c:	f10a 0001 	add.w	r0, sl, #1
  406940:	f7fd f9a6 	bl	403c90 <__aeabi_i2d>
  406944:	463a      	mov	r2, r7
  406946:	4643      	mov	r3, r8
  406948:	f7fd fa08 	bl	403d5c <__aeabi_dmul>
  40694c:	2200      	movs	r2, #0
  40694e:	4b17      	ldr	r3, [pc, #92]	; (4069ac <_dtoa_r+0xd9c>)
  406950:	f7fd f852 	bl	4039f8 <__adddf3>
  406954:	9a02      	ldr	r2, [sp, #8]
  406956:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406958:	9312      	str	r3, [sp, #72]	; 0x48
  40695a:	3a01      	subs	r2, #1
  40695c:	4605      	mov	r5, r0
  40695e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406962:	9215      	str	r2, [sp, #84]	; 0x54
  406964:	e56a      	b.n	40643c <_dtoa_r+0x82c>
  406966:	2239      	movs	r2, #57	; 0x39
  406968:	46b3      	mov	fp, r6
  40696a:	703a      	strb	r2, [r7, #0]
  40696c:	9e06      	ldr	r6, [sp, #24]
  40696e:	1c7d      	adds	r5, r7, #1
  406970:	e4c0      	b.n	4062f4 <_dtoa_r+0x6e4>
  406972:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406976:	2000      	movs	r0, #0
  406978:	4910      	ldr	r1, [pc, #64]	; (4069bc <_dtoa_r+0xdac>)
  40697a:	f7fd f83b 	bl	4039f4 <__aeabi_dsub>
  40697e:	4632      	mov	r2, r6
  406980:	463b      	mov	r3, r7
  406982:	f001 fcbd 	bl	408300 <__aeabi_dcmpgt>
  406986:	b908      	cbnz	r0, 40698c <_dtoa_r+0xd7c>
  406988:	e6ae      	b.n	4066e8 <_dtoa_r+0xad8>
  40698a:	4615      	mov	r5, r2
  40698c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406990:	2b30      	cmp	r3, #48	; 0x30
  406992:	f105 32ff 	add.w	r2, r5, #4294967295
  406996:	d0f8      	beq.n	40698a <_dtoa_r+0xd7a>
  406998:	e5d7      	b.n	40654a <_dtoa_r+0x93a>
  40699a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40699e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4069a0:	9302      	str	r3, [sp, #8]
  4069a2:	f7ff bae8 	b.w	405f76 <_dtoa_r+0x366>
  4069a6:	970c      	str	r7, [sp, #48]	; 0x30
  4069a8:	f7ff bba5 	b.w	4060f6 <_dtoa_r+0x4e6>
  4069ac:	401c0000 	.word	0x401c0000
  4069b0:	40140000 	.word	0x40140000
  4069b4:	00408ec0 	.word	0x00408ec0
  4069b8:	00408e98 	.word	0x00408e98
  4069bc:	3fe00000 	.word	0x3fe00000
  4069c0:	40240000 	.word	0x40240000
  4069c4:	2b39      	cmp	r3, #57	; 0x39
  4069c6:	f8cd b018 	str.w	fp, [sp, #24]
  4069ca:	46d0      	mov	r8, sl
  4069cc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4069d0:	469a      	mov	sl, r3
  4069d2:	d0c8      	beq.n	406966 <_dtoa_r+0xd56>
  4069d4:	f1bb 0f00 	cmp.w	fp, #0
  4069d8:	f73f aebf 	bgt.w	40675a <_dtoa_r+0xb4a>
  4069dc:	e6bf      	b.n	40675e <_dtoa_r+0xb4e>
  4069de:	f47f aebe 	bne.w	40675e <_dtoa_r+0xb4e>
  4069e2:	f01a 0f01 	tst.w	sl, #1
  4069e6:	f43f aeba 	beq.w	40675e <_dtoa_r+0xb4e>
  4069ea:	e6b2      	b.n	406752 <_dtoa_r+0xb42>
  4069ec:	f04f 0800 	mov.w	r8, #0
  4069f0:	4646      	mov	r6, r8
  4069f2:	e5e9      	b.n	4065c8 <_dtoa_r+0x9b8>
  4069f4:	4631      	mov	r1, r6
  4069f6:	2300      	movs	r3, #0
  4069f8:	220a      	movs	r2, #10
  4069fa:	4620      	mov	r0, r4
  4069fc:	f000 fc36 	bl	40726c <__multadd>
  406a00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406a02:	2b00      	cmp	r3, #0
  406a04:	4606      	mov	r6, r0
  406a06:	dd0a      	ble.n	406a1e <_dtoa_r+0xe0e>
  406a08:	930a      	str	r3, [sp, #40]	; 0x28
  406a0a:	f7ff bbaa 	b.w	406162 <_dtoa_r+0x552>
  406a0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406a10:	2b02      	cmp	r3, #2
  406a12:	dc23      	bgt.n	406a5c <_dtoa_r+0xe4c>
  406a14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406a16:	e43b      	b.n	406290 <_dtoa_r+0x680>
  406a18:	f04f 0a02 	mov.w	sl, #2
  406a1c:	e4ed      	b.n	4063fa <_dtoa_r+0x7ea>
  406a1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406a20:	2b02      	cmp	r3, #2
  406a22:	dc1b      	bgt.n	406a5c <_dtoa_r+0xe4c>
  406a24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406a26:	e7ef      	b.n	406a08 <_dtoa_r+0xdf8>
  406a28:	2500      	movs	r5, #0
  406a2a:	6465      	str	r5, [r4, #68]	; 0x44
  406a2c:	4629      	mov	r1, r5
  406a2e:	4620      	mov	r0, r4
  406a30:	f000 fbec 	bl	40720c <_Balloc>
  406a34:	f04f 33ff 	mov.w	r3, #4294967295
  406a38:	930a      	str	r3, [sp, #40]	; 0x28
  406a3a:	930f      	str	r3, [sp, #60]	; 0x3c
  406a3c:	2301      	movs	r3, #1
  406a3e:	9004      	str	r0, [sp, #16]
  406a40:	9525      	str	r5, [sp, #148]	; 0x94
  406a42:	6420      	str	r0, [r4, #64]	; 0x40
  406a44:	930b      	str	r3, [sp, #44]	; 0x2c
  406a46:	f7ff b9dd 	b.w	405e04 <_dtoa_r+0x1f4>
  406a4a:	2501      	movs	r5, #1
  406a4c:	f7ff b9a5 	b.w	405d9a <_dtoa_r+0x18a>
  406a50:	f43f ab69 	beq.w	406126 <_dtoa_r+0x516>
  406a54:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406a58:	f7ff bbf9 	b.w	40624e <_dtoa_r+0x63e>
  406a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406a5e:	930a      	str	r3, [sp, #40]	; 0x28
  406a60:	e5e5      	b.n	40662e <_dtoa_r+0xa1e>
  406a62:	bf00      	nop

00406a64 <__libc_fini_array>:
  406a64:	b538      	push	{r3, r4, r5, lr}
  406a66:	4c0a      	ldr	r4, [pc, #40]	; (406a90 <__libc_fini_array+0x2c>)
  406a68:	4d0a      	ldr	r5, [pc, #40]	; (406a94 <__libc_fini_array+0x30>)
  406a6a:	1b64      	subs	r4, r4, r5
  406a6c:	10a4      	asrs	r4, r4, #2
  406a6e:	d00a      	beq.n	406a86 <__libc_fini_array+0x22>
  406a70:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406a74:	3b01      	subs	r3, #1
  406a76:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406a7a:	3c01      	subs	r4, #1
  406a7c:	f855 3904 	ldr.w	r3, [r5], #-4
  406a80:	4798      	blx	r3
  406a82:	2c00      	cmp	r4, #0
  406a84:	d1f9      	bne.n	406a7a <__libc_fini_array+0x16>
  406a86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406a8a:	f002 bb17 	b.w	4090bc <_fini>
  406a8e:	bf00      	nop
  406a90:	004090cc 	.word	0x004090cc
  406a94:	004090c8 	.word	0x004090c8

00406a98 <_localeconv_r>:
  406a98:	4a04      	ldr	r2, [pc, #16]	; (406aac <_localeconv_r+0x14>)
  406a9a:	4b05      	ldr	r3, [pc, #20]	; (406ab0 <_localeconv_r+0x18>)
  406a9c:	6812      	ldr	r2, [r2, #0]
  406a9e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406aa0:	2800      	cmp	r0, #0
  406aa2:	bf08      	it	eq
  406aa4:	4618      	moveq	r0, r3
  406aa6:	30f0      	adds	r0, #240	; 0xf0
  406aa8:	4770      	bx	lr
  406aaa:	bf00      	nop
  406aac:	20400024 	.word	0x20400024
  406ab0:	20400864 	.word	0x20400864

00406ab4 <__retarget_lock_acquire_recursive>:
  406ab4:	4770      	bx	lr
  406ab6:	bf00      	nop

00406ab8 <__retarget_lock_release_recursive>:
  406ab8:	4770      	bx	lr
  406aba:	bf00      	nop

00406abc <_malloc_r>:
  406abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ac0:	f101 060b 	add.w	r6, r1, #11
  406ac4:	2e16      	cmp	r6, #22
  406ac6:	b083      	sub	sp, #12
  406ac8:	4605      	mov	r5, r0
  406aca:	f240 809e 	bls.w	406c0a <_malloc_r+0x14e>
  406ace:	f036 0607 	bics.w	r6, r6, #7
  406ad2:	f100 80bd 	bmi.w	406c50 <_malloc_r+0x194>
  406ad6:	42b1      	cmp	r1, r6
  406ad8:	f200 80ba 	bhi.w	406c50 <_malloc_r+0x194>
  406adc:	f000 fb8a 	bl	4071f4 <__malloc_lock>
  406ae0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406ae4:	f0c0 8293 	bcc.w	40700e <_malloc_r+0x552>
  406ae8:	0a73      	lsrs	r3, r6, #9
  406aea:	f000 80b8 	beq.w	406c5e <_malloc_r+0x1a2>
  406aee:	2b04      	cmp	r3, #4
  406af0:	f200 8179 	bhi.w	406de6 <_malloc_r+0x32a>
  406af4:	09b3      	lsrs	r3, r6, #6
  406af6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406afa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406afe:	00c3      	lsls	r3, r0, #3
  406b00:	4fbf      	ldr	r7, [pc, #764]	; (406e00 <_malloc_r+0x344>)
  406b02:	443b      	add	r3, r7
  406b04:	f1a3 0108 	sub.w	r1, r3, #8
  406b08:	685c      	ldr	r4, [r3, #4]
  406b0a:	42a1      	cmp	r1, r4
  406b0c:	d106      	bne.n	406b1c <_malloc_r+0x60>
  406b0e:	e00c      	b.n	406b2a <_malloc_r+0x6e>
  406b10:	2a00      	cmp	r2, #0
  406b12:	f280 80aa 	bge.w	406c6a <_malloc_r+0x1ae>
  406b16:	68e4      	ldr	r4, [r4, #12]
  406b18:	42a1      	cmp	r1, r4
  406b1a:	d006      	beq.n	406b2a <_malloc_r+0x6e>
  406b1c:	6863      	ldr	r3, [r4, #4]
  406b1e:	f023 0303 	bic.w	r3, r3, #3
  406b22:	1b9a      	subs	r2, r3, r6
  406b24:	2a0f      	cmp	r2, #15
  406b26:	ddf3      	ble.n	406b10 <_malloc_r+0x54>
  406b28:	4670      	mov	r0, lr
  406b2a:	693c      	ldr	r4, [r7, #16]
  406b2c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406e14 <_malloc_r+0x358>
  406b30:	4574      	cmp	r4, lr
  406b32:	f000 81ab 	beq.w	406e8c <_malloc_r+0x3d0>
  406b36:	6863      	ldr	r3, [r4, #4]
  406b38:	f023 0303 	bic.w	r3, r3, #3
  406b3c:	1b9a      	subs	r2, r3, r6
  406b3e:	2a0f      	cmp	r2, #15
  406b40:	f300 8190 	bgt.w	406e64 <_malloc_r+0x3a8>
  406b44:	2a00      	cmp	r2, #0
  406b46:	f8c7 e014 	str.w	lr, [r7, #20]
  406b4a:	f8c7 e010 	str.w	lr, [r7, #16]
  406b4e:	f280 809d 	bge.w	406c8c <_malloc_r+0x1d0>
  406b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406b56:	f080 8161 	bcs.w	406e1c <_malloc_r+0x360>
  406b5a:	08db      	lsrs	r3, r3, #3
  406b5c:	f103 0c01 	add.w	ip, r3, #1
  406b60:	1099      	asrs	r1, r3, #2
  406b62:	687a      	ldr	r2, [r7, #4]
  406b64:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406b68:	f8c4 8008 	str.w	r8, [r4, #8]
  406b6c:	2301      	movs	r3, #1
  406b6e:	408b      	lsls	r3, r1
  406b70:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406b74:	4313      	orrs	r3, r2
  406b76:	3908      	subs	r1, #8
  406b78:	60e1      	str	r1, [r4, #12]
  406b7a:	607b      	str	r3, [r7, #4]
  406b7c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406b80:	f8c8 400c 	str.w	r4, [r8, #12]
  406b84:	1082      	asrs	r2, r0, #2
  406b86:	2401      	movs	r4, #1
  406b88:	4094      	lsls	r4, r2
  406b8a:	429c      	cmp	r4, r3
  406b8c:	f200 808b 	bhi.w	406ca6 <_malloc_r+0x1ea>
  406b90:	421c      	tst	r4, r3
  406b92:	d106      	bne.n	406ba2 <_malloc_r+0xe6>
  406b94:	f020 0003 	bic.w	r0, r0, #3
  406b98:	0064      	lsls	r4, r4, #1
  406b9a:	421c      	tst	r4, r3
  406b9c:	f100 0004 	add.w	r0, r0, #4
  406ba0:	d0fa      	beq.n	406b98 <_malloc_r+0xdc>
  406ba2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406ba6:	46cc      	mov	ip, r9
  406ba8:	4680      	mov	r8, r0
  406baa:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406bae:	459c      	cmp	ip, r3
  406bb0:	d107      	bne.n	406bc2 <_malloc_r+0x106>
  406bb2:	e16d      	b.n	406e90 <_malloc_r+0x3d4>
  406bb4:	2a00      	cmp	r2, #0
  406bb6:	f280 817b 	bge.w	406eb0 <_malloc_r+0x3f4>
  406bba:	68db      	ldr	r3, [r3, #12]
  406bbc:	459c      	cmp	ip, r3
  406bbe:	f000 8167 	beq.w	406e90 <_malloc_r+0x3d4>
  406bc2:	6859      	ldr	r1, [r3, #4]
  406bc4:	f021 0103 	bic.w	r1, r1, #3
  406bc8:	1b8a      	subs	r2, r1, r6
  406bca:	2a0f      	cmp	r2, #15
  406bcc:	ddf2      	ble.n	406bb4 <_malloc_r+0xf8>
  406bce:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406bd2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406bd6:	9300      	str	r3, [sp, #0]
  406bd8:	199c      	adds	r4, r3, r6
  406bda:	4628      	mov	r0, r5
  406bdc:	f046 0601 	orr.w	r6, r6, #1
  406be0:	f042 0501 	orr.w	r5, r2, #1
  406be4:	605e      	str	r6, [r3, #4]
  406be6:	f8c8 c00c 	str.w	ip, [r8, #12]
  406bea:	f8cc 8008 	str.w	r8, [ip, #8]
  406bee:	617c      	str	r4, [r7, #20]
  406bf0:	613c      	str	r4, [r7, #16]
  406bf2:	f8c4 e00c 	str.w	lr, [r4, #12]
  406bf6:	f8c4 e008 	str.w	lr, [r4, #8]
  406bfa:	6065      	str	r5, [r4, #4]
  406bfc:	505a      	str	r2, [r3, r1]
  406bfe:	f000 faff 	bl	407200 <__malloc_unlock>
  406c02:	9b00      	ldr	r3, [sp, #0]
  406c04:	f103 0408 	add.w	r4, r3, #8
  406c08:	e01e      	b.n	406c48 <_malloc_r+0x18c>
  406c0a:	2910      	cmp	r1, #16
  406c0c:	d820      	bhi.n	406c50 <_malloc_r+0x194>
  406c0e:	f000 faf1 	bl	4071f4 <__malloc_lock>
  406c12:	2610      	movs	r6, #16
  406c14:	2318      	movs	r3, #24
  406c16:	2002      	movs	r0, #2
  406c18:	4f79      	ldr	r7, [pc, #484]	; (406e00 <_malloc_r+0x344>)
  406c1a:	443b      	add	r3, r7
  406c1c:	f1a3 0208 	sub.w	r2, r3, #8
  406c20:	685c      	ldr	r4, [r3, #4]
  406c22:	4294      	cmp	r4, r2
  406c24:	f000 813d 	beq.w	406ea2 <_malloc_r+0x3e6>
  406c28:	6863      	ldr	r3, [r4, #4]
  406c2a:	68e1      	ldr	r1, [r4, #12]
  406c2c:	68a6      	ldr	r6, [r4, #8]
  406c2e:	f023 0303 	bic.w	r3, r3, #3
  406c32:	4423      	add	r3, r4
  406c34:	4628      	mov	r0, r5
  406c36:	685a      	ldr	r2, [r3, #4]
  406c38:	60f1      	str	r1, [r6, #12]
  406c3a:	f042 0201 	orr.w	r2, r2, #1
  406c3e:	608e      	str	r6, [r1, #8]
  406c40:	605a      	str	r2, [r3, #4]
  406c42:	f000 fadd 	bl	407200 <__malloc_unlock>
  406c46:	3408      	adds	r4, #8
  406c48:	4620      	mov	r0, r4
  406c4a:	b003      	add	sp, #12
  406c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c50:	2400      	movs	r4, #0
  406c52:	230c      	movs	r3, #12
  406c54:	4620      	mov	r0, r4
  406c56:	602b      	str	r3, [r5, #0]
  406c58:	b003      	add	sp, #12
  406c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c5e:	2040      	movs	r0, #64	; 0x40
  406c60:	f44f 7300 	mov.w	r3, #512	; 0x200
  406c64:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406c68:	e74a      	b.n	406b00 <_malloc_r+0x44>
  406c6a:	4423      	add	r3, r4
  406c6c:	68e1      	ldr	r1, [r4, #12]
  406c6e:	685a      	ldr	r2, [r3, #4]
  406c70:	68a6      	ldr	r6, [r4, #8]
  406c72:	f042 0201 	orr.w	r2, r2, #1
  406c76:	60f1      	str	r1, [r6, #12]
  406c78:	4628      	mov	r0, r5
  406c7a:	608e      	str	r6, [r1, #8]
  406c7c:	605a      	str	r2, [r3, #4]
  406c7e:	f000 fabf 	bl	407200 <__malloc_unlock>
  406c82:	3408      	adds	r4, #8
  406c84:	4620      	mov	r0, r4
  406c86:	b003      	add	sp, #12
  406c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c8c:	4423      	add	r3, r4
  406c8e:	4628      	mov	r0, r5
  406c90:	685a      	ldr	r2, [r3, #4]
  406c92:	f042 0201 	orr.w	r2, r2, #1
  406c96:	605a      	str	r2, [r3, #4]
  406c98:	f000 fab2 	bl	407200 <__malloc_unlock>
  406c9c:	3408      	adds	r4, #8
  406c9e:	4620      	mov	r0, r4
  406ca0:	b003      	add	sp, #12
  406ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ca6:	68bc      	ldr	r4, [r7, #8]
  406ca8:	6863      	ldr	r3, [r4, #4]
  406caa:	f023 0803 	bic.w	r8, r3, #3
  406cae:	45b0      	cmp	r8, r6
  406cb0:	d304      	bcc.n	406cbc <_malloc_r+0x200>
  406cb2:	eba8 0306 	sub.w	r3, r8, r6
  406cb6:	2b0f      	cmp	r3, #15
  406cb8:	f300 8085 	bgt.w	406dc6 <_malloc_r+0x30a>
  406cbc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406e18 <_malloc_r+0x35c>
  406cc0:	4b50      	ldr	r3, [pc, #320]	; (406e04 <_malloc_r+0x348>)
  406cc2:	f8d9 2000 	ldr.w	r2, [r9]
  406cc6:	681b      	ldr	r3, [r3, #0]
  406cc8:	3201      	adds	r2, #1
  406cca:	4433      	add	r3, r6
  406ccc:	eb04 0a08 	add.w	sl, r4, r8
  406cd0:	f000 8155 	beq.w	406f7e <_malloc_r+0x4c2>
  406cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406cd8:	330f      	adds	r3, #15
  406cda:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406cde:	f02b 0b0f 	bic.w	fp, fp, #15
  406ce2:	4659      	mov	r1, fp
  406ce4:	4628      	mov	r0, r5
  406ce6:	f000 fd8b 	bl	407800 <_sbrk_r>
  406cea:	1c41      	adds	r1, r0, #1
  406cec:	4602      	mov	r2, r0
  406cee:	f000 80fc 	beq.w	406eea <_malloc_r+0x42e>
  406cf2:	4582      	cmp	sl, r0
  406cf4:	f200 80f7 	bhi.w	406ee6 <_malloc_r+0x42a>
  406cf8:	4b43      	ldr	r3, [pc, #268]	; (406e08 <_malloc_r+0x34c>)
  406cfa:	6819      	ldr	r1, [r3, #0]
  406cfc:	4459      	add	r1, fp
  406cfe:	6019      	str	r1, [r3, #0]
  406d00:	f000 814d 	beq.w	406f9e <_malloc_r+0x4e2>
  406d04:	f8d9 0000 	ldr.w	r0, [r9]
  406d08:	3001      	adds	r0, #1
  406d0a:	bf1b      	ittet	ne
  406d0c:	eba2 0a0a 	subne.w	sl, r2, sl
  406d10:	4451      	addne	r1, sl
  406d12:	f8c9 2000 	streq.w	r2, [r9]
  406d16:	6019      	strne	r1, [r3, #0]
  406d18:	f012 0107 	ands.w	r1, r2, #7
  406d1c:	f000 8115 	beq.w	406f4a <_malloc_r+0x48e>
  406d20:	f1c1 0008 	rsb	r0, r1, #8
  406d24:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406d28:	4402      	add	r2, r0
  406d2a:	3108      	adds	r1, #8
  406d2c:	eb02 090b 	add.w	r9, r2, fp
  406d30:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406d34:	eba1 0909 	sub.w	r9, r1, r9
  406d38:	4649      	mov	r1, r9
  406d3a:	4628      	mov	r0, r5
  406d3c:	9301      	str	r3, [sp, #4]
  406d3e:	9200      	str	r2, [sp, #0]
  406d40:	f000 fd5e 	bl	407800 <_sbrk_r>
  406d44:	1c43      	adds	r3, r0, #1
  406d46:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406d4a:	f000 8143 	beq.w	406fd4 <_malloc_r+0x518>
  406d4e:	1a80      	subs	r0, r0, r2
  406d50:	4448      	add	r0, r9
  406d52:	f040 0001 	orr.w	r0, r0, #1
  406d56:	6819      	ldr	r1, [r3, #0]
  406d58:	60ba      	str	r2, [r7, #8]
  406d5a:	4449      	add	r1, r9
  406d5c:	42bc      	cmp	r4, r7
  406d5e:	6050      	str	r0, [r2, #4]
  406d60:	6019      	str	r1, [r3, #0]
  406d62:	d017      	beq.n	406d94 <_malloc_r+0x2d8>
  406d64:	f1b8 0f0f 	cmp.w	r8, #15
  406d68:	f240 80fb 	bls.w	406f62 <_malloc_r+0x4a6>
  406d6c:	6860      	ldr	r0, [r4, #4]
  406d6e:	f1a8 020c 	sub.w	r2, r8, #12
  406d72:	f022 0207 	bic.w	r2, r2, #7
  406d76:	eb04 0e02 	add.w	lr, r4, r2
  406d7a:	f000 0001 	and.w	r0, r0, #1
  406d7e:	f04f 0c05 	mov.w	ip, #5
  406d82:	4310      	orrs	r0, r2
  406d84:	2a0f      	cmp	r2, #15
  406d86:	6060      	str	r0, [r4, #4]
  406d88:	f8ce c004 	str.w	ip, [lr, #4]
  406d8c:	f8ce c008 	str.w	ip, [lr, #8]
  406d90:	f200 8117 	bhi.w	406fc2 <_malloc_r+0x506>
  406d94:	4b1d      	ldr	r3, [pc, #116]	; (406e0c <_malloc_r+0x350>)
  406d96:	68bc      	ldr	r4, [r7, #8]
  406d98:	681a      	ldr	r2, [r3, #0]
  406d9a:	4291      	cmp	r1, r2
  406d9c:	bf88      	it	hi
  406d9e:	6019      	strhi	r1, [r3, #0]
  406da0:	4b1b      	ldr	r3, [pc, #108]	; (406e10 <_malloc_r+0x354>)
  406da2:	681a      	ldr	r2, [r3, #0]
  406da4:	4291      	cmp	r1, r2
  406da6:	6862      	ldr	r2, [r4, #4]
  406da8:	bf88      	it	hi
  406daa:	6019      	strhi	r1, [r3, #0]
  406dac:	f022 0203 	bic.w	r2, r2, #3
  406db0:	4296      	cmp	r6, r2
  406db2:	eba2 0306 	sub.w	r3, r2, r6
  406db6:	d801      	bhi.n	406dbc <_malloc_r+0x300>
  406db8:	2b0f      	cmp	r3, #15
  406dba:	dc04      	bgt.n	406dc6 <_malloc_r+0x30a>
  406dbc:	4628      	mov	r0, r5
  406dbe:	f000 fa1f 	bl	407200 <__malloc_unlock>
  406dc2:	2400      	movs	r4, #0
  406dc4:	e740      	b.n	406c48 <_malloc_r+0x18c>
  406dc6:	19a2      	adds	r2, r4, r6
  406dc8:	f043 0301 	orr.w	r3, r3, #1
  406dcc:	f046 0601 	orr.w	r6, r6, #1
  406dd0:	6066      	str	r6, [r4, #4]
  406dd2:	4628      	mov	r0, r5
  406dd4:	60ba      	str	r2, [r7, #8]
  406dd6:	6053      	str	r3, [r2, #4]
  406dd8:	f000 fa12 	bl	407200 <__malloc_unlock>
  406ddc:	3408      	adds	r4, #8
  406dde:	4620      	mov	r0, r4
  406de0:	b003      	add	sp, #12
  406de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406de6:	2b14      	cmp	r3, #20
  406de8:	d971      	bls.n	406ece <_malloc_r+0x412>
  406dea:	2b54      	cmp	r3, #84	; 0x54
  406dec:	f200 80a3 	bhi.w	406f36 <_malloc_r+0x47a>
  406df0:	0b33      	lsrs	r3, r6, #12
  406df2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406df6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406dfa:	00c3      	lsls	r3, r0, #3
  406dfc:	e680      	b.n	406b00 <_malloc_r+0x44>
  406dfe:	bf00      	nop
  406e00:	20400454 	.word	0x20400454
  406e04:	20400cb0 	.word	0x20400cb0
  406e08:	20400c80 	.word	0x20400c80
  406e0c:	20400ca8 	.word	0x20400ca8
  406e10:	20400cac 	.word	0x20400cac
  406e14:	2040045c 	.word	0x2040045c
  406e18:	2040085c 	.word	0x2040085c
  406e1c:	0a5a      	lsrs	r2, r3, #9
  406e1e:	2a04      	cmp	r2, #4
  406e20:	d95b      	bls.n	406eda <_malloc_r+0x41e>
  406e22:	2a14      	cmp	r2, #20
  406e24:	f200 80ae 	bhi.w	406f84 <_malloc_r+0x4c8>
  406e28:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406e2c:	00c9      	lsls	r1, r1, #3
  406e2e:	325b      	adds	r2, #91	; 0x5b
  406e30:	eb07 0c01 	add.w	ip, r7, r1
  406e34:	5879      	ldr	r1, [r7, r1]
  406e36:	f1ac 0c08 	sub.w	ip, ip, #8
  406e3a:	458c      	cmp	ip, r1
  406e3c:	f000 8088 	beq.w	406f50 <_malloc_r+0x494>
  406e40:	684a      	ldr	r2, [r1, #4]
  406e42:	f022 0203 	bic.w	r2, r2, #3
  406e46:	4293      	cmp	r3, r2
  406e48:	d273      	bcs.n	406f32 <_malloc_r+0x476>
  406e4a:	6889      	ldr	r1, [r1, #8]
  406e4c:	458c      	cmp	ip, r1
  406e4e:	d1f7      	bne.n	406e40 <_malloc_r+0x384>
  406e50:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406e54:	687b      	ldr	r3, [r7, #4]
  406e56:	60e2      	str	r2, [r4, #12]
  406e58:	f8c4 c008 	str.w	ip, [r4, #8]
  406e5c:	6094      	str	r4, [r2, #8]
  406e5e:	f8cc 400c 	str.w	r4, [ip, #12]
  406e62:	e68f      	b.n	406b84 <_malloc_r+0xc8>
  406e64:	19a1      	adds	r1, r4, r6
  406e66:	f046 0c01 	orr.w	ip, r6, #1
  406e6a:	f042 0601 	orr.w	r6, r2, #1
  406e6e:	f8c4 c004 	str.w	ip, [r4, #4]
  406e72:	4628      	mov	r0, r5
  406e74:	6179      	str	r1, [r7, #20]
  406e76:	6139      	str	r1, [r7, #16]
  406e78:	f8c1 e00c 	str.w	lr, [r1, #12]
  406e7c:	f8c1 e008 	str.w	lr, [r1, #8]
  406e80:	604e      	str	r6, [r1, #4]
  406e82:	50e2      	str	r2, [r4, r3]
  406e84:	f000 f9bc 	bl	407200 <__malloc_unlock>
  406e88:	3408      	adds	r4, #8
  406e8a:	e6dd      	b.n	406c48 <_malloc_r+0x18c>
  406e8c:	687b      	ldr	r3, [r7, #4]
  406e8e:	e679      	b.n	406b84 <_malloc_r+0xc8>
  406e90:	f108 0801 	add.w	r8, r8, #1
  406e94:	f018 0f03 	tst.w	r8, #3
  406e98:	f10c 0c08 	add.w	ip, ip, #8
  406e9c:	f47f ae85 	bne.w	406baa <_malloc_r+0xee>
  406ea0:	e02d      	b.n	406efe <_malloc_r+0x442>
  406ea2:	68dc      	ldr	r4, [r3, #12]
  406ea4:	42a3      	cmp	r3, r4
  406ea6:	bf08      	it	eq
  406ea8:	3002      	addeq	r0, #2
  406eaa:	f43f ae3e 	beq.w	406b2a <_malloc_r+0x6e>
  406eae:	e6bb      	b.n	406c28 <_malloc_r+0x16c>
  406eb0:	4419      	add	r1, r3
  406eb2:	461c      	mov	r4, r3
  406eb4:	684a      	ldr	r2, [r1, #4]
  406eb6:	68db      	ldr	r3, [r3, #12]
  406eb8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406ebc:	f042 0201 	orr.w	r2, r2, #1
  406ec0:	604a      	str	r2, [r1, #4]
  406ec2:	4628      	mov	r0, r5
  406ec4:	60f3      	str	r3, [r6, #12]
  406ec6:	609e      	str	r6, [r3, #8]
  406ec8:	f000 f99a 	bl	407200 <__malloc_unlock>
  406ecc:	e6bc      	b.n	406c48 <_malloc_r+0x18c>
  406ece:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406ed2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406ed6:	00c3      	lsls	r3, r0, #3
  406ed8:	e612      	b.n	406b00 <_malloc_r+0x44>
  406eda:	099a      	lsrs	r2, r3, #6
  406edc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406ee0:	00c9      	lsls	r1, r1, #3
  406ee2:	3238      	adds	r2, #56	; 0x38
  406ee4:	e7a4      	b.n	406e30 <_malloc_r+0x374>
  406ee6:	42bc      	cmp	r4, r7
  406ee8:	d054      	beq.n	406f94 <_malloc_r+0x4d8>
  406eea:	68bc      	ldr	r4, [r7, #8]
  406eec:	6862      	ldr	r2, [r4, #4]
  406eee:	f022 0203 	bic.w	r2, r2, #3
  406ef2:	e75d      	b.n	406db0 <_malloc_r+0x2f4>
  406ef4:	f859 3908 	ldr.w	r3, [r9], #-8
  406ef8:	4599      	cmp	r9, r3
  406efa:	f040 8086 	bne.w	40700a <_malloc_r+0x54e>
  406efe:	f010 0f03 	tst.w	r0, #3
  406f02:	f100 30ff 	add.w	r0, r0, #4294967295
  406f06:	d1f5      	bne.n	406ef4 <_malloc_r+0x438>
  406f08:	687b      	ldr	r3, [r7, #4]
  406f0a:	ea23 0304 	bic.w	r3, r3, r4
  406f0e:	607b      	str	r3, [r7, #4]
  406f10:	0064      	lsls	r4, r4, #1
  406f12:	429c      	cmp	r4, r3
  406f14:	f63f aec7 	bhi.w	406ca6 <_malloc_r+0x1ea>
  406f18:	2c00      	cmp	r4, #0
  406f1a:	f43f aec4 	beq.w	406ca6 <_malloc_r+0x1ea>
  406f1e:	421c      	tst	r4, r3
  406f20:	4640      	mov	r0, r8
  406f22:	f47f ae3e 	bne.w	406ba2 <_malloc_r+0xe6>
  406f26:	0064      	lsls	r4, r4, #1
  406f28:	421c      	tst	r4, r3
  406f2a:	f100 0004 	add.w	r0, r0, #4
  406f2e:	d0fa      	beq.n	406f26 <_malloc_r+0x46a>
  406f30:	e637      	b.n	406ba2 <_malloc_r+0xe6>
  406f32:	468c      	mov	ip, r1
  406f34:	e78c      	b.n	406e50 <_malloc_r+0x394>
  406f36:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406f3a:	d815      	bhi.n	406f68 <_malloc_r+0x4ac>
  406f3c:	0bf3      	lsrs	r3, r6, #15
  406f3e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406f42:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406f46:	00c3      	lsls	r3, r0, #3
  406f48:	e5da      	b.n	406b00 <_malloc_r+0x44>
  406f4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406f4e:	e6ed      	b.n	406d2c <_malloc_r+0x270>
  406f50:	687b      	ldr	r3, [r7, #4]
  406f52:	1092      	asrs	r2, r2, #2
  406f54:	2101      	movs	r1, #1
  406f56:	fa01 f202 	lsl.w	r2, r1, r2
  406f5a:	4313      	orrs	r3, r2
  406f5c:	607b      	str	r3, [r7, #4]
  406f5e:	4662      	mov	r2, ip
  406f60:	e779      	b.n	406e56 <_malloc_r+0x39a>
  406f62:	2301      	movs	r3, #1
  406f64:	6053      	str	r3, [r2, #4]
  406f66:	e729      	b.n	406dbc <_malloc_r+0x300>
  406f68:	f240 5254 	movw	r2, #1364	; 0x554
  406f6c:	4293      	cmp	r3, r2
  406f6e:	d822      	bhi.n	406fb6 <_malloc_r+0x4fa>
  406f70:	0cb3      	lsrs	r3, r6, #18
  406f72:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406f76:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406f7a:	00c3      	lsls	r3, r0, #3
  406f7c:	e5c0      	b.n	406b00 <_malloc_r+0x44>
  406f7e:	f103 0b10 	add.w	fp, r3, #16
  406f82:	e6ae      	b.n	406ce2 <_malloc_r+0x226>
  406f84:	2a54      	cmp	r2, #84	; 0x54
  406f86:	d829      	bhi.n	406fdc <_malloc_r+0x520>
  406f88:	0b1a      	lsrs	r2, r3, #12
  406f8a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406f8e:	00c9      	lsls	r1, r1, #3
  406f90:	326e      	adds	r2, #110	; 0x6e
  406f92:	e74d      	b.n	406e30 <_malloc_r+0x374>
  406f94:	4b20      	ldr	r3, [pc, #128]	; (407018 <_malloc_r+0x55c>)
  406f96:	6819      	ldr	r1, [r3, #0]
  406f98:	4459      	add	r1, fp
  406f9a:	6019      	str	r1, [r3, #0]
  406f9c:	e6b2      	b.n	406d04 <_malloc_r+0x248>
  406f9e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406fa2:	2800      	cmp	r0, #0
  406fa4:	f47f aeae 	bne.w	406d04 <_malloc_r+0x248>
  406fa8:	eb08 030b 	add.w	r3, r8, fp
  406fac:	68ba      	ldr	r2, [r7, #8]
  406fae:	f043 0301 	orr.w	r3, r3, #1
  406fb2:	6053      	str	r3, [r2, #4]
  406fb4:	e6ee      	b.n	406d94 <_malloc_r+0x2d8>
  406fb6:	207f      	movs	r0, #127	; 0x7f
  406fb8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406fbc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406fc0:	e59e      	b.n	406b00 <_malloc_r+0x44>
  406fc2:	f104 0108 	add.w	r1, r4, #8
  406fc6:	4628      	mov	r0, r5
  406fc8:	9300      	str	r3, [sp, #0]
  406fca:	f000 fe07 	bl	407bdc <_free_r>
  406fce:	9b00      	ldr	r3, [sp, #0]
  406fd0:	6819      	ldr	r1, [r3, #0]
  406fd2:	e6df      	b.n	406d94 <_malloc_r+0x2d8>
  406fd4:	2001      	movs	r0, #1
  406fd6:	f04f 0900 	mov.w	r9, #0
  406fda:	e6bc      	b.n	406d56 <_malloc_r+0x29a>
  406fdc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406fe0:	d805      	bhi.n	406fee <_malloc_r+0x532>
  406fe2:	0bda      	lsrs	r2, r3, #15
  406fe4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406fe8:	00c9      	lsls	r1, r1, #3
  406fea:	3277      	adds	r2, #119	; 0x77
  406fec:	e720      	b.n	406e30 <_malloc_r+0x374>
  406fee:	f240 5154 	movw	r1, #1364	; 0x554
  406ff2:	428a      	cmp	r2, r1
  406ff4:	d805      	bhi.n	407002 <_malloc_r+0x546>
  406ff6:	0c9a      	lsrs	r2, r3, #18
  406ff8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406ffc:	00c9      	lsls	r1, r1, #3
  406ffe:	327c      	adds	r2, #124	; 0x7c
  407000:	e716      	b.n	406e30 <_malloc_r+0x374>
  407002:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407006:	227e      	movs	r2, #126	; 0x7e
  407008:	e712      	b.n	406e30 <_malloc_r+0x374>
  40700a:	687b      	ldr	r3, [r7, #4]
  40700c:	e780      	b.n	406f10 <_malloc_r+0x454>
  40700e:	08f0      	lsrs	r0, r6, #3
  407010:	f106 0308 	add.w	r3, r6, #8
  407014:	e600      	b.n	406c18 <_malloc_r+0x15c>
  407016:	bf00      	nop
  407018:	20400c80 	.word	0x20400c80
  40701c:	00000000 	.word	0x00000000

00407020 <memchr>:
  407020:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407024:	2a10      	cmp	r2, #16
  407026:	db2b      	blt.n	407080 <memchr+0x60>
  407028:	f010 0f07 	tst.w	r0, #7
  40702c:	d008      	beq.n	407040 <memchr+0x20>
  40702e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407032:	3a01      	subs	r2, #1
  407034:	428b      	cmp	r3, r1
  407036:	d02d      	beq.n	407094 <memchr+0x74>
  407038:	f010 0f07 	tst.w	r0, #7
  40703c:	b342      	cbz	r2, 407090 <memchr+0x70>
  40703e:	d1f6      	bne.n	40702e <memchr+0xe>
  407040:	b4f0      	push	{r4, r5, r6, r7}
  407042:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407046:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40704a:	f022 0407 	bic.w	r4, r2, #7
  40704e:	f07f 0700 	mvns.w	r7, #0
  407052:	2300      	movs	r3, #0
  407054:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407058:	3c08      	subs	r4, #8
  40705a:	ea85 0501 	eor.w	r5, r5, r1
  40705e:	ea86 0601 	eor.w	r6, r6, r1
  407062:	fa85 f547 	uadd8	r5, r5, r7
  407066:	faa3 f587 	sel	r5, r3, r7
  40706a:	fa86 f647 	uadd8	r6, r6, r7
  40706e:	faa5 f687 	sel	r6, r5, r7
  407072:	b98e      	cbnz	r6, 407098 <memchr+0x78>
  407074:	d1ee      	bne.n	407054 <memchr+0x34>
  407076:	bcf0      	pop	{r4, r5, r6, r7}
  407078:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40707c:	f002 0207 	and.w	r2, r2, #7
  407080:	b132      	cbz	r2, 407090 <memchr+0x70>
  407082:	f810 3b01 	ldrb.w	r3, [r0], #1
  407086:	3a01      	subs	r2, #1
  407088:	ea83 0301 	eor.w	r3, r3, r1
  40708c:	b113      	cbz	r3, 407094 <memchr+0x74>
  40708e:	d1f8      	bne.n	407082 <memchr+0x62>
  407090:	2000      	movs	r0, #0
  407092:	4770      	bx	lr
  407094:	3801      	subs	r0, #1
  407096:	4770      	bx	lr
  407098:	2d00      	cmp	r5, #0
  40709a:	bf06      	itte	eq
  40709c:	4635      	moveq	r5, r6
  40709e:	3803      	subeq	r0, #3
  4070a0:	3807      	subne	r0, #7
  4070a2:	f015 0f01 	tst.w	r5, #1
  4070a6:	d107      	bne.n	4070b8 <memchr+0x98>
  4070a8:	3001      	adds	r0, #1
  4070aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4070ae:	bf02      	ittt	eq
  4070b0:	3001      	addeq	r0, #1
  4070b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4070b6:	3001      	addeq	r0, #1
  4070b8:	bcf0      	pop	{r4, r5, r6, r7}
  4070ba:	3801      	subs	r0, #1
  4070bc:	4770      	bx	lr
  4070be:	bf00      	nop

004070c0 <memcpy>:
  4070c0:	4684      	mov	ip, r0
  4070c2:	ea41 0300 	orr.w	r3, r1, r0
  4070c6:	f013 0303 	ands.w	r3, r3, #3
  4070ca:	d16d      	bne.n	4071a8 <memcpy+0xe8>
  4070cc:	3a40      	subs	r2, #64	; 0x40
  4070ce:	d341      	bcc.n	407154 <memcpy+0x94>
  4070d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4070d4:	f840 3b04 	str.w	r3, [r0], #4
  4070d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4070dc:	f840 3b04 	str.w	r3, [r0], #4
  4070e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4070e4:	f840 3b04 	str.w	r3, [r0], #4
  4070e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4070ec:	f840 3b04 	str.w	r3, [r0], #4
  4070f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4070f4:	f840 3b04 	str.w	r3, [r0], #4
  4070f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4070fc:	f840 3b04 	str.w	r3, [r0], #4
  407100:	f851 3b04 	ldr.w	r3, [r1], #4
  407104:	f840 3b04 	str.w	r3, [r0], #4
  407108:	f851 3b04 	ldr.w	r3, [r1], #4
  40710c:	f840 3b04 	str.w	r3, [r0], #4
  407110:	f851 3b04 	ldr.w	r3, [r1], #4
  407114:	f840 3b04 	str.w	r3, [r0], #4
  407118:	f851 3b04 	ldr.w	r3, [r1], #4
  40711c:	f840 3b04 	str.w	r3, [r0], #4
  407120:	f851 3b04 	ldr.w	r3, [r1], #4
  407124:	f840 3b04 	str.w	r3, [r0], #4
  407128:	f851 3b04 	ldr.w	r3, [r1], #4
  40712c:	f840 3b04 	str.w	r3, [r0], #4
  407130:	f851 3b04 	ldr.w	r3, [r1], #4
  407134:	f840 3b04 	str.w	r3, [r0], #4
  407138:	f851 3b04 	ldr.w	r3, [r1], #4
  40713c:	f840 3b04 	str.w	r3, [r0], #4
  407140:	f851 3b04 	ldr.w	r3, [r1], #4
  407144:	f840 3b04 	str.w	r3, [r0], #4
  407148:	f851 3b04 	ldr.w	r3, [r1], #4
  40714c:	f840 3b04 	str.w	r3, [r0], #4
  407150:	3a40      	subs	r2, #64	; 0x40
  407152:	d2bd      	bcs.n	4070d0 <memcpy+0x10>
  407154:	3230      	adds	r2, #48	; 0x30
  407156:	d311      	bcc.n	40717c <memcpy+0xbc>
  407158:	f851 3b04 	ldr.w	r3, [r1], #4
  40715c:	f840 3b04 	str.w	r3, [r0], #4
  407160:	f851 3b04 	ldr.w	r3, [r1], #4
  407164:	f840 3b04 	str.w	r3, [r0], #4
  407168:	f851 3b04 	ldr.w	r3, [r1], #4
  40716c:	f840 3b04 	str.w	r3, [r0], #4
  407170:	f851 3b04 	ldr.w	r3, [r1], #4
  407174:	f840 3b04 	str.w	r3, [r0], #4
  407178:	3a10      	subs	r2, #16
  40717a:	d2ed      	bcs.n	407158 <memcpy+0x98>
  40717c:	320c      	adds	r2, #12
  40717e:	d305      	bcc.n	40718c <memcpy+0xcc>
  407180:	f851 3b04 	ldr.w	r3, [r1], #4
  407184:	f840 3b04 	str.w	r3, [r0], #4
  407188:	3a04      	subs	r2, #4
  40718a:	d2f9      	bcs.n	407180 <memcpy+0xc0>
  40718c:	3204      	adds	r2, #4
  40718e:	d008      	beq.n	4071a2 <memcpy+0xe2>
  407190:	07d2      	lsls	r2, r2, #31
  407192:	bf1c      	itt	ne
  407194:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407198:	f800 3b01 	strbne.w	r3, [r0], #1
  40719c:	d301      	bcc.n	4071a2 <memcpy+0xe2>
  40719e:	880b      	ldrh	r3, [r1, #0]
  4071a0:	8003      	strh	r3, [r0, #0]
  4071a2:	4660      	mov	r0, ip
  4071a4:	4770      	bx	lr
  4071a6:	bf00      	nop
  4071a8:	2a08      	cmp	r2, #8
  4071aa:	d313      	bcc.n	4071d4 <memcpy+0x114>
  4071ac:	078b      	lsls	r3, r1, #30
  4071ae:	d08d      	beq.n	4070cc <memcpy+0xc>
  4071b0:	f010 0303 	ands.w	r3, r0, #3
  4071b4:	d08a      	beq.n	4070cc <memcpy+0xc>
  4071b6:	f1c3 0304 	rsb	r3, r3, #4
  4071ba:	1ad2      	subs	r2, r2, r3
  4071bc:	07db      	lsls	r3, r3, #31
  4071be:	bf1c      	itt	ne
  4071c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4071c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4071c8:	d380      	bcc.n	4070cc <memcpy+0xc>
  4071ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4071ce:	f820 3b02 	strh.w	r3, [r0], #2
  4071d2:	e77b      	b.n	4070cc <memcpy+0xc>
  4071d4:	3a04      	subs	r2, #4
  4071d6:	d3d9      	bcc.n	40718c <memcpy+0xcc>
  4071d8:	3a01      	subs	r2, #1
  4071da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4071de:	f800 3b01 	strb.w	r3, [r0], #1
  4071e2:	d2f9      	bcs.n	4071d8 <memcpy+0x118>
  4071e4:	780b      	ldrb	r3, [r1, #0]
  4071e6:	7003      	strb	r3, [r0, #0]
  4071e8:	784b      	ldrb	r3, [r1, #1]
  4071ea:	7043      	strb	r3, [r0, #1]
  4071ec:	788b      	ldrb	r3, [r1, #2]
  4071ee:	7083      	strb	r3, [r0, #2]
  4071f0:	4660      	mov	r0, ip
  4071f2:	4770      	bx	lr

004071f4 <__malloc_lock>:
  4071f4:	4801      	ldr	r0, [pc, #4]	; (4071fc <__malloc_lock+0x8>)
  4071f6:	f7ff bc5d 	b.w	406ab4 <__retarget_lock_acquire_recursive>
  4071fa:	bf00      	nop
  4071fc:	20400cd8 	.word	0x20400cd8

00407200 <__malloc_unlock>:
  407200:	4801      	ldr	r0, [pc, #4]	; (407208 <__malloc_unlock+0x8>)
  407202:	f7ff bc59 	b.w	406ab8 <__retarget_lock_release_recursive>
  407206:	bf00      	nop
  407208:	20400cd8 	.word	0x20400cd8

0040720c <_Balloc>:
  40720c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40720e:	b570      	push	{r4, r5, r6, lr}
  407210:	4605      	mov	r5, r0
  407212:	460c      	mov	r4, r1
  407214:	b14b      	cbz	r3, 40722a <_Balloc+0x1e>
  407216:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40721a:	b180      	cbz	r0, 40723e <_Balloc+0x32>
  40721c:	6802      	ldr	r2, [r0, #0]
  40721e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  407222:	2300      	movs	r3, #0
  407224:	6103      	str	r3, [r0, #16]
  407226:	60c3      	str	r3, [r0, #12]
  407228:	bd70      	pop	{r4, r5, r6, pc}
  40722a:	2221      	movs	r2, #33	; 0x21
  40722c:	2104      	movs	r1, #4
  40722e:	f000 fc55 	bl	407adc <_calloc_r>
  407232:	64e8      	str	r0, [r5, #76]	; 0x4c
  407234:	4603      	mov	r3, r0
  407236:	2800      	cmp	r0, #0
  407238:	d1ed      	bne.n	407216 <_Balloc+0xa>
  40723a:	2000      	movs	r0, #0
  40723c:	bd70      	pop	{r4, r5, r6, pc}
  40723e:	2101      	movs	r1, #1
  407240:	fa01 f604 	lsl.w	r6, r1, r4
  407244:	1d72      	adds	r2, r6, #5
  407246:	4628      	mov	r0, r5
  407248:	0092      	lsls	r2, r2, #2
  40724a:	f000 fc47 	bl	407adc <_calloc_r>
  40724e:	2800      	cmp	r0, #0
  407250:	d0f3      	beq.n	40723a <_Balloc+0x2e>
  407252:	6044      	str	r4, [r0, #4]
  407254:	6086      	str	r6, [r0, #8]
  407256:	e7e4      	b.n	407222 <_Balloc+0x16>

00407258 <_Bfree>:
  407258:	b131      	cbz	r1, 407268 <_Bfree+0x10>
  40725a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40725c:	684a      	ldr	r2, [r1, #4]
  40725e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407262:	6008      	str	r0, [r1, #0]
  407264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407268:	4770      	bx	lr
  40726a:	bf00      	nop

0040726c <__multadd>:
  40726c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40726e:	690c      	ldr	r4, [r1, #16]
  407270:	b083      	sub	sp, #12
  407272:	460d      	mov	r5, r1
  407274:	4606      	mov	r6, r0
  407276:	f101 0e14 	add.w	lr, r1, #20
  40727a:	2700      	movs	r7, #0
  40727c:	f8de 0000 	ldr.w	r0, [lr]
  407280:	b281      	uxth	r1, r0
  407282:	fb02 3301 	mla	r3, r2, r1, r3
  407286:	0c01      	lsrs	r1, r0, #16
  407288:	0c18      	lsrs	r0, r3, #16
  40728a:	fb02 0101 	mla	r1, r2, r1, r0
  40728e:	b29b      	uxth	r3, r3
  407290:	3701      	adds	r7, #1
  407292:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407296:	42bc      	cmp	r4, r7
  407298:	f84e 3b04 	str.w	r3, [lr], #4
  40729c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4072a0:	dcec      	bgt.n	40727c <__multadd+0x10>
  4072a2:	b13b      	cbz	r3, 4072b4 <__multadd+0x48>
  4072a4:	68aa      	ldr	r2, [r5, #8]
  4072a6:	4294      	cmp	r4, r2
  4072a8:	da07      	bge.n	4072ba <__multadd+0x4e>
  4072aa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4072ae:	3401      	adds	r4, #1
  4072b0:	6153      	str	r3, [r2, #20]
  4072b2:	612c      	str	r4, [r5, #16]
  4072b4:	4628      	mov	r0, r5
  4072b6:	b003      	add	sp, #12
  4072b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4072ba:	6869      	ldr	r1, [r5, #4]
  4072bc:	9301      	str	r3, [sp, #4]
  4072be:	3101      	adds	r1, #1
  4072c0:	4630      	mov	r0, r6
  4072c2:	f7ff ffa3 	bl	40720c <_Balloc>
  4072c6:	692a      	ldr	r2, [r5, #16]
  4072c8:	3202      	adds	r2, #2
  4072ca:	f105 010c 	add.w	r1, r5, #12
  4072ce:	4607      	mov	r7, r0
  4072d0:	0092      	lsls	r2, r2, #2
  4072d2:	300c      	adds	r0, #12
  4072d4:	f7ff fef4 	bl	4070c0 <memcpy>
  4072d8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4072da:	6869      	ldr	r1, [r5, #4]
  4072dc:	9b01      	ldr	r3, [sp, #4]
  4072de:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4072e2:	6028      	str	r0, [r5, #0]
  4072e4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4072e8:	463d      	mov	r5, r7
  4072ea:	e7de      	b.n	4072aa <__multadd+0x3e>

004072ec <__hi0bits>:
  4072ec:	0c02      	lsrs	r2, r0, #16
  4072ee:	0412      	lsls	r2, r2, #16
  4072f0:	4603      	mov	r3, r0
  4072f2:	b9b2      	cbnz	r2, 407322 <__hi0bits+0x36>
  4072f4:	0403      	lsls	r3, r0, #16
  4072f6:	2010      	movs	r0, #16
  4072f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4072fc:	bf04      	itt	eq
  4072fe:	021b      	lsleq	r3, r3, #8
  407300:	3008      	addeq	r0, #8
  407302:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407306:	bf04      	itt	eq
  407308:	011b      	lsleq	r3, r3, #4
  40730a:	3004      	addeq	r0, #4
  40730c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407310:	bf04      	itt	eq
  407312:	009b      	lsleq	r3, r3, #2
  407314:	3002      	addeq	r0, #2
  407316:	2b00      	cmp	r3, #0
  407318:	db02      	blt.n	407320 <__hi0bits+0x34>
  40731a:	005b      	lsls	r3, r3, #1
  40731c:	d403      	bmi.n	407326 <__hi0bits+0x3a>
  40731e:	2020      	movs	r0, #32
  407320:	4770      	bx	lr
  407322:	2000      	movs	r0, #0
  407324:	e7e8      	b.n	4072f8 <__hi0bits+0xc>
  407326:	3001      	adds	r0, #1
  407328:	4770      	bx	lr
  40732a:	bf00      	nop

0040732c <__lo0bits>:
  40732c:	6803      	ldr	r3, [r0, #0]
  40732e:	f013 0207 	ands.w	r2, r3, #7
  407332:	4601      	mov	r1, r0
  407334:	d007      	beq.n	407346 <__lo0bits+0x1a>
  407336:	07da      	lsls	r2, r3, #31
  407338:	d421      	bmi.n	40737e <__lo0bits+0x52>
  40733a:	0798      	lsls	r0, r3, #30
  40733c:	d421      	bmi.n	407382 <__lo0bits+0x56>
  40733e:	089b      	lsrs	r3, r3, #2
  407340:	600b      	str	r3, [r1, #0]
  407342:	2002      	movs	r0, #2
  407344:	4770      	bx	lr
  407346:	b298      	uxth	r0, r3
  407348:	b198      	cbz	r0, 407372 <__lo0bits+0x46>
  40734a:	4610      	mov	r0, r2
  40734c:	f013 0fff 	tst.w	r3, #255	; 0xff
  407350:	bf04      	itt	eq
  407352:	0a1b      	lsreq	r3, r3, #8
  407354:	3008      	addeq	r0, #8
  407356:	071a      	lsls	r2, r3, #28
  407358:	bf04      	itt	eq
  40735a:	091b      	lsreq	r3, r3, #4
  40735c:	3004      	addeq	r0, #4
  40735e:	079a      	lsls	r2, r3, #30
  407360:	bf04      	itt	eq
  407362:	089b      	lsreq	r3, r3, #2
  407364:	3002      	addeq	r0, #2
  407366:	07da      	lsls	r2, r3, #31
  407368:	d407      	bmi.n	40737a <__lo0bits+0x4e>
  40736a:	085b      	lsrs	r3, r3, #1
  40736c:	d104      	bne.n	407378 <__lo0bits+0x4c>
  40736e:	2020      	movs	r0, #32
  407370:	4770      	bx	lr
  407372:	0c1b      	lsrs	r3, r3, #16
  407374:	2010      	movs	r0, #16
  407376:	e7e9      	b.n	40734c <__lo0bits+0x20>
  407378:	3001      	adds	r0, #1
  40737a:	600b      	str	r3, [r1, #0]
  40737c:	4770      	bx	lr
  40737e:	2000      	movs	r0, #0
  407380:	4770      	bx	lr
  407382:	085b      	lsrs	r3, r3, #1
  407384:	600b      	str	r3, [r1, #0]
  407386:	2001      	movs	r0, #1
  407388:	4770      	bx	lr
  40738a:	bf00      	nop

0040738c <__i2b>:
  40738c:	b510      	push	{r4, lr}
  40738e:	460c      	mov	r4, r1
  407390:	2101      	movs	r1, #1
  407392:	f7ff ff3b 	bl	40720c <_Balloc>
  407396:	2201      	movs	r2, #1
  407398:	6144      	str	r4, [r0, #20]
  40739a:	6102      	str	r2, [r0, #16]
  40739c:	bd10      	pop	{r4, pc}
  40739e:	bf00      	nop

004073a0 <__multiply>:
  4073a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073a4:	690c      	ldr	r4, [r1, #16]
  4073a6:	6915      	ldr	r5, [r2, #16]
  4073a8:	42ac      	cmp	r4, r5
  4073aa:	b083      	sub	sp, #12
  4073ac:	468b      	mov	fp, r1
  4073ae:	4616      	mov	r6, r2
  4073b0:	da04      	bge.n	4073bc <__multiply+0x1c>
  4073b2:	4622      	mov	r2, r4
  4073b4:	46b3      	mov	fp, r6
  4073b6:	462c      	mov	r4, r5
  4073b8:	460e      	mov	r6, r1
  4073ba:	4615      	mov	r5, r2
  4073bc:	f8db 3008 	ldr.w	r3, [fp, #8]
  4073c0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4073c4:	eb04 0805 	add.w	r8, r4, r5
  4073c8:	4598      	cmp	r8, r3
  4073ca:	bfc8      	it	gt
  4073cc:	3101      	addgt	r1, #1
  4073ce:	f7ff ff1d 	bl	40720c <_Balloc>
  4073d2:	f100 0914 	add.w	r9, r0, #20
  4073d6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4073da:	45d1      	cmp	r9, sl
  4073dc:	9000      	str	r0, [sp, #0]
  4073de:	d205      	bcs.n	4073ec <__multiply+0x4c>
  4073e0:	464b      	mov	r3, r9
  4073e2:	2100      	movs	r1, #0
  4073e4:	f843 1b04 	str.w	r1, [r3], #4
  4073e8:	459a      	cmp	sl, r3
  4073ea:	d8fb      	bhi.n	4073e4 <__multiply+0x44>
  4073ec:	f106 0c14 	add.w	ip, r6, #20
  4073f0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4073f4:	f10b 0b14 	add.w	fp, fp, #20
  4073f8:	459c      	cmp	ip, r3
  4073fa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4073fe:	d24c      	bcs.n	40749a <__multiply+0xfa>
  407400:	f8cd a004 	str.w	sl, [sp, #4]
  407404:	469a      	mov	sl, r3
  407406:	f8dc 5000 	ldr.w	r5, [ip]
  40740a:	b2af      	uxth	r7, r5
  40740c:	b1ef      	cbz	r7, 40744a <__multiply+0xaa>
  40740e:	2100      	movs	r1, #0
  407410:	464d      	mov	r5, r9
  407412:	465e      	mov	r6, fp
  407414:	460c      	mov	r4, r1
  407416:	f856 2b04 	ldr.w	r2, [r6], #4
  40741a:	6828      	ldr	r0, [r5, #0]
  40741c:	b293      	uxth	r3, r2
  40741e:	b281      	uxth	r1, r0
  407420:	fb07 1303 	mla	r3, r7, r3, r1
  407424:	0c12      	lsrs	r2, r2, #16
  407426:	0c01      	lsrs	r1, r0, #16
  407428:	4423      	add	r3, r4
  40742a:	fb07 1102 	mla	r1, r7, r2, r1
  40742e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407432:	b29b      	uxth	r3, r3
  407434:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407438:	45b6      	cmp	lr, r6
  40743a:	f845 3b04 	str.w	r3, [r5], #4
  40743e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407442:	d8e8      	bhi.n	407416 <__multiply+0x76>
  407444:	602c      	str	r4, [r5, #0]
  407446:	f8dc 5000 	ldr.w	r5, [ip]
  40744a:	0c2d      	lsrs	r5, r5, #16
  40744c:	d01d      	beq.n	40748a <__multiply+0xea>
  40744e:	f8d9 3000 	ldr.w	r3, [r9]
  407452:	4648      	mov	r0, r9
  407454:	461c      	mov	r4, r3
  407456:	4659      	mov	r1, fp
  407458:	2200      	movs	r2, #0
  40745a:	880e      	ldrh	r6, [r1, #0]
  40745c:	0c24      	lsrs	r4, r4, #16
  40745e:	fb05 4406 	mla	r4, r5, r6, r4
  407462:	4422      	add	r2, r4
  407464:	b29b      	uxth	r3, r3
  407466:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40746a:	f840 3b04 	str.w	r3, [r0], #4
  40746e:	f851 3b04 	ldr.w	r3, [r1], #4
  407472:	6804      	ldr	r4, [r0, #0]
  407474:	0c1b      	lsrs	r3, r3, #16
  407476:	b2a6      	uxth	r6, r4
  407478:	fb05 6303 	mla	r3, r5, r3, r6
  40747c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407480:	458e      	cmp	lr, r1
  407482:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407486:	d8e8      	bhi.n	40745a <__multiply+0xba>
  407488:	6003      	str	r3, [r0, #0]
  40748a:	f10c 0c04 	add.w	ip, ip, #4
  40748e:	45e2      	cmp	sl, ip
  407490:	f109 0904 	add.w	r9, r9, #4
  407494:	d8b7      	bhi.n	407406 <__multiply+0x66>
  407496:	f8dd a004 	ldr.w	sl, [sp, #4]
  40749a:	f1b8 0f00 	cmp.w	r8, #0
  40749e:	dd0b      	ble.n	4074b8 <__multiply+0x118>
  4074a0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4074a4:	f1aa 0a04 	sub.w	sl, sl, #4
  4074a8:	b11b      	cbz	r3, 4074b2 <__multiply+0x112>
  4074aa:	e005      	b.n	4074b8 <__multiply+0x118>
  4074ac:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4074b0:	b913      	cbnz	r3, 4074b8 <__multiply+0x118>
  4074b2:	f1b8 0801 	subs.w	r8, r8, #1
  4074b6:	d1f9      	bne.n	4074ac <__multiply+0x10c>
  4074b8:	9800      	ldr	r0, [sp, #0]
  4074ba:	f8c0 8010 	str.w	r8, [r0, #16]
  4074be:	b003      	add	sp, #12
  4074c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004074c4 <__pow5mult>:
  4074c4:	f012 0303 	ands.w	r3, r2, #3
  4074c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074cc:	4614      	mov	r4, r2
  4074ce:	4607      	mov	r7, r0
  4074d0:	d12e      	bne.n	407530 <__pow5mult+0x6c>
  4074d2:	460d      	mov	r5, r1
  4074d4:	10a4      	asrs	r4, r4, #2
  4074d6:	d01c      	beq.n	407512 <__pow5mult+0x4e>
  4074d8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4074da:	b396      	cbz	r6, 407542 <__pow5mult+0x7e>
  4074dc:	07e3      	lsls	r3, r4, #31
  4074de:	f04f 0800 	mov.w	r8, #0
  4074e2:	d406      	bmi.n	4074f2 <__pow5mult+0x2e>
  4074e4:	1064      	asrs	r4, r4, #1
  4074e6:	d014      	beq.n	407512 <__pow5mult+0x4e>
  4074e8:	6830      	ldr	r0, [r6, #0]
  4074ea:	b1a8      	cbz	r0, 407518 <__pow5mult+0x54>
  4074ec:	4606      	mov	r6, r0
  4074ee:	07e3      	lsls	r3, r4, #31
  4074f0:	d5f8      	bpl.n	4074e4 <__pow5mult+0x20>
  4074f2:	4632      	mov	r2, r6
  4074f4:	4629      	mov	r1, r5
  4074f6:	4638      	mov	r0, r7
  4074f8:	f7ff ff52 	bl	4073a0 <__multiply>
  4074fc:	b1b5      	cbz	r5, 40752c <__pow5mult+0x68>
  4074fe:	686a      	ldr	r2, [r5, #4]
  407500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407502:	1064      	asrs	r4, r4, #1
  407504:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407508:	6029      	str	r1, [r5, #0]
  40750a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40750e:	4605      	mov	r5, r0
  407510:	d1ea      	bne.n	4074e8 <__pow5mult+0x24>
  407512:	4628      	mov	r0, r5
  407514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407518:	4632      	mov	r2, r6
  40751a:	4631      	mov	r1, r6
  40751c:	4638      	mov	r0, r7
  40751e:	f7ff ff3f 	bl	4073a0 <__multiply>
  407522:	6030      	str	r0, [r6, #0]
  407524:	f8c0 8000 	str.w	r8, [r0]
  407528:	4606      	mov	r6, r0
  40752a:	e7e0      	b.n	4074ee <__pow5mult+0x2a>
  40752c:	4605      	mov	r5, r0
  40752e:	e7d9      	b.n	4074e4 <__pow5mult+0x20>
  407530:	1e5a      	subs	r2, r3, #1
  407532:	4d0b      	ldr	r5, [pc, #44]	; (407560 <__pow5mult+0x9c>)
  407534:	2300      	movs	r3, #0
  407536:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40753a:	f7ff fe97 	bl	40726c <__multadd>
  40753e:	4605      	mov	r5, r0
  407540:	e7c8      	b.n	4074d4 <__pow5mult+0x10>
  407542:	2101      	movs	r1, #1
  407544:	4638      	mov	r0, r7
  407546:	f7ff fe61 	bl	40720c <_Balloc>
  40754a:	f240 2171 	movw	r1, #625	; 0x271
  40754e:	2201      	movs	r2, #1
  407550:	2300      	movs	r3, #0
  407552:	6141      	str	r1, [r0, #20]
  407554:	6102      	str	r2, [r0, #16]
  407556:	4606      	mov	r6, r0
  407558:	64b8      	str	r0, [r7, #72]	; 0x48
  40755a:	6003      	str	r3, [r0, #0]
  40755c:	e7be      	b.n	4074dc <__pow5mult+0x18>
  40755e:	bf00      	nop
  407560:	00408f88 	.word	0x00408f88

00407564 <__lshift>:
  407564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407568:	4691      	mov	r9, r2
  40756a:	690a      	ldr	r2, [r1, #16]
  40756c:	688b      	ldr	r3, [r1, #8]
  40756e:	ea4f 1469 	mov.w	r4, r9, asr #5
  407572:	eb04 0802 	add.w	r8, r4, r2
  407576:	f108 0501 	add.w	r5, r8, #1
  40757a:	429d      	cmp	r5, r3
  40757c:	460e      	mov	r6, r1
  40757e:	4607      	mov	r7, r0
  407580:	6849      	ldr	r1, [r1, #4]
  407582:	dd04      	ble.n	40758e <__lshift+0x2a>
  407584:	005b      	lsls	r3, r3, #1
  407586:	429d      	cmp	r5, r3
  407588:	f101 0101 	add.w	r1, r1, #1
  40758c:	dcfa      	bgt.n	407584 <__lshift+0x20>
  40758e:	4638      	mov	r0, r7
  407590:	f7ff fe3c 	bl	40720c <_Balloc>
  407594:	2c00      	cmp	r4, #0
  407596:	f100 0314 	add.w	r3, r0, #20
  40759a:	dd06      	ble.n	4075aa <__lshift+0x46>
  40759c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4075a0:	2100      	movs	r1, #0
  4075a2:	f843 1b04 	str.w	r1, [r3], #4
  4075a6:	429a      	cmp	r2, r3
  4075a8:	d1fb      	bne.n	4075a2 <__lshift+0x3e>
  4075aa:	6934      	ldr	r4, [r6, #16]
  4075ac:	f106 0114 	add.w	r1, r6, #20
  4075b0:	f019 091f 	ands.w	r9, r9, #31
  4075b4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4075b8:	d01d      	beq.n	4075f6 <__lshift+0x92>
  4075ba:	f1c9 0c20 	rsb	ip, r9, #32
  4075be:	2200      	movs	r2, #0
  4075c0:	680c      	ldr	r4, [r1, #0]
  4075c2:	fa04 f409 	lsl.w	r4, r4, r9
  4075c6:	4314      	orrs	r4, r2
  4075c8:	f843 4b04 	str.w	r4, [r3], #4
  4075cc:	f851 2b04 	ldr.w	r2, [r1], #4
  4075d0:	458e      	cmp	lr, r1
  4075d2:	fa22 f20c 	lsr.w	r2, r2, ip
  4075d6:	d8f3      	bhi.n	4075c0 <__lshift+0x5c>
  4075d8:	601a      	str	r2, [r3, #0]
  4075da:	b10a      	cbz	r2, 4075e0 <__lshift+0x7c>
  4075dc:	f108 0502 	add.w	r5, r8, #2
  4075e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4075e2:	6872      	ldr	r2, [r6, #4]
  4075e4:	3d01      	subs	r5, #1
  4075e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4075ea:	6105      	str	r5, [r0, #16]
  4075ec:	6031      	str	r1, [r6, #0]
  4075ee:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4075f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4075f6:	3b04      	subs	r3, #4
  4075f8:	f851 2b04 	ldr.w	r2, [r1], #4
  4075fc:	f843 2f04 	str.w	r2, [r3, #4]!
  407600:	458e      	cmp	lr, r1
  407602:	d8f9      	bhi.n	4075f8 <__lshift+0x94>
  407604:	e7ec      	b.n	4075e0 <__lshift+0x7c>
  407606:	bf00      	nop

00407608 <__mcmp>:
  407608:	b430      	push	{r4, r5}
  40760a:	690b      	ldr	r3, [r1, #16]
  40760c:	4605      	mov	r5, r0
  40760e:	6900      	ldr	r0, [r0, #16]
  407610:	1ac0      	subs	r0, r0, r3
  407612:	d10f      	bne.n	407634 <__mcmp+0x2c>
  407614:	009b      	lsls	r3, r3, #2
  407616:	3514      	adds	r5, #20
  407618:	3114      	adds	r1, #20
  40761a:	4419      	add	r1, r3
  40761c:	442b      	add	r3, r5
  40761e:	e001      	b.n	407624 <__mcmp+0x1c>
  407620:	429d      	cmp	r5, r3
  407622:	d207      	bcs.n	407634 <__mcmp+0x2c>
  407624:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407628:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40762c:	4294      	cmp	r4, r2
  40762e:	d0f7      	beq.n	407620 <__mcmp+0x18>
  407630:	d302      	bcc.n	407638 <__mcmp+0x30>
  407632:	2001      	movs	r0, #1
  407634:	bc30      	pop	{r4, r5}
  407636:	4770      	bx	lr
  407638:	f04f 30ff 	mov.w	r0, #4294967295
  40763c:	e7fa      	b.n	407634 <__mcmp+0x2c>
  40763e:	bf00      	nop

00407640 <__mdiff>:
  407640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407644:	690f      	ldr	r7, [r1, #16]
  407646:	460e      	mov	r6, r1
  407648:	6911      	ldr	r1, [r2, #16]
  40764a:	1a7f      	subs	r7, r7, r1
  40764c:	2f00      	cmp	r7, #0
  40764e:	4690      	mov	r8, r2
  407650:	d117      	bne.n	407682 <__mdiff+0x42>
  407652:	0089      	lsls	r1, r1, #2
  407654:	f106 0514 	add.w	r5, r6, #20
  407658:	f102 0e14 	add.w	lr, r2, #20
  40765c:	186b      	adds	r3, r5, r1
  40765e:	4471      	add	r1, lr
  407660:	e001      	b.n	407666 <__mdiff+0x26>
  407662:	429d      	cmp	r5, r3
  407664:	d25c      	bcs.n	407720 <__mdiff+0xe0>
  407666:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40766a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40766e:	42a2      	cmp	r2, r4
  407670:	d0f7      	beq.n	407662 <__mdiff+0x22>
  407672:	d25e      	bcs.n	407732 <__mdiff+0xf2>
  407674:	4633      	mov	r3, r6
  407676:	462c      	mov	r4, r5
  407678:	4646      	mov	r6, r8
  40767a:	4675      	mov	r5, lr
  40767c:	4698      	mov	r8, r3
  40767e:	2701      	movs	r7, #1
  407680:	e005      	b.n	40768e <__mdiff+0x4e>
  407682:	db58      	blt.n	407736 <__mdiff+0xf6>
  407684:	f106 0514 	add.w	r5, r6, #20
  407688:	f108 0414 	add.w	r4, r8, #20
  40768c:	2700      	movs	r7, #0
  40768e:	6871      	ldr	r1, [r6, #4]
  407690:	f7ff fdbc 	bl	40720c <_Balloc>
  407694:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407698:	6936      	ldr	r6, [r6, #16]
  40769a:	60c7      	str	r7, [r0, #12]
  40769c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4076a0:	46a6      	mov	lr, r4
  4076a2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4076a6:	f100 0414 	add.w	r4, r0, #20
  4076aa:	2300      	movs	r3, #0
  4076ac:	f85e 1b04 	ldr.w	r1, [lr], #4
  4076b0:	f855 8b04 	ldr.w	r8, [r5], #4
  4076b4:	b28a      	uxth	r2, r1
  4076b6:	fa13 f388 	uxtah	r3, r3, r8
  4076ba:	0c09      	lsrs	r1, r1, #16
  4076bc:	1a9a      	subs	r2, r3, r2
  4076be:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4076c2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4076c6:	b292      	uxth	r2, r2
  4076c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4076cc:	45f4      	cmp	ip, lr
  4076ce:	f844 2b04 	str.w	r2, [r4], #4
  4076d2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4076d6:	d8e9      	bhi.n	4076ac <__mdiff+0x6c>
  4076d8:	42af      	cmp	r7, r5
  4076da:	d917      	bls.n	40770c <__mdiff+0xcc>
  4076dc:	46a4      	mov	ip, r4
  4076de:	46ae      	mov	lr, r5
  4076e0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4076e4:	fa13 f382 	uxtah	r3, r3, r2
  4076e8:	1419      	asrs	r1, r3, #16
  4076ea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4076ee:	b29b      	uxth	r3, r3
  4076f0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4076f4:	4577      	cmp	r7, lr
  4076f6:	f84c 2b04 	str.w	r2, [ip], #4
  4076fa:	ea4f 4321 	mov.w	r3, r1, asr #16
  4076fe:	d8ef      	bhi.n	4076e0 <__mdiff+0xa0>
  407700:	43ed      	mvns	r5, r5
  407702:	442f      	add	r7, r5
  407704:	f027 0703 	bic.w	r7, r7, #3
  407708:	3704      	adds	r7, #4
  40770a:	443c      	add	r4, r7
  40770c:	3c04      	subs	r4, #4
  40770e:	b922      	cbnz	r2, 40771a <__mdiff+0xda>
  407710:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407714:	3e01      	subs	r6, #1
  407716:	2b00      	cmp	r3, #0
  407718:	d0fa      	beq.n	407710 <__mdiff+0xd0>
  40771a:	6106      	str	r6, [r0, #16]
  40771c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407720:	2100      	movs	r1, #0
  407722:	f7ff fd73 	bl	40720c <_Balloc>
  407726:	2201      	movs	r2, #1
  407728:	2300      	movs	r3, #0
  40772a:	6102      	str	r2, [r0, #16]
  40772c:	6143      	str	r3, [r0, #20]
  40772e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407732:	4674      	mov	r4, lr
  407734:	e7ab      	b.n	40768e <__mdiff+0x4e>
  407736:	4633      	mov	r3, r6
  407738:	f106 0414 	add.w	r4, r6, #20
  40773c:	f102 0514 	add.w	r5, r2, #20
  407740:	4616      	mov	r6, r2
  407742:	2701      	movs	r7, #1
  407744:	4698      	mov	r8, r3
  407746:	e7a2      	b.n	40768e <__mdiff+0x4e>

00407748 <__d2b>:
  407748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40774c:	b082      	sub	sp, #8
  40774e:	2101      	movs	r1, #1
  407750:	461c      	mov	r4, r3
  407752:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407756:	4615      	mov	r5, r2
  407758:	9e08      	ldr	r6, [sp, #32]
  40775a:	f7ff fd57 	bl	40720c <_Balloc>
  40775e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407762:	4680      	mov	r8, r0
  407764:	b10f      	cbz	r7, 40776a <__d2b+0x22>
  407766:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40776a:	9401      	str	r4, [sp, #4]
  40776c:	b31d      	cbz	r5, 4077b6 <__d2b+0x6e>
  40776e:	a802      	add	r0, sp, #8
  407770:	f840 5d08 	str.w	r5, [r0, #-8]!
  407774:	f7ff fdda 	bl	40732c <__lo0bits>
  407778:	2800      	cmp	r0, #0
  40777a:	d134      	bne.n	4077e6 <__d2b+0x9e>
  40777c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407780:	f8c8 2014 	str.w	r2, [r8, #20]
  407784:	2b00      	cmp	r3, #0
  407786:	bf0c      	ite	eq
  407788:	2101      	moveq	r1, #1
  40778a:	2102      	movne	r1, #2
  40778c:	f8c8 3018 	str.w	r3, [r8, #24]
  407790:	f8c8 1010 	str.w	r1, [r8, #16]
  407794:	b9df      	cbnz	r7, 4077ce <__d2b+0x86>
  407796:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40779a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40779e:	6030      	str	r0, [r6, #0]
  4077a0:	6918      	ldr	r0, [r3, #16]
  4077a2:	f7ff fda3 	bl	4072ec <__hi0bits>
  4077a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4077a8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4077ac:	6018      	str	r0, [r3, #0]
  4077ae:	4640      	mov	r0, r8
  4077b0:	b002      	add	sp, #8
  4077b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4077b6:	a801      	add	r0, sp, #4
  4077b8:	f7ff fdb8 	bl	40732c <__lo0bits>
  4077bc:	9b01      	ldr	r3, [sp, #4]
  4077be:	f8c8 3014 	str.w	r3, [r8, #20]
  4077c2:	2101      	movs	r1, #1
  4077c4:	3020      	adds	r0, #32
  4077c6:	f8c8 1010 	str.w	r1, [r8, #16]
  4077ca:	2f00      	cmp	r7, #0
  4077cc:	d0e3      	beq.n	407796 <__d2b+0x4e>
  4077ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4077d0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4077d4:	4407      	add	r7, r0
  4077d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4077da:	6037      	str	r7, [r6, #0]
  4077dc:	6018      	str	r0, [r3, #0]
  4077de:	4640      	mov	r0, r8
  4077e0:	b002      	add	sp, #8
  4077e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4077e6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4077ea:	f1c0 0220 	rsb	r2, r0, #32
  4077ee:	fa03 f202 	lsl.w	r2, r3, r2
  4077f2:	430a      	orrs	r2, r1
  4077f4:	40c3      	lsrs	r3, r0
  4077f6:	9301      	str	r3, [sp, #4]
  4077f8:	f8c8 2014 	str.w	r2, [r8, #20]
  4077fc:	e7c2      	b.n	407784 <__d2b+0x3c>
  4077fe:	bf00      	nop

00407800 <_sbrk_r>:
  407800:	b538      	push	{r3, r4, r5, lr}
  407802:	4c07      	ldr	r4, [pc, #28]	; (407820 <_sbrk_r+0x20>)
  407804:	2300      	movs	r3, #0
  407806:	4605      	mov	r5, r0
  407808:	4608      	mov	r0, r1
  40780a:	6023      	str	r3, [r4, #0]
  40780c:	f7fb fbea 	bl	402fe4 <_sbrk>
  407810:	1c43      	adds	r3, r0, #1
  407812:	d000      	beq.n	407816 <_sbrk_r+0x16>
  407814:	bd38      	pop	{r3, r4, r5, pc}
  407816:	6823      	ldr	r3, [r4, #0]
  407818:	2b00      	cmp	r3, #0
  40781a:	d0fb      	beq.n	407814 <_sbrk_r+0x14>
  40781c:	602b      	str	r3, [r5, #0]
  40781e:	bd38      	pop	{r3, r4, r5, pc}
  407820:	20400cec 	.word	0x20400cec
	...

00407840 <strlen>:
  407840:	f890 f000 	pld	[r0]
  407844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407848:	f020 0107 	bic.w	r1, r0, #7
  40784c:	f06f 0c00 	mvn.w	ip, #0
  407850:	f010 0407 	ands.w	r4, r0, #7
  407854:	f891 f020 	pld	[r1, #32]
  407858:	f040 8049 	bne.w	4078ee <strlen+0xae>
  40785c:	f04f 0400 	mov.w	r4, #0
  407860:	f06f 0007 	mvn.w	r0, #7
  407864:	e9d1 2300 	ldrd	r2, r3, [r1]
  407868:	f891 f040 	pld	[r1, #64]	; 0x40
  40786c:	f100 0008 	add.w	r0, r0, #8
  407870:	fa82 f24c 	uadd8	r2, r2, ip
  407874:	faa4 f28c 	sel	r2, r4, ip
  407878:	fa83 f34c 	uadd8	r3, r3, ip
  40787c:	faa2 f38c 	sel	r3, r2, ip
  407880:	bb4b      	cbnz	r3, 4078d6 <strlen+0x96>
  407882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407886:	fa82 f24c 	uadd8	r2, r2, ip
  40788a:	f100 0008 	add.w	r0, r0, #8
  40788e:	faa4 f28c 	sel	r2, r4, ip
  407892:	fa83 f34c 	uadd8	r3, r3, ip
  407896:	faa2 f38c 	sel	r3, r2, ip
  40789a:	b9e3      	cbnz	r3, 4078d6 <strlen+0x96>
  40789c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4078a0:	fa82 f24c 	uadd8	r2, r2, ip
  4078a4:	f100 0008 	add.w	r0, r0, #8
  4078a8:	faa4 f28c 	sel	r2, r4, ip
  4078ac:	fa83 f34c 	uadd8	r3, r3, ip
  4078b0:	faa2 f38c 	sel	r3, r2, ip
  4078b4:	b97b      	cbnz	r3, 4078d6 <strlen+0x96>
  4078b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4078ba:	f101 0120 	add.w	r1, r1, #32
  4078be:	fa82 f24c 	uadd8	r2, r2, ip
  4078c2:	f100 0008 	add.w	r0, r0, #8
  4078c6:	faa4 f28c 	sel	r2, r4, ip
  4078ca:	fa83 f34c 	uadd8	r3, r3, ip
  4078ce:	faa2 f38c 	sel	r3, r2, ip
  4078d2:	2b00      	cmp	r3, #0
  4078d4:	d0c6      	beq.n	407864 <strlen+0x24>
  4078d6:	2a00      	cmp	r2, #0
  4078d8:	bf04      	itt	eq
  4078da:	3004      	addeq	r0, #4
  4078dc:	461a      	moveq	r2, r3
  4078de:	ba12      	rev	r2, r2
  4078e0:	fab2 f282 	clz	r2, r2
  4078e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4078e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4078ec:	4770      	bx	lr
  4078ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4078f2:	f004 0503 	and.w	r5, r4, #3
  4078f6:	f1c4 0000 	rsb	r0, r4, #0
  4078fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4078fe:	f014 0f04 	tst.w	r4, #4
  407902:	f891 f040 	pld	[r1, #64]	; 0x40
  407906:	fa0c f505 	lsl.w	r5, ip, r5
  40790a:	ea62 0205 	orn	r2, r2, r5
  40790e:	bf1c      	itt	ne
  407910:	ea63 0305 	ornne	r3, r3, r5
  407914:	4662      	movne	r2, ip
  407916:	f04f 0400 	mov.w	r4, #0
  40791a:	e7a9      	b.n	407870 <strlen+0x30>

0040791c <__ssprint_r>:
  40791c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407920:	6893      	ldr	r3, [r2, #8]
  407922:	b083      	sub	sp, #12
  407924:	4690      	mov	r8, r2
  407926:	2b00      	cmp	r3, #0
  407928:	d070      	beq.n	407a0c <__ssprint_r+0xf0>
  40792a:	4682      	mov	sl, r0
  40792c:	460c      	mov	r4, r1
  40792e:	6817      	ldr	r7, [r2, #0]
  407930:	688d      	ldr	r5, [r1, #8]
  407932:	6808      	ldr	r0, [r1, #0]
  407934:	e042      	b.n	4079bc <__ssprint_r+0xa0>
  407936:	89a3      	ldrh	r3, [r4, #12]
  407938:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40793c:	d02e      	beq.n	40799c <__ssprint_r+0x80>
  40793e:	6965      	ldr	r5, [r4, #20]
  407940:	6921      	ldr	r1, [r4, #16]
  407942:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407946:	eba0 0b01 	sub.w	fp, r0, r1
  40794a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40794e:	f10b 0001 	add.w	r0, fp, #1
  407952:	106d      	asrs	r5, r5, #1
  407954:	4430      	add	r0, r6
  407956:	42a8      	cmp	r0, r5
  407958:	462a      	mov	r2, r5
  40795a:	bf84      	itt	hi
  40795c:	4605      	movhi	r5, r0
  40795e:	462a      	movhi	r2, r5
  407960:	055b      	lsls	r3, r3, #21
  407962:	d538      	bpl.n	4079d6 <__ssprint_r+0xba>
  407964:	4611      	mov	r1, r2
  407966:	4650      	mov	r0, sl
  407968:	f7ff f8a8 	bl	406abc <_malloc_r>
  40796c:	2800      	cmp	r0, #0
  40796e:	d03c      	beq.n	4079ea <__ssprint_r+0xce>
  407970:	465a      	mov	r2, fp
  407972:	6921      	ldr	r1, [r4, #16]
  407974:	9001      	str	r0, [sp, #4]
  407976:	f7ff fba3 	bl	4070c0 <memcpy>
  40797a:	89a2      	ldrh	r2, [r4, #12]
  40797c:	9b01      	ldr	r3, [sp, #4]
  40797e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407982:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407986:	81a2      	strh	r2, [r4, #12]
  407988:	eba5 020b 	sub.w	r2, r5, fp
  40798c:	eb03 000b 	add.w	r0, r3, fp
  407990:	6165      	str	r5, [r4, #20]
  407992:	6123      	str	r3, [r4, #16]
  407994:	6020      	str	r0, [r4, #0]
  407996:	60a2      	str	r2, [r4, #8]
  407998:	4635      	mov	r5, r6
  40799a:	46b3      	mov	fp, r6
  40799c:	465a      	mov	r2, fp
  40799e:	4649      	mov	r1, r9
  4079a0:	f000 fa18 	bl	407dd4 <memmove>
  4079a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4079a8:	68a2      	ldr	r2, [r4, #8]
  4079aa:	6820      	ldr	r0, [r4, #0]
  4079ac:	1b55      	subs	r5, r2, r5
  4079ae:	4458      	add	r0, fp
  4079b0:	1b9e      	subs	r6, r3, r6
  4079b2:	60a5      	str	r5, [r4, #8]
  4079b4:	6020      	str	r0, [r4, #0]
  4079b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4079ba:	b33e      	cbz	r6, 407a0c <__ssprint_r+0xf0>
  4079bc:	687e      	ldr	r6, [r7, #4]
  4079be:	463b      	mov	r3, r7
  4079c0:	3708      	adds	r7, #8
  4079c2:	2e00      	cmp	r6, #0
  4079c4:	d0fa      	beq.n	4079bc <__ssprint_r+0xa0>
  4079c6:	42ae      	cmp	r6, r5
  4079c8:	f8d3 9000 	ldr.w	r9, [r3]
  4079cc:	46ab      	mov	fp, r5
  4079ce:	d2b2      	bcs.n	407936 <__ssprint_r+0x1a>
  4079d0:	4635      	mov	r5, r6
  4079d2:	46b3      	mov	fp, r6
  4079d4:	e7e2      	b.n	40799c <__ssprint_r+0x80>
  4079d6:	4650      	mov	r0, sl
  4079d8:	f000 fa60 	bl	407e9c <_realloc_r>
  4079dc:	4603      	mov	r3, r0
  4079de:	2800      	cmp	r0, #0
  4079e0:	d1d2      	bne.n	407988 <__ssprint_r+0x6c>
  4079e2:	6921      	ldr	r1, [r4, #16]
  4079e4:	4650      	mov	r0, sl
  4079e6:	f000 f8f9 	bl	407bdc <_free_r>
  4079ea:	230c      	movs	r3, #12
  4079ec:	f8ca 3000 	str.w	r3, [sl]
  4079f0:	89a3      	ldrh	r3, [r4, #12]
  4079f2:	2200      	movs	r2, #0
  4079f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4079f8:	f04f 30ff 	mov.w	r0, #4294967295
  4079fc:	81a3      	strh	r3, [r4, #12]
  4079fe:	f8c8 2008 	str.w	r2, [r8, #8]
  407a02:	f8c8 2004 	str.w	r2, [r8, #4]
  407a06:	b003      	add	sp, #12
  407a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a0c:	2000      	movs	r0, #0
  407a0e:	f8c8 0004 	str.w	r0, [r8, #4]
  407a12:	b003      	add	sp, #12
  407a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407a18 <__register_exitproc>:
  407a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a1c:	4d2c      	ldr	r5, [pc, #176]	; (407ad0 <__register_exitproc+0xb8>)
  407a1e:	4606      	mov	r6, r0
  407a20:	6828      	ldr	r0, [r5, #0]
  407a22:	4698      	mov	r8, r3
  407a24:	460f      	mov	r7, r1
  407a26:	4691      	mov	r9, r2
  407a28:	f7ff f844 	bl	406ab4 <__retarget_lock_acquire_recursive>
  407a2c:	4b29      	ldr	r3, [pc, #164]	; (407ad4 <__register_exitproc+0xbc>)
  407a2e:	681c      	ldr	r4, [r3, #0]
  407a30:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407a34:	2b00      	cmp	r3, #0
  407a36:	d03e      	beq.n	407ab6 <__register_exitproc+0x9e>
  407a38:	685a      	ldr	r2, [r3, #4]
  407a3a:	2a1f      	cmp	r2, #31
  407a3c:	dc1c      	bgt.n	407a78 <__register_exitproc+0x60>
  407a3e:	f102 0e01 	add.w	lr, r2, #1
  407a42:	b176      	cbz	r6, 407a62 <__register_exitproc+0x4a>
  407a44:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407a48:	2401      	movs	r4, #1
  407a4a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407a4e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407a52:	4094      	lsls	r4, r2
  407a54:	4320      	orrs	r0, r4
  407a56:	2e02      	cmp	r6, #2
  407a58:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407a5c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407a60:	d023      	beq.n	407aaa <__register_exitproc+0x92>
  407a62:	3202      	adds	r2, #2
  407a64:	f8c3 e004 	str.w	lr, [r3, #4]
  407a68:	6828      	ldr	r0, [r5, #0]
  407a6a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407a6e:	f7ff f823 	bl	406ab8 <__retarget_lock_release_recursive>
  407a72:	2000      	movs	r0, #0
  407a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a78:	4b17      	ldr	r3, [pc, #92]	; (407ad8 <__register_exitproc+0xc0>)
  407a7a:	b30b      	cbz	r3, 407ac0 <__register_exitproc+0xa8>
  407a7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407a80:	f3af 8000 	nop.w
  407a84:	4603      	mov	r3, r0
  407a86:	b1d8      	cbz	r0, 407ac0 <__register_exitproc+0xa8>
  407a88:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407a8c:	6002      	str	r2, [r0, #0]
  407a8e:	2100      	movs	r1, #0
  407a90:	6041      	str	r1, [r0, #4]
  407a92:	460a      	mov	r2, r1
  407a94:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407a98:	f04f 0e01 	mov.w	lr, #1
  407a9c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407aa0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407aa4:	2e00      	cmp	r6, #0
  407aa6:	d0dc      	beq.n	407a62 <__register_exitproc+0x4a>
  407aa8:	e7cc      	b.n	407a44 <__register_exitproc+0x2c>
  407aaa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407aae:	430c      	orrs	r4, r1
  407ab0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407ab4:	e7d5      	b.n	407a62 <__register_exitproc+0x4a>
  407ab6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407aba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407abe:	e7bb      	b.n	407a38 <__register_exitproc+0x20>
  407ac0:	6828      	ldr	r0, [r5, #0]
  407ac2:	f7fe fff9 	bl	406ab8 <__retarget_lock_release_recursive>
  407ac6:	f04f 30ff 	mov.w	r0, #4294967295
  407aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407ace:	bf00      	nop
  407ad0:	20400450 	.word	0x20400450
  407ad4:	00408e1c 	.word	0x00408e1c
  407ad8:	00000000 	.word	0x00000000

00407adc <_calloc_r>:
  407adc:	b510      	push	{r4, lr}
  407ade:	fb02 f101 	mul.w	r1, r2, r1
  407ae2:	f7fe ffeb 	bl	406abc <_malloc_r>
  407ae6:	4604      	mov	r4, r0
  407ae8:	b1d8      	cbz	r0, 407b22 <_calloc_r+0x46>
  407aea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407aee:	f022 0203 	bic.w	r2, r2, #3
  407af2:	3a04      	subs	r2, #4
  407af4:	2a24      	cmp	r2, #36	; 0x24
  407af6:	d818      	bhi.n	407b2a <_calloc_r+0x4e>
  407af8:	2a13      	cmp	r2, #19
  407afa:	d914      	bls.n	407b26 <_calloc_r+0x4a>
  407afc:	2300      	movs	r3, #0
  407afe:	2a1b      	cmp	r2, #27
  407b00:	6003      	str	r3, [r0, #0]
  407b02:	6043      	str	r3, [r0, #4]
  407b04:	d916      	bls.n	407b34 <_calloc_r+0x58>
  407b06:	2a24      	cmp	r2, #36	; 0x24
  407b08:	6083      	str	r3, [r0, #8]
  407b0a:	60c3      	str	r3, [r0, #12]
  407b0c:	bf11      	iteee	ne
  407b0e:	f100 0210 	addne.w	r2, r0, #16
  407b12:	6103      	streq	r3, [r0, #16]
  407b14:	6143      	streq	r3, [r0, #20]
  407b16:	f100 0218 	addeq.w	r2, r0, #24
  407b1a:	2300      	movs	r3, #0
  407b1c:	6013      	str	r3, [r2, #0]
  407b1e:	6053      	str	r3, [r2, #4]
  407b20:	6093      	str	r3, [r2, #8]
  407b22:	4620      	mov	r0, r4
  407b24:	bd10      	pop	{r4, pc}
  407b26:	4602      	mov	r2, r0
  407b28:	e7f7      	b.n	407b1a <_calloc_r+0x3e>
  407b2a:	2100      	movs	r1, #0
  407b2c:	f7fc fd28 	bl	404580 <memset>
  407b30:	4620      	mov	r0, r4
  407b32:	bd10      	pop	{r4, pc}
  407b34:	f100 0208 	add.w	r2, r0, #8
  407b38:	e7ef      	b.n	407b1a <_calloc_r+0x3e>
  407b3a:	bf00      	nop

00407b3c <_malloc_trim_r>:
  407b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407b3e:	4f24      	ldr	r7, [pc, #144]	; (407bd0 <_malloc_trim_r+0x94>)
  407b40:	460c      	mov	r4, r1
  407b42:	4606      	mov	r6, r0
  407b44:	f7ff fb56 	bl	4071f4 <__malloc_lock>
  407b48:	68bb      	ldr	r3, [r7, #8]
  407b4a:	685d      	ldr	r5, [r3, #4]
  407b4c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407b50:	310f      	adds	r1, #15
  407b52:	f025 0503 	bic.w	r5, r5, #3
  407b56:	4429      	add	r1, r5
  407b58:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407b5c:	f021 010f 	bic.w	r1, r1, #15
  407b60:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407b64:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407b68:	db07      	blt.n	407b7a <_malloc_trim_r+0x3e>
  407b6a:	2100      	movs	r1, #0
  407b6c:	4630      	mov	r0, r6
  407b6e:	f7ff fe47 	bl	407800 <_sbrk_r>
  407b72:	68bb      	ldr	r3, [r7, #8]
  407b74:	442b      	add	r3, r5
  407b76:	4298      	cmp	r0, r3
  407b78:	d004      	beq.n	407b84 <_malloc_trim_r+0x48>
  407b7a:	4630      	mov	r0, r6
  407b7c:	f7ff fb40 	bl	407200 <__malloc_unlock>
  407b80:	2000      	movs	r0, #0
  407b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407b84:	4261      	negs	r1, r4
  407b86:	4630      	mov	r0, r6
  407b88:	f7ff fe3a 	bl	407800 <_sbrk_r>
  407b8c:	3001      	adds	r0, #1
  407b8e:	d00d      	beq.n	407bac <_malloc_trim_r+0x70>
  407b90:	4b10      	ldr	r3, [pc, #64]	; (407bd4 <_malloc_trim_r+0x98>)
  407b92:	68ba      	ldr	r2, [r7, #8]
  407b94:	6819      	ldr	r1, [r3, #0]
  407b96:	1b2d      	subs	r5, r5, r4
  407b98:	f045 0501 	orr.w	r5, r5, #1
  407b9c:	4630      	mov	r0, r6
  407b9e:	1b09      	subs	r1, r1, r4
  407ba0:	6055      	str	r5, [r2, #4]
  407ba2:	6019      	str	r1, [r3, #0]
  407ba4:	f7ff fb2c 	bl	407200 <__malloc_unlock>
  407ba8:	2001      	movs	r0, #1
  407baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407bac:	2100      	movs	r1, #0
  407bae:	4630      	mov	r0, r6
  407bb0:	f7ff fe26 	bl	407800 <_sbrk_r>
  407bb4:	68ba      	ldr	r2, [r7, #8]
  407bb6:	1a83      	subs	r3, r0, r2
  407bb8:	2b0f      	cmp	r3, #15
  407bba:	ddde      	ble.n	407b7a <_malloc_trim_r+0x3e>
  407bbc:	4c06      	ldr	r4, [pc, #24]	; (407bd8 <_malloc_trim_r+0x9c>)
  407bbe:	4905      	ldr	r1, [pc, #20]	; (407bd4 <_malloc_trim_r+0x98>)
  407bc0:	6824      	ldr	r4, [r4, #0]
  407bc2:	f043 0301 	orr.w	r3, r3, #1
  407bc6:	1b00      	subs	r0, r0, r4
  407bc8:	6053      	str	r3, [r2, #4]
  407bca:	6008      	str	r0, [r1, #0]
  407bcc:	e7d5      	b.n	407b7a <_malloc_trim_r+0x3e>
  407bce:	bf00      	nop
  407bd0:	20400454 	.word	0x20400454
  407bd4:	20400c80 	.word	0x20400c80
  407bd8:	2040085c 	.word	0x2040085c

00407bdc <_free_r>:
  407bdc:	2900      	cmp	r1, #0
  407bde:	d044      	beq.n	407c6a <_free_r+0x8e>
  407be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407be4:	460d      	mov	r5, r1
  407be6:	4680      	mov	r8, r0
  407be8:	f7ff fb04 	bl	4071f4 <__malloc_lock>
  407bec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407bf0:	4969      	ldr	r1, [pc, #420]	; (407d98 <_free_r+0x1bc>)
  407bf2:	f027 0301 	bic.w	r3, r7, #1
  407bf6:	f1a5 0408 	sub.w	r4, r5, #8
  407bfa:	18e2      	adds	r2, r4, r3
  407bfc:	688e      	ldr	r6, [r1, #8]
  407bfe:	6850      	ldr	r0, [r2, #4]
  407c00:	42b2      	cmp	r2, r6
  407c02:	f020 0003 	bic.w	r0, r0, #3
  407c06:	d05e      	beq.n	407cc6 <_free_r+0xea>
  407c08:	07fe      	lsls	r6, r7, #31
  407c0a:	6050      	str	r0, [r2, #4]
  407c0c:	d40b      	bmi.n	407c26 <_free_r+0x4a>
  407c0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407c12:	1be4      	subs	r4, r4, r7
  407c14:	f101 0e08 	add.w	lr, r1, #8
  407c18:	68a5      	ldr	r5, [r4, #8]
  407c1a:	4575      	cmp	r5, lr
  407c1c:	443b      	add	r3, r7
  407c1e:	d06d      	beq.n	407cfc <_free_r+0x120>
  407c20:	68e7      	ldr	r7, [r4, #12]
  407c22:	60ef      	str	r7, [r5, #12]
  407c24:	60bd      	str	r5, [r7, #8]
  407c26:	1815      	adds	r5, r2, r0
  407c28:	686d      	ldr	r5, [r5, #4]
  407c2a:	07ed      	lsls	r5, r5, #31
  407c2c:	d53e      	bpl.n	407cac <_free_r+0xd0>
  407c2e:	f043 0201 	orr.w	r2, r3, #1
  407c32:	6062      	str	r2, [r4, #4]
  407c34:	50e3      	str	r3, [r4, r3]
  407c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407c3a:	d217      	bcs.n	407c6c <_free_r+0x90>
  407c3c:	08db      	lsrs	r3, r3, #3
  407c3e:	1c58      	adds	r0, r3, #1
  407c40:	109a      	asrs	r2, r3, #2
  407c42:	684d      	ldr	r5, [r1, #4]
  407c44:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407c48:	60a7      	str	r7, [r4, #8]
  407c4a:	2301      	movs	r3, #1
  407c4c:	4093      	lsls	r3, r2
  407c4e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407c52:	432b      	orrs	r3, r5
  407c54:	3a08      	subs	r2, #8
  407c56:	60e2      	str	r2, [r4, #12]
  407c58:	604b      	str	r3, [r1, #4]
  407c5a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  407c5e:	60fc      	str	r4, [r7, #12]
  407c60:	4640      	mov	r0, r8
  407c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407c66:	f7ff bacb 	b.w	407200 <__malloc_unlock>
  407c6a:	4770      	bx	lr
  407c6c:	0a5a      	lsrs	r2, r3, #9
  407c6e:	2a04      	cmp	r2, #4
  407c70:	d852      	bhi.n	407d18 <_free_r+0x13c>
  407c72:	099a      	lsrs	r2, r3, #6
  407c74:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407c78:	00ff      	lsls	r7, r7, #3
  407c7a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407c7e:	19c8      	adds	r0, r1, r7
  407c80:	59ca      	ldr	r2, [r1, r7]
  407c82:	3808      	subs	r0, #8
  407c84:	4290      	cmp	r0, r2
  407c86:	d04f      	beq.n	407d28 <_free_r+0x14c>
  407c88:	6851      	ldr	r1, [r2, #4]
  407c8a:	f021 0103 	bic.w	r1, r1, #3
  407c8e:	428b      	cmp	r3, r1
  407c90:	d232      	bcs.n	407cf8 <_free_r+0x11c>
  407c92:	6892      	ldr	r2, [r2, #8]
  407c94:	4290      	cmp	r0, r2
  407c96:	d1f7      	bne.n	407c88 <_free_r+0xac>
  407c98:	68c3      	ldr	r3, [r0, #12]
  407c9a:	60a0      	str	r0, [r4, #8]
  407c9c:	60e3      	str	r3, [r4, #12]
  407c9e:	609c      	str	r4, [r3, #8]
  407ca0:	60c4      	str	r4, [r0, #12]
  407ca2:	4640      	mov	r0, r8
  407ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407ca8:	f7ff baaa 	b.w	407200 <__malloc_unlock>
  407cac:	6895      	ldr	r5, [r2, #8]
  407cae:	4f3b      	ldr	r7, [pc, #236]	; (407d9c <_free_r+0x1c0>)
  407cb0:	42bd      	cmp	r5, r7
  407cb2:	4403      	add	r3, r0
  407cb4:	d040      	beq.n	407d38 <_free_r+0x15c>
  407cb6:	68d0      	ldr	r0, [r2, #12]
  407cb8:	60e8      	str	r0, [r5, #12]
  407cba:	f043 0201 	orr.w	r2, r3, #1
  407cbe:	6085      	str	r5, [r0, #8]
  407cc0:	6062      	str	r2, [r4, #4]
  407cc2:	50e3      	str	r3, [r4, r3]
  407cc4:	e7b7      	b.n	407c36 <_free_r+0x5a>
  407cc6:	07ff      	lsls	r7, r7, #31
  407cc8:	4403      	add	r3, r0
  407cca:	d407      	bmi.n	407cdc <_free_r+0x100>
  407ccc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407cd0:	1aa4      	subs	r4, r4, r2
  407cd2:	4413      	add	r3, r2
  407cd4:	68a0      	ldr	r0, [r4, #8]
  407cd6:	68e2      	ldr	r2, [r4, #12]
  407cd8:	60c2      	str	r2, [r0, #12]
  407cda:	6090      	str	r0, [r2, #8]
  407cdc:	4a30      	ldr	r2, [pc, #192]	; (407da0 <_free_r+0x1c4>)
  407cde:	6812      	ldr	r2, [r2, #0]
  407ce0:	f043 0001 	orr.w	r0, r3, #1
  407ce4:	4293      	cmp	r3, r2
  407ce6:	6060      	str	r0, [r4, #4]
  407ce8:	608c      	str	r4, [r1, #8]
  407cea:	d3b9      	bcc.n	407c60 <_free_r+0x84>
  407cec:	4b2d      	ldr	r3, [pc, #180]	; (407da4 <_free_r+0x1c8>)
  407cee:	4640      	mov	r0, r8
  407cf0:	6819      	ldr	r1, [r3, #0]
  407cf2:	f7ff ff23 	bl	407b3c <_malloc_trim_r>
  407cf6:	e7b3      	b.n	407c60 <_free_r+0x84>
  407cf8:	4610      	mov	r0, r2
  407cfa:	e7cd      	b.n	407c98 <_free_r+0xbc>
  407cfc:	1811      	adds	r1, r2, r0
  407cfe:	6849      	ldr	r1, [r1, #4]
  407d00:	07c9      	lsls	r1, r1, #31
  407d02:	d444      	bmi.n	407d8e <_free_r+0x1b2>
  407d04:	6891      	ldr	r1, [r2, #8]
  407d06:	68d2      	ldr	r2, [r2, #12]
  407d08:	60ca      	str	r2, [r1, #12]
  407d0a:	4403      	add	r3, r0
  407d0c:	f043 0001 	orr.w	r0, r3, #1
  407d10:	6091      	str	r1, [r2, #8]
  407d12:	6060      	str	r0, [r4, #4]
  407d14:	50e3      	str	r3, [r4, r3]
  407d16:	e7a3      	b.n	407c60 <_free_r+0x84>
  407d18:	2a14      	cmp	r2, #20
  407d1a:	d816      	bhi.n	407d4a <_free_r+0x16e>
  407d1c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407d20:	00ff      	lsls	r7, r7, #3
  407d22:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407d26:	e7aa      	b.n	407c7e <_free_r+0xa2>
  407d28:	10aa      	asrs	r2, r5, #2
  407d2a:	2301      	movs	r3, #1
  407d2c:	684d      	ldr	r5, [r1, #4]
  407d2e:	4093      	lsls	r3, r2
  407d30:	432b      	orrs	r3, r5
  407d32:	604b      	str	r3, [r1, #4]
  407d34:	4603      	mov	r3, r0
  407d36:	e7b0      	b.n	407c9a <_free_r+0xbe>
  407d38:	f043 0201 	orr.w	r2, r3, #1
  407d3c:	614c      	str	r4, [r1, #20]
  407d3e:	610c      	str	r4, [r1, #16]
  407d40:	60e5      	str	r5, [r4, #12]
  407d42:	60a5      	str	r5, [r4, #8]
  407d44:	6062      	str	r2, [r4, #4]
  407d46:	50e3      	str	r3, [r4, r3]
  407d48:	e78a      	b.n	407c60 <_free_r+0x84>
  407d4a:	2a54      	cmp	r2, #84	; 0x54
  407d4c:	d806      	bhi.n	407d5c <_free_r+0x180>
  407d4e:	0b1a      	lsrs	r2, r3, #12
  407d50:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407d54:	00ff      	lsls	r7, r7, #3
  407d56:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407d5a:	e790      	b.n	407c7e <_free_r+0xa2>
  407d5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407d60:	d806      	bhi.n	407d70 <_free_r+0x194>
  407d62:	0bda      	lsrs	r2, r3, #15
  407d64:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407d68:	00ff      	lsls	r7, r7, #3
  407d6a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407d6e:	e786      	b.n	407c7e <_free_r+0xa2>
  407d70:	f240 5054 	movw	r0, #1364	; 0x554
  407d74:	4282      	cmp	r2, r0
  407d76:	d806      	bhi.n	407d86 <_free_r+0x1aa>
  407d78:	0c9a      	lsrs	r2, r3, #18
  407d7a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407d7e:	00ff      	lsls	r7, r7, #3
  407d80:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407d84:	e77b      	b.n	407c7e <_free_r+0xa2>
  407d86:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  407d8a:	257e      	movs	r5, #126	; 0x7e
  407d8c:	e777      	b.n	407c7e <_free_r+0xa2>
  407d8e:	f043 0101 	orr.w	r1, r3, #1
  407d92:	6061      	str	r1, [r4, #4]
  407d94:	6013      	str	r3, [r2, #0]
  407d96:	e763      	b.n	407c60 <_free_r+0x84>
  407d98:	20400454 	.word	0x20400454
  407d9c:	2040045c 	.word	0x2040045c
  407da0:	20400860 	.word	0x20400860
  407da4:	20400cb0 	.word	0x20400cb0

00407da8 <__ascii_mbtowc>:
  407da8:	b082      	sub	sp, #8
  407daa:	b149      	cbz	r1, 407dc0 <__ascii_mbtowc+0x18>
  407dac:	b15a      	cbz	r2, 407dc6 <__ascii_mbtowc+0x1e>
  407dae:	b16b      	cbz	r3, 407dcc <__ascii_mbtowc+0x24>
  407db0:	7813      	ldrb	r3, [r2, #0]
  407db2:	600b      	str	r3, [r1, #0]
  407db4:	7812      	ldrb	r2, [r2, #0]
  407db6:	1c10      	adds	r0, r2, #0
  407db8:	bf18      	it	ne
  407dba:	2001      	movne	r0, #1
  407dbc:	b002      	add	sp, #8
  407dbe:	4770      	bx	lr
  407dc0:	a901      	add	r1, sp, #4
  407dc2:	2a00      	cmp	r2, #0
  407dc4:	d1f3      	bne.n	407dae <__ascii_mbtowc+0x6>
  407dc6:	4610      	mov	r0, r2
  407dc8:	b002      	add	sp, #8
  407dca:	4770      	bx	lr
  407dcc:	f06f 0001 	mvn.w	r0, #1
  407dd0:	e7f4      	b.n	407dbc <__ascii_mbtowc+0x14>
  407dd2:	bf00      	nop

00407dd4 <memmove>:
  407dd4:	4288      	cmp	r0, r1
  407dd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  407dd8:	d90d      	bls.n	407df6 <memmove+0x22>
  407dda:	188b      	adds	r3, r1, r2
  407ddc:	4298      	cmp	r0, r3
  407dde:	d20a      	bcs.n	407df6 <memmove+0x22>
  407de0:	1884      	adds	r4, r0, r2
  407de2:	2a00      	cmp	r2, #0
  407de4:	d051      	beq.n	407e8a <memmove+0xb6>
  407de6:	4622      	mov	r2, r4
  407de8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407dec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407df0:	4299      	cmp	r1, r3
  407df2:	d1f9      	bne.n	407de8 <memmove+0x14>
  407df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407df6:	2a0f      	cmp	r2, #15
  407df8:	d948      	bls.n	407e8c <memmove+0xb8>
  407dfa:	ea41 0300 	orr.w	r3, r1, r0
  407dfe:	079b      	lsls	r3, r3, #30
  407e00:	d146      	bne.n	407e90 <memmove+0xbc>
  407e02:	f100 0410 	add.w	r4, r0, #16
  407e06:	f101 0310 	add.w	r3, r1, #16
  407e0a:	4615      	mov	r5, r2
  407e0c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407e10:	f844 6c10 	str.w	r6, [r4, #-16]
  407e14:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407e18:	f844 6c0c 	str.w	r6, [r4, #-12]
  407e1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407e20:	f844 6c08 	str.w	r6, [r4, #-8]
  407e24:	3d10      	subs	r5, #16
  407e26:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407e2a:	f844 6c04 	str.w	r6, [r4, #-4]
  407e2e:	2d0f      	cmp	r5, #15
  407e30:	f103 0310 	add.w	r3, r3, #16
  407e34:	f104 0410 	add.w	r4, r4, #16
  407e38:	d8e8      	bhi.n	407e0c <memmove+0x38>
  407e3a:	f1a2 0310 	sub.w	r3, r2, #16
  407e3e:	f023 030f 	bic.w	r3, r3, #15
  407e42:	f002 0e0f 	and.w	lr, r2, #15
  407e46:	3310      	adds	r3, #16
  407e48:	f1be 0f03 	cmp.w	lr, #3
  407e4c:	4419      	add	r1, r3
  407e4e:	4403      	add	r3, r0
  407e50:	d921      	bls.n	407e96 <memmove+0xc2>
  407e52:	1f1e      	subs	r6, r3, #4
  407e54:	460d      	mov	r5, r1
  407e56:	4674      	mov	r4, lr
  407e58:	3c04      	subs	r4, #4
  407e5a:	f855 7b04 	ldr.w	r7, [r5], #4
  407e5e:	f846 7f04 	str.w	r7, [r6, #4]!
  407e62:	2c03      	cmp	r4, #3
  407e64:	d8f8      	bhi.n	407e58 <memmove+0x84>
  407e66:	f1ae 0404 	sub.w	r4, lr, #4
  407e6a:	f024 0403 	bic.w	r4, r4, #3
  407e6e:	3404      	adds	r4, #4
  407e70:	4421      	add	r1, r4
  407e72:	4423      	add	r3, r4
  407e74:	f002 0203 	and.w	r2, r2, #3
  407e78:	b162      	cbz	r2, 407e94 <memmove+0xc0>
  407e7a:	3b01      	subs	r3, #1
  407e7c:	440a      	add	r2, r1
  407e7e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407e82:	f803 4f01 	strb.w	r4, [r3, #1]!
  407e86:	428a      	cmp	r2, r1
  407e88:	d1f9      	bne.n	407e7e <memmove+0xaa>
  407e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407e8c:	4603      	mov	r3, r0
  407e8e:	e7f3      	b.n	407e78 <memmove+0xa4>
  407e90:	4603      	mov	r3, r0
  407e92:	e7f2      	b.n	407e7a <memmove+0xa6>
  407e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407e96:	4672      	mov	r2, lr
  407e98:	e7ee      	b.n	407e78 <memmove+0xa4>
  407e9a:	bf00      	nop

00407e9c <_realloc_r>:
  407e9c:	2900      	cmp	r1, #0
  407e9e:	f000 8095 	beq.w	407fcc <_realloc_r+0x130>
  407ea2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ea6:	460d      	mov	r5, r1
  407ea8:	4616      	mov	r6, r2
  407eaa:	b083      	sub	sp, #12
  407eac:	4680      	mov	r8, r0
  407eae:	f106 070b 	add.w	r7, r6, #11
  407eb2:	f7ff f99f 	bl	4071f4 <__malloc_lock>
  407eb6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407eba:	2f16      	cmp	r7, #22
  407ebc:	f02e 0403 	bic.w	r4, lr, #3
  407ec0:	f1a5 0908 	sub.w	r9, r5, #8
  407ec4:	d83c      	bhi.n	407f40 <_realloc_r+0xa4>
  407ec6:	2210      	movs	r2, #16
  407ec8:	4617      	mov	r7, r2
  407eca:	42be      	cmp	r6, r7
  407ecc:	d83d      	bhi.n	407f4a <_realloc_r+0xae>
  407ece:	4294      	cmp	r4, r2
  407ed0:	da43      	bge.n	407f5a <_realloc_r+0xbe>
  407ed2:	4bc4      	ldr	r3, [pc, #784]	; (4081e4 <_realloc_r+0x348>)
  407ed4:	6899      	ldr	r1, [r3, #8]
  407ed6:	eb09 0004 	add.w	r0, r9, r4
  407eda:	4288      	cmp	r0, r1
  407edc:	f000 80b4 	beq.w	408048 <_realloc_r+0x1ac>
  407ee0:	6843      	ldr	r3, [r0, #4]
  407ee2:	f023 0101 	bic.w	r1, r3, #1
  407ee6:	4401      	add	r1, r0
  407ee8:	6849      	ldr	r1, [r1, #4]
  407eea:	07c9      	lsls	r1, r1, #31
  407eec:	d54c      	bpl.n	407f88 <_realloc_r+0xec>
  407eee:	f01e 0f01 	tst.w	lr, #1
  407ef2:	f000 809b 	beq.w	40802c <_realloc_r+0x190>
  407ef6:	4631      	mov	r1, r6
  407ef8:	4640      	mov	r0, r8
  407efa:	f7fe fddf 	bl	406abc <_malloc_r>
  407efe:	4606      	mov	r6, r0
  407f00:	2800      	cmp	r0, #0
  407f02:	d03a      	beq.n	407f7a <_realloc_r+0xde>
  407f04:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407f08:	f023 0301 	bic.w	r3, r3, #1
  407f0c:	444b      	add	r3, r9
  407f0e:	f1a0 0208 	sub.w	r2, r0, #8
  407f12:	429a      	cmp	r2, r3
  407f14:	f000 8121 	beq.w	40815a <_realloc_r+0x2be>
  407f18:	1f22      	subs	r2, r4, #4
  407f1a:	2a24      	cmp	r2, #36	; 0x24
  407f1c:	f200 8107 	bhi.w	40812e <_realloc_r+0x292>
  407f20:	2a13      	cmp	r2, #19
  407f22:	f200 80db 	bhi.w	4080dc <_realloc_r+0x240>
  407f26:	4603      	mov	r3, r0
  407f28:	462a      	mov	r2, r5
  407f2a:	6811      	ldr	r1, [r2, #0]
  407f2c:	6019      	str	r1, [r3, #0]
  407f2e:	6851      	ldr	r1, [r2, #4]
  407f30:	6059      	str	r1, [r3, #4]
  407f32:	6892      	ldr	r2, [r2, #8]
  407f34:	609a      	str	r2, [r3, #8]
  407f36:	4629      	mov	r1, r5
  407f38:	4640      	mov	r0, r8
  407f3a:	f7ff fe4f 	bl	407bdc <_free_r>
  407f3e:	e01c      	b.n	407f7a <_realloc_r+0xde>
  407f40:	f027 0707 	bic.w	r7, r7, #7
  407f44:	2f00      	cmp	r7, #0
  407f46:	463a      	mov	r2, r7
  407f48:	dabf      	bge.n	407eca <_realloc_r+0x2e>
  407f4a:	2600      	movs	r6, #0
  407f4c:	230c      	movs	r3, #12
  407f4e:	4630      	mov	r0, r6
  407f50:	f8c8 3000 	str.w	r3, [r8]
  407f54:	b003      	add	sp, #12
  407f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f5a:	462e      	mov	r6, r5
  407f5c:	1be3      	subs	r3, r4, r7
  407f5e:	2b0f      	cmp	r3, #15
  407f60:	d81e      	bhi.n	407fa0 <_realloc_r+0x104>
  407f62:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407f66:	f003 0301 	and.w	r3, r3, #1
  407f6a:	4323      	orrs	r3, r4
  407f6c:	444c      	add	r4, r9
  407f6e:	f8c9 3004 	str.w	r3, [r9, #4]
  407f72:	6863      	ldr	r3, [r4, #4]
  407f74:	f043 0301 	orr.w	r3, r3, #1
  407f78:	6063      	str	r3, [r4, #4]
  407f7a:	4640      	mov	r0, r8
  407f7c:	f7ff f940 	bl	407200 <__malloc_unlock>
  407f80:	4630      	mov	r0, r6
  407f82:	b003      	add	sp, #12
  407f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f88:	f023 0303 	bic.w	r3, r3, #3
  407f8c:	18e1      	adds	r1, r4, r3
  407f8e:	4291      	cmp	r1, r2
  407f90:	db1f      	blt.n	407fd2 <_realloc_r+0x136>
  407f92:	68c3      	ldr	r3, [r0, #12]
  407f94:	6882      	ldr	r2, [r0, #8]
  407f96:	462e      	mov	r6, r5
  407f98:	60d3      	str	r3, [r2, #12]
  407f9a:	460c      	mov	r4, r1
  407f9c:	609a      	str	r2, [r3, #8]
  407f9e:	e7dd      	b.n	407f5c <_realloc_r+0xc0>
  407fa0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407fa4:	eb09 0107 	add.w	r1, r9, r7
  407fa8:	f002 0201 	and.w	r2, r2, #1
  407fac:	444c      	add	r4, r9
  407fae:	f043 0301 	orr.w	r3, r3, #1
  407fb2:	4317      	orrs	r7, r2
  407fb4:	f8c9 7004 	str.w	r7, [r9, #4]
  407fb8:	604b      	str	r3, [r1, #4]
  407fba:	6863      	ldr	r3, [r4, #4]
  407fbc:	f043 0301 	orr.w	r3, r3, #1
  407fc0:	3108      	adds	r1, #8
  407fc2:	6063      	str	r3, [r4, #4]
  407fc4:	4640      	mov	r0, r8
  407fc6:	f7ff fe09 	bl	407bdc <_free_r>
  407fca:	e7d6      	b.n	407f7a <_realloc_r+0xde>
  407fcc:	4611      	mov	r1, r2
  407fce:	f7fe bd75 	b.w	406abc <_malloc_r>
  407fd2:	f01e 0f01 	tst.w	lr, #1
  407fd6:	d18e      	bne.n	407ef6 <_realloc_r+0x5a>
  407fd8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407fdc:	eba9 0a01 	sub.w	sl, r9, r1
  407fe0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407fe4:	f021 0103 	bic.w	r1, r1, #3
  407fe8:	440b      	add	r3, r1
  407fea:	4423      	add	r3, r4
  407fec:	4293      	cmp	r3, r2
  407fee:	db25      	blt.n	40803c <_realloc_r+0x1a0>
  407ff0:	68c2      	ldr	r2, [r0, #12]
  407ff2:	6881      	ldr	r1, [r0, #8]
  407ff4:	4656      	mov	r6, sl
  407ff6:	60ca      	str	r2, [r1, #12]
  407ff8:	6091      	str	r1, [r2, #8]
  407ffa:	f8da 100c 	ldr.w	r1, [sl, #12]
  407ffe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408002:	1f22      	subs	r2, r4, #4
  408004:	2a24      	cmp	r2, #36	; 0x24
  408006:	60c1      	str	r1, [r0, #12]
  408008:	6088      	str	r0, [r1, #8]
  40800a:	f200 8094 	bhi.w	408136 <_realloc_r+0x29a>
  40800e:	2a13      	cmp	r2, #19
  408010:	d96f      	bls.n	4080f2 <_realloc_r+0x256>
  408012:	6829      	ldr	r1, [r5, #0]
  408014:	f8ca 1008 	str.w	r1, [sl, #8]
  408018:	6869      	ldr	r1, [r5, #4]
  40801a:	f8ca 100c 	str.w	r1, [sl, #12]
  40801e:	2a1b      	cmp	r2, #27
  408020:	f200 80a2 	bhi.w	408168 <_realloc_r+0x2cc>
  408024:	3508      	adds	r5, #8
  408026:	f10a 0210 	add.w	r2, sl, #16
  40802a:	e063      	b.n	4080f4 <_realloc_r+0x258>
  40802c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  408030:	eba9 0a03 	sub.w	sl, r9, r3
  408034:	f8da 1004 	ldr.w	r1, [sl, #4]
  408038:	f021 0103 	bic.w	r1, r1, #3
  40803c:	1863      	adds	r3, r4, r1
  40803e:	4293      	cmp	r3, r2
  408040:	f6ff af59 	blt.w	407ef6 <_realloc_r+0x5a>
  408044:	4656      	mov	r6, sl
  408046:	e7d8      	b.n	407ffa <_realloc_r+0x15e>
  408048:	6841      	ldr	r1, [r0, #4]
  40804a:	f021 0b03 	bic.w	fp, r1, #3
  40804e:	44a3      	add	fp, r4
  408050:	f107 0010 	add.w	r0, r7, #16
  408054:	4583      	cmp	fp, r0
  408056:	da56      	bge.n	408106 <_realloc_r+0x26a>
  408058:	f01e 0f01 	tst.w	lr, #1
  40805c:	f47f af4b 	bne.w	407ef6 <_realloc_r+0x5a>
  408060:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408064:	eba9 0a01 	sub.w	sl, r9, r1
  408068:	f8da 1004 	ldr.w	r1, [sl, #4]
  40806c:	f021 0103 	bic.w	r1, r1, #3
  408070:	448b      	add	fp, r1
  408072:	4558      	cmp	r0, fp
  408074:	dce2      	bgt.n	40803c <_realloc_r+0x1a0>
  408076:	4656      	mov	r6, sl
  408078:	f8da 100c 	ldr.w	r1, [sl, #12]
  40807c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408080:	1f22      	subs	r2, r4, #4
  408082:	2a24      	cmp	r2, #36	; 0x24
  408084:	60c1      	str	r1, [r0, #12]
  408086:	6088      	str	r0, [r1, #8]
  408088:	f200 808f 	bhi.w	4081aa <_realloc_r+0x30e>
  40808c:	2a13      	cmp	r2, #19
  40808e:	f240 808a 	bls.w	4081a6 <_realloc_r+0x30a>
  408092:	6829      	ldr	r1, [r5, #0]
  408094:	f8ca 1008 	str.w	r1, [sl, #8]
  408098:	6869      	ldr	r1, [r5, #4]
  40809a:	f8ca 100c 	str.w	r1, [sl, #12]
  40809e:	2a1b      	cmp	r2, #27
  4080a0:	f200 808a 	bhi.w	4081b8 <_realloc_r+0x31c>
  4080a4:	3508      	adds	r5, #8
  4080a6:	f10a 0210 	add.w	r2, sl, #16
  4080aa:	6829      	ldr	r1, [r5, #0]
  4080ac:	6011      	str	r1, [r2, #0]
  4080ae:	6869      	ldr	r1, [r5, #4]
  4080b0:	6051      	str	r1, [r2, #4]
  4080b2:	68a9      	ldr	r1, [r5, #8]
  4080b4:	6091      	str	r1, [r2, #8]
  4080b6:	eb0a 0107 	add.w	r1, sl, r7
  4080ba:	ebab 0207 	sub.w	r2, fp, r7
  4080be:	f042 0201 	orr.w	r2, r2, #1
  4080c2:	6099      	str	r1, [r3, #8]
  4080c4:	604a      	str	r2, [r1, #4]
  4080c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4080ca:	f003 0301 	and.w	r3, r3, #1
  4080ce:	431f      	orrs	r7, r3
  4080d0:	4640      	mov	r0, r8
  4080d2:	f8ca 7004 	str.w	r7, [sl, #4]
  4080d6:	f7ff f893 	bl	407200 <__malloc_unlock>
  4080da:	e751      	b.n	407f80 <_realloc_r+0xe4>
  4080dc:	682b      	ldr	r3, [r5, #0]
  4080de:	6003      	str	r3, [r0, #0]
  4080e0:	686b      	ldr	r3, [r5, #4]
  4080e2:	6043      	str	r3, [r0, #4]
  4080e4:	2a1b      	cmp	r2, #27
  4080e6:	d82d      	bhi.n	408144 <_realloc_r+0x2a8>
  4080e8:	f100 0308 	add.w	r3, r0, #8
  4080ec:	f105 0208 	add.w	r2, r5, #8
  4080f0:	e71b      	b.n	407f2a <_realloc_r+0x8e>
  4080f2:	4632      	mov	r2, r6
  4080f4:	6829      	ldr	r1, [r5, #0]
  4080f6:	6011      	str	r1, [r2, #0]
  4080f8:	6869      	ldr	r1, [r5, #4]
  4080fa:	6051      	str	r1, [r2, #4]
  4080fc:	68a9      	ldr	r1, [r5, #8]
  4080fe:	6091      	str	r1, [r2, #8]
  408100:	461c      	mov	r4, r3
  408102:	46d1      	mov	r9, sl
  408104:	e72a      	b.n	407f5c <_realloc_r+0xc0>
  408106:	eb09 0107 	add.w	r1, r9, r7
  40810a:	ebab 0b07 	sub.w	fp, fp, r7
  40810e:	f04b 0201 	orr.w	r2, fp, #1
  408112:	6099      	str	r1, [r3, #8]
  408114:	604a      	str	r2, [r1, #4]
  408116:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40811a:	f003 0301 	and.w	r3, r3, #1
  40811e:	431f      	orrs	r7, r3
  408120:	4640      	mov	r0, r8
  408122:	f845 7c04 	str.w	r7, [r5, #-4]
  408126:	f7ff f86b 	bl	407200 <__malloc_unlock>
  40812a:	462e      	mov	r6, r5
  40812c:	e728      	b.n	407f80 <_realloc_r+0xe4>
  40812e:	4629      	mov	r1, r5
  408130:	f7ff fe50 	bl	407dd4 <memmove>
  408134:	e6ff      	b.n	407f36 <_realloc_r+0x9a>
  408136:	4629      	mov	r1, r5
  408138:	4630      	mov	r0, r6
  40813a:	461c      	mov	r4, r3
  40813c:	46d1      	mov	r9, sl
  40813e:	f7ff fe49 	bl	407dd4 <memmove>
  408142:	e70b      	b.n	407f5c <_realloc_r+0xc0>
  408144:	68ab      	ldr	r3, [r5, #8]
  408146:	6083      	str	r3, [r0, #8]
  408148:	68eb      	ldr	r3, [r5, #12]
  40814a:	60c3      	str	r3, [r0, #12]
  40814c:	2a24      	cmp	r2, #36	; 0x24
  40814e:	d017      	beq.n	408180 <_realloc_r+0x2e4>
  408150:	f100 0310 	add.w	r3, r0, #16
  408154:	f105 0210 	add.w	r2, r5, #16
  408158:	e6e7      	b.n	407f2a <_realloc_r+0x8e>
  40815a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40815e:	f023 0303 	bic.w	r3, r3, #3
  408162:	441c      	add	r4, r3
  408164:	462e      	mov	r6, r5
  408166:	e6f9      	b.n	407f5c <_realloc_r+0xc0>
  408168:	68a9      	ldr	r1, [r5, #8]
  40816a:	f8ca 1010 	str.w	r1, [sl, #16]
  40816e:	68e9      	ldr	r1, [r5, #12]
  408170:	f8ca 1014 	str.w	r1, [sl, #20]
  408174:	2a24      	cmp	r2, #36	; 0x24
  408176:	d00c      	beq.n	408192 <_realloc_r+0x2f6>
  408178:	3510      	adds	r5, #16
  40817a:	f10a 0218 	add.w	r2, sl, #24
  40817e:	e7b9      	b.n	4080f4 <_realloc_r+0x258>
  408180:	692b      	ldr	r3, [r5, #16]
  408182:	6103      	str	r3, [r0, #16]
  408184:	696b      	ldr	r3, [r5, #20]
  408186:	6143      	str	r3, [r0, #20]
  408188:	f105 0218 	add.w	r2, r5, #24
  40818c:	f100 0318 	add.w	r3, r0, #24
  408190:	e6cb      	b.n	407f2a <_realloc_r+0x8e>
  408192:	692a      	ldr	r2, [r5, #16]
  408194:	f8ca 2018 	str.w	r2, [sl, #24]
  408198:	696a      	ldr	r2, [r5, #20]
  40819a:	f8ca 201c 	str.w	r2, [sl, #28]
  40819e:	3518      	adds	r5, #24
  4081a0:	f10a 0220 	add.w	r2, sl, #32
  4081a4:	e7a6      	b.n	4080f4 <_realloc_r+0x258>
  4081a6:	4632      	mov	r2, r6
  4081a8:	e77f      	b.n	4080aa <_realloc_r+0x20e>
  4081aa:	4629      	mov	r1, r5
  4081ac:	4630      	mov	r0, r6
  4081ae:	9301      	str	r3, [sp, #4]
  4081b0:	f7ff fe10 	bl	407dd4 <memmove>
  4081b4:	9b01      	ldr	r3, [sp, #4]
  4081b6:	e77e      	b.n	4080b6 <_realloc_r+0x21a>
  4081b8:	68a9      	ldr	r1, [r5, #8]
  4081ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4081be:	68e9      	ldr	r1, [r5, #12]
  4081c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4081c4:	2a24      	cmp	r2, #36	; 0x24
  4081c6:	d003      	beq.n	4081d0 <_realloc_r+0x334>
  4081c8:	3510      	adds	r5, #16
  4081ca:	f10a 0218 	add.w	r2, sl, #24
  4081ce:	e76c      	b.n	4080aa <_realloc_r+0x20e>
  4081d0:	692a      	ldr	r2, [r5, #16]
  4081d2:	f8ca 2018 	str.w	r2, [sl, #24]
  4081d6:	696a      	ldr	r2, [r5, #20]
  4081d8:	f8ca 201c 	str.w	r2, [sl, #28]
  4081dc:	3518      	adds	r5, #24
  4081de:	f10a 0220 	add.w	r2, sl, #32
  4081e2:	e762      	b.n	4080aa <_realloc_r+0x20e>
  4081e4:	20400454 	.word	0x20400454

004081e8 <__ascii_wctomb>:
  4081e8:	b121      	cbz	r1, 4081f4 <__ascii_wctomb+0xc>
  4081ea:	2aff      	cmp	r2, #255	; 0xff
  4081ec:	d804      	bhi.n	4081f8 <__ascii_wctomb+0x10>
  4081ee:	700a      	strb	r2, [r1, #0]
  4081f0:	2001      	movs	r0, #1
  4081f2:	4770      	bx	lr
  4081f4:	4608      	mov	r0, r1
  4081f6:	4770      	bx	lr
  4081f8:	238a      	movs	r3, #138	; 0x8a
  4081fa:	6003      	str	r3, [r0, #0]
  4081fc:	f04f 30ff 	mov.w	r0, #4294967295
  408200:	4770      	bx	lr
  408202:	bf00      	nop

00408204 <__gedf2>:
  408204:	f04f 3cff 	mov.w	ip, #4294967295
  408208:	e006      	b.n	408218 <__cmpdf2+0x4>
  40820a:	bf00      	nop

0040820c <__ledf2>:
  40820c:	f04f 0c01 	mov.w	ip, #1
  408210:	e002      	b.n	408218 <__cmpdf2+0x4>
  408212:	bf00      	nop

00408214 <__cmpdf2>:
  408214:	f04f 0c01 	mov.w	ip, #1
  408218:	f84d cd04 	str.w	ip, [sp, #-4]!
  40821c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408220:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408224:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408228:	bf18      	it	ne
  40822a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40822e:	d01b      	beq.n	408268 <__cmpdf2+0x54>
  408230:	b001      	add	sp, #4
  408232:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408236:	bf0c      	ite	eq
  408238:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40823c:	ea91 0f03 	teqne	r1, r3
  408240:	bf02      	ittt	eq
  408242:	ea90 0f02 	teqeq	r0, r2
  408246:	2000      	moveq	r0, #0
  408248:	4770      	bxeq	lr
  40824a:	f110 0f00 	cmn.w	r0, #0
  40824e:	ea91 0f03 	teq	r1, r3
  408252:	bf58      	it	pl
  408254:	4299      	cmppl	r1, r3
  408256:	bf08      	it	eq
  408258:	4290      	cmpeq	r0, r2
  40825a:	bf2c      	ite	cs
  40825c:	17d8      	asrcs	r0, r3, #31
  40825e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408262:	f040 0001 	orr.w	r0, r0, #1
  408266:	4770      	bx	lr
  408268:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40826c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408270:	d102      	bne.n	408278 <__cmpdf2+0x64>
  408272:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408276:	d107      	bne.n	408288 <__cmpdf2+0x74>
  408278:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40827c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408280:	d1d6      	bne.n	408230 <__cmpdf2+0x1c>
  408282:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408286:	d0d3      	beq.n	408230 <__cmpdf2+0x1c>
  408288:	f85d 0b04 	ldr.w	r0, [sp], #4
  40828c:	4770      	bx	lr
  40828e:	bf00      	nop

00408290 <__aeabi_cdrcmple>:
  408290:	4684      	mov	ip, r0
  408292:	4610      	mov	r0, r2
  408294:	4662      	mov	r2, ip
  408296:	468c      	mov	ip, r1
  408298:	4619      	mov	r1, r3
  40829a:	4663      	mov	r3, ip
  40829c:	e000      	b.n	4082a0 <__aeabi_cdcmpeq>
  40829e:	bf00      	nop

004082a0 <__aeabi_cdcmpeq>:
  4082a0:	b501      	push	{r0, lr}
  4082a2:	f7ff ffb7 	bl	408214 <__cmpdf2>
  4082a6:	2800      	cmp	r0, #0
  4082a8:	bf48      	it	mi
  4082aa:	f110 0f00 	cmnmi.w	r0, #0
  4082ae:	bd01      	pop	{r0, pc}

004082b0 <__aeabi_dcmpeq>:
  4082b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082b4:	f7ff fff4 	bl	4082a0 <__aeabi_cdcmpeq>
  4082b8:	bf0c      	ite	eq
  4082ba:	2001      	moveq	r0, #1
  4082bc:	2000      	movne	r0, #0
  4082be:	f85d fb08 	ldr.w	pc, [sp], #8
  4082c2:	bf00      	nop

004082c4 <__aeabi_dcmplt>:
  4082c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082c8:	f7ff ffea 	bl	4082a0 <__aeabi_cdcmpeq>
  4082cc:	bf34      	ite	cc
  4082ce:	2001      	movcc	r0, #1
  4082d0:	2000      	movcs	r0, #0
  4082d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4082d6:	bf00      	nop

004082d8 <__aeabi_dcmple>:
  4082d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082dc:	f7ff ffe0 	bl	4082a0 <__aeabi_cdcmpeq>
  4082e0:	bf94      	ite	ls
  4082e2:	2001      	movls	r0, #1
  4082e4:	2000      	movhi	r0, #0
  4082e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4082ea:	bf00      	nop

004082ec <__aeabi_dcmpge>:
  4082ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082f0:	f7ff ffce 	bl	408290 <__aeabi_cdrcmple>
  4082f4:	bf94      	ite	ls
  4082f6:	2001      	movls	r0, #1
  4082f8:	2000      	movhi	r0, #0
  4082fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4082fe:	bf00      	nop

00408300 <__aeabi_dcmpgt>:
  408300:	f84d ed08 	str.w	lr, [sp, #-8]!
  408304:	f7ff ffc4 	bl	408290 <__aeabi_cdrcmple>
  408308:	bf34      	ite	cc
  40830a:	2001      	movcc	r0, #1
  40830c:	2000      	movcs	r0, #0
  40830e:	f85d fb08 	ldr.w	pc, [sp], #8
  408312:	bf00      	nop

00408314 <__aeabi_dcmpun>:
  408314:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408318:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40831c:	d102      	bne.n	408324 <__aeabi_dcmpun+0x10>
  40831e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408322:	d10a      	bne.n	40833a <__aeabi_dcmpun+0x26>
  408324:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408328:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40832c:	d102      	bne.n	408334 <__aeabi_dcmpun+0x20>
  40832e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408332:	d102      	bne.n	40833a <__aeabi_dcmpun+0x26>
  408334:	f04f 0000 	mov.w	r0, #0
  408338:	4770      	bx	lr
  40833a:	f04f 0001 	mov.w	r0, #1
  40833e:	4770      	bx	lr

00408340 <__aeabi_d2iz>:
  408340:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408344:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408348:	d215      	bcs.n	408376 <__aeabi_d2iz+0x36>
  40834a:	d511      	bpl.n	408370 <__aeabi_d2iz+0x30>
  40834c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408350:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408354:	d912      	bls.n	40837c <__aeabi_d2iz+0x3c>
  408356:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40835a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40835e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408362:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408366:	fa23 f002 	lsr.w	r0, r3, r2
  40836a:	bf18      	it	ne
  40836c:	4240      	negne	r0, r0
  40836e:	4770      	bx	lr
  408370:	f04f 0000 	mov.w	r0, #0
  408374:	4770      	bx	lr
  408376:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40837a:	d105      	bne.n	408388 <__aeabi_d2iz+0x48>
  40837c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408380:	bf08      	it	eq
  408382:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408386:	4770      	bx	lr
  408388:	f04f 0000 	mov.w	r0, #0
  40838c:	4770      	bx	lr
  40838e:	bf00      	nop

00408390 <sysfont_glyphs>:
	...
  4083b0:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4083c0:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4083d0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4083e8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4083f8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  408408:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  408420:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  408430:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  408440:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  408458:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  408474:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408484:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  408494:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4084a4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4084cc:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4084f4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  408504:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  408528:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  408538:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  408548:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  408558:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  408570:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  408580:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  408590:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4085a8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4085b8:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4085c8:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4085e0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4085f0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  408600:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  408618:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  408628:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  408638:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  408650:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  408660:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  408670:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40868c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40869c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4086ac:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4086c8:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4086e0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4086f8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  408708:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  408718:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  408730:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  408740:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  408750:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  408768:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  408778:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  408788:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4087a0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4087b0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4087c0:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4087d8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4087e8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4087f8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  408810:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408820:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408830:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  408848:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  408858:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  408868:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  408880:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  408890:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4088a0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  4088b8:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4088c8:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4088d8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4088f0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408900:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  408910:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  408928:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  408938:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408948:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  408960:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  408970:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  408980:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  408998:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4089a8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  4089b8:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4089d0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4089e0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4089f0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  408a08:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  408a18:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  408a28:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  408a40:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  408a50:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  408a60:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  408a88:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  408a98:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  408ab4:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  408acc:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  408adc:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408aec:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  408b04:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  408b14:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  408b24:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  408b3c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  408b4c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  408b5c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  408b6c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  408b7c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  408b8c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  408b9c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  408bac:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  408bbc:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  408bcc:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  408be4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  408bf4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408c04:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  408c20:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  408c3c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  408c58:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  408c68:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  408c78:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  408c90:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  408cac:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  408cc8:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  408ce4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  408d00:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  408d1c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  408d38:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  408d54:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  408d64:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  408d74:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  408d84:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  408d94:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  408da4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  408db4:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  408dc4:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  408dd4:	0000 0000 005f 0000 654c b474 2073 656d     ...._...Let.s me
  408de4:	7361 7275 0065 0000 4553 534e 524f 4520     asure...SENSOR E
  408df4:	5252 524f 0000 0000 554f 2054 464f 5220     RROR....OUT OF R
  408e04:	4e41 4547 0000 0000 3025 312e 666c 0000     ANGE....%0.1lf..
  408e14:	635b 5d6d 0000 0000                         [cm]....

00408e1c <_global_impure_ptr>:
  408e1c:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  408e2c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408e3c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408e4c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408e5c:	296c 0000 0030 0000                         l)..0...

00408e64 <blanks.7223>:
  408e64:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408e74 <zeroes.7224>:
  408e74:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408e84:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408e94:	0000 0000                                   ....

00408e98 <__mprec_bigtens>:
  408e98:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408ea8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408eb8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408ec0 <__mprec_tens>:
  408ec0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408ed0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408ee0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408ef0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408f00:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408f10:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408f20:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408f30:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408f40:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408f50:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408f60:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408f70:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408f80:	9db4 79d9 7843 44ea                         ...yCx.D

00408f88 <p05.6055>:
  408f88:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  408f98:	4f50 4953 0058 0000 002e 0000               POSIX.......

00408fa4 <_ctype_>:
  408fa4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  408fb4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408fc4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  408fd4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  408fe4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  408ff4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409004:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409014:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  409024:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004090a8 <_init>:
  4090a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4090aa:	bf00      	nop
  4090ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4090ae:	bc08      	pop	{r3}
  4090b0:	469e      	mov	lr, r3
  4090b2:	4770      	bx	lr

004090b4 <__init_array_start>:
  4090b4:	00405ac5 	.word	0x00405ac5

004090b8 <__frame_dummy_init_array_entry>:
  4090b8:	00400165                                e.@.

004090bc <_fini>:
  4090bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4090be:	bf00      	nop
  4090c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4090c2:	bc08      	pop	{r3}
  4090c4:	469e      	mov	lr, r3
  4090c6:	4770      	bx	lr

004090c8 <__fini_array_start>:
  4090c8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 8390 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cc8 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	81e9 0040 7da9 0040 0000 0000 8fa4 0040     ..@..}@.......@.
20400954:	8fa0 0040 8e40 0040 8e40 0040 8e40 0040     ..@.@.@.@.@.@.@.
20400964:	8e40 0040 8e40 0040 8e40 0040 8e40 0040     @.@.@.@.@.@.@.@.
20400974:	8e40 0040 8e40 0040 ffff ffff ffff ffff     @.@.@.@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
