<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom"><title>Libre Car - Update</title><link href="https://librecar.dev/" rel="alternate"></link><link href="https://librecar.dev/feeds/update.atom.xml" rel="self"></link><id>https://librecar.dev/</id><updated>2023-05-09T21:43:12+02:00</updated><subtitle>Libre Car Control</subtitle><entry><title>Milestone 1</title><link href="https://librecar.dev/2023/05/milestone-1/" rel="alternate"></link><published>2023-05-09T21:43:12+02:00</published><updated>2023-05-09T09:53:17+02:00</updated><author><name>Saket Sinha</name></author><id>tag:librecar.dev,2023-05-09:/2023/05/milestone-1/</id><summary type="html">&lt;p&gt;This is to update on the first milestone that is archeived in Libre Car Control project.&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;FPGA board boots up Linux using linux-on-litex-vexriscv.&lt;/li&gt;
&lt;/ol&gt;
&lt;dl&gt;
  &lt;dt&gt;Replacing ECP5 with Artix7&lt;/dt&gt;
  &lt;dd&gt;
    In drama, We switched from Lattice ECP5 to Xillinx Artix7 FPGA since we found that yosys toolchain was not able to
    synthesize vhdl â€¦&lt;/dd&gt;&lt;/dl&gt;</summary><content type="html">&lt;p&gt;This is to update on the first milestone that is archeived in Libre Car Control project.&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;FPGA board boots up Linux using linux-on-litex-vexriscv.&lt;/li&gt;
&lt;/ol&gt;
&lt;dl&gt;
  &lt;dt&gt;Replacing ECP5 with Artix7&lt;/dt&gt;
  &lt;dd&gt;
    In drama, We switched from Lattice ECP5 to Xillinx Artix7 FPGA since we found that yosys toolchain was not able to
    synthesize vhdl code. The project is now being develop on Digilent Artix7 board. We are able to boot Linux on Artix7
    from the official Litex repository since this board is officially supported. 
  &lt;/dd&gt;
&lt;/dl&gt;

&lt;ol&gt;
&lt;li&gt;CTUCAN Controller IP in integrated in Litex.&lt;/li&gt;
&lt;/ol&gt;
&lt;p&gt;Now we are able to compile CTUCAN controller with Litex build environment.
*  CTUCAN controller is mapped to vexriscv core.
*  Litex BIOS booting up on ECP5 based FPGA board shows CTUCAN IP memory regions/CSRs at bootup.&lt;/p&gt;
&lt;dl&gt;
  &lt;dt&gt;CTUCAN controller Litex Integration&lt;/dt&gt;
  &lt;dd&gt;
    We generated VHDL code for CTUCAN controller and used the CTUCAN wrapper to integrate it in Litex ecosystem. It became
    available as python egg in the development environment.
  &lt;/dd&gt;
  &lt;dt&gt;Litex SOC with CTUCAN COntroller&lt;/dt&gt;
  &lt;dd&gt;
    We created a new Litex Core with CTUCAN controller and mapped it to the processor. When Litex BIOS boots up, CTUCAN
    controller can be seen in the memory region.
  &lt;/dd&gt;
&lt;/dl&gt;</content><category term="Update"></category><category term="Nlnet"></category></entry><entry><title>Introduction</title><link href="https://librecar.dev/2023/05/introduction/" rel="alternate"></link><published>2023-05-01T21:43:12+02:00</published><updated>2023-05-09T09:31:54+02:00</updated><author><name>Saket Sinha</name></author><id>tag:librecar.dev,2023-05-01:/2023/05/introduction/</id><content type="html">&lt;p&gt;This is introductory post for the project Libre Car Control funded by Nlnet.&lt;/p&gt;</content><category term="Update"></category><category term="Nlnet"></category></entry></feed>