// Seed: 406640386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_6;
  reg id_7;
  always @(posedge 1) begin
    id_1 = #1 id_5;
    id_1 = 1;
    if (1'b0) id_2 <= id_5;
    else if (id_6) if (1) id_2 <= id_7;
  end
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  reg  id_3;
  always @(posedge id_3) begin
    id_3 <= 1 == id_3;
  end
  module_0(
      id_3, id_3, id_2, id_2, id_3, id_3
  );
endmodule
