verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/SignZeroExtend.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/PCPlus4.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer4_32.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_5.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_32_5.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/Multiplexer2_32.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/J_Address.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/InstructMemory.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/BranchPlus.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sources_1/new/CPU.v"
verilog xil_defaultlib  "H:/Vivado/VivadoProject/SingleCPU/SingleCPU.srcs/sim_1/new/CPUtest.v"
verilog xil_defaultlib "H:/Vivado/Vivado/Vivado/2014.2/data/verilog/src/glbl.v"
