
*** Running vivado
    with args -log lab09_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab09_ctrl.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source lab09_ctrl.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/CS/lab/lab09/lab09.srcs/utils_1/imports/synth_1/lab09_ctrl.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/CS/lab/lab09/lab09.srcs/utils_1/imports/synth_1/lab09_ctrl.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab09_ctrl -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab09_ctrl' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:22]
INFO: [Synth 8-3876] $readmem data file 'D:/CS/lab/lab09/ascii_init.txt' is read successfully [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:45]
INFO: [Synth 8-3876] $readmem data file 'D:/CS/lab/lab09/open.txt' is read successfully [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:490]
INFO: [Synth 8-6157] synthesizing module 'scancode_ram' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_kbd.v:23]
INFO: [Synth 8-3876] $readmem data file 'D:/CS/lab/lab07/rami.txt' is read successfully [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_kbd.v:32]
INFO: [Synth 8-3876] $readmem data file 'D:/CS/lab/lab07/rami1.txt' is read successfully [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_kbd.v:33]
INFO: [Synth 8-6155] done synthesizing module 'scancode_ram' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_kbd.v:23]
INFO: [Synth 8-6157] synthesizing module 'ps2_keyboard' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ps2_keyboard' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkgen' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:81]
	Parameter clk_freq bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkgen' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:81]
INFO: [Synth 8-6157] synthesizing module 'clkgen__parameterized0' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:81]
	Parameter clk_freq bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkgen__parameterized0' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:81]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:101]
INFO: [Synth 8-226] default block is never used [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:110]
WARNING: [Synth 8-567] referenced signal 'digits' should be on the sensitivity list [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:109]
INFO: [Synth 8-6157] synthesizing module 'decode38' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:128]
INFO: [Synth 8-226] default block is never used [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:133]
INFO: [Synth 8-6155] done synthesizing module 'decode38' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:128]
INFO: [Synth 8-6157] synthesizing module 'bcd7seg' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:147]
INFO: [Synth 8-6155] done synthesizing module 'bcd7seg' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:147]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:101]
INFO: [Synth 8-6157] synthesizing module 'clkgen__parameterized1' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:81]
	Parameter clk_freq bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkgen__parameterized1' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_others.v:81]
INFO: [Synth 8-6157] synthesizing module 'vga_ctrl' [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_ctrl' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab09_ctrl' (0#1) [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:22]
WARNING: [Synth 8-6014] Unused sequential element ctrlf_reg was removed.  [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:86]
WARNING: [Synth 8-6014] Unused sequential element key_count_reg was removed.  [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:94]
WARNING: [Synth 8-6014] Unused sequential element print_asc_reg was removed.  [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:170]
WARNING: [Synth 8-6014] Unused sequential element line_d_reg was removed.  [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:171]
WARNING: [Synth 8-6014] Unused sequential element buf_deal_reg was removed.  [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:196]
WARNING: [Synth 8-4767] Trying to implement RAM 'endl_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "endl_reg" dissolved into registers
WARNING: [Synth 8-3848] Net ans[31][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[30][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[29][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[28][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[27][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[26][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[25][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[24][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[23][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[22][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[21][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[20][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[19][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[18][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[17][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[16][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[15][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[14][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[13][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[12][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[11][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[10][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[9][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[8][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[7][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[6][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[5][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[4][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[3][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[2][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[1][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[0][18] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[31][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[30][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[29][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[28][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[27][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[26][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[25][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[24][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[23][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[22][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[21][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[20][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[19][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[18][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[17][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[16][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[15][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[14][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[13][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[12][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[11][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[10][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[9][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[8][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[7][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[6][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[5][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[4][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[2][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[1][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[0][17] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[31][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[30][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[29][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[28][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[27][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[26][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[25][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[24][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[23][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[22][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[21][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[20][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[19][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[18][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[17][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[16][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[15][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[14][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[13][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[12][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[11][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[10][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[9][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[8][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[7][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[6][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[5][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[4][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[2][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[1][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[0][16] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[31][15] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[30][15] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[29][15] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[28][15] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[27][15] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
WARNING: [Synth 8-3848] Net ans[26][15] in module/entity lab09_ctrl does not have driver. [D:/CS/lab/lab09/lab09.srcs/sources_1/new/lab09_ctrl.v:184]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1293.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CS/lab/lab09/nexysa7.xdc]
Finished Parsing XDC File [D:/CS/lab/lab09/nexysa7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CS/lab/lab09/nexysa7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab09_ctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab09_ctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1380.172 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1380.172 ; gain = 86.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1380.172 ; gain = 86.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1380.172 ; gain = 86.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1380.172 ; gain = 86.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 38    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---RAMs : 
	               64 Bit	(8 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  372 Bit        Muxes := 1     
	   6 Input  372 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 63    
	   2 Input   10 Bit        Muxes := 5     
	 257 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   8 Input    8 Bit        Muxes := 2     
	  32 Input    8 Bit        Muxes := 19    
	  19 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 14    
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
Why this net has no driver: _order_recur <const0>
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|lab09_ctrl  | ascii_reg    | 4096x10       | LUT            | 
|lab09_ctrl  | key_reg_open | 4096x8        | LUT            | 
|lab09_ctrl  | ascii_reg    | 4096x10       | LUT            | 
|lab09_ctrl  | p_0_out      | 4096x10       | LUT            | 
|lab09_ctrl  | p_0_out      | 4096x8        | LUT            | 
|lab09_ctrl  | p_0_out      | 4096x10       | LUT            | 
+------------+--------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+---------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------+-----------+----------------------+---------------+
|mykey       | fifo_reg    | Implied   | 8 x 8                | RAM32M x 2    | 
|lab09_ctrl  | key_reg_reg | Implied   | 4 K x 8              | RAM64M x 816  | 
+------------+-------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+---------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------+-----------+----------------------+---------------+
|mykey       | fifo_reg    | Implied   | 8 x 8                | RAM32M x 2    | 
|lab09_ctrl  | key_reg_reg | Implied   | 4 K x 8              | RAM64M x 816  | 
+------------+-------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    89|
|3     |LUT1     |    47|
|4     |LUT2     |   176|
|5     |LUT3     |   153|
|6     |LUT4     |   193|
|7     |LUT5     |   653|
|8     |LUT6     |  3525|
|9     |MUXF7    |   948|
|10    |MUXF8    |   293|
|11    |RAM32M   |     1|
|12    |RAM32X1D |     2|
|13    |RAM64M   |   816|
|14    |FDRE     |   713|
|15    |FDSE     |     2|
|16    |IBUF     |     3|
|17    |OBUF     |    46|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1522.098 ; gain = 228.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 1522.098 ; gain = 141.926
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1522.098 ; gain = 228.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1522.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab09_ctrl' is not ideal for floorplanning, since the cellview 'lab09_ctrl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 816 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1522.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 819 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E(x4)): 816 instances

Synth Design complete, checksum: 2543d929
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1522.098 ; gain = 228.363
INFO: [Common 17-1381] The checkpoint 'D:/CS/lab/lab09/lab09.runs/synth_1/lab09_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab09_ctrl_utilization_synth.rpt -pb lab09_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 23:29:24 2023...
