;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ <127, 100
	JMZ <127, 100
	SUB 103, @21
	CMP 103, @21
	SUB @1, 0
	ADD 10, 20
	SLT 30, 9
	ADD 30, 9
	ADD 30, 9
	SLT @13, -0
	SLT @13, -0
	SPL 0, <2
	SPL 0, <2
	SUB 103, @21
	ADD 1, 20
	SLT @13, -0
	SLT @13, -0
	SUB @1, 2
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	JMZ 103, #21
	SUB 721, 7
	ADD 130, 9
	ADD 130, 9
	CMP @-127, 100
	SUB 801, 420
	SUB 801, 420
	ADD 130, 9
	SUB -207, 120
	SPL 0, <2
	ADD #270, <0
	SPL 0, <2
	SPL 0, <2
	SPL 401, @-1
	CMP -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	ADD 130, 9
	SUB @1, 0
	SPL 0, <-2
	SUB 103, @21
	SPL 0, 90
