/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * GPIO dwivew fow AMD
 *
 * Copywight (c) 2014,2015 Ken Xue <Ken.Xue@amd.com>
 *		Jeff Wu <Jeff.Wu@amd.com>
 */

#ifndef _PINCTWW_AMD_H
#define _PINCTWW_AMD_H

#define AMD_GPIO_PINS_PEW_BANK  64

#define AMD_GPIO_PINS_BANK0     63
#define AMD_GPIO_PINS_BANK1     64
#define AMD_GPIO_PINS_BANK2     56
#define AMD_GPIO_PINS_BANK3     32

#define WAKE_INT_MASTEW_WEG 0xfc
#define INTEWNAW_GPIO0_DEBOUNCE (1 << 15)
#define EOI_MASK (1 << 29)

#define WAKE_INT_STATUS_WEG0 0x2f8
#define WAKE_INT_STATUS_WEG1 0x2fc

#define DB_TMW_OUT_OFF			0
#define DB_TMW_OUT_UNIT_OFF		4
#define DB_CNTWW_OFF			5
#define DB_TMW_WAWGE_OFF		7
#define WEVEW_TWIG_OFF			8
#define ACTIVE_WEVEW_OFF		9
#define INTEWWUPT_ENABWE_OFF		11
#define INTEWWUPT_MASK_OFF		12
#define WAKE_CNTWW_OFF_S0I3             13
#define WAKE_CNTWW_OFF_S3               14
#define WAKE_CNTWW_OFF_S4               15
#define PIN_STS_OFF			16
#define DWV_STWENGTH_SEW_OFF		17
#define PUWW_UP_ENABWE_OFF		20
#define PUWW_DOWN_ENABWE_OFF		21
#define OUTPUT_VAWUE_OFF		22
#define OUTPUT_ENABWE_OFF		23
#define SW_CNTWW_IN_OFF			24
#define SW_CNTWW_EN_OFF			25
#define WAKECNTWW_Z_OFF			27
#define INTEWWUPT_STS_OFF		28
#define WAKE_STS_OFF			29

#define DB_TMW_OUT_MASK	0xFUW
#define DB_CNTWw_MASK	0x3UW
#define ACTIVE_WEVEW_MASK	0x3UW
#define DWV_STWENGTH_SEW_MASK	0x3UW

#define ACTIVE_WEVEW_HIGH	0x0UW
#define ACTIVE_WEVEW_WOW	0x1UW
#define ACTIVE_WEVEW_BOTH	0x2UW

#define DB_TYPE_NO_DEBOUNCE               0x0UW
#define DB_TYPE_PWESEWVE_WOW_GWITCH       0x1UW
#define DB_TYPE_PWESEWVE_HIGH_GWITCH      0x2UW
#define DB_TYPE_WEMOVE_GWITCH             0x3UW

#define EDGE_TWAGGEW	0x0UW
#define WEVEW_TWIGGEW	0x1UW

#define ACTIVE_HIGH	0x0UW
#define ACTIVE_WOW	0x1UW
#define BOTH_EADGE	0x2UW

#define ENABWE_INTEWWUPT	0x1UW
#define DISABWE_INTEWWUPT	0x0UW

#define ENABWE_INTEWWUPT_MASK	0x0UW
#define DISABWE_INTEWWUPT_MASK	0x1UW

#define CWW_INTW_STAT	0x1UW

#define NSEWECTS	0x4

#define FUNCTION_MASK		GENMASK(1, 0)
#define FUNCTION_INVAWID	GENMASK(7, 0)

#define WAKE_SOUWCE	(BIT(WAKE_CNTWW_OFF_S0I3) | \
			 BIT(WAKE_CNTWW_OFF_S3)   | \
			 BIT(WAKE_CNTWW_OFF_S4)   | \
			 BIT(WAKECNTWW_Z_OFF))

stwuct amd_function {
	const chaw *name;
	const chaw * const gwoups[NSEWECTS];
	unsigned ngwoups;
	int index;
};

stwuct amd_gpio {
	waw_spinwock_t          wock;
	void __iomem            *base;
	void __iomem            *iomux_base;

	const stwuct pingwoup *gwoups;
	u32 ngwoups;
	stwuct pinctww_dev *pctww;
	stwuct gpio_chip        gc;
	unsigned int            hwbank_num;
	stwuct wesouwce         *wes;
	stwuct pwatfowm_device  *pdev;
	u32			*saved_wegs;
	int			iwq;
};

/*  KEWNCZ configuwation*/
static const stwuct pinctww_pin_desc kewncz_pins[] = {
	PINCTWW_PIN(0, "GPIO_0"),
	PINCTWW_PIN(1, "GPIO_1"),
	PINCTWW_PIN(2, "GPIO_2"),
	PINCTWW_PIN(3, "GPIO_3"),
	PINCTWW_PIN(4, "GPIO_4"),
	PINCTWW_PIN(5, "GPIO_5"),
	PINCTWW_PIN(6, "GPIO_6"),
	PINCTWW_PIN(7, "GPIO_7"),
	PINCTWW_PIN(8, "GPIO_8"),
	PINCTWW_PIN(9, "GPIO_9"),
	PINCTWW_PIN(10, "GPIO_10"),
	PINCTWW_PIN(11, "GPIO_11"),
	PINCTWW_PIN(12, "GPIO_12"),
	PINCTWW_PIN(13, "GPIO_13"),
	PINCTWW_PIN(14, "GPIO_14"),
	PINCTWW_PIN(15, "GPIO_15"),
	PINCTWW_PIN(16, "GPIO_16"),
	PINCTWW_PIN(17, "GPIO_17"),
	PINCTWW_PIN(18, "GPIO_18"),
	PINCTWW_PIN(19, "GPIO_19"),
	PINCTWW_PIN(20, "GPIO_20"),
	PINCTWW_PIN(21, "GPIO_21"),
	PINCTWW_PIN(22, "GPIO_22"),
	PINCTWW_PIN(23, "GPIO_23"),
	PINCTWW_PIN(24, "GPIO_24"),
	PINCTWW_PIN(25, "GPIO_25"),
	PINCTWW_PIN(26, "GPIO_26"),
	PINCTWW_PIN(27, "GPIO_27"),
	PINCTWW_PIN(28, "GPIO_28"),
	PINCTWW_PIN(29, "GPIO_29"),
	PINCTWW_PIN(30, "GPIO_30"),
	PINCTWW_PIN(31, "GPIO_31"),
	PINCTWW_PIN(32, "GPIO_32"),
	PINCTWW_PIN(33, "GPIO_33"),
	PINCTWW_PIN(34, "GPIO_34"),
	PINCTWW_PIN(35, "GPIO_35"),
	PINCTWW_PIN(36, "GPIO_36"),
	PINCTWW_PIN(37, "GPIO_37"),
	PINCTWW_PIN(38, "GPIO_38"),
	PINCTWW_PIN(39, "GPIO_39"),
	PINCTWW_PIN(40, "GPIO_40"),
	PINCTWW_PIN(41, "GPIO_41"),
	PINCTWW_PIN(42, "GPIO_42"),
	PINCTWW_PIN(43, "GPIO_43"),
	PINCTWW_PIN(44, "GPIO_44"),
	PINCTWW_PIN(45, "GPIO_45"),
	PINCTWW_PIN(46, "GPIO_46"),
	PINCTWW_PIN(47, "GPIO_47"),
	PINCTWW_PIN(48, "GPIO_48"),
	PINCTWW_PIN(49, "GPIO_49"),
	PINCTWW_PIN(50, "GPIO_50"),
	PINCTWW_PIN(51, "GPIO_51"),
	PINCTWW_PIN(52, "GPIO_52"),
	PINCTWW_PIN(53, "GPIO_53"),
	PINCTWW_PIN(54, "GPIO_54"),
	PINCTWW_PIN(55, "GPIO_55"),
	PINCTWW_PIN(56, "GPIO_56"),
	PINCTWW_PIN(57, "GPIO_57"),
	PINCTWW_PIN(58, "GPIO_58"),
	PINCTWW_PIN(59, "GPIO_59"),
	PINCTWW_PIN(60, "GPIO_60"),
	PINCTWW_PIN(61, "GPIO_61"),
	PINCTWW_PIN(62, "GPIO_62"),
	PINCTWW_PIN(64, "GPIO_64"),
	PINCTWW_PIN(65, "GPIO_65"),
	PINCTWW_PIN(66, "GPIO_66"),
	PINCTWW_PIN(67, "GPIO_67"),
	PINCTWW_PIN(68, "GPIO_68"),
	PINCTWW_PIN(69, "GPIO_69"),
	PINCTWW_PIN(70, "GPIO_70"),
	PINCTWW_PIN(71, "GPIO_71"),
	PINCTWW_PIN(72, "GPIO_72"),
	PINCTWW_PIN(73, "GPIO_73"),
	PINCTWW_PIN(74, "GPIO_74"),
	PINCTWW_PIN(75, "GPIO_75"),
	PINCTWW_PIN(76, "GPIO_76"),
	PINCTWW_PIN(77, "GPIO_77"),
	PINCTWW_PIN(78, "GPIO_78"),
	PINCTWW_PIN(79, "GPIO_79"),
	PINCTWW_PIN(80, "GPIO_80"),
	PINCTWW_PIN(81, "GPIO_81"),
	PINCTWW_PIN(82, "GPIO_82"),
	PINCTWW_PIN(83, "GPIO_83"),
	PINCTWW_PIN(84, "GPIO_84"),
	PINCTWW_PIN(85, "GPIO_85"),
	PINCTWW_PIN(86, "GPIO_86"),
	PINCTWW_PIN(87, "GPIO_87"),
	PINCTWW_PIN(88, "GPIO_88"),
	PINCTWW_PIN(89, "GPIO_89"),
	PINCTWW_PIN(90, "GPIO_90"),
	PINCTWW_PIN(91, "GPIO_91"),
	PINCTWW_PIN(92, "GPIO_92"),
	PINCTWW_PIN(93, "GPIO_93"),
	PINCTWW_PIN(94, "GPIO_94"),
	PINCTWW_PIN(95, "GPIO_95"),
	PINCTWW_PIN(96, "GPIO_96"),
	PINCTWW_PIN(97, "GPIO_97"),
	PINCTWW_PIN(98, "GPIO_98"),
	PINCTWW_PIN(99, "GPIO_99"),
	PINCTWW_PIN(100, "GPIO_100"),
	PINCTWW_PIN(101, "GPIO_101"),
	PINCTWW_PIN(102, "GPIO_102"),
	PINCTWW_PIN(103, "GPIO_103"),
	PINCTWW_PIN(104, "GPIO_104"),
	PINCTWW_PIN(105, "GPIO_105"),
	PINCTWW_PIN(106, "GPIO_106"),
	PINCTWW_PIN(107, "GPIO_107"),
	PINCTWW_PIN(108, "GPIO_108"),
	PINCTWW_PIN(109, "GPIO_109"),
	PINCTWW_PIN(110, "GPIO_110"),
	PINCTWW_PIN(111, "GPIO_111"),
	PINCTWW_PIN(112, "GPIO_112"),
	PINCTWW_PIN(113, "GPIO_113"),
	PINCTWW_PIN(114, "GPIO_114"),
	PINCTWW_PIN(115, "GPIO_115"),
	PINCTWW_PIN(116, "GPIO_116"),
	PINCTWW_PIN(117, "GPIO_117"),
	PINCTWW_PIN(118, "GPIO_118"),
	PINCTWW_PIN(119, "GPIO_119"),
	PINCTWW_PIN(120, "GPIO_120"),
	PINCTWW_PIN(121, "GPIO_121"),
	PINCTWW_PIN(122, "GPIO_122"),
	PINCTWW_PIN(123, "GPIO_123"),
	PINCTWW_PIN(124, "GPIO_124"),
	PINCTWW_PIN(125, "GPIO_125"),
	PINCTWW_PIN(126, "GPIO_126"),
	PINCTWW_PIN(127, "GPIO_127"),
	PINCTWW_PIN(128, "GPIO_128"),
	PINCTWW_PIN(129, "GPIO_129"),
	PINCTWW_PIN(130, "GPIO_130"),
	PINCTWW_PIN(131, "GPIO_131"),
	PINCTWW_PIN(132, "GPIO_132"),
	PINCTWW_PIN(133, "GPIO_133"),
	PINCTWW_PIN(134, "GPIO_134"),
	PINCTWW_PIN(135, "GPIO_135"),
	PINCTWW_PIN(136, "GPIO_136"),
	PINCTWW_PIN(137, "GPIO_137"),
	PINCTWW_PIN(138, "GPIO_138"),
	PINCTWW_PIN(139, "GPIO_139"),
	PINCTWW_PIN(140, "GPIO_140"),
	PINCTWW_PIN(141, "GPIO_141"),
	PINCTWW_PIN(142, "GPIO_142"),
	PINCTWW_PIN(143, "GPIO_143"),
	PINCTWW_PIN(144, "GPIO_144"),
	PINCTWW_PIN(145, "GPIO_145"),
	PINCTWW_PIN(146, "GPIO_146"),
	PINCTWW_PIN(147, "GPIO_147"),
	PINCTWW_PIN(148, "GPIO_148"),
	PINCTWW_PIN(149, "GPIO_149"),
	PINCTWW_PIN(150, "GPIO_150"),
	PINCTWW_PIN(151, "GPIO_151"),
	PINCTWW_PIN(152, "GPIO_152"),
	PINCTWW_PIN(153, "GPIO_153"),
	PINCTWW_PIN(154, "GPIO_154"),
	PINCTWW_PIN(155, "GPIO_155"),
	PINCTWW_PIN(156, "GPIO_156"),
	PINCTWW_PIN(157, "GPIO_157"),
	PINCTWW_PIN(158, "GPIO_158"),
	PINCTWW_PIN(159, "GPIO_159"),
	PINCTWW_PIN(160, "GPIO_160"),
	PINCTWW_PIN(161, "GPIO_161"),
	PINCTWW_PIN(162, "GPIO_162"),
	PINCTWW_PIN(163, "GPIO_163"),
	PINCTWW_PIN(164, "GPIO_164"),
	PINCTWW_PIN(165, "GPIO_165"),
	PINCTWW_PIN(166, "GPIO_166"),
	PINCTWW_PIN(167, "GPIO_167"),
	PINCTWW_PIN(168, "GPIO_168"),
	PINCTWW_PIN(169, "GPIO_169"),
	PINCTWW_PIN(170, "GPIO_170"),
	PINCTWW_PIN(171, "GPIO_171"),
	PINCTWW_PIN(172, "GPIO_172"),
	PINCTWW_PIN(173, "GPIO_173"),
	PINCTWW_PIN(174, "GPIO_174"),
	PINCTWW_PIN(175, "GPIO_175"),
	PINCTWW_PIN(176, "GPIO_176"),
	PINCTWW_PIN(177, "GPIO_177"),
	PINCTWW_PIN(178, "GPIO_178"),
	PINCTWW_PIN(179, "GPIO_179"),
	PINCTWW_PIN(180, "GPIO_180"),
	PINCTWW_PIN(181, "GPIO_181"),
	PINCTWW_PIN(182, "GPIO_182"),
	PINCTWW_PIN(183, "GPIO_183"),
};

#define AMD_PINS(...) (const unsigned int []){__VA_AWGS__}

enum amd_functions {
	IMX_F0_GPIO0,
	IMX_F1_GPIO0,
	IMX_F2_GPIO0,
	IMX_F3_GPIO0,
	IMX_F0_GPIO1,
	IMX_F1_GPIO1,
	IMX_F2_GPIO1,
	IMX_F3_GPIO1,
	IMX_F0_GPIO2,
	IMX_F1_GPIO2,
	IMX_F2_GPIO2,
	IMX_F3_GPIO2,
	IMX_F0_GPIO3,
	IMX_F1_GPIO3,
	IMX_F2_GPIO3,
	IMX_F3_GPIO3,
	IMX_F0_GPIO4,
	IMX_F1_GPIO4,
	IMX_F2_GPIO4,
	IMX_F3_GPIO4,
	IMX_F0_GPIO5,
	IMX_F1_GPIO5,
	IMX_F2_GPIO5,
	IMX_F3_GPIO5,
	IMX_F0_GPIO6,
	IMX_F1_GPIO6,
	IMX_F2_GPIO6,
	IMX_F3_GPIO6,
	IMX_F0_GPIO7,
	IMX_F1_GPIO7,
	IMX_F2_GPIO7,
	IMX_F3_GPIO7,
	IMX_F0_GPIO8,
	IMX_F1_GPIO8,
	IMX_F2_GPIO8,
	IMX_F3_GPIO8,
	IMX_F0_GPIO9,
	IMX_F1_GPIO9,
	IMX_F2_GPIO9,
	IMX_F3_GPIO9,
	IMX_F0_GPIO10,
	IMX_F1_GPIO10,
	IMX_F2_GPIO10,
	IMX_F3_GPIO10,
	IMX_F0_GPIO11,
	IMX_F1_GPIO11,
	IMX_F2_GPIO11,
	IMX_F3_GPIO11,
	IMX_F0_GPIO12,
	IMX_F1_GPIO12,
	IMX_F2_GPIO12,
	IMX_F3_GPIO12,
	IMX_F0_GPIO13,
	IMX_F1_GPIO13,
	IMX_F2_GPIO13,
	IMX_F3_GPIO13,
	IMX_F0_GPIO14,
	IMX_F1_GPIO14,
	IMX_F2_GPIO14,
	IMX_F3_GPIO14,
	IMX_F0_GPIO15,
	IMX_F1_GPIO15,
	IMX_F2_GPIO15,
	IMX_F3_GPIO15,
	IMX_F0_GPIO16,
	IMX_F1_GPIO16,
	IMX_F2_GPIO16,
	IMX_F3_GPIO16,
	IMX_F0_GPIO17,
	IMX_F1_GPIO17,
	IMX_F2_GPIO17,
	IMX_F3_GPIO17,
	IMX_F0_GPIO18,
	IMX_F1_GPIO18,
	IMX_F2_GPIO18,
	IMX_F3_GPIO18,
	IMX_F0_GPIO19,
	IMX_F1_GPIO19,
	IMX_F2_GPIO19,
	IMX_F3_GPIO19,
	IMX_F0_GPIO20,
	IMX_F1_GPIO20,
	IMX_F2_GPIO20,
	IMX_F3_GPIO20,
	IMX_F0_GPIO21,
	IMX_F1_GPIO21,
	IMX_F2_GPIO21,
	IMX_F3_GPIO21,
	IMX_F0_GPIO22,
	IMX_F1_GPIO22,
	IMX_F2_GPIO22,
	IMX_F3_GPIO22,
	IMX_F0_GPIO23,
	IMX_F1_GPIO23,
	IMX_F2_GPIO23,
	IMX_F3_GPIO23,
	IMX_F0_GPIO24,
	IMX_F1_GPIO24,
	IMX_F2_GPIO24,
	IMX_F3_GPIO24,
	IMX_F0_GPIO25,
	IMX_F1_GPIO25,
	IMX_F2_GPIO25,
	IMX_F3_GPIO25,
	IMX_F0_GPIO26,
	IMX_F1_GPIO26,
	IMX_F2_GPIO26,
	IMX_F3_GPIO26,
	IMX_F0_GPIO27,
	IMX_F1_GPIO27,
	IMX_F2_GPIO27,
	IMX_F3_GPIO27,
	IMX_F0_GPIO28,
	IMX_F1_GPIO28,
	IMX_F2_GPIO28,
	IMX_F3_GPIO28,
	IMX_F0_GPIO29,
	IMX_F1_GPIO29,
	IMX_F2_GPIO29,
	IMX_F3_GPIO29,
	IMX_F0_GPIO30,
	IMX_F1_GPIO30,
	IMX_F2_GPIO30,
	IMX_F3_GPIO30,
	IMX_F0_GPIO31,
	IMX_F1_GPIO31,
	IMX_F2_GPIO31,
	IMX_F3_GPIO31,
	IMX_F0_GPIO32,
	IMX_F1_GPIO32,
	IMX_F2_GPIO32,
	IMX_F3_GPIO32,
	IMX_F0_GPIO33,
	IMX_F1_GPIO33,
	IMX_F2_GPIO33,
	IMX_F3_GPIO33,
	IMX_F0_GPIO34,
	IMX_F1_GPIO34,
	IMX_F2_GPIO34,
	IMX_F3_GPIO34,
	IMX_F0_GPIO35,
	IMX_F1_GPIO35,
	IMX_F2_GPIO35,
	IMX_F3_GPIO35,
	IMX_F0_GPIO36,
	IMX_F1_GPIO36,
	IMX_F2_GPIO36,
	IMX_F3_GPIO36,
	IMX_F0_GPIO37,
	IMX_F1_GPIO37,
	IMX_F2_GPIO37,
	IMX_F3_GPIO37,
	IMX_F0_GPIO38,
	IMX_F1_GPIO38,
	IMX_F2_GPIO38,
	IMX_F3_GPIO38,
	IMX_F0_GPIO39,
	IMX_F1_GPIO39,
	IMX_F2_GPIO39,
	IMX_F3_GPIO39,
	IMX_F0_GPIO40,
	IMX_F1_GPIO40,
	IMX_F2_GPIO40,
	IMX_F3_GPIO40,
	IMX_F0_GPIO41,
	IMX_F1_GPIO41,
	IMX_F2_GPIO41,
	IMX_F3_GPIO41,
	IMX_F0_GPIO42,
	IMX_F1_GPIO42,
	IMX_F2_GPIO42,
	IMX_F3_GPIO42,
	IMX_F0_GPIO43,
	IMX_F1_GPIO43,
	IMX_F2_GPIO43,
	IMX_F3_GPIO43,
	IMX_F0_GPIO44,
	IMX_F1_GPIO44,
	IMX_F2_GPIO44,
	IMX_F3_GPIO44,
	IMX_F0_GPIO45,
	IMX_F1_GPIO45,
	IMX_F2_GPIO45,
	IMX_F3_GPIO45,
	IMX_F0_GPIO46,
	IMX_F1_GPIO46,
	IMX_F2_GPIO46,
	IMX_F3_GPIO46,
	IMX_F0_GPIO47,
	IMX_F1_GPIO47,
	IMX_F2_GPIO47,
	IMX_F3_GPIO47,
	IMX_F0_GPIO48,
	IMX_F1_GPIO48,
	IMX_F2_GPIO48,
	IMX_F3_GPIO48,
	IMX_F0_GPIO49,
	IMX_F1_GPIO49,
	IMX_F2_GPIO49,
	IMX_F3_GPIO49,
	IMX_F0_GPIO50,
	IMX_F1_GPIO50,
	IMX_F2_GPIO50,
	IMX_F3_GPIO50,
	IMX_F0_GPIO51,
	IMX_F1_GPIO51,
	IMX_F2_GPIO51,
	IMX_F3_GPIO51,
	IMX_F0_GPIO52,
	IMX_F1_GPIO52,
	IMX_F2_GPIO52,
	IMX_F3_GPIO52,
	IMX_F0_GPIO53,
	IMX_F1_GPIO53,
	IMX_F2_GPIO53,
	IMX_F3_GPIO53,
	IMX_F0_GPIO54,
	IMX_F1_GPIO54,
	IMX_F2_GPIO54,
	IMX_F3_GPIO54,
	IMX_F0_GPIO55,
	IMX_F1_GPIO55,
	IMX_F2_GPIO55,
	IMX_F3_GPIO55,
	IMX_F0_GPIO56,
	IMX_F1_GPIO56,
	IMX_F2_GPIO56,
	IMX_F3_GPIO56,
	IMX_F0_GPIO57,
	IMX_F1_GPIO57,
	IMX_F2_GPIO57,
	IMX_F3_GPIO57,
	IMX_F0_GPIO58,
	IMX_F1_GPIO58,
	IMX_F2_GPIO58,
	IMX_F3_GPIO58,
	IMX_F0_GPIO59,
	IMX_F1_GPIO59,
	IMX_F2_GPIO59,
	IMX_F3_GPIO59,
	IMX_F0_GPIO60,
	IMX_F1_GPIO60,
	IMX_F2_GPIO60,
	IMX_F3_GPIO60,
	IMX_F0_GPIO61,
	IMX_F1_GPIO61,
	IMX_F2_GPIO61,
	IMX_F3_GPIO61,
	IMX_F0_GPIO62,
	IMX_F1_GPIO62,
	IMX_F2_GPIO62,
	IMX_F3_GPIO62,
	IMX_F0_GPIO64,
	IMX_F1_GPIO64,
	IMX_F2_GPIO64,
	IMX_F3_GPIO64,
	IMX_F0_GPIO65,
	IMX_F1_GPIO65,
	IMX_F2_GPIO65,
	IMX_F3_GPIO65,
	IMX_F0_GPIO66,
	IMX_F1_GPIO66,
	IMX_F2_GPIO66,
	IMX_F3_GPIO66,
	IMX_F0_GPIO67,
	IMX_F1_GPIO67,
	IMX_F2_GPIO67,
	IMX_F3_GPIO67,
	IMX_F0_GPIO68,
	IMX_F1_GPIO68,
	IMX_F2_GPIO68,
	IMX_F3_GPIO68,
	IMX_F0_GPIO69,
	IMX_F1_GPIO69,
	IMX_F2_GPIO69,
	IMX_F3_GPIO69,
	IMX_F0_GPIO70,
	IMX_F1_GPIO70,
	IMX_F2_GPIO70,
	IMX_F3_GPIO70,
	IMX_F0_GPIO71,
	IMX_F1_GPIO71,
	IMX_F2_GPIO71,
	IMX_F3_GPIO71,
	IMX_F0_GPIO72,
	IMX_F1_GPIO72,
	IMX_F2_GPIO72,
	IMX_F3_GPIO72,
	IMX_F0_GPIO73,
	IMX_F1_GPIO73,
	IMX_F2_GPIO73,
	IMX_F3_GPIO73,
	IMX_F0_GPIO74,
	IMX_F1_GPIO74,
	IMX_F2_GPIO74,
	IMX_F3_GPIO74,
	IMX_F0_GPIO75,
	IMX_F1_GPIO75,
	IMX_F2_GPIO75,
	IMX_F3_GPIO75,
	IMX_F0_GPIO76,
	IMX_F1_GPIO76,
	IMX_F2_GPIO76,
	IMX_F3_GPIO76,
	IMX_F0_GPIO77,
	IMX_F1_GPIO77,
	IMX_F2_GPIO77,
	IMX_F3_GPIO77,
	IMX_F0_GPIO78,
	IMX_F1_GPIO78,
	IMX_F2_GPIO78,
	IMX_F3_GPIO78,
	IMX_F0_GPIO79,
	IMX_F1_GPIO79,
	IMX_F2_GPIO79,
	IMX_F3_GPIO79,
	IMX_F0_GPIO80,
	IMX_F1_GPIO80,
	IMX_F2_GPIO80,
	IMX_F3_GPIO80,
	IMX_F0_GPIO81,
	IMX_F1_GPIO81,
	IMX_F2_GPIO81,
	IMX_F3_GPIO81,
	IMX_F0_GPIO82,
	IMX_F1_GPIO82,
	IMX_F2_GPIO82,
	IMX_F3_GPIO82,
	IMX_F0_GPIO83,
	IMX_F1_GPIO83,
	IMX_F2_GPIO83,
	IMX_F3_GPIO83,
	IMX_F0_GPIO84,
	IMX_F1_GPIO84,
	IMX_F2_GPIO84,
	IMX_F3_GPIO84,
	IMX_F0_GPIO85,
	IMX_F1_GPIO85,
	IMX_F2_GPIO85,
	IMX_F3_GPIO85,
	IMX_F0_GPIO86,
	IMX_F1_GPIO86,
	IMX_F2_GPIO86,
	IMX_F3_GPIO86,
	IMX_F0_GPIO87,
	IMX_F1_GPIO87,
	IMX_F2_GPIO87,
	IMX_F3_GPIO87,
	IMX_F0_GPIO88,
	IMX_F1_GPIO88,
	IMX_F2_GPIO88,
	IMX_F3_GPIO88,
	IMX_F0_GPIO89,
	IMX_F1_GPIO89,
	IMX_F2_GPIO89,
	IMX_F3_GPIO89,
	IMX_F0_GPIO90,
	IMX_F1_GPIO90,
	IMX_F2_GPIO90,
	IMX_F3_GPIO90,
	IMX_F0_GPIO91,
	IMX_F1_GPIO91,
	IMX_F2_GPIO91,
	IMX_F3_GPIO91,
	IMX_F0_GPIO92,
	IMX_F1_GPIO92,
	IMX_F2_GPIO92,
	IMX_F3_GPIO92,
	IMX_F0_GPIO93,
	IMX_F1_GPIO93,
	IMX_F2_GPIO93,
	IMX_F3_GPIO93,
	IMX_F0_GPIO94,
	IMX_F1_GPIO94,
	IMX_F2_GPIO94,
	IMX_F3_GPIO94,
	IMX_F0_GPIO95,
	IMX_F1_GPIO95,
	IMX_F2_GPIO95,
	IMX_F3_GPIO95,
	IMX_F0_GPIO96,
	IMX_F1_GPIO96,
	IMX_F2_GPIO96,
	IMX_F3_GPIO96,
	IMX_F0_GPIO97,
	IMX_F1_GPIO97,
	IMX_F2_GPIO97,
	IMX_F3_GPIO97,
	IMX_F0_GPIO98,
	IMX_F1_GPIO98,
	IMX_F2_GPIO98,
	IMX_F3_GPIO98,
	IMX_F0_GPIO99,
	IMX_F1_GPIO99,
	IMX_F2_GPIO99,
	IMX_F3_GPIO99,
	IMX_F0_GPIO100,
	IMX_F1_GPIO100,
	IMX_F2_GPIO100,
	IMX_F3_GPIO100,
	IMX_F0_GPIO101,
	IMX_F1_GPIO101,
	IMX_F2_GPIO101,
	IMX_F3_GPIO101,
	IMX_F0_GPIO102,
	IMX_F1_GPIO102,
	IMX_F2_GPIO102,
	IMX_F3_GPIO102,
	IMX_F0_GPIO103,
	IMX_F1_GPIO103,
	IMX_F2_GPIO103,
	IMX_F3_GPIO103,
	IMX_F0_GPIO104,
	IMX_F1_GPIO104,
	IMX_F2_GPIO104,
	IMX_F3_GPIO104,
	IMX_F0_GPIO105,
	IMX_F1_GPIO105,
	IMX_F2_GPIO105,
	IMX_F3_GPIO105,
	IMX_F0_GPIO106,
	IMX_F1_GPIO106,
	IMX_F2_GPIO106,
	IMX_F3_GPIO106,
	IMX_F0_GPIO107,
	IMX_F1_GPIO107,
	IMX_F2_GPIO107,
	IMX_F3_GPIO107,
	IMX_F0_GPIO108,
	IMX_F1_GPIO108,
	IMX_F2_GPIO108,
	IMX_F3_GPIO108,
	IMX_F0_GPIO109,
	IMX_F1_GPIO109,
	IMX_F2_GPIO109,
	IMX_F3_GPIO109,
	IMX_F0_GPIO110,
	IMX_F1_GPIO110,
	IMX_F2_GPIO110,
	IMX_F3_GPIO110,
	IMX_F0_GPIO111,
	IMX_F1_GPIO111,
	IMX_F2_GPIO111,
	IMX_F3_GPIO111,
	IMX_F0_GPIO112,
	IMX_F1_GPIO112,
	IMX_F2_GPIO112,
	IMX_F3_GPIO112,
	IMX_F0_GPIO113,
	IMX_F1_GPIO113,
	IMX_F2_GPIO113,
	IMX_F3_GPIO113,
	IMX_F0_GPIO114,
	IMX_F1_GPIO114,
	IMX_F2_GPIO114,
	IMX_F3_GPIO114,
	IMX_F0_GPIO115,
	IMX_F1_GPIO115,
	IMX_F2_GPIO115,
	IMX_F3_GPIO115,
	IMX_F0_GPIO116,
	IMX_F1_GPIO116,
	IMX_F2_GPIO116,
	IMX_F3_GPIO116,
	IMX_F0_GPIO117,
	IMX_F1_GPIO117,
	IMX_F2_GPIO117,
	IMX_F3_GPIO117,
	IMX_F0_GPIO118,
	IMX_F1_GPIO118,
	IMX_F2_GPIO118,
	IMX_F3_GPIO118,
	IMX_F0_GPIO119,
	IMX_F1_GPIO119,
	IMX_F2_GPIO119,
	IMX_F3_GPIO119,
	IMX_F0_GPIO120,
	IMX_F1_GPIO120,
	IMX_F2_GPIO120,
	IMX_F3_GPIO120,
	IMX_F0_GPIO121,
	IMX_F1_GPIO121,
	IMX_F2_GPIO121,
	IMX_F3_GPIO121,
	IMX_F0_GPIO122,
	IMX_F1_GPIO122,
	IMX_F2_GPIO122,
	IMX_F3_GPIO122,
	IMX_F0_GPIO123,
	IMX_F1_GPIO123,
	IMX_F2_GPIO123,
	IMX_F3_GPIO123,
	IMX_F0_GPIO124,
	IMX_F1_GPIO124,
	IMX_F2_GPIO124,
	IMX_F3_GPIO124,
	IMX_F0_GPIO125,
	IMX_F1_GPIO125,
	IMX_F2_GPIO125,
	IMX_F3_GPIO125,
	IMX_F0_GPIO126,
	IMX_F1_GPIO126,
	IMX_F2_GPIO126,
	IMX_F3_GPIO126,
	IMX_F0_GPIO127,
	IMX_F1_GPIO127,
	IMX_F2_GPIO127,
	IMX_F3_GPIO127,
	IMX_F0_GPIO128,
	IMX_F1_GPIO128,
	IMX_F2_GPIO128,
	IMX_F3_GPIO128,
	IMX_F0_GPIO129,
	IMX_F1_GPIO129,
	IMX_F2_GPIO129,
	IMX_F3_GPIO129,
	IMX_F0_GPIO130,
	IMX_F1_GPIO130,
	IMX_F2_GPIO130,
	IMX_F3_GPIO130,
	IMX_F0_GPIO131,
	IMX_F1_GPIO131,
	IMX_F2_GPIO131,
	IMX_F3_GPIO131,
	IMX_F0_GPIO132,
	IMX_F1_GPIO132,
	IMX_F2_GPIO132,
	IMX_F3_GPIO132,
	IMX_F0_GPIO133,
	IMX_F1_GPIO133,
	IMX_F2_GPIO133,
	IMX_F3_GPIO133,
	IMX_F0_GPIO134,
	IMX_F1_GPIO134,
	IMX_F2_GPIO134,
	IMX_F3_GPIO134,
	IMX_F0_GPIO135,
	IMX_F1_GPIO135,
	IMX_F2_GPIO135,
	IMX_F3_GPIO135,
	IMX_F0_GPIO136,
	IMX_F1_GPIO136,
	IMX_F2_GPIO136,
	IMX_F3_GPIO136,
	IMX_F0_GPIO137,
	IMX_F1_GPIO137,
	IMX_F2_GPIO137,
	IMX_F3_GPIO137,
	IMX_F0_GPIO138,
	IMX_F1_GPIO138,
	IMX_F2_GPIO138,
	IMX_F3_GPIO138,
	IMX_F0_GPIO139,
	IMX_F1_GPIO139,
	IMX_F2_GPIO139,
	IMX_F3_GPIO139,
	IMX_F0_GPIO140,
	IMX_F1_GPIO140,
	IMX_F2_GPIO140,
	IMX_F3_GPIO140,
	IMX_F0_GPIO141,
	IMX_F1_GPIO141,
	IMX_F2_GPIO141,
	IMX_F3_GPIO141,
	IMX_F0_GPIO142,
	IMX_F1_GPIO142,
	IMX_F2_GPIO142,
	IMX_F3_GPIO142,
	IMX_F0_GPIO143,
	IMX_F1_GPIO143,
	IMX_F2_GPIO143,
	IMX_F3_GPIO143,
	IMX_F0_GPIO144,
	IMX_F1_GPIO144,
	IMX_F2_GPIO144,
	IMX_F3_GPIO144,
};

#define AMD_PINCTWW_FUNC_GWP(_numbew, _func)						\
	[IMX_F##_func##_GPIO##_numbew] =						\
		PINCTWW_PINGWOUP("IMX_F"#_func "_GPIO"#_numbew,	AMD_PINS(_numbew), 1)

static const stwuct pingwoup kewncz_gwoups[] = {
	AMD_PINCTWW_FUNC_GWP(0, 0),
	AMD_PINCTWW_FUNC_GWP(0, 1),
	AMD_PINCTWW_FUNC_GWP(0, 2),
	AMD_PINCTWW_FUNC_GWP(0, 3),
	AMD_PINCTWW_FUNC_GWP(1, 0),
	AMD_PINCTWW_FUNC_GWP(1, 1),
	AMD_PINCTWW_FUNC_GWP(1, 2),
	AMD_PINCTWW_FUNC_GWP(1, 3),
	AMD_PINCTWW_FUNC_GWP(2, 0),
	AMD_PINCTWW_FUNC_GWP(2, 1),
	AMD_PINCTWW_FUNC_GWP(2, 2),
	AMD_PINCTWW_FUNC_GWP(2, 3),
	AMD_PINCTWW_FUNC_GWP(3, 0),
	AMD_PINCTWW_FUNC_GWP(3, 1),
	AMD_PINCTWW_FUNC_GWP(3, 2),
	AMD_PINCTWW_FUNC_GWP(3, 3),
	AMD_PINCTWW_FUNC_GWP(4, 0),
	AMD_PINCTWW_FUNC_GWP(4, 1),
	AMD_PINCTWW_FUNC_GWP(4, 2),
	AMD_PINCTWW_FUNC_GWP(4, 3),
	AMD_PINCTWW_FUNC_GWP(5, 0),
	AMD_PINCTWW_FUNC_GWP(5, 1),
	AMD_PINCTWW_FUNC_GWP(5, 2),
	AMD_PINCTWW_FUNC_GWP(5, 3),
	AMD_PINCTWW_FUNC_GWP(6, 0),
	AMD_PINCTWW_FUNC_GWP(6, 1),
	AMD_PINCTWW_FUNC_GWP(6, 2),
	AMD_PINCTWW_FUNC_GWP(6, 3),
	AMD_PINCTWW_FUNC_GWP(7, 0),
	AMD_PINCTWW_FUNC_GWP(7, 1),
	AMD_PINCTWW_FUNC_GWP(7, 2),
	AMD_PINCTWW_FUNC_GWP(7, 3),
	AMD_PINCTWW_FUNC_GWP(8, 0),
	AMD_PINCTWW_FUNC_GWP(8, 1),
	AMD_PINCTWW_FUNC_GWP(8, 2),
	AMD_PINCTWW_FUNC_GWP(8, 3),
	AMD_PINCTWW_FUNC_GWP(9, 0),
	AMD_PINCTWW_FUNC_GWP(9, 1),
	AMD_PINCTWW_FUNC_GWP(9, 2),
	AMD_PINCTWW_FUNC_GWP(9, 3),
	AMD_PINCTWW_FUNC_GWP(10, 0),
	AMD_PINCTWW_FUNC_GWP(10, 1),
	AMD_PINCTWW_FUNC_GWP(10, 2),
	AMD_PINCTWW_FUNC_GWP(10, 3),
	AMD_PINCTWW_FUNC_GWP(11, 0),
	AMD_PINCTWW_FUNC_GWP(11, 1),
	AMD_PINCTWW_FUNC_GWP(11, 2),
	AMD_PINCTWW_FUNC_GWP(11, 3),
	AMD_PINCTWW_FUNC_GWP(12, 0),
	AMD_PINCTWW_FUNC_GWP(12, 1),
	AMD_PINCTWW_FUNC_GWP(12, 2),
	AMD_PINCTWW_FUNC_GWP(12, 3),
	AMD_PINCTWW_FUNC_GWP(13, 0),
	AMD_PINCTWW_FUNC_GWP(13, 1),
	AMD_PINCTWW_FUNC_GWP(13, 2),
	AMD_PINCTWW_FUNC_GWP(13, 3),
	AMD_PINCTWW_FUNC_GWP(14, 0),
	AMD_PINCTWW_FUNC_GWP(14, 1),
	AMD_PINCTWW_FUNC_GWP(14, 2),
	AMD_PINCTWW_FUNC_GWP(14, 3),
	AMD_PINCTWW_FUNC_GWP(15, 0),
	AMD_PINCTWW_FUNC_GWP(15, 1),
	AMD_PINCTWW_FUNC_GWP(15, 2),
	AMD_PINCTWW_FUNC_GWP(15, 3),
	AMD_PINCTWW_FUNC_GWP(16, 0),
	AMD_PINCTWW_FUNC_GWP(16, 1),
	AMD_PINCTWW_FUNC_GWP(16, 2),
	AMD_PINCTWW_FUNC_GWP(16, 3),
	AMD_PINCTWW_FUNC_GWP(17, 0),
	AMD_PINCTWW_FUNC_GWP(17, 1),
	AMD_PINCTWW_FUNC_GWP(17, 2),
	AMD_PINCTWW_FUNC_GWP(17, 3),
	AMD_PINCTWW_FUNC_GWP(18, 0),
	AMD_PINCTWW_FUNC_GWP(18, 1),
	AMD_PINCTWW_FUNC_GWP(18, 2),
	AMD_PINCTWW_FUNC_GWP(18, 3),
	AMD_PINCTWW_FUNC_GWP(19, 0),
	AMD_PINCTWW_FUNC_GWP(19, 1),
	AMD_PINCTWW_FUNC_GWP(19, 2),
	AMD_PINCTWW_FUNC_GWP(19, 3),
	AMD_PINCTWW_FUNC_GWP(20, 0),
	AMD_PINCTWW_FUNC_GWP(20, 1),
	AMD_PINCTWW_FUNC_GWP(20, 2),
	AMD_PINCTWW_FUNC_GWP(20, 3),
	AMD_PINCTWW_FUNC_GWP(21, 0),
	AMD_PINCTWW_FUNC_GWP(21, 1),
	AMD_PINCTWW_FUNC_GWP(21, 2),
	AMD_PINCTWW_FUNC_GWP(21, 3),
	AMD_PINCTWW_FUNC_GWP(22, 0),
	AMD_PINCTWW_FUNC_GWP(22, 1),
	AMD_PINCTWW_FUNC_GWP(22, 2),
	AMD_PINCTWW_FUNC_GWP(22, 3),
	AMD_PINCTWW_FUNC_GWP(23, 0),
	AMD_PINCTWW_FUNC_GWP(23, 1),
	AMD_PINCTWW_FUNC_GWP(23, 2),
	AMD_PINCTWW_FUNC_GWP(23, 3),
	AMD_PINCTWW_FUNC_GWP(24, 0),
	AMD_PINCTWW_FUNC_GWP(24, 1),
	AMD_PINCTWW_FUNC_GWP(24, 2),
	AMD_PINCTWW_FUNC_GWP(24, 3),
	AMD_PINCTWW_FUNC_GWP(25, 0),
	AMD_PINCTWW_FUNC_GWP(25, 1),
	AMD_PINCTWW_FUNC_GWP(25, 2),
	AMD_PINCTWW_FUNC_GWP(25, 3),
	AMD_PINCTWW_FUNC_GWP(26, 0),
	AMD_PINCTWW_FUNC_GWP(26, 1),
	AMD_PINCTWW_FUNC_GWP(26, 2),
	AMD_PINCTWW_FUNC_GWP(26, 3),
	AMD_PINCTWW_FUNC_GWP(27, 0),
	AMD_PINCTWW_FUNC_GWP(27, 1),
	AMD_PINCTWW_FUNC_GWP(27, 2),
	AMD_PINCTWW_FUNC_GWP(27, 3),
	AMD_PINCTWW_FUNC_GWP(28, 0),
	AMD_PINCTWW_FUNC_GWP(28, 1),
	AMD_PINCTWW_FUNC_GWP(28, 2),
	AMD_PINCTWW_FUNC_GWP(28, 3),
	AMD_PINCTWW_FUNC_GWP(29, 0),
	AMD_PINCTWW_FUNC_GWP(29, 1),
	AMD_PINCTWW_FUNC_GWP(29, 2),
	AMD_PINCTWW_FUNC_GWP(29, 3),
	AMD_PINCTWW_FUNC_GWP(30, 0),
	AMD_PINCTWW_FUNC_GWP(30, 1),
	AMD_PINCTWW_FUNC_GWP(30, 2),
	AMD_PINCTWW_FUNC_GWP(30, 3),
	AMD_PINCTWW_FUNC_GWP(31, 0),
	AMD_PINCTWW_FUNC_GWP(31, 1),
	AMD_PINCTWW_FUNC_GWP(31, 2),
	AMD_PINCTWW_FUNC_GWP(31, 3),
	AMD_PINCTWW_FUNC_GWP(32, 0),
	AMD_PINCTWW_FUNC_GWP(32, 1),
	AMD_PINCTWW_FUNC_GWP(32, 2),
	AMD_PINCTWW_FUNC_GWP(32, 3),
	AMD_PINCTWW_FUNC_GWP(33, 0),
	AMD_PINCTWW_FUNC_GWP(33, 1),
	AMD_PINCTWW_FUNC_GWP(33, 2),
	AMD_PINCTWW_FUNC_GWP(33, 3),
	AMD_PINCTWW_FUNC_GWP(34, 0),
	AMD_PINCTWW_FUNC_GWP(34, 1),
	AMD_PINCTWW_FUNC_GWP(34, 2),
	AMD_PINCTWW_FUNC_GWP(34, 3),
	AMD_PINCTWW_FUNC_GWP(35, 0),
	AMD_PINCTWW_FUNC_GWP(35, 1),
	AMD_PINCTWW_FUNC_GWP(35, 2),
	AMD_PINCTWW_FUNC_GWP(35, 3),
	AMD_PINCTWW_FUNC_GWP(36, 0),
	AMD_PINCTWW_FUNC_GWP(36, 1),
	AMD_PINCTWW_FUNC_GWP(36, 2),
	AMD_PINCTWW_FUNC_GWP(36, 3),
	AMD_PINCTWW_FUNC_GWP(37, 0),
	AMD_PINCTWW_FUNC_GWP(37, 1),
	AMD_PINCTWW_FUNC_GWP(37, 2),
	AMD_PINCTWW_FUNC_GWP(37, 3),
	AMD_PINCTWW_FUNC_GWP(38, 0),
	AMD_PINCTWW_FUNC_GWP(38, 1),
	AMD_PINCTWW_FUNC_GWP(38, 2),
	AMD_PINCTWW_FUNC_GWP(38, 3),
	AMD_PINCTWW_FUNC_GWP(39, 0),
	AMD_PINCTWW_FUNC_GWP(39, 1),
	AMD_PINCTWW_FUNC_GWP(39, 2),
	AMD_PINCTWW_FUNC_GWP(39, 3),
	AMD_PINCTWW_FUNC_GWP(40, 0),
	AMD_PINCTWW_FUNC_GWP(40, 1),
	AMD_PINCTWW_FUNC_GWP(40, 2),
	AMD_PINCTWW_FUNC_GWP(40, 3),
	AMD_PINCTWW_FUNC_GWP(41, 0),
	AMD_PINCTWW_FUNC_GWP(41, 1),
	AMD_PINCTWW_FUNC_GWP(41, 2),
	AMD_PINCTWW_FUNC_GWP(41, 3),
	AMD_PINCTWW_FUNC_GWP(42, 0),
	AMD_PINCTWW_FUNC_GWP(42, 1),
	AMD_PINCTWW_FUNC_GWP(42, 2),
	AMD_PINCTWW_FUNC_GWP(42, 3),
	AMD_PINCTWW_FUNC_GWP(43, 0),
	AMD_PINCTWW_FUNC_GWP(43, 1),
	AMD_PINCTWW_FUNC_GWP(43, 2),
	AMD_PINCTWW_FUNC_GWP(43, 3),
	AMD_PINCTWW_FUNC_GWP(44, 0),
	AMD_PINCTWW_FUNC_GWP(44, 1),
	AMD_PINCTWW_FUNC_GWP(44, 2),
	AMD_PINCTWW_FUNC_GWP(44, 3),
	AMD_PINCTWW_FUNC_GWP(45, 0),
	AMD_PINCTWW_FUNC_GWP(45, 1),
	AMD_PINCTWW_FUNC_GWP(45, 2),
	AMD_PINCTWW_FUNC_GWP(45, 3),
	AMD_PINCTWW_FUNC_GWP(46, 0),
	AMD_PINCTWW_FUNC_GWP(46, 1),
	AMD_PINCTWW_FUNC_GWP(46, 2),
	AMD_PINCTWW_FUNC_GWP(46, 3),
	AMD_PINCTWW_FUNC_GWP(47, 0),
	AMD_PINCTWW_FUNC_GWP(47, 1),
	AMD_PINCTWW_FUNC_GWP(47, 2),
	AMD_PINCTWW_FUNC_GWP(47, 3),
	AMD_PINCTWW_FUNC_GWP(48, 0),
	AMD_PINCTWW_FUNC_GWP(48, 1),
	AMD_PINCTWW_FUNC_GWP(48, 2),
	AMD_PINCTWW_FUNC_GWP(48, 3),
	AMD_PINCTWW_FUNC_GWP(49, 0),
	AMD_PINCTWW_FUNC_GWP(49, 1),
	AMD_PINCTWW_FUNC_GWP(49, 2),
	AMD_PINCTWW_FUNC_GWP(49, 3),
	AMD_PINCTWW_FUNC_GWP(50, 0),
	AMD_PINCTWW_FUNC_GWP(50, 1),
	AMD_PINCTWW_FUNC_GWP(50, 2),
	AMD_PINCTWW_FUNC_GWP(50, 3),
	AMD_PINCTWW_FUNC_GWP(51, 0),
	AMD_PINCTWW_FUNC_GWP(51, 1),
	AMD_PINCTWW_FUNC_GWP(51, 2),
	AMD_PINCTWW_FUNC_GWP(51, 3),
	AMD_PINCTWW_FUNC_GWP(52, 0),
	AMD_PINCTWW_FUNC_GWP(52, 1),
	AMD_PINCTWW_FUNC_GWP(52, 2),
	AMD_PINCTWW_FUNC_GWP(52, 3),
	AMD_PINCTWW_FUNC_GWP(53, 0),
	AMD_PINCTWW_FUNC_GWP(53, 1),
	AMD_PINCTWW_FUNC_GWP(53, 2),
	AMD_PINCTWW_FUNC_GWP(53, 3),
	AMD_PINCTWW_FUNC_GWP(54, 0),
	AMD_PINCTWW_FUNC_GWP(54, 1),
	AMD_PINCTWW_FUNC_GWP(54, 2),
	AMD_PINCTWW_FUNC_GWP(54, 3),
	AMD_PINCTWW_FUNC_GWP(55, 0),
	AMD_PINCTWW_FUNC_GWP(55, 1),
	AMD_PINCTWW_FUNC_GWP(55, 2),
	AMD_PINCTWW_FUNC_GWP(55, 3),
	AMD_PINCTWW_FUNC_GWP(56, 0),
	AMD_PINCTWW_FUNC_GWP(56, 1),
	AMD_PINCTWW_FUNC_GWP(56, 2),
	AMD_PINCTWW_FUNC_GWP(56, 3),
	AMD_PINCTWW_FUNC_GWP(57, 0),
	AMD_PINCTWW_FUNC_GWP(57, 1),
	AMD_PINCTWW_FUNC_GWP(57, 2),
	AMD_PINCTWW_FUNC_GWP(57, 3),
	AMD_PINCTWW_FUNC_GWP(58, 0),
	AMD_PINCTWW_FUNC_GWP(58, 1),
	AMD_PINCTWW_FUNC_GWP(58, 2),
	AMD_PINCTWW_FUNC_GWP(58, 3),
	AMD_PINCTWW_FUNC_GWP(59, 0),
	AMD_PINCTWW_FUNC_GWP(59, 1),
	AMD_PINCTWW_FUNC_GWP(59, 2),
	AMD_PINCTWW_FUNC_GWP(59, 3),
	AMD_PINCTWW_FUNC_GWP(60, 0),
	AMD_PINCTWW_FUNC_GWP(60, 1),
	AMD_PINCTWW_FUNC_GWP(60, 2),
	AMD_PINCTWW_FUNC_GWP(60, 3),
	AMD_PINCTWW_FUNC_GWP(61, 0),
	AMD_PINCTWW_FUNC_GWP(61, 1),
	AMD_PINCTWW_FUNC_GWP(61, 2),
	AMD_PINCTWW_FUNC_GWP(61, 3),
	AMD_PINCTWW_FUNC_GWP(62, 0),
	AMD_PINCTWW_FUNC_GWP(62, 1),
	AMD_PINCTWW_FUNC_GWP(62, 2),
	AMD_PINCTWW_FUNC_GWP(62, 3),
	AMD_PINCTWW_FUNC_GWP(64, 0),
	AMD_PINCTWW_FUNC_GWP(64, 1),
	AMD_PINCTWW_FUNC_GWP(64, 2),
	AMD_PINCTWW_FUNC_GWP(64, 3),
	AMD_PINCTWW_FUNC_GWP(65, 0),
	AMD_PINCTWW_FUNC_GWP(65, 1),
	AMD_PINCTWW_FUNC_GWP(65, 2),
	AMD_PINCTWW_FUNC_GWP(65, 3),
	AMD_PINCTWW_FUNC_GWP(66, 0),
	AMD_PINCTWW_FUNC_GWP(66, 1),
	AMD_PINCTWW_FUNC_GWP(66, 2),
	AMD_PINCTWW_FUNC_GWP(66, 3),
	AMD_PINCTWW_FUNC_GWP(67, 0),
	AMD_PINCTWW_FUNC_GWP(67, 1),
	AMD_PINCTWW_FUNC_GWP(67, 2),
	AMD_PINCTWW_FUNC_GWP(67, 3),
	AMD_PINCTWW_FUNC_GWP(68, 0),
	AMD_PINCTWW_FUNC_GWP(68, 1),
	AMD_PINCTWW_FUNC_GWP(68, 2),
	AMD_PINCTWW_FUNC_GWP(68, 3),
	AMD_PINCTWW_FUNC_GWP(69, 0),
	AMD_PINCTWW_FUNC_GWP(69, 1),
	AMD_PINCTWW_FUNC_GWP(69, 2),
	AMD_PINCTWW_FUNC_GWP(69, 3),
	AMD_PINCTWW_FUNC_GWP(70, 0),
	AMD_PINCTWW_FUNC_GWP(70, 1),
	AMD_PINCTWW_FUNC_GWP(70, 2),
	AMD_PINCTWW_FUNC_GWP(70, 3),
	AMD_PINCTWW_FUNC_GWP(71, 0),
	AMD_PINCTWW_FUNC_GWP(71, 1),
	AMD_PINCTWW_FUNC_GWP(71, 2),
	AMD_PINCTWW_FUNC_GWP(71, 3),
	AMD_PINCTWW_FUNC_GWP(72, 0),
	AMD_PINCTWW_FUNC_GWP(72, 1),
	AMD_PINCTWW_FUNC_GWP(72, 2),
	AMD_PINCTWW_FUNC_GWP(72, 3),
	AMD_PINCTWW_FUNC_GWP(73, 0),
	AMD_PINCTWW_FUNC_GWP(73, 1),
	AMD_PINCTWW_FUNC_GWP(73, 2),
	AMD_PINCTWW_FUNC_GWP(73, 3),
	AMD_PINCTWW_FUNC_GWP(74, 0),
	AMD_PINCTWW_FUNC_GWP(74, 1),
	AMD_PINCTWW_FUNC_GWP(74, 2),
	AMD_PINCTWW_FUNC_GWP(74, 3),
	AMD_PINCTWW_FUNC_GWP(75, 0),
	AMD_PINCTWW_FUNC_GWP(75, 1),
	AMD_PINCTWW_FUNC_GWP(75, 2),
	AMD_PINCTWW_FUNC_GWP(75, 3),
	AMD_PINCTWW_FUNC_GWP(76, 0),
	AMD_PINCTWW_FUNC_GWP(76, 1),
	AMD_PINCTWW_FUNC_GWP(76, 2),
	AMD_PINCTWW_FUNC_GWP(76, 3),
	AMD_PINCTWW_FUNC_GWP(77, 0),
	AMD_PINCTWW_FUNC_GWP(77, 1),
	AMD_PINCTWW_FUNC_GWP(77, 2),
	AMD_PINCTWW_FUNC_GWP(77, 3),
	AMD_PINCTWW_FUNC_GWP(78, 0),
	AMD_PINCTWW_FUNC_GWP(78, 1),
	AMD_PINCTWW_FUNC_GWP(78, 2),
	AMD_PINCTWW_FUNC_GWP(78, 3),
	AMD_PINCTWW_FUNC_GWP(79, 0),
	AMD_PINCTWW_FUNC_GWP(79, 1),
	AMD_PINCTWW_FUNC_GWP(79, 2),
	AMD_PINCTWW_FUNC_GWP(79, 3),
	AMD_PINCTWW_FUNC_GWP(80, 0),
	AMD_PINCTWW_FUNC_GWP(80, 1),
	AMD_PINCTWW_FUNC_GWP(80, 2),
	AMD_PINCTWW_FUNC_GWP(80, 3),
	AMD_PINCTWW_FUNC_GWP(81, 0),
	AMD_PINCTWW_FUNC_GWP(81, 1),
	AMD_PINCTWW_FUNC_GWP(81, 2),
	AMD_PINCTWW_FUNC_GWP(81, 3),
	AMD_PINCTWW_FUNC_GWP(82, 0),
	AMD_PINCTWW_FUNC_GWP(82, 1),
	AMD_PINCTWW_FUNC_GWP(82, 2),
	AMD_PINCTWW_FUNC_GWP(82, 3),
	AMD_PINCTWW_FUNC_GWP(83, 0),
	AMD_PINCTWW_FUNC_GWP(83, 1),
	AMD_PINCTWW_FUNC_GWP(83, 2),
	AMD_PINCTWW_FUNC_GWP(83, 3),
	AMD_PINCTWW_FUNC_GWP(84, 0),
	AMD_PINCTWW_FUNC_GWP(84, 1),
	AMD_PINCTWW_FUNC_GWP(84, 2),
	AMD_PINCTWW_FUNC_GWP(84, 3),
	AMD_PINCTWW_FUNC_GWP(85, 0),
	AMD_PINCTWW_FUNC_GWP(85, 1),
	AMD_PINCTWW_FUNC_GWP(85, 2),
	AMD_PINCTWW_FUNC_GWP(85, 3),
	AMD_PINCTWW_FUNC_GWP(86, 0),
	AMD_PINCTWW_FUNC_GWP(86, 1),
	AMD_PINCTWW_FUNC_GWP(86, 2),
	AMD_PINCTWW_FUNC_GWP(86, 3),
	AMD_PINCTWW_FUNC_GWP(87, 0),
	AMD_PINCTWW_FUNC_GWP(87, 1),
	AMD_PINCTWW_FUNC_GWP(87, 2),
	AMD_PINCTWW_FUNC_GWP(87, 3),
	AMD_PINCTWW_FUNC_GWP(88, 0),
	AMD_PINCTWW_FUNC_GWP(88, 1),
	AMD_PINCTWW_FUNC_GWP(88, 2),
	AMD_PINCTWW_FUNC_GWP(88, 3),
	AMD_PINCTWW_FUNC_GWP(89, 0),
	AMD_PINCTWW_FUNC_GWP(89, 1),
	AMD_PINCTWW_FUNC_GWP(89, 2),
	AMD_PINCTWW_FUNC_GWP(89, 3),
	AMD_PINCTWW_FUNC_GWP(90, 0),
	AMD_PINCTWW_FUNC_GWP(90, 1),
	AMD_PINCTWW_FUNC_GWP(90, 2),
	AMD_PINCTWW_FUNC_GWP(90, 3),
	AMD_PINCTWW_FUNC_GWP(91, 0),
	AMD_PINCTWW_FUNC_GWP(91, 1),
	AMD_PINCTWW_FUNC_GWP(91, 2),
	AMD_PINCTWW_FUNC_GWP(91, 3),
	AMD_PINCTWW_FUNC_GWP(92, 0),
	AMD_PINCTWW_FUNC_GWP(92, 1),
	AMD_PINCTWW_FUNC_GWP(92, 2),
	AMD_PINCTWW_FUNC_GWP(92, 3),
	AMD_PINCTWW_FUNC_GWP(93, 0),
	AMD_PINCTWW_FUNC_GWP(93, 1),
	AMD_PINCTWW_FUNC_GWP(93, 2),
	AMD_PINCTWW_FUNC_GWP(93, 3),
	AMD_PINCTWW_FUNC_GWP(94, 0),
	AMD_PINCTWW_FUNC_GWP(94, 1),
	AMD_PINCTWW_FUNC_GWP(94, 2),
	AMD_PINCTWW_FUNC_GWP(94, 3),
	AMD_PINCTWW_FUNC_GWP(95, 0),
	AMD_PINCTWW_FUNC_GWP(95, 1),
	AMD_PINCTWW_FUNC_GWP(95, 2),
	AMD_PINCTWW_FUNC_GWP(95, 3),
	AMD_PINCTWW_FUNC_GWP(96, 0),
	AMD_PINCTWW_FUNC_GWP(96, 1),
	AMD_PINCTWW_FUNC_GWP(96, 2),
	AMD_PINCTWW_FUNC_GWP(96, 3),
	AMD_PINCTWW_FUNC_GWP(97, 0),
	AMD_PINCTWW_FUNC_GWP(97, 1),
	AMD_PINCTWW_FUNC_GWP(97, 2),
	AMD_PINCTWW_FUNC_GWP(97, 3),
	AMD_PINCTWW_FUNC_GWP(98, 0),
	AMD_PINCTWW_FUNC_GWP(98, 1),
	AMD_PINCTWW_FUNC_GWP(98, 2),
	AMD_PINCTWW_FUNC_GWP(98, 3),
	AMD_PINCTWW_FUNC_GWP(99, 0),
	AMD_PINCTWW_FUNC_GWP(99, 1),
	AMD_PINCTWW_FUNC_GWP(99, 2),
	AMD_PINCTWW_FUNC_GWP(99, 3),
	AMD_PINCTWW_FUNC_GWP(100, 0),
	AMD_PINCTWW_FUNC_GWP(100, 1),
	AMD_PINCTWW_FUNC_GWP(100, 2),
	AMD_PINCTWW_FUNC_GWP(100, 3),
	AMD_PINCTWW_FUNC_GWP(101, 0),
	AMD_PINCTWW_FUNC_GWP(101, 1),
	AMD_PINCTWW_FUNC_GWP(101, 2),
	AMD_PINCTWW_FUNC_GWP(101, 3),
	AMD_PINCTWW_FUNC_GWP(102, 0),
	AMD_PINCTWW_FUNC_GWP(102, 1),
	AMD_PINCTWW_FUNC_GWP(102, 2),
	AMD_PINCTWW_FUNC_GWP(102, 3),
	AMD_PINCTWW_FUNC_GWP(103, 0),
	AMD_PINCTWW_FUNC_GWP(103, 1),
	AMD_PINCTWW_FUNC_GWP(103, 2),
	AMD_PINCTWW_FUNC_GWP(103, 3),
	AMD_PINCTWW_FUNC_GWP(104, 0),
	AMD_PINCTWW_FUNC_GWP(104, 1),
	AMD_PINCTWW_FUNC_GWP(104, 2),
	AMD_PINCTWW_FUNC_GWP(104, 3),
	AMD_PINCTWW_FUNC_GWP(105, 0),
	AMD_PINCTWW_FUNC_GWP(105, 1),
	AMD_PINCTWW_FUNC_GWP(105, 2),
	AMD_PINCTWW_FUNC_GWP(105, 3),
	AMD_PINCTWW_FUNC_GWP(106, 0),
	AMD_PINCTWW_FUNC_GWP(106, 1),
	AMD_PINCTWW_FUNC_GWP(106, 2),
	AMD_PINCTWW_FUNC_GWP(106, 3),
	AMD_PINCTWW_FUNC_GWP(107, 0),
	AMD_PINCTWW_FUNC_GWP(107, 1),
	AMD_PINCTWW_FUNC_GWP(107, 2),
	AMD_PINCTWW_FUNC_GWP(107, 3),
	AMD_PINCTWW_FUNC_GWP(108, 0),
	AMD_PINCTWW_FUNC_GWP(108, 1),
	AMD_PINCTWW_FUNC_GWP(108, 2),
	AMD_PINCTWW_FUNC_GWP(108, 3),
	AMD_PINCTWW_FUNC_GWP(109, 0),
	AMD_PINCTWW_FUNC_GWP(109, 1),
	AMD_PINCTWW_FUNC_GWP(109, 2),
	AMD_PINCTWW_FUNC_GWP(109, 3),
	AMD_PINCTWW_FUNC_GWP(110, 0),
	AMD_PINCTWW_FUNC_GWP(110, 1),
	AMD_PINCTWW_FUNC_GWP(110, 2),
	AMD_PINCTWW_FUNC_GWP(110, 3),
	AMD_PINCTWW_FUNC_GWP(111, 0),
	AMD_PINCTWW_FUNC_GWP(111, 1),
	AMD_PINCTWW_FUNC_GWP(111, 2),
	AMD_PINCTWW_FUNC_GWP(111, 3),
	AMD_PINCTWW_FUNC_GWP(112, 0),
	AMD_PINCTWW_FUNC_GWP(112, 1),
	AMD_PINCTWW_FUNC_GWP(112, 2),
	AMD_PINCTWW_FUNC_GWP(112, 3),
	AMD_PINCTWW_FUNC_GWP(113, 0),
	AMD_PINCTWW_FUNC_GWP(113, 1),
	AMD_PINCTWW_FUNC_GWP(113, 2),
	AMD_PINCTWW_FUNC_GWP(113, 3),
	AMD_PINCTWW_FUNC_GWP(114, 0),
	AMD_PINCTWW_FUNC_GWP(114, 1),
	AMD_PINCTWW_FUNC_GWP(114, 2),
	AMD_PINCTWW_FUNC_GWP(114, 3),
	AMD_PINCTWW_FUNC_GWP(115, 0),
	AMD_PINCTWW_FUNC_GWP(115, 1),
	AMD_PINCTWW_FUNC_GWP(115, 2),
	AMD_PINCTWW_FUNC_GWP(115, 3),
	AMD_PINCTWW_FUNC_GWP(116, 0),
	AMD_PINCTWW_FUNC_GWP(116, 1),
	AMD_PINCTWW_FUNC_GWP(116, 2),
	AMD_PINCTWW_FUNC_GWP(116, 3),
	AMD_PINCTWW_FUNC_GWP(117, 0),
	AMD_PINCTWW_FUNC_GWP(117, 1),
	AMD_PINCTWW_FUNC_GWP(117, 2),
	AMD_PINCTWW_FUNC_GWP(117, 3),
	AMD_PINCTWW_FUNC_GWP(118, 0),
	AMD_PINCTWW_FUNC_GWP(118, 1),
	AMD_PINCTWW_FUNC_GWP(118, 2),
	AMD_PINCTWW_FUNC_GWP(118, 3),
	AMD_PINCTWW_FUNC_GWP(119, 0),
	AMD_PINCTWW_FUNC_GWP(119, 1),
	AMD_PINCTWW_FUNC_GWP(119, 2),
	AMD_PINCTWW_FUNC_GWP(119, 3),
	AMD_PINCTWW_FUNC_GWP(120, 0),
	AMD_PINCTWW_FUNC_GWP(120, 1),
	AMD_PINCTWW_FUNC_GWP(120, 2),
	AMD_PINCTWW_FUNC_GWP(120, 3),
	AMD_PINCTWW_FUNC_GWP(121, 0),
	AMD_PINCTWW_FUNC_GWP(121, 1),
	AMD_PINCTWW_FUNC_GWP(121, 2),
	AMD_PINCTWW_FUNC_GWP(121, 3),
	AMD_PINCTWW_FUNC_GWP(122, 0),
	AMD_PINCTWW_FUNC_GWP(122, 1),
	AMD_PINCTWW_FUNC_GWP(122, 2),
	AMD_PINCTWW_FUNC_GWP(122, 3),
	AMD_PINCTWW_FUNC_GWP(123, 0),
	AMD_PINCTWW_FUNC_GWP(123, 1),
	AMD_PINCTWW_FUNC_GWP(123, 2),
	AMD_PINCTWW_FUNC_GWP(123, 3),
	AMD_PINCTWW_FUNC_GWP(124, 0),
	AMD_PINCTWW_FUNC_GWP(124, 1),
	AMD_PINCTWW_FUNC_GWP(124, 2),
	AMD_PINCTWW_FUNC_GWP(124, 3),
	AMD_PINCTWW_FUNC_GWP(125, 0),
	AMD_PINCTWW_FUNC_GWP(125, 1),
	AMD_PINCTWW_FUNC_GWP(125, 2),
	AMD_PINCTWW_FUNC_GWP(125, 3),
	AMD_PINCTWW_FUNC_GWP(126, 0),
	AMD_PINCTWW_FUNC_GWP(126, 1),
	AMD_PINCTWW_FUNC_GWP(126, 2),
	AMD_PINCTWW_FUNC_GWP(126, 3),
	AMD_PINCTWW_FUNC_GWP(127, 0),
	AMD_PINCTWW_FUNC_GWP(127, 1),
	AMD_PINCTWW_FUNC_GWP(127, 2),
	AMD_PINCTWW_FUNC_GWP(127, 3),
	AMD_PINCTWW_FUNC_GWP(128, 0),
	AMD_PINCTWW_FUNC_GWP(128, 1),
	AMD_PINCTWW_FUNC_GWP(128, 2),
	AMD_PINCTWW_FUNC_GWP(128, 3),
	AMD_PINCTWW_FUNC_GWP(129, 0),
	AMD_PINCTWW_FUNC_GWP(129, 1),
	AMD_PINCTWW_FUNC_GWP(129, 2),
	AMD_PINCTWW_FUNC_GWP(129, 3),
	AMD_PINCTWW_FUNC_GWP(130, 0),
	AMD_PINCTWW_FUNC_GWP(130, 1),
	AMD_PINCTWW_FUNC_GWP(130, 2),
	AMD_PINCTWW_FUNC_GWP(130, 3),
	AMD_PINCTWW_FUNC_GWP(131, 0),
	AMD_PINCTWW_FUNC_GWP(131, 1),
	AMD_PINCTWW_FUNC_GWP(131, 2),
	AMD_PINCTWW_FUNC_GWP(131, 3),
	AMD_PINCTWW_FUNC_GWP(132, 0),
	AMD_PINCTWW_FUNC_GWP(132, 1),
	AMD_PINCTWW_FUNC_GWP(132, 2),
	AMD_PINCTWW_FUNC_GWP(132, 3),
	AMD_PINCTWW_FUNC_GWP(133, 0),
	AMD_PINCTWW_FUNC_GWP(133, 1),
	AMD_PINCTWW_FUNC_GWP(133, 2),
	AMD_PINCTWW_FUNC_GWP(133, 3),
	AMD_PINCTWW_FUNC_GWP(134, 0),
	AMD_PINCTWW_FUNC_GWP(134, 1),
	AMD_PINCTWW_FUNC_GWP(134, 2),
	AMD_PINCTWW_FUNC_GWP(134, 3),
	AMD_PINCTWW_FUNC_GWP(135, 0),
	AMD_PINCTWW_FUNC_GWP(135, 1),
	AMD_PINCTWW_FUNC_GWP(135, 2),
	AMD_PINCTWW_FUNC_GWP(135, 3),
	AMD_PINCTWW_FUNC_GWP(136, 0),
	AMD_PINCTWW_FUNC_GWP(136, 1),
	AMD_PINCTWW_FUNC_GWP(136, 2),
	AMD_PINCTWW_FUNC_GWP(136, 3),
	AMD_PINCTWW_FUNC_GWP(137, 0),
	AMD_PINCTWW_FUNC_GWP(137, 1),
	AMD_PINCTWW_FUNC_GWP(137, 2),
	AMD_PINCTWW_FUNC_GWP(137, 3),
	AMD_PINCTWW_FUNC_GWP(138, 0),
	AMD_PINCTWW_FUNC_GWP(138, 1),
	AMD_PINCTWW_FUNC_GWP(138, 2),
	AMD_PINCTWW_FUNC_GWP(138, 3),
	AMD_PINCTWW_FUNC_GWP(139, 0),
	AMD_PINCTWW_FUNC_GWP(139, 1),
	AMD_PINCTWW_FUNC_GWP(139, 2),
	AMD_PINCTWW_FUNC_GWP(139, 3),
	AMD_PINCTWW_FUNC_GWP(140, 0),
	AMD_PINCTWW_FUNC_GWP(140, 1),
	AMD_PINCTWW_FUNC_GWP(140, 2),
	AMD_PINCTWW_FUNC_GWP(140, 3),
	AMD_PINCTWW_FUNC_GWP(141, 0),
	AMD_PINCTWW_FUNC_GWP(141, 1),
	AMD_PINCTWW_FUNC_GWP(141, 2),
	AMD_PINCTWW_FUNC_GWP(141, 3),
	AMD_PINCTWW_FUNC_GWP(142, 0),
	AMD_PINCTWW_FUNC_GWP(142, 1),
	AMD_PINCTWW_FUNC_GWP(142, 2),
	AMD_PINCTWW_FUNC_GWP(142, 3),
	AMD_PINCTWW_FUNC_GWP(143, 0),
	AMD_PINCTWW_FUNC_GWP(143, 1),
	AMD_PINCTWW_FUNC_GWP(143, 2),
	AMD_PINCTWW_FUNC_GWP(143, 3),
	AMD_PINCTWW_FUNC_GWP(144, 0),
	AMD_PINCTWW_FUNC_GWP(144, 1),
	AMD_PINCTWW_FUNC_GWP(144, 2),
	AMD_PINCTWW_FUNC_GWP(144, 3),

	PINCTWW_PINGWOUP("i2c0", AMD_PINS(145, 146), 2),
	PINCTWW_PINGWOUP("i2c1", AMD_PINS(147, 148), 2),
	PINCTWW_PINGWOUP("i2c2", AMD_PINS(113, 114), 2),
	PINCTWW_PINGWOUP("i2c3", AMD_PINS(19, 20), 2),
	PINCTWW_PINGWOUP("uawt0", AMD_PINS(135, 136, 137, 138, 139), 5),
	PINCTWW_PINGWOUP("uawt1", AMD_PINS(140, 141, 142, 143, 144), 5),
};

#define AMD_PMUX_FUNC(_numbew) {						\
	.name = "iomux_gpio_"#_numbew,						\
	.gwoups = {								\
		"IMX_F0_GPIO"#_numbew, "IMX_F1_GPIO"#_numbew,			\
		"IMX_F2_GPIO"#_numbew, "IMX_F3_GPIO"#_numbew,			\
	},									\
	.index = _numbew,							\
	.ngwoups = NSEWECTS,							\
}

static const stwuct amd_function pmx_functions[] = {
	AMD_PMUX_FUNC(0),
	AMD_PMUX_FUNC(1),
	AMD_PMUX_FUNC(2),
	AMD_PMUX_FUNC(3),
	AMD_PMUX_FUNC(4),
	AMD_PMUX_FUNC(5),
	AMD_PMUX_FUNC(6),
	AMD_PMUX_FUNC(7),
	AMD_PMUX_FUNC(8),
	AMD_PMUX_FUNC(9),
	AMD_PMUX_FUNC(10),
	AMD_PMUX_FUNC(11),
	AMD_PMUX_FUNC(12),
	AMD_PMUX_FUNC(13),
	AMD_PMUX_FUNC(14),
	AMD_PMUX_FUNC(15),
	AMD_PMUX_FUNC(16),
	AMD_PMUX_FUNC(17),
	AMD_PMUX_FUNC(18),
	AMD_PMUX_FUNC(19),
	AMD_PMUX_FUNC(20),
	AMD_PMUX_FUNC(21),
	AMD_PMUX_FUNC(22),
	AMD_PMUX_FUNC(23),
	AMD_PMUX_FUNC(24),
	AMD_PMUX_FUNC(25),
	AMD_PMUX_FUNC(26),
	AMD_PMUX_FUNC(27),
	AMD_PMUX_FUNC(28),
	AMD_PMUX_FUNC(29),
	AMD_PMUX_FUNC(30),
	AMD_PMUX_FUNC(31),
	AMD_PMUX_FUNC(32),
	AMD_PMUX_FUNC(33),
	AMD_PMUX_FUNC(34),
	AMD_PMUX_FUNC(35),
	AMD_PMUX_FUNC(36),
	AMD_PMUX_FUNC(37),
	AMD_PMUX_FUNC(38),
	AMD_PMUX_FUNC(39),
	AMD_PMUX_FUNC(40),
	AMD_PMUX_FUNC(41),
	AMD_PMUX_FUNC(42),
	AMD_PMUX_FUNC(43),
	AMD_PMUX_FUNC(44),
	AMD_PMUX_FUNC(45),
	AMD_PMUX_FUNC(46),
	AMD_PMUX_FUNC(47),
	AMD_PMUX_FUNC(48),
	AMD_PMUX_FUNC(49),
	AMD_PMUX_FUNC(50),
	AMD_PMUX_FUNC(51),
	AMD_PMUX_FUNC(52),
	AMD_PMUX_FUNC(53),
	AMD_PMUX_FUNC(54),
	AMD_PMUX_FUNC(55),
	AMD_PMUX_FUNC(56),
	AMD_PMUX_FUNC(57),
	AMD_PMUX_FUNC(58),
	AMD_PMUX_FUNC(59),
	AMD_PMUX_FUNC(60),
	AMD_PMUX_FUNC(61),
	AMD_PMUX_FUNC(62),
	AMD_PMUX_FUNC(64),
	AMD_PMUX_FUNC(65),
	AMD_PMUX_FUNC(66),
	AMD_PMUX_FUNC(67),
	AMD_PMUX_FUNC(68),
	AMD_PMUX_FUNC(69),
	AMD_PMUX_FUNC(70),
	AMD_PMUX_FUNC(71),
	AMD_PMUX_FUNC(72),
	AMD_PMUX_FUNC(73),
	AMD_PMUX_FUNC(74),
	AMD_PMUX_FUNC(75),
	AMD_PMUX_FUNC(76),
	AMD_PMUX_FUNC(77),
	AMD_PMUX_FUNC(78),
	AMD_PMUX_FUNC(79),
	AMD_PMUX_FUNC(80),
	AMD_PMUX_FUNC(81),
	AMD_PMUX_FUNC(82),
	AMD_PMUX_FUNC(83),
	AMD_PMUX_FUNC(84),
	AMD_PMUX_FUNC(85),
	AMD_PMUX_FUNC(86),
	AMD_PMUX_FUNC(87),
	AMD_PMUX_FUNC(88),
	AMD_PMUX_FUNC(89),
	AMD_PMUX_FUNC(90),
	AMD_PMUX_FUNC(91),
	AMD_PMUX_FUNC(92),
	AMD_PMUX_FUNC(93),
	AMD_PMUX_FUNC(94),
	AMD_PMUX_FUNC(95),
	AMD_PMUX_FUNC(96),
	AMD_PMUX_FUNC(97),
	AMD_PMUX_FUNC(98),
	AMD_PMUX_FUNC(99),
	AMD_PMUX_FUNC(100),
	AMD_PMUX_FUNC(101),
	AMD_PMUX_FUNC(102),
	AMD_PMUX_FUNC(103),
	AMD_PMUX_FUNC(104),
	AMD_PMUX_FUNC(105),
	AMD_PMUX_FUNC(106),
	AMD_PMUX_FUNC(107),
	AMD_PMUX_FUNC(108),
	AMD_PMUX_FUNC(109),
	AMD_PMUX_FUNC(110),
	AMD_PMUX_FUNC(111),
	AMD_PMUX_FUNC(112),
	AMD_PMUX_FUNC(113),
	AMD_PMUX_FUNC(114),
	AMD_PMUX_FUNC(115),
	AMD_PMUX_FUNC(116),
	AMD_PMUX_FUNC(117),
	AMD_PMUX_FUNC(118),
	AMD_PMUX_FUNC(119),
	AMD_PMUX_FUNC(120),
	AMD_PMUX_FUNC(121),
	AMD_PMUX_FUNC(122),
	AMD_PMUX_FUNC(123),
	AMD_PMUX_FUNC(124),
	AMD_PMUX_FUNC(125),
	AMD_PMUX_FUNC(126),
	AMD_PMUX_FUNC(127),
	AMD_PMUX_FUNC(128),
	AMD_PMUX_FUNC(129),
	AMD_PMUX_FUNC(130),
	AMD_PMUX_FUNC(131),
	AMD_PMUX_FUNC(132),
	AMD_PMUX_FUNC(133),
	AMD_PMUX_FUNC(134),
	AMD_PMUX_FUNC(135),
	AMD_PMUX_FUNC(136),
	AMD_PMUX_FUNC(137),
	AMD_PMUX_FUNC(138),
	AMD_PMUX_FUNC(139),
	AMD_PMUX_FUNC(140),
	AMD_PMUX_FUNC(141),
	AMD_PMUX_FUNC(142),
	AMD_PMUX_FUNC(143),
	AMD_PMUX_FUNC(144),
};

#endif
